
---------- Begin Simulation Statistics ----------
final_tick                               960205645500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91459                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739396                       # Number of bytes of host memory used
host_op_rate                                    91758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12130.19                       # Real time elapsed on the host
host_tick_rate                               79158314                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109421314                       # Number of instructions simulated
sim_ops                                    1113047798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.960206                       # Number of seconds simulated
sim_ticks                                960205645500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.986725                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              138682664                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           155846463                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17532748                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        206039558                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16893270                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16975870                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           82600                       # Number of indirect misses.
system.cpu0.branchPred.lookups              265255915                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1850777                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        905993                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9919083                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252642465                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34429890                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725320                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       29510463                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016604276                       # Number of instructions committed
system.cpu0.commit.committedOps            1017512811                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1710689489                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.594797                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.394635                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1227949438     71.78%     71.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    285550345     16.69%     88.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     74613825      4.36%     92.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62939860      3.68%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14129411      0.83%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6115039      0.36%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3348490      0.20%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1613191      0.09%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34429890      2.01%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1710689489                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20545365                       # Number of function calls committed.
system.cpu0.commit.int_insts                983034970                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316452363                       # Number of loads committed
system.cpu0.commit.membars                    1814443                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814449      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563628324     55.39%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031691      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811039      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317358348     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124868910     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017512811                       # Class of committed instruction
system.cpu0.commit.refs                     442227286                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016604276                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017512811                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.872367                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.872367                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            198908290                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7617866                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           134221114                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1071937708                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               753629900                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                756263087                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9928862                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              6068794                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2872860                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  265255915                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                176986804                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    960239053                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5724144                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1085861590                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35085058                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139355                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         743821306                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         155575934                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570468                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1721602999                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.631255                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               940461552     54.63%     54.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               589998083     34.27%     88.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               112238348      6.52%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                60541173      3.52%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10612651      0.62%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3902526      0.23%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  133637      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813031      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1901998      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1721602999                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       49                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      181853419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10049920                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               255288212                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.547240                       # Inst execution rate
system.cpu0.iew.exec_refs                   458663482                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 127408971                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              155640194                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            331632548                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            911376                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6805294                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           128349119                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1047009860                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            331254511                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6226594                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1041648221                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                925634                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3652768                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9928862                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5559042                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       178591                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19956150                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        15302                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10284                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3697883                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15180185                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2574195                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10284                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1144734                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8905186                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                458909808                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1031653788                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.825817                       # average fanout of values written-back
system.cpu0.iew.wb_producers                378975507                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.541990                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1031754253                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1275564909                       # number of integer regfile reads
system.cpu0.int_regfile_writes              657602274                       # number of integer regfile writes
system.cpu0.ipc                              0.534083                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.534083                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816081      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            573199755     54.70%     54.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8139821      0.78%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811749      0.17%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           336152424     32.08%     87.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          126754931     12.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            22      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1047874815                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           54                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1432321                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001367                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 290461     20.28%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                984375     68.73%     89.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               157483     10.99%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1047490999                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3818892372                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1031653734                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1076515918                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1044283876                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1047874815                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2725984                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       29497042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           107532                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           664                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15970577                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1721602999                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.608662                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.848982                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          966076623     56.11%     56.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          548694579     31.87%     87.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          144830567      8.41%     96.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           47558690      2.76%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9071317      0.53%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2743354      0.16%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1729627      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             722704      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             175538      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1721602999                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.550512                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15083128                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1128063                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           331632548                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          128349119                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1662                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1903456418                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    16954881                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168592873                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647551057                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6879896                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               766149695                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9076559                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                17597                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1301328197                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1062611141                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          683085340                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                746002820                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14810922                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9928862                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30586573                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                35534274                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               49                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1301328148                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        342176                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5057                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14802576                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5057                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2723261787                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2104972410                       # The number of ROB writes
system.cpu0.timesIdled                       26479688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1628                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.076609                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5981638                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7200147                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           781404                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9851771                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            227268                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         237313                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10045                       # Number of indirect misses.
system.cpu1.branchPred.lookups               11176814                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13432                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905784                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           637843                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8768570                       # Number of branches committed
system.cpu1.commit.bw_lim_events               831820                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2717996                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4965055                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37213422                       # Number of instructions committed
system.cpu1.commit.committedOps              38119380                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    215147544                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177178                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.817346                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    199180595     92.58%     92.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7722551      3.59%     96.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2799258      1.30%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2545728      1.18%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       863639      0.40%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       244068      0.11%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       887522      0.41%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72363      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       831820      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    215147544                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              378003                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35829332                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10301255                       # Number of loads committed
system.cpu1.commit.membars                    1811642                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811642      4.75%      4.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22372137     58.69%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11207039     29.40%     92.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2728421      7.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38119380                       # Class of committed instruction
system.cpu1.commit.refs                      13935472                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37213422                       # Number of Instructions Simulated
system.cpu1.committedOps                     38119380                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.820455                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.820455                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            189907250                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               152379                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5717836                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              45561255                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5880993                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17618356                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                638983                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               351875                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2094941                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   11176814                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5689355                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    208967496                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                83360                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      46517871                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1565088                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051601                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6390482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6208906                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.214765                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         216140523                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.219417                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.646128                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               186676456     86.37%     86.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                17839454      8.25%     94.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 7096072      3.28%     97.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3076338      1.42%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1192894      0.55%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197774      0.09%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   44211      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      86      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17238      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           216140523                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         458519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              681373                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9434922                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.190969                       # Inst execution rate
system.cpu1.iew.exec_refs                    15053909                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3882608                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              163152745                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11489884                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            906574                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           675291                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4084605                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           43077602                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11171301                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           697978                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             41363678                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                810912                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               922907                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                638983                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2721234                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        27585                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          194438                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5439                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1633                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4744                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1188629                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       450388                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1633                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       251442                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        429931                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 22530496                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40839720                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.834999                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18812946                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.188550                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40861141                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                52355449                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26849012                       # number of integer regfile writes
system.cpu1.ipc                              0.171808                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.171808                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811819      4.31%      4.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24964505     59.35%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12272743     29.18%     92.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3012442      7.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              42061656                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1045829                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024864                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 199012     19.03%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                750674     71.78%     90.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                96141      9.19%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41295652                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         301361474                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40839708                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         48036951                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  40359210                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 42061656                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2718392                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4958221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            51836                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           396                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2461707                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    216140523                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194603                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.644874                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          190435095     88.11%     88.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16202558      7.50%     95.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5666182      2.62%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1922960      0.89%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1302249      0.60%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             264251      0.12%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             242335      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              65551      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              39342      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      216140523                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194191                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6192575                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          686327                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11489884                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4084605                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    177                       # number of misc regfile reads
system.cpu1.numCycles                       216599042                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1703794131                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              172740819                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24995224                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6023679                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6879732                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1001744                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                13090                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             56886396                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              44653316                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           29219060                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 18300023                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10511049                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                638983                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17562460                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4223836                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        56886384                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18506                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               779                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12052775                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           779                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   257399314                       # The number of ROB reads
system.cpu1.rob.rob_writes                   87166808                       # The number of ROB writes
system.cpu1.timesIdled                          12852                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            78.071608                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3945515                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             5053713                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           431452                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          7267217                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            159843                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         164507                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4664                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7914506                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4277                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905816                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           319561                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6449142                       # Number of branches committed
system.cpu2.commit.bw_lim_events               686941                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718071                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3213954                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28911559                       # Number of instructions committed
system.cpu2.commit.committedOps              29817552                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    202494647                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.147251                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.765779                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    190453547     94.05%     94.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5842677      2.89%     96.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1869520      0.92%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1957043      0.97%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       555340      0.27%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       187010      0.09%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       885215      0.44%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        57354      0.03%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       686941      0.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    202494647                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              280495                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27821256                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8347766                       # Number of loads committed
system.cpu2.commit.membars                    1811683                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811683      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16925907     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9253582     31.03%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1826239      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29817552                       # Class of committed instruction
system.cpu2.commit.refs                      11079833                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28911559                       # Number of Instructions Simulated
system.cpu2.committedOps                     29817552                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.033230                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.033230                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            186681495                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               117729                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3769667                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              34374168                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3771328                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10267501                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                320190                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               285428                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2067921                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7914506                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4212904                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    198112769                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                34825                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      34672660                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 864162                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.038922                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4563584                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4105358                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.170514                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         203108435                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.175176                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.593517                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               181691322     89.46%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                12406532      6.11%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5394807      2.66%     98.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2299360      1.13%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1117158      0.55%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  184635      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   11619      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      35      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2967      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           203108435                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         233219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              353193                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 6904257                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.157447                       # Inst execution rate
system.cpu2.iew.exec_refs                    11769068                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2802520                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              161046581                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9070988                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            906612                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           314344                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2862750                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           33027288                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8966548                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           372262                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             32015533                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                826839                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               877110                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                320190                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2704385                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        21758                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          158486                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         5306                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          689                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         4378                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       723222                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       130683                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           689                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       123170                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        230023                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 18466795                       # num instructions consuming a value
system.cpu2.iew.wb_count                     31722158                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.853111                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15754220                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.156004                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      31733268                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                39911066                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21276110                       # number of integer regfile writes
system.cpu2.ipc                              0.142182                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.142182                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811873      5.59%      5.59% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18693479     57.72%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9977510     30.81%     94.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1904789      5.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              32387795                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1013590                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031295                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 193844     19.12%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                728544     71.88%     91.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                91200      9.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31589498                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         268959527                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     31722146                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         36237498                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30308829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 32387795                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2718459                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3209735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            61938                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           388                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1398511                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    203108435                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.159461                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.601124                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          183652418     90.42%     90.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12402590      6.11%     96.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3934111      1.94%     98.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1332457      0.66%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1227304      0.60%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             249766      0.12%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             235201      0.12%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              46344      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28244      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      203108435                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.159278                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5719189                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          598695                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9070988                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2862750                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    190                       # number of misc regfile reads
system.cpu2.numCycles                       203341654                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1717051976                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              170380073                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19869098                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5882035                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4466173                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                859381                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 9613                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             42348912                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              33849886                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           22668025                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 11222985                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9909564                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                320190                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16700707                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2798927                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        42348900                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         18307                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               747                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11656983                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           747                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   234838328                       # The number of ROB reads
system.cpu2.rob.rob_writes                   66680084                       # The number of ROB writes
system.cpu2.timesIdled                           5053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.382988                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3769841                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4170963                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           779813                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          6812880                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            179115                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         384121                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          205006                       # Number of indirect misses.
system.cpu3.branchPred.lookups                7573776                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1150                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905832                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           457099                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5865018                       # Number of branches committed
system.cpu3.commit.bw_lim_events               495381                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718115                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3890857                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26692057                       # Number of instructions committed
system.cpu3.commit.committedOps              27598055                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    169893582                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.162443                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.780648                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    158149099     93.09%     93.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5919361      3.48%     96.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1987218      1.17%     97.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1758597      1.04%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       455650      0.27%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       179387      0.11%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       896339      0.53%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        52550      0.03%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       495381      0.29%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    169893582                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240828                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25663589                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7864391                       # Number of loads committed
system.cpu3.commit.membars                    1811677                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811677      6.56%      6.56% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15433883     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8770223     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1582131      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27598055                       # Class of committed instruction
system.cpu3.commit.refs                      10352366                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26692057                       # Number of Instructions Simulated
system.cpu3.committedOps                     27598055                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.402484                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.402484                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            153929249                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               323948                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3610874                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              34333782                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4512269                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  9735203                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                457448                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               484655                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2114572                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    7573776                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4225918                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    165088681                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                66378                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      35327263                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1560324                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.044318                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4879897                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3948956                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.206719                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         170748741                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.212209                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.656095                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               149597178     87.61%     87.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11739484      6.88%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5278879      3.09%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2777127      1.63%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1178062      0.69%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  175829      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    1545      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      27      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     610      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           170748741                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         146732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              488144                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6461418                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.177917                       # Inst execution rate
system.cpu3.iew.exec_refs                    11098051                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2527861                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              128077641                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8626021                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            906699                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           684906                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2546452                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31485334                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8570190                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           313430                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             30405193                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                778117                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1026986                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                457448                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2922492                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        19603                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          128315                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         3173                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1717                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       761630                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        58477                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           185                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        93673                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        394471                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 17499792                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30150560                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.868997                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15207263                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.176427                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30155276                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                37551955                       # number of integer regfile reads
system.cpu3.int_regfile_writes               20401917                       # number of integer regfile writes
system.cpu3.ipc                              0.156189                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.156189                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811894      5.90%      5.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             17730798     57.72%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9550944     31.09%     94.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1624840      5.29%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              30718623                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     977172                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031810                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 165619     16.95%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     16.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                718994     73.58%     90.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                92557      9.47%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              29883887                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         233265473                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30150548                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         35372751                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  28766857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 30718623                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2718477                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3887278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           102340                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           362                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1470441                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    170748741                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.179905                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.632749                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          152011014     89.03%     89.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12397918      7.26%     96.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3341886      1.96%     98.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1197624      0.70%     98.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1317900      0.77%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             212341      0.12%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             206079      0.12%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              37550      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26429      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      170748741                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.179751                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          5540925                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          515028                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8626021                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2546452                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu3.numCycles                       170895473                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1749497803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              137482484                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18459692                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5868654                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5568555                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                709285                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 3423                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41186642                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              33305032                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           22996364                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10411757                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10106757                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                457448                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16807508                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 4536672                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        41186630                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         20989                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               825                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 12031929                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           825                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   200885917                       # The number of ROB reads
system.cpu3.rob.rob_writes                   63835617                       # The number of ROB writes
system.cpu3.timesIdled                           1941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4402872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8744231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2076869                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        68491                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63751645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4266359                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    127700797                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4334850                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1645070                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2884095                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1457137                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1048                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            601                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2756206                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2756176                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1645071                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            71                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13145475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13145475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    466261824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               466261824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1554                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4402997                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4402997    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4402997                       # Request fanout histogram
system.membus.respLayer1.occupancy        23619776500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21575108258                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7034145766.393442                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   39484396245.154373                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 347498572500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   102039862000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 858165783500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4204886                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4204886                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4204886                       # number of overall hits
system.cpu2.icache.overall_hits::total        4204886                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         8018                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          8018                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         8018                       # number of overall misses
system.cpu2.icache.overall_misses::total         8018                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    258123500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    258123500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    258123500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    258123500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4212904                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4212904                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4212904                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4212904                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001903                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001903                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001903                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001903                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 32193.003243                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32193.003243                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 32193.003243                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32193.003243                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          235                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    33.571429                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6433                       # number of writebacks
system.cpu2.icache.writebacks::total             6433                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1553                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1553                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1553                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1553                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         6465                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6465                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         6465                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6465                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    221976500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    221976500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    221976500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    221976500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001535                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001535                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001535                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001535                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 34335.112142                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34335.112142                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 34335.112142                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34335.112142                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6433                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4204886                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4204886                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         8018                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         8018                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    258123500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    258123500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4212904                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4212904                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001903                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001903                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 32193.003243                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32193.003243                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1553                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1553                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         6465                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6465                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    221976500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    221976500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001535                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001535                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 34335.112142                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34335.112142                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987634                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4045526                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6433                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           628.870822                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        369110000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987634                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999614                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999614                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8432273                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8432273                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8259445                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8259445                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8259445                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8259445                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2271348                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2271348                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2271348                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2271348                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 301786358335                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 301786358335                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 301786358335                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 301786358335                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10530793                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10530793                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10530793                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10530793                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.215686                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.215686                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.215686                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.215686                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132866.631769                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132866.631769                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132866.631769                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132866.631769                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1525979                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       263858                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            20365                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3374                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    74.931451                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    78.203320                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       938171                       # number of writebacks
system.cpu2.dcache.writebacks::total           938171                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1727749                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1727749                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1727749                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1727749                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       543599                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       543599                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       543599                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       543599                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  64419901929                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  64419901929                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  64419901929                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  64419901929                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.051620                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.051620                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.051620                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.051620                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 118506.292191                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118506.292191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 118506.292191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118506.292191                       # average overall mshr miss latency
system.cpu2.dcache.replacements                938171                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7362556                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7362556                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1342368                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1342368                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 142208327500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 142208327500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8704924                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8704924                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.154208                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.154208                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105938.406979                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105938.406979                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1083581                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1083581                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       258787                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       258787                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  28359517500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  28359517500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.029729                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.029729                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109586.329684                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109586.329684                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       896889                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        896889                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       928980                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       928980                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 159578030835                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 159578030835                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1825869                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1825869                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.508788                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.508788                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 171777.681796                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 171777.681796                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       644168                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       644168                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       284812                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       284812                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  36060384429                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  36060384429                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.155987                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.155987                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126611.183619                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126611.183619                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          366                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          366                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          145                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2793500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2793500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.283757                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.283757                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19265.517241                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19265.517241                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           95                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           95                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           50                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       415500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       415500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.097847                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.097847                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         8310                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8310                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          146                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       791500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       791500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.408964                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.408964                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5421.232877                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5421.232877                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          146                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       664500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       664500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.408964                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.408964                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4551.369863                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4551.369863                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       296000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       296000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       277000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       277000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       496521                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         496521                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       409295                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       409295                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  40135888500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  40135888500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905816                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905816                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.451852                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.451852                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 98061.028109                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 98061.028109                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       409295                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       409295                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  39726593500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  39726593500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.451852                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.451852                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 97061.028109                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 97061.028109                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.874659                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9706134                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           952642                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.188648                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        369121500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.874659                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.902333                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.902333                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23827624                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23827624                       # Number of data accesses
system.cpu3.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean      6995056428                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   39014414107.587830                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 347498593500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    85823592000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 874382053500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4223093                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4223093                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4223093                       # number of overall hits
system.cpu3.icache.overall_hits::total        4223093                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2825                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2825                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2825                       # number of overall misses
system.cpu3.icache.overall_misses::total         2825                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    150618500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    150618500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    150618500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    150618500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4225918                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4225918                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4225918                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4225918                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000668                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000668                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000668                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000668                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 53316.283186                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53316.283186                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 53316.283186                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53316.283186                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           99                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           99                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2394                       # number of writebacks
system.cpu3.icache.writebacks::total             2394                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          399                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          399                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          399                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          399                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2426                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2426                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2426                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2426                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    127748000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    127748000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    127748000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    127748000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000574                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000574                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000574                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000574                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 52657.873042                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52657.873042                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 52657.873042                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52657.873042                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2394                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4223093                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4223093                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2825                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2825                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    150618500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    150618500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4225918                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4225918                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000668                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000668                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 53316.283186                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53316.283186                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          399                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          399                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2426                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2426                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    127748000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    127748000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000574                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000574                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 52657.873042                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52657.873042                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987435                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3922809                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2394                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1638.600251                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        375932000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987435                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999607                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999607                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          8454262                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         8454262                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7815213                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7815213                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7815213                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7815213                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2120219                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2120219                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2120219                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2120219                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 294815998266                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 294815998266                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 294815998266                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 294815998266                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9935432                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9935432                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9935432                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9935432                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.213400                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.213400                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.213400                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.213400                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 139049.786020                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 139049.786020                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 139049.786020                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 139049.786020                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1450994                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       192732                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            18742                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2699                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    77.419379                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.408670                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       770507                       # number of writebacks
system.cpu3.dcache.writebacks::total           770507                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1637545                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1637545                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1637545                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1637545                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       482674                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       482674                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       482674                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       482674                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  57858333109                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  57858333109                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  57858333109                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  57858333109                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.048581                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.048581                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.048581                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.048581                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119870.415869                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119870.415869                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119870.415869                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119870.415869                       # average overall mshr miss latency
system.cpu3.dcache.replacements                770507                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7075649                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7075649                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1278029                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1278029                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 140517735500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 140517735500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8353678                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8353678                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.152990                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.152990                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 109948.784808                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109948.784808                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1027522                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1027522                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       250507                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       250507                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  27976575500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  27976575500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.029988                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029988                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111679.815335                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111679.815335                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       739564                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        739564                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       842190                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       842190                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 154298262766                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 154298262766                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1581754                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1581754                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.532441                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.532441                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 183210.751453                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 183210.751453                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       610023                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       610023                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       232167                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       232167                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  29881757609                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  29881757609                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.146778                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.146778                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 128708.031757                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 128708.031757                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          397                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          397                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          148                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2167000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2167000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.271560                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.271560                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 14641.891892                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 14641.891892                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           80                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           80                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           68                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       466500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       466500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.124771                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.124771                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6860.294118                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6860.294118                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          152                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       905000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       905000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          354                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          354                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.429379                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.429379                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5953.947368                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5953.947368                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          151                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       776000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       776000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.426554                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.426554                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5139.072848                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5139.072848                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       328500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       328500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       306500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       306500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607703                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607703                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298129                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298129                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  28757944500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  28757944500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905832                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905832                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329122                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329122                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 96461.412677                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 96461.412677                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298129                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298129                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  28459815500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  28459815500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329122                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329122                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 95461.412677                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 95461.412677                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.804115                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9202555                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           780522                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.790257                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        375943500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.804115                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.868879                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.868879                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22464874                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22464874                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1059680562.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1496857739.063079                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       101500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3789648500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   951728201000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   8477444500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    142532950                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       142532950                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    142532950                       # number of overall hits
system.cpu0.icache.overall_hits::total      142532950                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     34453854                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      34453854                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     34453854                       # number of overall misses
system.cpu0.icache.overall_misses::total     34453854                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 460945807998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 460945807998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 460945807998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 460945807998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    176986804                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    176986804                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    176986804                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    176986804                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.194669                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.194669                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.194669                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.194669                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13378.642865                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13378.642865                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13378.642865                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13378.642865                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3273                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.590909                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     31785289                       # number of writebacks
system.cpu0.icache.writebacks::total         31785289                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2668530                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2668530                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2668530                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2668530                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     31785324                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     31785324                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     31785324                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     31785324                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 402932720500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 402932720500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 402932720500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 402932720500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.179591                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.179591                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.179591                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.179591                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12676.690680                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12676.690680                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12676.690680                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12676.690680                       # average overall mshr miss latency
system.cpu0.icache.replacements              31785289                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    142532950                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      142532950                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     34453854                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     34453854                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 460945807998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 460945807998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    176986804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    176986804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.194669                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.194669                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13378.642865                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13378.642865                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2668530                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2668530                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     31785324                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     31785324                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 402932720500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 402932720500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.179591                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.179591                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12676.690680                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12676.690680                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999940                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          174318014                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         31785290                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.484235                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999940                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        385758930                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       385758930                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    388894714                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       388894714                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    388894714                       # number of overall hits
system.cpu0.dcache.overall_hits::total      388894714                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42771338                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42771338                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42771338                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42771338                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1047818063977                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1047818063977                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1047818063977                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1047818063977                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    431666052                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    431666052                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    431666052                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    431666052                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.099084                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.099084                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.099084                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.099084                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24498.136205                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24498.136205                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24498.136205                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24498.136205                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9252603                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       481430                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           185060                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5451                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.997855                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.319574                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     29317749                       # number of writebacks
system.cpu0.dcache.writebacks::total         29317749                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13785542                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13785542                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13785542                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13785542                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     28985796                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     28985796                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     28985796                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     28985796                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 478549284203                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 478549284203                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 478549284203                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 478549284203                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.067149                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.067149                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.067149                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.067149                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16509.785835                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16509.785835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16509.785835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16509.785835                       # average overall mshr miss latency
system.cpu0.dcache.replacements              29317749                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    270060111                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      270060111                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36740262                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36740262                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 725592337500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 725592337500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    306800373                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    306800373                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119753                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119753                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19749.242330                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19749.242330                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11318516                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11318516                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25421746                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25421746                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 375463126500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 375463126500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.082861                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.082861                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14769.368182                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14769.368182                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    118834603                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     118834603                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6031076                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6031076                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 322225726477                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 322225726477                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124865679                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124865679                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048301                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048301                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53427.568559                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53427.568559                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2467026                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2467026                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3564050                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3564050                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 103086157703                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 103086157703                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028543                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028543                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28923.880895                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28923.880895                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1846                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1846                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1468                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1468                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    109233500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    109233500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.442969                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.442969                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 74409.741144                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 74409.741144                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1436                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1436                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1179000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1179000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009656                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009656                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36843.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36843.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2966                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2966                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          282                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          282                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1834500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1834500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3248                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3248                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.086823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.086823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6505.319149                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6505.319149                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          277                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          277                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1558500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1558500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.085283                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.085283                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5626.353791                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5626.353791                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       558871                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         558871                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       347122                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       347122                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34130366500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34130366500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       905993                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       905993                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.383140                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.383140                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 98323.835712                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 98323.835712                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       347121                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       347121                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33783244500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33783244500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.383139                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.383139                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 97324.116086                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 97324.116086                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.947254                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          418791625                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         29332657                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.277316                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.947254                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        894489903                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       894489903                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            31569613                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            27630894                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15906                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               59989                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4799                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               62062                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1224                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               74987                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59419474                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           31569613                       # number of overall hits
system.l2.overall_hits::.cpu0.data           27630894                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15906                       # number of overall hits
system.l2.overall_hits::.cpu1.data              59989                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4799                       # number of overall hits
system.l2.overall_hits::.cpu2.data              62062                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1224                       # number of overall hits
system.l2.overall_hits::.cpu3.data              74987                       # number of overall hits
system.l2.overall_hits::total                59419474                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            215706                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1686803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            922977                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            876243                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1202                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            695503                       # number of demand (read+write) misses
system.l2.demand_misses::total                4403208                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           215706                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1686803                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3108                       # number of overall misses
system.l2.overall_misses::.cpu1.data           922977                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1666                       # number of overall misses
system.l2.overall_misses::.cpu2.data           876243                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1202                       # number of overall misses
system.l2.overall_misses::.cpu3.data           695503                       # number of overall misses
system.l2.overall_misses::total               4403208                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  18287288500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 166899916997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    287184000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 106751661499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    157429500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 101622561500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    109501500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  83907882500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     478023425996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  18287288500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 166899916997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    287184000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 106751661499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    157429500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 101622561500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    109501500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  83907882500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    478023425996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        31785319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        29317697                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19014                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          982966                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            6465                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          938305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2426                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          770490                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             63822682                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       31785319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       29317697                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19014                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         982966                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           6465                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         938305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2426                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         770490                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            63822682                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.006786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.057535                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.163459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.938971                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.257695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.933857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.495466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.902676                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068991                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.006786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.057535                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.163459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.938971                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.257695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.933857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.495466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.902676                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068991                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84778.766006                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98944.522269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92401.544402                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115660.153502                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94495.498199                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 115975.319061                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91099.417637                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120643.451574                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108562.535768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84778.766006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98944.522269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92401.544402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115660.153502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94495.498199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 115975.319061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91099.417637                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120643.451574                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108562.535768                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2884097                       # number of writebacks
system.l2.writebacks::total                   2884097                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            277                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            247                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            288                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            317                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            306                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            218                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1958                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           277                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           247                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           288                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           317                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           306                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           218                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1958                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       215687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1686526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       922689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       875937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       695285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4401250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       215687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1686526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       922689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       875937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       695285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4401250                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  16129269500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 150016195997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    241622500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  97506041999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    119596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  92842174000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     79680501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  76941155001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 433875735498                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  16129269500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 150016195997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    241622500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  97506041999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    119596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  92842174000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     79680501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  76941155001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 433875735498                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.006786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.150468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.938678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.208662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.933531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.377576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.902393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068961                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.006786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.150468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.938678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.208662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.933531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.377576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.902393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068961                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74780.907055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88949.827039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84453.862286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105675.955819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88655.300222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105991.839596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86987.446507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110661.318741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98580.115989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74780.907055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88949.827039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84453.862286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105675.955819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88655.300222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105991.839596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86987.446507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110661.318741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98580.115989                       # average overall mshr miss latency
system.l2.replacements                        8633975                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6069832                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6069832                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6069832                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6069832                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     57611158                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         57611158                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     57611158                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     57611158                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              61                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  131                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            71                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 90                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1506500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1565500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.865854                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.089552                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.136364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.407240                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21218.309859                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  8428.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17394.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1430500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       119000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       129000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       139500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1818000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.865854                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.089552                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.136364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.407240                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20147.887324                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20200                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 81                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            115                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.447368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.081081                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.136364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.611111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.295652                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       346500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        62500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       219500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       689000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.447368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.081081                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.136364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.611111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.295652                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20382.352941                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19954.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20264.705882                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2934142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            27606                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            32065                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            45991                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3039804                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         962397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         671172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         647960                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         474650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2756179                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96300350497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76772034499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  74129155000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  56771942500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  303973482496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3896539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       698778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       680025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       520641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5795983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.246988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.960494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.952847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.911665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100063.020247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114385.037664                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114403.906105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119608.011166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110288.004696                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       962396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       671172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       647960                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       474650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2756178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  86676268497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  70060314499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  67649555000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  52025442500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 276411580496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.246987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.960494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.952847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.911665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90062.997453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104385.037664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104403.906105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109608.011166                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100288.000447                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      31569613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15906                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4799                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           31591542                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       215706                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3108                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           221682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  18287288500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    287184000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    157429500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    109501500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18841403500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     31785319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         6465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       31813224                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.006786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.163459                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.257695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.495466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84778.766006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92401.544402                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94495.498199                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91099.417637                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84992.933572                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          247                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          317                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          286                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           869                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       215687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       220813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  16129269500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    241622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    119596000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     79680501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16570168501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.006786                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.150468                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.208662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.377576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74780.907055                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84453.862286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88655.300222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86987.446507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75041.634781                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24696752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        32383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        29997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        28996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24788128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       724406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       251805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       228283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       220853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1425347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  70599566500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29979627000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  27493406500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  27135940000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 155208540000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25421158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       284188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       258280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       249849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26213475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028496                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.886051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.883859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.883946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97458.561221                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119058.902722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120435.628146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122868.786025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108891.757586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          276                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          288                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          306                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          218                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1088                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       724130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       251517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       227977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       220635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1424259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  63339927500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27445727500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  25192619000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  24915712501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 140893986501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028485                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.885037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.882674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.883073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87470.381699                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109120.765197                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110505.090426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112927.289419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98924.413678                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 7                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           61                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              71                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           68                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            78                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.897059                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.910256                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           61                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1200500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       115500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        40499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        39500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1395999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.897059                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.910256                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19680.327869                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20249.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19661.957746                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999914                       # Cycle average of tags in use
system.l2.tags.total_refs                   127501918                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8633982                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.767452                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.854559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.805881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.408646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.141622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.997535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.764422                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.497727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.090717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.365760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1028666742                       # Number of tag accesses
system.l2.tags.data_accesses               1028666742                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      13803904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     107937600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        183104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59052096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         86336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      56059904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         58624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      44498240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          281679808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13803904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       183104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        86336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14131968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    184582080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       184582080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         215686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1686525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         922689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         875936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         695285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4401247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2884095                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2884095                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14375987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        112410920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           190692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         61499426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            89914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58383227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            61054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         46342406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             293353626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14375987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       190692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        89914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        61054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14717647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192231821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192231821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192231821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14375987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       112410920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          190692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        61499426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           89914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58383227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           61054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        46342406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            485585447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2744216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    215686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1527707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    916647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    867157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    687130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004923719250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169587                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169587                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9288236                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2583367                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4401247                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2884095                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4401247                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2884095                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 181794                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                139879                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            218269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            231335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            207033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            494653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            317281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            283233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            284606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            290836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            241160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           261054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           235463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           250531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           206255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           255405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           224480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            160590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            157852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            145103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            177077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            166813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            186407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            208355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            229326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            181839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           195543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           174561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           156140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           144278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           143143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           147912                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 173048562000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21097265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            252163305750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41012.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59762.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1857360                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1587631                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4401247                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2884095                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1618778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1107877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  702666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  334377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   99874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   65000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   67865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   61688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   47091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 121068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 161302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 179347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 184201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 187256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 189782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 191387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 193953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 186558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 181525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 178146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 172666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3518647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.659739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.542585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.222752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2488465     70.72%     70.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       700558     19.91%     90.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       124888      3.55%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        52439      1.49%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29890      0.85%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19325      0.55%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14984      0.43%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11939      0.34%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        76159      2.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3518647                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.880728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    276.971361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169582    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169587                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.181641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.170401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.630225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           155292     91.57%     91.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1271      0.75%     92.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10390      6.13%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1959      1.16%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              540      0.32%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              102      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169587                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              270044992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11634816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175628544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               281679808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            184582080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       281.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    293.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  960205574000                       # Total gap between requests
system.mem_ctrls.avgGap                     131799.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     13803904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     97773248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       183104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58665408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        86336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     55498048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        58624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     43976320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175628544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14375987.128061518073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 101825320.917674198747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 190692.484321578580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 61096712.225068874657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 89914.072474592627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57798085.503966137767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 61053.588129523239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 45798855.907684832811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182907218.701621353626                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       215686                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1686525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       922689                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       875936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       695285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2884095                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   7235567500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  81503347000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    121102750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  58965229750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     62815750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  56275105000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     41175750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  47958962250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23247682196000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33546.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48326.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42328.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63905.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46564.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64245.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44951.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68977.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8060650.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11696126820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6216616065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14031413760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7165713240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     75797404800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     220662390000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     182898008160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       518467672845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.954827                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 472922455750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32063200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 455219989750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13427091300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7136649300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16095480660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7158989880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     75797404800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     356426701140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      68570167200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       544612484280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.183173                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 174197786750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32063200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 753944658750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                223                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          112                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7603071049.107142                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41156322896.818016                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          108     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.89%     97.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.89%     98.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.89%     99.11% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.89%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        41000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 347498500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            112                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   108661688000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 851543957500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5665473                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5665473                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5665473                       # number of overall hits
system.cpu1.icache.overall_hits::total        5665473                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23882                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23882                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23882                       # number of overall misses
system.cpu1.icache.overall_misses::total        23882                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    588522500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    588522500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    588522500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    588522500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5689355                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5689355                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5689355                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5689355                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004198                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004198                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004198                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004198                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24642.931915                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24642.931915                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24642.931915                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24642.931915                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          388                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           97                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        18982                       # number of writebacks
system.cpu1.icache.writebacks::total            18982                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4868                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4868                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4868                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4868                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19014                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19014                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19014                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19014                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    493611000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    493611000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    493611000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    493611000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003342                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003342                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003342                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003342                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25960.397602                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25960.397602                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25960.397602                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25960.397602                       # average overall mshr miss latency
system.cpu1.icache.replacements                 18982                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5665473                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5665473                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23882                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23882                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    588522500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    588522500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5689355                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5689355                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004198                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004198                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24642.931915                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24642.931915                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4868                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4868                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19014                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19014                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    493611000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    493611000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003342                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003342                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25960.397602                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25960.397602                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987843                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5487358                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18982                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           289.082183                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        362237000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987843                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999620                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999620                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11397724                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11397724                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11057114                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11057114                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11057114                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11057114                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2513909                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2513909                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2513909                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2513909                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 328716429494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 328716429494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 328716429494                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 328716429494                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13571023                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13571023                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13571023                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13571023                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185241                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185241                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185241                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185241                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 130759.080577                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130759.080577                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 130759.080577                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 130759.080577                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1968130                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       247765                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            27073                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3208                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.697152                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.233479                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       982830                       # number of writebacks
system.cpu1.dcache.writebacks::total           982830                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1926918                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1926918                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1926918                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1926918                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       586991                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       586991                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       586991                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       586991                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69283061931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69283061931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69283061931                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69283061931                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043253                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043253                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043253                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043253                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 118030.875995                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118030.875995                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 118030.875995                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118030.875995                       # average overall mshr miss latency
system.cpu1.dcache.replacements                982830                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9365692                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9365692                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1477291                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1477291                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 154517737500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 154517737500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10842983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10842983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136244                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136244                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104595.328544                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104595.328544                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1192602                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1192602                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284689                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284689                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30910776000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30910776000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.026256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.026256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108577.345805                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108577.345805                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1691422                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1691422                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1036618                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1036618                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 174198691994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 174198691994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2728040                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2728040                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.379986                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.379986                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 168045.212406                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 168045.212406                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       734316                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       734316                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       302302                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       302302                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38372285931                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38372285931                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.110813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.110813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126933.615825                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126933.615825                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          117                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          117                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      2514500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2514500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.231683                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.231683                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21491.452991                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21491.452991                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           87                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           87                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           30                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       328500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       328500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.059406                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.059406                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        10950                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10950                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          215                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1045500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1045500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.432718                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.432718                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         6375                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         6375                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       895500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       895500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.427441                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.427441                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5527.777778                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5527.777778                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       217500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       217500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       495076                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         495076                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410708                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410708                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  40454999000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  40454999000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905784                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905784                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453428                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453428                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98500.635488                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98500.635488                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410708                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410708                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  40044291000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  40044291000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453428                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453428                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97500.635488                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97500.635488                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.431662                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12547860                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           997438                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.580090                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        362248500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.431662                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919739                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919739                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29952849                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29952849                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 960205645500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          58029124                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8953929                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57752493                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5749878                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1178                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           682                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1860                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           54                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           54                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5847348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5847345                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      31813229                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26215897                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           78                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           78                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     95355930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     87968852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        57010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2963790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        19363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2829627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         7246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2322064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             191523882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4068518784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3752667776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2431744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    125810496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       825472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    120093952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       308480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     98623424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8169280128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8689345                       # Total snoops (count)
system.tol2bus.snoopTraffic                 188028352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72512447                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.093042                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320486                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               66171535     91.26%     91.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6147384      8.48%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  27716      0.04%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 119385      0.16%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  46427      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72512447                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       127672743959                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1429729427                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9866575                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1171469144                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3785142                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       44000939083                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       47679884687                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1496982802                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          28654145                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1375624377500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 120198                       # Simulator instruction rate (inst/s)
host_mem_usage                                 785140                       # Number of bytes of host memory used
host_op_rate                                   121427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13466.49                       # Real time elapsed on the host
host_tick_rate                               30848323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1618644711                       # Number of instructions simulated
sim_ops                                    1635195518                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.415419                       # Number of seconds simulated
sim_ticks                                415418732000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.032996                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               32374055                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            33023631                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4679813                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         55197222                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             57035                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         101147                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           44112                       # Number of indirect misses.
system.cpu0.branchPred.lookups               56640024                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11723                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        870459                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3124775                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  24528951                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7290858                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        7268779                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       67833966                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           126490859                       # Number of instructions committed
system.cpu0.commit.committedOps             129686250                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    765442056                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.169427                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.894860                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    714639954     93.36%     93.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27991020      3.66%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8748282      1.14%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3165688      0.41%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2271472      0.30%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       895036      0.12%     98.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       264552      0.03%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       175194      0.02%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7290858      0.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    765442056                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   9009789                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84896                       # Number of function calls committed.
system.cpu0.commit.int_insts                120469328                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33745130                       # Number of loads committed
system.cpu0.commit.membars                    5225679                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      5225874      4.03%      4.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        80562003     62.12%     66.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3282      0.00%     66.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             472      0.00%     66.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1140380      0.88%     67.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        309586      0.24%     67.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1971479      1.52%     68.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       830692      0.64%     69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1140197      0.88%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          243      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       32546367     25.10%     95.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2338463      1.80%     97.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2069222      1.60%     98.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1547990      1.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        129686250                       # Class of committed instruction
system.cpu0.commit.refs                      38502042                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  126490859                       # Number of Instructions Simulated
system.cpu0.committedOps                    129686250                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.195983                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.195983                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            656350540                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1557599                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24373638                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             212762275                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                30538122                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 79022129                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3138723                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4113787                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6776719                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   56640024                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27151630                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    739722759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               483080                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          290                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     266502495                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                9387522                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.072269                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          31409400                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          32431090                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.340042                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         775826233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.357005                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904512                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               606480720     78.17%     78.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               119403203     15.39%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23408073      3.02%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11816257      1.52%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8339628      1.07%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  465061      0.06%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2993668      0.39%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1696916      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1222707      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           775826233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9834139                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 7924923                       # number of floating regfile writes
system.cpu0.idleCycles                        7908956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3536345                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                31483219                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.239931                       # Inst execution rate
system.cpu0.iew.exec_refs                    66405535                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5026088                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              106880994                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49777094                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2772583                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1600991                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6159673                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          196876797                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             61379447                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1982267                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            188042234                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                745810                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            111349359                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3138723                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            112513264                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      3052425                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            9568                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9795                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16031964                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1402762                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9795                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       840789                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2695556                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                138886328                       # num instructions consuming a value
system.cpu0.iew.wb_count                    169027731                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.829897                       # average fanout of values written-back
system.cpu0.iew.wb_producers                115261404                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.215669                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     169287615                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               237689707                       # number of integer regfile reads
system.cpu0.int_regfile_writes              121752039                       # number of integer regfile writes
system.cpu0.ipc                              0.161395                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.161395                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          5230108      2.75%      2.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            111762796     58.81%     61.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3609      0.00%     61.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  494      0.00%     61.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1188594      0.63%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             328978      0.17%     62.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2235272      1.18%     63.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         830798      0.44%     63.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1140442      0.60%     64.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            406218      0.21%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            59184645     31.15%     95.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2363539      1.24%     97.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        3506445      1.85%     99.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1842563      0.97%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             190024501                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               12417998                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           24099232                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     10050477                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          14407869                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4954666                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.026074                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 792745     16.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     11      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   37      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  692      0.01%     16.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           178035      3.59%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               503374     10.16%     29.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               38658      0.78%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3183737     64.26%     94.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                39485      0.80%     95.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           214821      4.34%     99.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3071      0.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             177331061                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1137607747                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    158977254                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        249669266                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 187691500                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                190024501                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            9185297                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       67190553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           877078                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1916518                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34106596                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    775826233                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.244932                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.743698                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          662839793     85.44%     85.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           71979876      9.28%     94.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23282442      3.00%     97.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7229066      0.93%     98.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5648367      0.73%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2424675      0.31%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1988511      0.26%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             323390      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             110113      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      775826233                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.242460                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15603197                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          659686                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49777094                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6159673                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10648317                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5392577                       # number of misc regfile writes
system.cpu0.numCycles                       783735189                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    47102276                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              280408094                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             97262129                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6589059                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                36563165                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              62407118                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2766371                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            274890691                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             203100087                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          153813888                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 78213719                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8293271                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3138723                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             77812485                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                56551768                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         12980202                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       261910489                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     299690047                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1902826                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 38398229                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1905086                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   955631605                       # The number of ROB reads
system.cpu0.rob.rob_writes                  405428693                       # The number of ROB writes
system.cpu0.timesIdled                          87618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4234                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.206232                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               31853025                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            32107887                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4883291                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         53774051                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             52976                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          80403                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           27427                       # Number of indirect misses.
system.cpu1.branchPred.lookups               55221696                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         5961                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        891355                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3226427                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  24668554                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7417480                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        7445229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       69053879                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           127486547                       # Number of instructions committed
system.cpu1.commit.committedOps             130760986                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    771678698                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169450                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.897759                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    721065588     93.44%     93.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27435488      3.56%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8851645      1.15%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3276875      0.42%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2337642      0.30%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       842364      0.11%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       271957      0.04%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       179659      0.02%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7417480      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    771678698                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   9194488                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               64002                       # Number of function calls committed.
system.cpu1.commit.int_insts                121304379                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34158805                       # Number of loads committed
system.cpu1.commit.membars                    5354374                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      5354374      4.09%      4.09% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        81203419     62.10%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            282      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1171196      0.90%     67.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        309456      0.24%     67.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       2033532      1.56%     68.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       862304      0.66%     69.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1171744      0.90%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          106      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32950310     25.20%     95.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2057921      1.57%     97.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2099850      1.61%     98.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1546300      1.18%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        130760986                       # Class of committed instruction
system.cpu1.commit.refs                      38654381                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  127486547                       # Number of Instructions Simulated
system.cpu1.committedOps                    130760986                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.164649                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.164649                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            662166026                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1660048                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            24672612                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             216310759                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30854909                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79101501                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3239391                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3927986                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6966763                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   55221696                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27953136                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    745867669                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               483691                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          138                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     268399690                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                9792510                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070265                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31564512                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31906001                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.341515                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         782328590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.353392                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.883114                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               609645652     77.93%     77.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               123017321     15.72%     93.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23786260      3.04%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12198828      1.56%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8362427      1.07%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  476135      0.06%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1773962      0.23%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1735783      0.22%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1332222      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           782328590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 10047359                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8109701                       # number of floating regfile writes
system.cpu1.idleCycles                        3581222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3654046                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31817530                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.242318                       # Inst execution rate
system.cpu1.iew.exec_refs                    66891604                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4758623                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              108609073                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             50341755                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2707082                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2074829                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5772074                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          199163854                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             62132981                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2016261                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            190440326                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                752165                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            111670930                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3239391                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            112849779                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3074455                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6992                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         9481                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16182950                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1276498                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          9481                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       831978                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2822068                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                141471292                       # num instructions consuming a value
system.cpu1.iew.wb_count                    171205326                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.830832                       # average fanout of values written-back
system.cpu1.iew.wb_producers                117538893                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.217843                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     171464907                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               240505069                       # number of integer regfile reads
system.cpu1.int_regfile_writes              123585227                       # number of integer regfile writes
system.cpu1.ipc                              0.162215                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162215                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          5357933      2.78%      2.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            113429568     58.94%     61.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 314      0.00%     61.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1218138      0.63%     62.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             328901      0.17%     62.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2297667      1.19%     63.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         862403      0.45%     64.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1171963      0.61%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            406025      0.21%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59903251     31.13%     96.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2076541      1.08%     97.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        3565418      1.85%     99.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1838273      0.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             192456587                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               12657407                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           24548168                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     10231656                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          14601974                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    5015518                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026061                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 820027     16.35%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   37      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    3      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  863      0.02%     16.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           183153      3.65%     20.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               519349     10.35%     30.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               38649      0.77%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     31.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3215248     64.11%     95.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                11624      0.23%     95.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           223256      4.45%     99.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3309      0.07%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             179456765                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1148598157                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    160973670                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        252974225                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 189973824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                192456587                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9190030                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       68402868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           889043                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1744801                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     34369016                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    782328590                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.246005                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.746821                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          668178732     85.41%     85.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           72759478      9.30%     94.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23180070      2.96%     97.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7488049      0.96%     98.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5767403      0.74%     99.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2483404      0.32%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2027913      0.26%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             329616      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             113925      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      782328590                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.244884                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16183833                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          701352                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            50341755                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5772074                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10957951                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5548338                       # number of misc regfile writes
system.cpu1.numCycles                       785909812                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    44831558                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              283256294                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             98367469                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6424815                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                37267625                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              62501884                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2863794                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            278733205                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             206122529                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          156558890                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 78061497                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6806173                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3239391                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             76716705                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                58191421                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         13197442                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       265535763                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     303787078                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1813673                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 39690524                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1816185                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   964050130                       # The number of ROB reads
system.cpu1.rob.rob_writes                  410283751                       # The number of ROB writes
system.cpu1.timesIdled                          45332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.273976                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               31473180                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            31703354                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          4586224                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         53591523                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             55559                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          85321                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           29762                       # Number of indirect misses.
system.cpu2.branchPred.lookups               55030406                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         5650                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        887944                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3076379                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  24646160                       # Number of branches committed
system.cpu2.commit.bw_lim_events              7461947                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        7412767                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       68368162                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           127388554                       # Number of instructions committed
system.cpu2.commit.committedOps             130648392                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    770294900                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.169608                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.899958                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    719936853     93.46%     93.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     27301923      3.54%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      8651610      1.12%     98.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3317166      0.43%     98.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2372907      0.31%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       795706      0.10%     98.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       271499      0.04%     99.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       185289      0.02%     99.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      7461947      0.97%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    770294900                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   9201110                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               64028                       # Number of function calls committed.
system.cpu2.commit.int_insts                121215752                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34118022                       # Number of loads committed
system.cpu2.commit.membars                    5330836                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      5330836      4.08%      4.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        81161794     62.12%     66.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            276      0.00%     66.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             192      0.00%     66.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1172261      0.90%     67.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp        309458      0.24%     67.34% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       2035866      1.56%     68.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc       863569      0.66%     69.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       1173009      0.90%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc          133      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       32905052     25.19%     95.64% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2049132      1.57%     97.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      2100914      1.61%     98.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1545900      1.18%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        130648392                       # Class of committed instruction
system.cpu2.commit.refs                      38600998                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  127388554                       # Number of Instructions Simulated
system.cpu2.committedOps                    130648392                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.156559                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.156559                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            663123533                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1512156                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            24338900                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             214788634                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                29843803                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 77723349                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3089321                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              3564187                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6958520                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   55030406                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 27404931                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    745480557                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               473291                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     265411585                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                9198332                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070167                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          30658689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          31528739                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.338416                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         780738526                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.350790                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.884453                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               610521561     78.20%     78.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               120993581     15.50%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                23456589      3.00%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11914254      1.53%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 8376817      1.07%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  416518      0.05%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 2051375      0.26%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 1735377      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1272454      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           780738526                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 10049295                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8102316                       # number of floating regfile writes
system.cpu2.idleCycles                        3536586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3499304                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                31721399                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.242027                       # Inst execution rate
system.cpu2.iew.exec_refs                    66718095                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   4747757                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              108587745                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             50190837                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2702777                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1700263                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             5763174                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          198364886                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             61970338                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2004433                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            189815957                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                751797                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            111420181                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3089321                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            112600857                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      3058559                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            5466                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         9508                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16072815                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1280198                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          9508                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       835783                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2663521                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                141341343                       # num instructions consuming a value
system.cpu2.iew.wb_count                    170666141                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.830851                       # average fanout of values written-back
system.cpu2.iew.wb_producers                117433531                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.217610                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     170926562                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               239711162                       # number of integer regfile reads
system.cpu2.int_regfile_writes              123175040                       # number of integer regfile writes
system.cpu2.ipc                              0.162428                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.162428                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          5334427      2.78%      2.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            112997703     58.91%     61.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 301      0.00%     61.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  192      0.00%     61.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1219216      0.64%     62.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp             328653      0.17%     62.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2298709      1.20%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc         863686      0.45%     64.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            1173234      0.61%     64.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            400630      0.21%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            59752233     31.15%     96.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2069056      1.08%     97.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead        3543233      1.85%     99.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1839117      0.96%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             191820390                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               12679885                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           24540881                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     10224531                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          14529292                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    5042010                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.026285                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 811174     16.09%     16.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   36      0.00%     16.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    2      0.00%     16.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                  813      0.02%     16.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc           200112      3.97%     20.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               551589     10.94%     31.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               37700      0.75%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     31.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3206132     63.59%     95.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                11297      0.22%     95.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead           220119      4.37%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            3036      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             178848088                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1145754717                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    160441610                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        251561493                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 189244666                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                191820390                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            9120220                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       67716494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           874282                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1707453                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     34088153                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    780738526                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.245691                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.748005                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          667481799     85.49%     85.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           71798455      9.20%     94.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           23088500      2.96%     97.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7604784      0.97%     98.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5816167      0.74%     99.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            2486191      0.32%     99.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2017492      0.26%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             331096      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             114042      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      780738526                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.244583                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         16284560                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          716803                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            50190837                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            5763174                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               10965390                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               5554296                       # number of misc regfile writes
system.cpu2.numCycles                       784275112                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    46466361                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              282533034                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             98304475                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6431086                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                36002193                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              62794950                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2841219                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            277244702                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             204911190                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          155678413                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 76944048                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6891621                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3089321                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             77091193                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                57373938                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         13152597                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       264092105                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     305078737                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           1814233                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 40221617                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       1817223                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   961822557                       # The number of ROB reads
system.cpu2.rob.rob_writes                  408480816                       # The number of ROB writes
system.cpu2.timesIdled                          44341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.563639                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               30820223                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            30955300                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          4289330                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         52510366                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             54133                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          79543                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           25410                       # Number of indirect misses.
system.cpu3.branchPred.lookups               53931077                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         5818                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        872033                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2927452                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  24614472                       # Number of branches committed
system.cpu3.commit.bw_lim_events              7614167                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        7266488                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       69559920                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           127857437                       # Number of instructions committed
system.cpu3.commit.committedOps             131052092                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    763527993                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.171640                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.909926                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    713765658     93.48%     93.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     26672404      3.49%     96.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      8398396      1.10%     98.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3467123      0.45%     98.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2436669      0.32%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       707775      0.09%     98.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       277967      0.04%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       187834      0.02%     99.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      7614167      1.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    763527993                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   9444462                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               64093                       # Number of function calls committed.
system.cpu3.commit.int_insts                121625211                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34139724                       # Number of loads committed
system.cpu3.commit.membars                    5224985                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      5224985      3.99%      3.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        81500779     62.19%     66.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            276      0.00%     66.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             192      0.00%     66.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       1213133      0.93%     67.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp        309456      0.24%     67.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       2115794      1.61%     68.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     68.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc       902629      0.69%     69.64% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       1212069      0.92%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc           73      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.57% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       32869973     25.08%     95.65% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2011425      1.53%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      2141784      1.63%     98.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1549524      1.18%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        131052092                       # Class of committed instruction
system.cpu3.commit.refs                      38572706                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  127857437                       # Number of Instructions Simulated
system.cpu3.committedOps                    131052092                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.080080                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.080080                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            657566620                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1364154                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            24379929                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             216094144                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                29586397                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 76782893                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2940517                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              3020208                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7112106                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   53931077                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 27611085                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    738991063                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               474194                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     264665228                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                 124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                8604790                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.069375                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          30694810                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          30874356                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.340456                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         773988533                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.351161                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.878038                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               603768099     78.01%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               121430293     15.69%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                23437142      3.03%     96.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11766052      1.52%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 8649004      1.12%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  386989      0.05%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1477178      0.19%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1792047      0.23%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1281729      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           773988533                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 10333801                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8345458                       # number of floating regfile writes
system.cpu3.idleCycles                        3394888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3373530                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                31910416                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.246816                       # Inst execution rate
system.cpu3.iew.exec_refs                    67143179                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4698521                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              109797599                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             50254186                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2598096                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1506621                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5648930                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          199961946                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             62444658                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2024224                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            191870812                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                758552                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            111638861                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2940517                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            112831382                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3107441                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            6630                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         9608                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16114462                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1215948                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          9608                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       833251                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2540279                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                143655279                       # num instructions consuming a value
system.cpu3.iew.wb_count                    172401380                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.832535                       # average fanout of values written-back
system.cpu3.iew.wb_producers                119598068                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.221771                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     172664749                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               242383228                       # number of integer regfile reads
system.cpu3.int_regfile_writes              124596346                       # number of integer regfile writes
system.cpu3.ipc                              0.164472                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.164472                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          5228610      2.70%      2.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            114552593     59.08%     61.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 305      0.00%     61.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  192      0.00%     61.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1260905      0.65%     62.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp             328947      0.17%     62.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2379170      1.23%     63.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc         902726      0.47%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            1212296      0.63%     64.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            397792      0.21%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            60124709     31.01%     96.13% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2030016      1.05%     97.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead        3631677      1.87%     99.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1845098      0.95%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             193895036                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               12997606                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           25149643                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     10473539                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          14790438                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    5157249                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.026598                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 842294     16.33%     16.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   44      0.00%     16.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    3      0.00%     16.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                  891      0.02%     16.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc           202672      3.93%     20.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               562534     10.91%     31.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               37702      0.73%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     31.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               3267243     63.35%     95.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 8717      0.17%     95.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead           232220      4.50%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            2929      0.06%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             180826069                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1142676005                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    161927841                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        254090855                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 191142262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                193895036                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            8819684                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       68909854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           889794                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1553196                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     34052529                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    773988533                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.250514                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.758345                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          660362276     85.32%     85.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           71650505      9.26%     94.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           22999183      2.97%     97.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7866328      1.02%     98.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            6013915      0.78%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            2566400      0.33%     99.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2070337      0.27%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             339213      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             120376      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      773988533                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.249420                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         16447766                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          763901                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            50254186                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5648930                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               11363755                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               5753154                       # number of misc regfile writes
system.cpu3.numCycles                       777383421                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    53358474                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              284999798                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             98855334                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6526051                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                35580140                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              63028530                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2917720                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            279567546                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             206342290                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          157179987                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 76283229                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6657486                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2940517                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             77336513                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                58324653                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         13434389                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       266133157                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     296848336                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1725017                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 41754999                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1728588                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   956499084                       # The number of ROB reads
system.cpu3.rob.rob_writes                  411688823                       # The number of ROB writes
system.cpu3.timesIdled                          44122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     27024866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      52856096                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3048299                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1127576                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     29071542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     23908824                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     60166577                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25036400                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23009288                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5735551                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20103239                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            24535                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          26290                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3957128                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3955884                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23009288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            47                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     79821250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               79821250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2092846272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2092846272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            41891                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27017288                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27017288    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27017288                       # Request fanout histogram
system.membus.respLayer1.occupancy       142364199997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         81709455664                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3038                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1520                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    15317063.486842                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   106416854.490554                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1520    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   2502439500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1520                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   392136795500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  23281936500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     27354931                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        27354931                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     27354931                       # number of overall hits
system.cpu2.icache.overall_hits::total       27354931                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        50000                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         50000                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        50000                       # number of overall misses
system.cpu2.icache.overall_misses::total        50000                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   3338263997                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3338263997                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   3338263997                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3338263997                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     27404931                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     27404931                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     27404931                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     27404931                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001824                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001824                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001824                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001824                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 66765.279940                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66765.279940                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 66765.279940                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66765.279940                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         5543                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              100                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.430000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        46068                       # number of writebacks
system.cpu2.icache.writebacks::total            46068                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3932                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3932                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3932                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3932                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        46068                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        46068                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        46068                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        46068                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   3058737997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3058737997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   3058737997                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3058737997                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001681                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001681                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001681                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001681                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 66396.153447                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66396.153447                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 66396.153447                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66396.153447                       # average overall mshr miss latency
system.cpu2.icache.replacements                 46068                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     27354931                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       27354931                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        50000                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        50000                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   3338263997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3338263997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     27404931                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     27404931                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001824                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001824                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 66765.279940                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66765.279940                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3932                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3932                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        46068                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        46068                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   3058737997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3058737997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001681                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001681                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 66396.153447                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66396.153447                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           27566824                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            46100                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           597.978829                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         54855930                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        54855930                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     33854913                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        33854913                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     33854913                       # number of overall hits
system.cpu2.dcache.overall_hits::total       33854913                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     12153835                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      12153835                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     12153835                       # number of overall misses
system.cpu2.dcache.overall_misses::total     12153835                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1218574794464                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1218574794464                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1218574794464                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1218574794464                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     46008748                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     46008748                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     46008748                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     46008748                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.264164                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.264164                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.264164                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.264164                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 100262.575102                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100262.575102                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 100262.575102                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100262.575102                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    217515678                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         9118                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          3299116                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            110                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.931503                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.890909                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7429764                       # number of writebacks
system.cpu2.dcache.writebacks::total          7429764                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      5365883                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5365883                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      5365883                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5365883                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6787952                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6787952                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6787952                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6787952                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 724894223066                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 724894223066                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 724894223066                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 724894223066                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.147536                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.147536                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.147536                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.147536                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106791.300685                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106791.300685                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106791.300685                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106791.300685                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7429763                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     32855910                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       32855910                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     10748202                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10748202                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1063039391000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1063039391000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     43604112                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     43604112                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.246495                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.246495                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98903.927466                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98903.927466                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4351502                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4351502                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6396700                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6396700                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 679676915500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 679676915500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.146699                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.146699                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106254.305423                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106254.305423                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       999003                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        999003                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1405633                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1405633                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 155535403464                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 155535403464                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2404636                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2404636                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.584551                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.584551                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 110651.502536                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 110651.502536                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1014381                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1014381                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       391252                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       391252                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  45217307566                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  45217307566                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.162707                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.162707                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 115570.802363                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 115570.802363                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1189684                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1189684                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3750                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3750                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     71654000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     71654000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1193434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1193434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003142                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003142                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19107.733333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19107.733333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          395                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          395                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3355                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3355                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     52993500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     52993500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002811                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002811                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15795.380030                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15795.380030                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1182133                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1182133                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         7849                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7849                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     81513500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     81513500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1189982                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1189982                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.006596                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006596                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 10385.208307                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10385.208307                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         7708                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         7708                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     74071500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     74071500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.006477                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.006477                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  9609.691230                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9609.691230                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3515000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3515000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3249000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3249000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       206202                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         206202                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       681742                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       681742                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  66908835718                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  66908835718                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       887944                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       887944                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.767776                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.767776                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 98143.925001                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 98143.925001                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       681741                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       681741                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  66227093718                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  66227093718                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.767775                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.767775                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 97144.067495                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 97144.067495                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.608462                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           43919740                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7466703                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.882079                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.608462                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.987764                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.987764                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        106026891                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       106026891                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3136                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1569                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    17034930.847674                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   143274312.623076                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1569    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   2952506500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1569                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   388690925500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  26727806500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     27560025                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        27560025                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     27560025                       # number of overall hits
system.cpu3.icache.overall_hits::total       27560025                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        51059                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         51059                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        51059                       # number of overall misses
system.cpu3.icache.overall_misses::total        51059                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   3327089998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3327089998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   3327089998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3327089998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     27611084                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     27611084                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     27611084                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     27611084                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001849                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001849                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001849                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001849                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65161.675669                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65161.675669                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65161.675669                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65161.675669                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         6996                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              125                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    55.968000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        47451                       # number of writebacks
system.cpu3.icache.writebacks::total            47451                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3608                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3608                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3608                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3608                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        47451                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        47451                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        47451                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        47451                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   3069765498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   3069765498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   3069765498                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   3069765498                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001719                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001719                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001719                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001719                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64693.378390                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64693.378390                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64693.378390                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64693.378390                       # average overall mshr miss latency
system.cpu3.icache.replacements                 47451                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     27560025                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       27560025                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        51059                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        51059                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   3327089998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3327089998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     27611084                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     27611084                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001849                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001849                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65161.675669                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65161.675669                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3608                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3608                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        47451                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        47451                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   3069765498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   3069765498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001719                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001719                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64693.378390                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64693.378390                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           27910186                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            47483                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           587.793231                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         55269619                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        55269619                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     33945755                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        33945755                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     33945755                       # number of overall hits
system.cpu3.dcache.overall_hits::total       33945755                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     12237943                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      12237943                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     12237943                       # number of overall misses
system.cpu3.dcache.overall_misses::total     12237943                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1225983302964                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1225983302964                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1225983302964                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1225983302964                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     46183698                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     46183698                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     46183698                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     46183698                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.264984                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.264984                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.264984                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.264984                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 100178.870172                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100178.870172                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 100178.870172                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100178.870172                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    220278153                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        10604                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3348911                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            125                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.776055                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.832000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7470962                       # number of writebacks
system.cpu3.dcache.writebacks::total          7470962                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5388776                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5388776                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5388776                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5388776                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6849167                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6849167                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6849167                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6849167                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 730061654074                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 730061654074                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 730061654074                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 730061654074                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.148303                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.148303                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.148303                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.148303                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 106591.305786                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106591.305786                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 106591.305786                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106591.305786                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7470960                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     32957254                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32957254                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     10831340                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10831340                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1068626839500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1068626839500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     43788594                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     43788594                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.247355                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.247355                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98660.631048                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98660.631048                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4372260                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4372260                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6459080                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6459080                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 684763753000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 684763753000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.147506                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.147506                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106015.679168                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106015.679168                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       988501                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        988501                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1406603                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1406603                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 157356463464                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 157356463464                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2395104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2395104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.587283                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.587283                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 111869.847757                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 111869.847757                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1016516                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1016516                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       390087                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       390087                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  45297901074                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  45297901074                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.162869                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.162869                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 116122.560029                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 116122.560029                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data      1165027                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1165027                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3856                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3856                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     74145500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     74145500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data      1168883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1168883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003299                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003299                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19228.604772                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19228.604772                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          345                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          345                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3511                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3511                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     56933000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     56933000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003004                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003004                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16215.608089                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16215.608089                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data      1157464                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1157464                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         7937                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         7937                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     82766000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     82766000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data      1165401                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1165401                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.006811                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.006811                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 10427.869472                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10427.869472                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         7777                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         7777                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     75290000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     75290000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.006673                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.006673                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  9681.110968                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9681.110968                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3986000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3986000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3685000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3685000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       210179                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         210179                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       661854                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       661854                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  65132233292                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  65132233292                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       872033                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       872033                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.758978                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.758978                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 98408.762797                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 98408.762797                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       661852                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       661852                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  64470374292                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  64470374292                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.758976                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.758976                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 97409.049594                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 97409.049594                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.468466                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           44005216                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7507803                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.861264                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.468466                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.983390                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983390                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        106287807                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       106287807                       # Number of data accesses
system.cpu0.numPwrStateTransitions               2342                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1171                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    20112488.044406                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   140044603.419679                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1171    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         5500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1965650000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1171                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   391867008500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  23551723500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27056869                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27056869                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27056869                       # number of overall hits
system.cpu0.icache.overall_hits::total       27056869                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        94761                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         94761                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        94761                       # number of overall misses
system.cpu0.icache.overall_misses::total        94761                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6675883999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6675883999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6675883999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6675883999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27151630                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27151630                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27151630                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27151630                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003490                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003490                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003490                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003490                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70449.699760                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70449.699760                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70449.699760                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70449.699760                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6709                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              172                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.005814                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        87688                       # number of writebacks
system.cpu0.icache.writebacks::total            87688                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7073                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7073                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7073                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7073                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        87688                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        87688                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        87688                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        87688                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6176946499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6176946499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6176946499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6176946499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003230                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003230                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003230                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003230                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70442.323910                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70442.323910                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70442.323910                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70442.323910                       # average overall mshr miss latency
system.cpu0.icache.replacements                 87688                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27056869                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27056869                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        94761                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        94761                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6675883999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6675883999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27151630                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27151630                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003490                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003490                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70449.699760                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70449.699760                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7073                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7073                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        87688                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        87688                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6176946499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6176946499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003230                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003230                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70442.323910                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70442.323910                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27144815                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            87720                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           309.448415                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         54390948                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        54390948                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     33585959                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33585959                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     33585959                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33585959                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12300288                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12300288                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12300288                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12300288                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1231448082669                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1231448082669                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1231448082669                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1231448082669                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     45886247                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     45886247                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     45886247                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     45886247                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.268060                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.268060                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.268060                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.268060                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 100115.386133                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100115.386133                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 100115.386133                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100115.386133                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    217448910                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        11992                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3301381                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            134                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.866045                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.492537                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7405720                       # number of writebacks
system.cpu0.dcache.writebacks::total          7405720                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5525707                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5525707                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5525707                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5525707                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6774581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6774581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6774581                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6774581                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 723908918640                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 723908918640                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 723908918640                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 723908918640                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.147639                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.147639                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.147639                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.147639                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 106856.633442                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106856.633442                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 106856.633442                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106856.633442                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7405718                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32521936                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32521936                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10646069                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10646069                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1051774334000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1051774334000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43168005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43168005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.246619                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.246619                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98794.619310                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98794.619310                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4300674                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4300674                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6345395                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6345395                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 674628272000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 674628272000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146993                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146993                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 106317.774071                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106317.774071                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1064023                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1064023                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1654219                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1654219                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 179673748669                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 179673748669                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2718242                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2718242                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.608562                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.608562                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 108615.454586                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 108615.454586                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1225033                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1225033                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       429186                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       429186                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  49280646640                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  49280646640                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.157891                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.157891                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 114823.518568                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 114823.518568                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1166754                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1166754                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         3960                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3960                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     76666500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     76666500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1170714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1170714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003383                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003383                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 19360.227273                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19360.227273                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          954                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          954                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3006                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3006                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     46769000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     46769000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002568                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002568                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15558.549568                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15558.549568                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1159738                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1159738                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         8186                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8186                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     86020500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     86020500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1167924                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1167924                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.007009                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.007009                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10508.245785                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10508.245785                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         8048                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         8048                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     78133500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     78133500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006891                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006891                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9708.436879                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9708.436879                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1964500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1964500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1803500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1803500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       202570                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         202570                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       667889                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       667889                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65827918164                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65827918164                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       870459                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       870459                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.767284                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.767284                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 98561.165349                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 98561.165349                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       667887                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       667887                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65160006664                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65160006664                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.767281                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.767281                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 97561.423810                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 97561.423810                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.662930                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43571037                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7438656                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.857380                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.662930                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.989467                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.989467                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        105629312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       105629312                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23683                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              697326                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               19402                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              702993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               19119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              697928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               20508                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              706087                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2887046                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23683                       # number of overall hits
system.l2.overall_hits::.cpu0.data             697326                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              19402                       # number of overall hits
system.l2.overall_hits::.cpu1.data             702993                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              19119                       # number of overall hits
system.l2.overall_hits::.cpu2.data             697928                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              20508                       # number of overall hits
system.l2.overall_hits::.cpu3.data             706087                       # number of overall hits
system.l2.overall_hits::total                 2887046                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64005                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6704161                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             27988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6745672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             26949                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6732303                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             26943                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           6764654                       # number of demand (read+write) misses
system.l2.demand_misses::total               27092675                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64005                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6704161                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            27988                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6745672                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            26949                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6732303                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            26943                       # number of overall misses
system.l2.overall_misses::.cpu3.data          6764654                       # number of overall misses
system.l2.overall_misses::total              27092675                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5763132500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 766950912485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2860831500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 770753127483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   2758319500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 768943759984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   2751078500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 772133694480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3092914856432                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5763132500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 766950912485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2860831500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 770753127483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   2758319500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 768943759984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   2751078500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 772133694480                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3092914856432                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           87688                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7401487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           47390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7448665                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           46068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         7430231                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           47451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         7470741                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             29979721                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          87688                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7401487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          47390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7448665                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          46068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        7430231                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          47451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        7470741                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            29979721                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.729917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.905786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.590589                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.905622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.584983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.906069                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.567807                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.905486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.903700                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.729917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.905786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.590589                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.905622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.584983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.906069                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.567807                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.905486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.903700                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90041.910788                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 114399.238396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102216.360583                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114258.909636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102353.315522                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114217.045784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102107.356271                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114142.378085                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114160.556550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90041.910788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 114399.238396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102216.360583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114258.909636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102353.315522                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114217.045784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102107.356271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114142.378085                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114160.556550                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5735549                       # number of writebacks
system.l2.writebacks::total                   5735549                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2598                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          26836                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4513                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          27806                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4384                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          28148                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4497                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          28483                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              127265                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2598                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         26836                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4513                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         27806                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4384                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         28148                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4497                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         28483                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             127265                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6677325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        23475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6717866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        22565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6704155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        22446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      6736171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26965410                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6677325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        23475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6717866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        22565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6704155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        22446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      6736171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26965410                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4952490504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 698335194058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2269051503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 701641934534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   2185369011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 699950128551                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   2177813506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 702820313536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2814332295203                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4952490504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 698335194058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2269051503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 701641934534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   2185369011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 699950128551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   2177813506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 702820313536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2814332295203                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.700290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.902160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.495358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.901889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.489819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.902281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.473035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.901674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.899455                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.700290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.902160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.495358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.901889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.489819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.902281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.473035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.901674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.899455                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80650.259808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104583.076914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96658.210990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104444.169403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96847.729271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104405.421496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97024.570347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104335.283878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104368.236760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80650.259808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104583.076914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96658.210990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104444.169403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96847.729271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104405.421496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97024.570347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104335.283878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104368.236760                       # average overall mshr miss latency
system.l2.replacements                       50849149                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6293586                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6293586                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6293586                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6293586                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     21781524                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         21781524                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     21781524                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     21781524                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             697                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             959                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             891                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             828                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3375                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1299                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           845                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           912                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           938                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3994                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10940000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      7279500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      7839500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      7881500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     33940500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1996                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1804                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1803                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1766                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7369                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.650802                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.468404                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.505824                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.531144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.542000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8421.862972                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8614.792899                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  8595.942982                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  8402.452026                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8497.871808                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           16                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              47                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1289                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          830                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          896                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          932                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3947                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     26751498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     17838500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     19197499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     18896500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     82683997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.645792                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.460089                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.496950                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.527746                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.535622                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20753.683476                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21492.168675                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21425.780134                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20275.214592                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20948.567773                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          1080                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           889                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           942                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           890                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3801                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1505                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1493                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data         1451                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data         1512                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5961                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     27314000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     28815500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     26525500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     29802000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    112457000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2585                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         2382                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         2393                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         2402                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9762                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.582205                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.626784                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.606352                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.629475                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.610633                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 18148.837209                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 19300.401875                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 18280.840799                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 19710.317460                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 18865.458816                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            38                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1497                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1480                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data         1441                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data         1505                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         5923                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     30239493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     30020996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     29346499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     30414496                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    120021484                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.579110                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.621327                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.602173                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.626561                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.606740                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20200.062124                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20284.456757                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20365.370576                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20208.967442                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20263.630593                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            60152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            60135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            59100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            60019                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                239406                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1011720                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         986769                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         990172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         967647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3956308                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 111761327492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108679841994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 108856345495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 107198072995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  436495587976                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1071872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1046904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1049272                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1027666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4195714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.943881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.942559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.943675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.941597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.942940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110466.658257                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110137.065508                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109936.804409                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 110782.209830                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110329.020889                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           53                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           48                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data           61                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           59                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              221                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1011667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       986721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       990111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       967588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3956087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 101641209000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  98809960499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  98951513510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  97517688009                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 396920371018                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.943832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.942513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.943617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.941539                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.942888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100469.036748                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100139.715785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99939.818374                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 100784.309033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100331.557678                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23683                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         19402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         19119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         20508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              82712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        27988                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        26949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        26943                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           145885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5763132500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2860831500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   2758319500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   2751078500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14133362000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        87688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        47390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        46068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        47451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         228597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.729917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.590589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.584983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.567807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.638175                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90041.910788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102216.360583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102353.315522                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102107.356271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96880.159029                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2598                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4513                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4384                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4497                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         15992                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        23475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        22565                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        22446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       129893                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4952490504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2269051503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   2185369011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   2177813506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11584724524                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.700290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.495358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.489819                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.473035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.568218                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80650.259808                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96658.210990                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96847.729271                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97024.570347                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89186.673062                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       637174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       642858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       638828                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       646068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2564928                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5692441                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5758903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      5742131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5797007                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22990482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 655189584993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 662073285489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 660087414489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 664935621485                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2642285906456                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6329615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6401761                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6380959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6443075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25555410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.899334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.899581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.899885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.899727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.899633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115098.177564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114965.174008                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114955.129810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114703.263509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114929.556782                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26783                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        27758                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        28087                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        28424                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       111052                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5665658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5731145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      5714044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5768583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22879430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 596693985058                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 602831974035                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 600998615041                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 605302625527                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2405827199661                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.895103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.895245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.895484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.895315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.895287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 105317.685088                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105185.259496                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 105179.206713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104930.903400                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105152.409814                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           31                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              47                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            48                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.968750                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.979167                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           47                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       623500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        98000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       155000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        57500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       934000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.968750                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.979167                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20112.903226                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19600                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19872.340426                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                    57939435                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  50849214                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.139436                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.797500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.230199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.289477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.063988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.638496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.063916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.527685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.063183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.325556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.465586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.134977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.133245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.130087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 515425870                       # Number of tag accesses
system.l2.tags.data_accesses                515425870                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3929984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     427344960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1502400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     429938944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1444160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     429062848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst       1436544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     431111104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1725770944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3929984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1502400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1444160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst      1436544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8313088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    367075264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       367075264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6677265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          23475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6717796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          22565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6704107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          22446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        6736111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26965171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5735551                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5735551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9460296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1028708932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3616592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1034953195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          3476396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1032844248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          3458063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1037774830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4154292551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9460296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3616592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      3476396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      3458063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20011346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      883627135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            883627135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      883627135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9460296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1028708932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3616592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1034953195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         3476396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1032844248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         3458063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1037774830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5037919686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5614567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6611960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     23475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6650415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     22565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6637952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     22446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   6669959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000855391250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       348946                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       348946                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            40836504                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5294619                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    26965172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5735551                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26965172                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5735551                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 264993                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                120984                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1501344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1577449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1659467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1308720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1298747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1259632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1042501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1075447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2232316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2134548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2667165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1734820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2685428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1783334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1358149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1381112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            349922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            406768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            482771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            376267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            405591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            394781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            324008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            349635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            344432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            338827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           342184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           338202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           258714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           270587                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1191621556999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               133500895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1692249913249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44629.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63379.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13336662                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3701510                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26965172                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5735551                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2086670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2781753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3016419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3201362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3276787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3195557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2815276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2235274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1629334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1075867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 654599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 367998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 187232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  95488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  51394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  28886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  96355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 191439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 252901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 285422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 304255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 317686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 332313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 343764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 355680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 374174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 372247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 361041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 357913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 356376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 354803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 356231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  77912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  54178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  42667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  35779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  32117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  31425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  33654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  33481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  29857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  26396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  22738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  20655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  18384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  17191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  15241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     39                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     15276564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.380106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.495419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   157.312520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9433123     61.75%     61.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3919756     25.66%     87.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       923236      6.04%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       376166      2.46%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       197087      1.29%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       115221      0.75%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        73242      0.48%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        49439      0.32%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       189294      1.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     15276564                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       348946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      76.516404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.593310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    130.810133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        338886     97.12%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6843      1.96%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1314      0.38%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          719      0.21%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          442      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          255      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          153      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          103      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           74      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           36      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           35      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           20      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           11      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        348946                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       348946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.090045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.082669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.519291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           336615     96.47%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2277      0.65%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4718      1.35%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2266      0.65%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2618      0.75%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              360      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        348946                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1708811456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                16959552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               359331648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1725771008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            367075264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4113.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       864.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4154.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    883.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  415418780000                       # Total gap between requests
system.mem_ctrls.avgGap                      12703.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3930048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    423165440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1502400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    425626560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1444160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    424828928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst      1436544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    426877376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    359331648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9460449.655409375206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1018647950.617691397667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3616591.848823995795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1024572382.547255873680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 3476395.956068730913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1022652315.062191247940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 3458062.647016119678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1027583358.951661348343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 864986627.516835212708                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6677265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        23475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6717796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        22565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6704107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        22446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      6736111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5735551                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2399768000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 420452094500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1283123750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 422134146751                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst   1237403750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 421001353501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst   1235459000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 422506563997                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10800742439250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39079.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62967.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54659.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62838.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     54837.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62797.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     55041.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62722.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1883122.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          59027850840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          31374054360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        114074866080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13179529080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32792887920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     188285674080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        964435680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       439699298040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1058.448414                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    835105750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13871780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 400711846250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          50046816120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          26600506020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         76564411980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        16128458460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32792887920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     188133102750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1092916800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       391359100050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        942.083421                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1287920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13871780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 400259032000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3128                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1565                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14354382.428115                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   124140234.329128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1565    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2766417500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1565                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   392954123500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  22464608500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27901608                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27901608                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27901608                       # number of overall hits
system.cpu1.icache.overall_hits::total       27901608                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        51528                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         51528                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        51528                       # number of overall misses
system.cpu1.icache.overall_misses::total        51528                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3466403998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3466403998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3466403998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3466403998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27953136                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27953136                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27953136                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27953136                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001843                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001843                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001843                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001843                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67272.240297                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67272.240297                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67272.240297                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67272.240297                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4348                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               78                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.743590                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        47390                       # number of writebacks
system.cpu1.icache.writebacks::total            47390                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4138                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4138                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4138                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4138                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        47390                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        47390                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        47390                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        47390                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3166734998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3166734998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3166734998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3166734998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001695                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001695                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001695                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001695                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66822.852880                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66822.852880                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66822.852880                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66822.852880                       # average overall mshr miss latency
system.cpu1.icache.replacements                 47390                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27901608                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27901608                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        51528                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        51528                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3466403998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3466403998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27953136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27953136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001843                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001843                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67272.240297                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67272.240297                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4138                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4138                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        47390                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        47390                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3166734998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3166734998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001695                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001695                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66822.852880                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66822.852880                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           28146127                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            47422                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           593.524672                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         55953662                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        55953662                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33908957                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33908957                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33908957                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33908957                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12173962                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12173962                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12173962                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12173962                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1221933858315                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1221933858315                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1221933858315                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1221933858315                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46082919                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46082919                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46082919                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46082919                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.264175                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.264175                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.264175                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.264175                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100372.734720                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100372.734720                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100372.734720                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100372.734720                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    218708274                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9860                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3316456                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            135                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.946382                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.037037                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7447461                       # number of writebacks
system.cpu1.dcache.writebacks::total          7447461                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5365136                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5365136                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5365136                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5365136                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6808826                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6808826                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6808826                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6808826                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 727205695954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 727205695954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 727205695954                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 727205695954                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.147752                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.147752                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.147752                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.147752                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 106803.389594                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106803.389594                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 106803.389594                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106803.389594                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7447460                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32909357                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32909357                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10765282                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10765282                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1064955239000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1064955239000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43674639                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43674639                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.246488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.246488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98924.973726                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98924.973726                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4348112                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4348112                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6417170                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6417170                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 681749076500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 681749076500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106238.275829                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106238.275829                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       999600                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        999600                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1408680                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1408680                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 156978619315                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 156978619315                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2408280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2408280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.584932                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.584932                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111436.677823                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111436.677823                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1017024                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1017024                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       391656                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       391656                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  45456619454                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  45456619454                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162629                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162629                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 116062.614779                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 116062.614779                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1195258                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1195258                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3816                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3816                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     72756500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     72756500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1199074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1199074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003182                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003182                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19066.168763                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19066.168763                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          398                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          398                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3418                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3418                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     54581500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     54581500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002851                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002851                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15968.841428                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15968.841428                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1187757                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1187757                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         7738                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7738                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     81681000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     81681000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1195495                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1195495                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.006473                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006473                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10555.828379                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10555.828379                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         7583                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7583                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     74386000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     74386000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.006343                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.006343                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9809.574047                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9809.574047                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4098500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4098500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3810500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3810500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       212617                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         212617                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       678738                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       678738                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  66498723685                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  66498723685                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       891355                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       891355                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.761468                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.761468                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97974.069059                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97974.069059                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       678733                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       678733                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  65819985685                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  65819985685                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.761462                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.761462                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96974.783435                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96974.783435                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.611871                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44008566                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7484626                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.879862                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.611871                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987871                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987871                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        106222283                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       106222283                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 415418732000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25859801                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           32                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12029135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23688822                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        45113600                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27678                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         30100                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57778                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1016                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1016                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4265376                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4265379                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        228597                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25631237                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           48                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           48                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       263064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22265402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       142170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22398935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       138204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     22344996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       142353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     22468238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              90163362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11224064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    947660032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6065920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    953350464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5896704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    951038016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6073728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    956267456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3837576384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        51036301                       # Total snoops (count)
system.tol2bus.snoopTraffic                 376451456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         81033290                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.383658                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.621613                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53870142     66.48%     66.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1               24980461     30.83%     97.31% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 845346      1.04%     98.35% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 931469      1.15%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 405871      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           81033290                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        60066114163                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11230665702                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          71409472                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11292738776                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          73537790                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11188358400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         132967078                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11257428287                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          73452380                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
