

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue May 24 16:44:50 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.480 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1744574|  1744574| 6.978 ms | 6.978 ms |  1744574|  1744574|   none  |
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------+--------+---------+---------+----------+----------+---------+---------+---------+
        |                  |        |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |     Instance     | Module |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +------------------+--------+---------+---------+----------+----------+---------+---------+---------+
        |grp_conv_0_fu_20  |conv_0  |  1744573|  1744573| 6.978 ms | 6.978 ms |  1744573|  1744573|   none  |
        |grp_conv_0_fu_30  |conv_0  |  1744573|  1744573| 6.978 ms | 6.978 ms |  1744573|  1744573|   none  |
        +------------------+--------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        2|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|     10|     1238|     1478|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       15|    -|
|Register             |        -|      -|        4|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     10|     1242|     1495|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------+---------+-------+-----+-----+-----+
    |     Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------+--------+---------+-------+-----+-----+-----+
    |grp_conv_0_fu_20  |conv_0  |        0|      5|  619|  739|    0|
    |grp_conv_0_fu_30  |conv_0  |        0|      5|  619|  739|    0|
    +------------------+--------+---------+-------+-----+-----+-----+
    |Total             |        |        0|     10| 1238| 1478|    0|
    +------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  2|   0|    2|          0|
    |grp_conv_0_fu_20_ap_start_reg  |  1|   0|    1|          0|
    |grp_conv_0_fu_30_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  4|   0|    4|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_done      | out |    1| ap_ctrl_hs |    kernel    | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    kernel    | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    kernel    | return value |
|v0_address0  | out |   12|  ap_memory |      v0      |     array    |
|v0_ce0       | out |    1|  ap_memory |      v0      |     array    |
|v0_q0        |  in |   32|  ap_memory |      v0      |     array    |
|v1_address0  | out |    8|  ap_memory |      v1      |     array    |
|v1_ce0       | out |    1|  ap_memory |      v1      |     array    |
|v1_q0        |  in |   32|  ap_memory |      v1      |     array    |
|v2_address0  | out |   13|  ap_memory |      v2      |     array    |
|v2_ce0       | out |    1|  ap_memory |      v2      |     array    |
|v2_we0       | out |    1|  ap_memory |      v2      |     array    |
|v2_d0        | out |   32|  ap_memory |      v2      |     array    |
|v2_q0        |  in |   32|  ap_memory |      v2      |     array    |
|v3_address0  | out |   12|  ap_memory |      v3      |     array    |
|v3_ce0       | out |    1|  ap_memory |      v3      |     array    |
|v3_q0        |  in |   32|  ap_memory |      v3      |     array    |
|v4_address0  | out |    8|  ap_memory |      v4      |     array    |
|v4_ce0       | out |    1|  ap_memory |      v4      |     array    |
|v4_q0        |  in |   32|  ap_memory |      v4      |     array    |
|v5_address0  | out |   13|  ap_memory |      v5      |     array    |
|v5_ce0       | out |    1|  ap_memory |      v5      |     array    |
|v5_we0       | out |    1|  ap_memory |      v5      |     array    |
|v5_d0        | out |   32|  ap_memory |      v5      |     array    |
|v5_q0        |  in |   32|  ap_memory |      v5      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

