
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099046                       # Number of seconds simulated
sim_ticks                                 99046106880                       # Number of ticks simulated
final_tick                               627122816382                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157944                       # Simulator instruction rate (inst/s)
host_op_rate                                   199173                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4734827                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903416                       # Number of bytes of host memory used
host_seconds                                 20918.63                       # Real time elapsed on the host
sim_insts                                  3303982598                       # Number of instructions simulated
sim_ops                                    4166417092                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       632576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       559872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1876224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3074048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1292288                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1292288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4942                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4374                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14658                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24016                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10096                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10096                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6386682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5652640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18942935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31036535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18093                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16800                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54278                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13047338                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13047338                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13047338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6386682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5652640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16800                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18942935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44083873                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               237520641                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21495558                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17426167                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1976699                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8765752                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8140643                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2333632                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93788                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186276593                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119859096                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21495558                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10474275                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26377492                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6024380                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3508851                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11507005                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1975034                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220185118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.668610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.029252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193807626     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1835977      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3333424      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3088312      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1963956      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616570      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          923304      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955857      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12660092      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220185118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090500                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.504626                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184381118                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5421561                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26315586                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        44933                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4021919                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732504                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147120041                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4021919                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184853664                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1184999                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3156743                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25858940                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1108852                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146996268                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        179056                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       480315                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208501939                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684731915                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684731915                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36797417                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4109872                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13862458                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183460                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81611                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1603296                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146034944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137948165                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116667                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21972422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46142327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220185118                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626510                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299490                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160700264     72.98%     72.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25171982     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13552848      6.16%     90.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6865528      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8184128      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2647064      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2482518      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       439325      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       141461      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220185118                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416189     59.69%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143265     20.55%     80.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137772     19.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116003085     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978376      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12788815      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160982      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137948165                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.580784                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697226                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005054                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    496895340                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168041388                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134968388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138645391                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269145                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2669037                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92432                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4021919                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         803171                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114036                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146068761                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8574                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13862458                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183460                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1054191                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1101312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2155503                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135962204                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12339314                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1985960                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500153                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19192205                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160839                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.572423                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134968431                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134968388                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77875648                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216925606                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.568239                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358997                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22939783                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2001834                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216163199                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569613                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369291                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164310439     76.01%     76.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23868457     11.04%     87.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12380848      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3982581      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464187      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1834748      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1058335      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937893      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325711      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216163199                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325711                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           359906604                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296160181                       # The number of ROB writes
system.switch_cpus0.timesIdled                2877544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17335523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.375206                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.375206                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.421016                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.421016                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611528650                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188874961                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135783181                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               237520641                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21252804                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17439022                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1986115                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8996711                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8366592                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2120647                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93501                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190638829                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116592421                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21252804                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10487239                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25138923                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5496273                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5340296                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11527043                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1977331                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224611000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.636720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.998403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199472077     88.81%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1872177      0.83%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3392589      1.51%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2004872      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1644029      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1463018      0.65%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          811124      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2024520      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11926594      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224611000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089478                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490873                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189070464                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6920614                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25065521                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61645                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3492745                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3493799                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     142953858                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3492745                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189350048                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         656891                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5408171                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24831234                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       871902                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     142909831                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95387                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       503461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    201359526                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    663231456                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    663231456                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171196081                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30163434                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34062                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17054                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2520479                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13259447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7159677                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69669                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1621399                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         141828854                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34062                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135315181                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        63505                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16680377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     34337578                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    224611000                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.602442                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.289425                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168255985     74.91%     74.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22430936      9.99%     84.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11737860      5.23%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8267008      3.68%     93.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8272653      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2958867      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2257312      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       264350      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       166029      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224611000                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          49671     13.71%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161599     44.61%     58.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       150995     41.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114172996     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1851315      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17008      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12132350      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7141512      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135315181                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.569699                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             362265                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002677                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    495667132                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    158543525                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133006246                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135677446                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       276016                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2135042                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        85410                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3492745                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         459722                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53821                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    141862916                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13259447                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7159677                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17054                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1145088                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1035849                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2180937                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133772303                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12040037                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1542878                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19181542                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18956295                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7141505                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.563203                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133006301                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133006246                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77833080                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        211934514                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559978                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367251                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99538533                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122695666                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19167523                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34016                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2002962                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    221118255                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554887                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.406578                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171030313     77.35%     77.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24427758     11.05%     88.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9375197      4.24%     92.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4935684      2.23%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4190705      1.90%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1991495      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       936635      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1473387      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2757081      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    221118255                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99538533                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122695666                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18198670                       # Number of memory references committed
system.switch_cpus1.commit.loads             11124403                       # Number of loads committed
system.switch_cpus1.commit.membars              17008                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17801849                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110457762                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2537738                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2757081                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           360224363                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          287219132                       # The number of ROB writes
system.switch_cpus1.timesIdled                2809108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               12909641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99538533                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122695666                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99538533                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.386218                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.386218                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419073                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419073                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       601520486                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      185792527                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132401889                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34016                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               237520641                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21706716                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17584511                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1986528                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8617799                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8175920                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2436585                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89892                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    183436708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120708539                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21706716                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10612505                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26436309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6099305                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3921157                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11476955                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1986305                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    217862029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.680732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.053847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       191425720     87.87%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2463858      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1935598      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4551409      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          978324      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1523965      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1173048      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          735790      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13074317      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    217862029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091389                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.508202                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       181409011                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6008413                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26330626                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        87465                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4026510                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3742742                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41974                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     148014098                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76914                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4026510                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       181909567                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1551543                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3072121                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25888135                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1414149                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     147878531                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        20494                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        272194                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       531528                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       174069                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    208029762                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    690075234                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    690075234                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168879988                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39149772                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37356                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20992                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4672340                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14360623                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7149196                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       133487                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1589906                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146819203                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37341                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137891460                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       141792                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24582405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51144190                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4621                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    217862029                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.632930                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.303940                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    158438014     72.72%     72.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25456137     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12345790      5.67%     90.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8257280      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7639174      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2569826      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2652226      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       375935      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       127647      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    217862029                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         396452     59.10%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        136493     20.35%     79.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       137845     20.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115806505     83.98%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2089679      1.52%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16359      0.01%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12887354      9.35%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7091563      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137891460                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.580545                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             670790                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004865                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    494457531                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171439423                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134348556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138562250                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       346666                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3246036                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1021                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       197980                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4026510                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1012315                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        94900                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146856544                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        18197                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14360623                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7149196                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20981                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         80433                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1078629                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1127843                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2206472                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135377858                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12442105                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2513602                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19532352                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19186585                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7090247                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.569962                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134349551                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134348556                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79557704                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        219654601                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.565629                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362195                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98936328                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121503371                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25354285                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1989786                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    213835519                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.568209                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372869                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    162820219     76.14%     76.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24005521     11.23%     87.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10480759      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5957724      2.79%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4314645      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1695739      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1308388      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       944635      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2307889      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    213835519                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98936328                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121503371                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18065802                       # Number of memory references committed
system.switch_cpus2.commit.loads             11114586                       # Number of loads committed
system.switch_cpus2.commit.membars              16360                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17457661                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109479009                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2473643                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2307889                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           358385286                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          297741926                       # The number of ROB writes
system.switch_cpus2.timesIdled                2960787                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19658612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98936328                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121503371                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98936328                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.400742                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.400742                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.416538                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.416538                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       609788745                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187089500                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      136714559                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32720                       # number of misc regfile writes
system.l2.replacements                          24016                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1455861                       # Total number of references to valid blocks.
system.l2.sampled_refs                          56784                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.638578                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           728.573533                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.277682                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2202.700864                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.239823                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1944.390879                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.736084                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5381.272611                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7730.835188                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6000.203852                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8745.769483                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000344                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.067221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000343                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.059338                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000358                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.164223                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.235926                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.183112                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.266900                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33996                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28364                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        57999                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  120359                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39510                       # number of Writeback hits
system.l2.Writeback_hits::total                 39510                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33996                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28364                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        57999                       # number of demand (read+write) hits
system.l2.demand_hits::total                   120359                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33996                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28364                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        57999                       # number of overall hits
system.l2.overall_hits::total                  120359                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4942                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4374                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14658                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 24016                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4942                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4374                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14658                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24016                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4942                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4374                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14658                       # number of overall misses
system.l2.overall_misses::total                 24016                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2117573                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    828898424                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2260450                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    735480014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1948493                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2397991154                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3968696108                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2117573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    828898424                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2260450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    735480014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1948493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2397991154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3968696108                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2117573                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    828898424                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2260450                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    735480014                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1948493                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2397991154                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3968696108                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        32738                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72657                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              144375                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39510                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39510                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        32738                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72657                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               144375                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        32738                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72657                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              144375                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.126920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.133606                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.201742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.166345                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.126920                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.133606                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.201742                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.166345                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.126920                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.133606                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.201742                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.166345                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151255.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167725.298260                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150696.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 168148.151349                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149884.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163596.067267                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165252.169720                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151255.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167725.298260                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150696.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 168148.151349                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149884.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163596.067267                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165252.169720                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151255.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167725.298260                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150696.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 168148.151349                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149884.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163596.067267                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165252.169720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10096                       # number of writebacks
system.l2.writebacks::total                     10096                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4942                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4374                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14658                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            24016                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24016                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24016                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1302017                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    541070746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1385715                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    480701954                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1192918                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1543973512                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2569626862                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1302017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    541070746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1385715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    480701954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1192918                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1543973512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2569626862                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1302017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    541070746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1385715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    480701954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1192918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1543973512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2569626862                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.126920                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.133606                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.201742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.166345                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.126920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.133606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.201742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.166345                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.126920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.133606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.201742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.166345                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93001.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109484.165520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        92381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109899.852309                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91762.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105333.163597                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106996.454947                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93001.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109484.165520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        92381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109899.852309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91762.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105333.163597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106996.454947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93001.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109484.165520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        92381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109899.852309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91762.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105333.163597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106996.454947                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996999                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011514640                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184696.846652                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996999                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11506989                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11506989                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11506989                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11506989                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11506989                       # number of overall hits
system.cpu0.icache.overall_hits::total       11506989                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2656557                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2656557                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2656557                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2656557                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2656557                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2656557                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11507005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11507005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11507005                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11507005                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11507005                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11507005                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 166034.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 166034.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 166034.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 166034.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 166034.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 166034.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2233773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2233773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2233773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2233773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2233773                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2233773                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159555.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159555.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159555.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159555.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159555.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159555.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168087981                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.615120                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.577836                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.422164                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908507                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091493                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9270749                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9270749                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16329651                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16329651                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16329651                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16329651                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117359                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117359                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117359                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117359                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117359                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117359                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11755756229                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11755756229                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11755756229                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11755756229                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11755756229                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11755756229                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9388108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9388108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16447010                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16447010                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16447010                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16447010                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012501                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012501                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007136                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007136                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007136                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007136                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 100169.192214                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100169.192214                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 100169.192214                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100169.192214                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 100169.192214                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100169.192214                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9230                       # number of writebacks
system.cpu0.dcache.writebacks::total             9230                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78421                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78421                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78421                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78421                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78421                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78421                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3090380654                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3090380654                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3090380654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3090380654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3090380654                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3090380654                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 79366.702296                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79366.702296                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 79366.702296                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79366.702296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 79366.702296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79366.702296                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997598                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014927940                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2201579.045553                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997598                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024035                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11527027                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11527027                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11527027                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11527027                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11527027                       # number of overall hits
system.cpu1.icache.overall_hits::total       11527027                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2655590                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2655590                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2655590                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2655590                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2655590                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2655590                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11527043                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11527043                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11527043                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11527043                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11527043                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11527043                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165974.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165974.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165974.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165974.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165974.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165974.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2385876                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2385876                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2385876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2385876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2385876                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2385876                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159058.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159058.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159058.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159058.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159058.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159058.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32738                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162811855                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 32994                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4934.589774                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.174950                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.825050                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903027                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096973                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8971744                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8971744                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7040251                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7040251                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17028                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17028                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17008                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17008                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16011995                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16011995                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16011995                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16011995                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84125                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84125                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84125                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84125                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84125                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84125                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7564676338                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7564676338                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7564676338                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7564676338                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7564676338                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7564676338                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9055869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9055869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7040251                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7040251                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17008                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17008                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16096120                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16096120                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16096120                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16096120                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009290                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009290                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005226                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005226                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005226                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005226                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 89921.858401                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89921.858401                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 89921.858401                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89921.858401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 89921.858401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89921.858401                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9373                       # number of writebacks
system.cpu1.dcache.writebacks::total             9373                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51387                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51387                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51387                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32738                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32738                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32738                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32738                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32738                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32738                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2629333969                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2629333969                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2629333969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2629333969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2629333969                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2629333969                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80314.434877                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80314.434877                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 80314.434877                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80314.434877                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 80314.434877                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80314.434877                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.993116                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013599038                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2064356.492872                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.993116                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020822                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786848                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11476940                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11476940                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11476940                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11476940                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11476940                       # number of overall hits
system.cpu2.icache.overall_hits::total       11476940                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2425695                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2425695                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2425695                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2425695                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2425695                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2425695                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11476955                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11476955                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11476955                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11476955                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11476955                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11476955                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       161713                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       161713                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       161713                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       161713                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       161713                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       161713                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2056393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2056393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2056393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2056393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2056393                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2056393                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158184.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158184.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158184.076923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158184.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158184.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158184.076923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72657                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179634918                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72913                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2463.688478                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.969449                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.030551                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902224                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097776                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9321924                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9321924                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6918497                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6918497                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20803                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20803                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16360                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16360                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16240421                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16240421                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16240421                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16240421                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       174539                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       174539                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       174539                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        174539                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       174539                       # number of overall misses
system.cpu2.dcache.overall_misses::total       174539                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17568910390                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17568910390                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17568910390                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17568910390                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17568910390                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17568910390                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9496463                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9496463                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6918497                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6918497                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16414960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16414960                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16414960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16414960                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018379                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018379                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010633                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010633                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010633                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010633                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100658.938060                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100658.938060                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 100658.938060                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100658.938060                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100658.938060                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100658.938060                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20907                       # number of writebacks
system.cpu2.dcache.writebacks::total            20907                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       101882                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       101882                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       101882                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       101882                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       101882                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       101882                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72657                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72657                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72657                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72657                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72657                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72657                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6341101383                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6341101383                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6341101383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6341101383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6341101383                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6341101383                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004426                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004426                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004426                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004426                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87274.472976                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87274.472976                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87274.472976                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87274.472976                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87274.472976                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87274.472976                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
