// Seed: 2099312809
module module_0 (
    input logic id_0,
    input wire id_1,
    input id_2,
    output id_3,
    input id_4,
    output id_5,
    output logic id_6,
    output id_7
);
  assign #1 id_5[1] = id_1[1 : 1];
endmodule
