
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2023.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2023 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xv_frmbufwr.h"

/*
* The configuration table for devices
*/

XV_frmbufwr_Config XV_frmbufwr_ConfigTable[XPAR_XV_FRMBUFWR_NUM_INSTANCES] =
{
	{
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_DEVICE_ID,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_S_AXI_CTRL_BASEADDR,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_SAMPLES_PER_CLOCK,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_MAX_COLS,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_MAX_ROWS,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_MAX_DATA_WIDTH,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_AXIMM_DATA_WIDTH,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_AXIMM_ADDR_WIDTH,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_RGBX8,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_YUVX8,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_YUYV8,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_RGBX10,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_YUVX10,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y_UV8,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y_UV8_420,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_RGB8,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_YUV8,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y_UV10,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y_UV10_420,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y8,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y10,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_BGRX8,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_UYVY8,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_BGR8,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_RGBX12,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_RGB16,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_YUVX12,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y_UV12,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y_UV12_420,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y12,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_YUV16,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y_UV16,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y_UV16_420,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y16,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y_U_V8,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_Y_U_V10,
		XPAR_CAPTURE_PIPELINE_V_FRMBUF_WR_0_HAS_INTERLACED
	}
};


