diff --git a/arch/arm/boot/dts/som-imx6dq.dtsi b/arch/arm/boot/dts/som-imx6dq.dtsi
new file mode 100644
index 000000000000..24886c80ae13
--- /dev/null
+++ b/arch/arm/boot/dts/som-imx6dq.dtsi
@@ -0,0 +1,544 @@
+/*
+ * Copyright 2016 EMAC Inc.
+ * Copyright 2016 QWERTY Embedded Design
+ *
+ * Author: Michael Welling <mwelling@ieee.org>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pwm/pwm.h>
+
+&iomuxc {
+	pinctrl-names = "default";
+	imx6qdl-som {
+
+		pinctrl_audmux: audmuxgrp {
+			fsl,pins = <
+				MX6QDL_PAD_DISP0_DAT23__AUD4_RXD	0x1b0b0
+				MX6QDL_PAD_DISP0_DAT20__AUD4_TXC	0x130b0
+				MX6QDL_PAD_DISP0_DAT21__AUD4_TXD	0x130b0
+				MX6QDL_PAD_DISP0_DAT22__AUD4_TXFS	0x130b0
+			>;
+		};
+
+		pinctrl_can1: can1grp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX		0x1b0b0
+				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX		0x1b0b0
+			>;
+		};
+
+		pinctrl_can2: can2grp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	0x1b0b0
+				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	0x1b0b0
+			>;
+		};
+
+		pinctrl_enet: enetgrp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL1__ENET_MDIO          0x1b0b0
+				MX6QDL_PAD_KEY_COL2__ENET_MDC           0x1b0b0
+				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
+				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
+				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
+				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
+				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
+				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
+				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
+				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
+				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
+				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
+				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
+				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
+				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
+				MX6QDL_PAD_GPIO_6__GPIO1_IO06		0x1b0b1
+				MX6QDL_PAD_EIM_OE__GPIO2_IO25		0x1b0b1
+				MX6QDL_PAD_EIM_CS0__GPIO2_IO23		0x1b0b1
+				MX6QDL_PAD_EIM_CS1__GPIO2_IO24		0x1b0b1
+				MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16 0x1b0b1
+			>;
+		};
+
+		pinctrl_i2c1: i2c1grp {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 		0x4001b8b1
+				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 		0x4001b8b1
+			>;
+		};
+
+		pinctrl_i2c2: i2c2grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_EB2__I2C2_SCL		0x4001b8b1
+				MX6QDL_PAD_EIM_D16__I2C2_SDA		0x4001b8b1
+			>;
+		};
+
+		pinctrl_i2c3: i2c3grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D17__I2C3_SCL		0x4001f8b1
+				MX6QDL_PAD_EIM_D18__I2C3_SDA		0x4001f8b1
+			>;
+		};
+
+		pinctrl_hdmi_ddc: hdmiddcgrp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL		0x4001b8b1
+				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA		0x4001b8b1
+			>;
+		};
+
+		pinctrl_pcie: pciegrp {
+			fsl,pins = <
+				MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x1b0b0
+			>;
+		};
+
+		pinctrl_uart1: uart1grp {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
+				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
+				MX6QDL_PAD_EIM_D20__UART1_RTS_B		0x1b0b1
+				MX6QDL_PAD_EIM_EB3__UART1_RI_B		0x1b0b1
+				MX6QDL_PAD_EIM_D24__UART1_DTR_B		0x1b0b1
+				MX6QDL_PAD_EIM_D25__UART1_DSR_B		0x1b0b1
+				MX6QDL_PAD_EIM_D23__UART1_DCD_B		0x1b0b1
+				MX6QDL_PAD_EIM_D19__UART1_CTS_B		0x1b0b1
+			>;
+		};
+
+		pinctrl_uart2: uart2grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D26__UART2_TX_DATA       0x1b0b1
+				MX6QDL_PAD_EIM_D27__UART2_RX_DATA       0x1b0b1
+				MX6QDL_PAD_EIM_D29__UART2_RTS_B		0x1b0b1
+				MX6QDL_PAD_EIM_D28__UART2_CTS_B		0x1b0b1
+			>;
+		};
+
+		pinctrl_uart4: uart4grp {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA	0x1b0b1
+				MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA	0x1b0b1
+				MX6QDL_PAD_CSI0_DAT16__UART4_RTS_B	0x1b0b1
+				MX6QDL_PAD_CSI0_DAT17__UART4_CTS_B	0x1b0b1
+			>;
+		};
+
+		pinctrl_uart5: uart5grp {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA	0x1b0b1
+				MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA	0x1b0b1
+				MX6QDL_PAD_CSI0_DAT18__UART5_RTS_B	0x1b0b1
+				MX6QDL_PAD_CSI0_DAT19__UART5_CTS_B	0x1b0b1
+			>;
+		};
+
+		pinctrl_usbotg: usbotggrp {
+			fsl,pins = <
+				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	0x17059
+			>;
+		};
+
+		pinctrl_usdhc2: usdhc2grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
+				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
+				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
+				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
+				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
+				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
+				MX6QDL_PAD_GPIO_4__GPIO1_IO04           0x1b0b0 /* CD */
+			>;
+		};
+
+		pinctrl_usdhc3: usdhc3grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
+				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
+			>;
+		};
+
+		pinctrl_usdhc4: usdhc4grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
+				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
+				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
+				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
+				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
+				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
+			>;
+               };
+
+		pinctrl_pwm1: pwm1grp {
+			fsl,pins = <
+				MX6QDL_PAD_DISP0_DAT8__PWM1_OUT		0x1b0b1
+			>;
+		};
+
+		pinctrl_pwm2: pwm2grp {
+			fsl,pins = <
+				MX6QDL_PAD_DISP0_DAT9__PWM2_OUT		0x1b0b1
+			>;
+		};
+
+		pinctrl_pwm3: pwm3grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD1_DAT1__PWM3_OUT		0x1b0b1
+			>;
+		};
+
+		pinctrl_pwm4: pwm4grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD1_CMD__PWM4_OUT		0x1b0b1
+			>;
+		};
+
+		pinctrl_ecspi1: ecspi1grp {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT4__ECSPI1_SCLK	0x1b0b1
+				MX6QDL_PAD_CSI0_DAT5__ECSPI1_MOSI	0x1b0b1
+				MX6QDL_PAD_CSI0_DAT6__ECSPI1_MISO	0x1b0b1
+				MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25	0x1b0b1 /* MCP3204 CS0# */
+				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09	0x1b0b1
+				MX6QDL_PAD_KEY_ROW2__GPIO4_IO11		0x1b0b1
+				MX6QDL_PAD_GPIO_16__GPIO7_IO11		0x1b0b1
+			>;
+		};
+
+		pinctrl_ecspi3: ecspi3grp {
+			fsl,pins = <
+				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK	0x1b0b1
+				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI	0x1b0b1
+				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO	0x1b0b1
+				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x1b0b1
+				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25	0x1b0b1
+				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26	0x1b0b1
+				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27	0x1b0b1
+				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28	0x1b0b1
+			>;
+		};
+	};
+};
+
+/ {
+    aliases {
+        mxcfb0 = &mxcfb1;
+        mxcfb1 = &mxcfb2;
+        mxcfb2 = &mxcfb3;
+        mxcfb3 = &mxcfb4;
+    };
+
+    chosen {
+        stdout-path = &uart1;
+    };
+
+    memory {
+        device_type = "memory";
+        reg = <0x10000000 0x80000000>;
+    };
+
+	mxcfb1: fb@0 {
+        compatible = "fsl,mxc_sdc_fb";
+        disp_dev = "ldb";
+        interface_pix_fmt = "RGB666";
+        default_bpp = <16>;
+        int_clk = <0>;
+        late_init = <0>;
+        status = "okay";
+    };
+
+    mxcfb2: fb@1 {
+        compatible = "fsl,mxc_sdc_fb";
+        disp_dev = "hdmi";
+        interface_pix_fmt = "RGB24";
+        mode_str ="1920x1080M@60";
+        default_bpp = <24>;
+        int_clk = <0>;
+        late_init = <0>;
+        status = "okay";
+    };
+
+    mxcfb3: fb@2 {
+        compatible = "fsl,mxc_sdc_fb";
+        disp_dev = "lcd";
+        interface_pix_fmt = "RGB565";
+        mode_str ="CLAA-WVGA";
+        default_bpp = <16>;
+        int_clk = <0>;
+        late_init = <0>;
+        status = "disabled";
+    };
+    mxcfb4: fb@3 {
+        compatible = "fsl,mxc_sdc_fb";
+        disp_dev = "ldb";
+        interface_pix_fmt = "RGB666";
+        default_bpp = <16>;
+        int_clk = <0>;
+        late_init = <0>;
+        status = "disabled";
+    };
+
+    leds {
+        compatible = "gpio-leds";
+        stat {
+            label = "status";
+            gpios = <&gpio1 26 GPIO_ACTIVE_HIGH>;
+            default-state = "on";
+        };
+    };
+
+    clocks {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        ref12288: ref12288 {
+            #clock-cells = <0>;
+            compatible = "fixed-clock";
+            clock-frequency = <12288000>;
+        };
+    };
+    regulators {
+        compatible = "simple-bus";
+        #address-cells = <1>;
+        #size-cells = <0>;
+
+        reg_2p5v: regulator@0 {
+            compatible = "regulator-fixed";
+            regulator-name = "2P5V";
+            regulator-min-microvolt = <2500000>;
+            regulator-max-microvolt = <2500000>;
+            regulator-always-on;
+        };
+
+        reg_3p3v: regulator@1 {
+            compatible = "regulator-fixed";
+            regulator-name = "3P3V";
+            regulator-min-microvolt = <3300000>;
+            regulator-max-microvolt = <3300000>;
+            regulator-always-on;
+        };
+
+        reg_usb_otg_vbus: regulator@2 {
+            compatible = "regulator-fixed";
+            regulator-name = "usb_otg_vbus";
+            regulator-min-microvolt = <5000000>;
+            regulator-max-microvolt = <5000000>;
+            gpio = <&gpio1 1 GPIO_ACTIVE_HIGH>;
+            enable-active-high;
+        };
+    };
+
+    v4l2_cap_0 {
+        compatible = "fsl,imx6q-v4l2-capture";
+        ipu_id = <0>;
+        csi_id = <0>;
+        mclk_source = <0>;
+        status = "disabled";
+    };
+
+    v4l2-out {
+        compatible = "fsl,mxc_v4l2_output";
+        status = "okay";
+    };
+
+    watchdog: watchdog {
+        /* ADM706 */
+        compatible = "linux,wdt-gpio";
+        gpios = <&gpio1 22 GPIO_ACTIVE_LOW>;
+        hw_algo = "toggle";
+        hw_margin_ms = <1000>;
+    };
+
+};
+
+// end root node
+
+
+
+#if 0
+// root node
+sound-hdmi {
+    compatible = "fsl,imx6q-audio-hdmi",
+                "fsl,imx-audio-hdmi";
+    model = "imx-audio-hdmi";
+    hdmi-controller = <&hdmi_audio>;
+};
+
+This needs to be ported I belive to take fulladvantage of the system
+&hdmi {
+    compatible = "fsl,imx6q-hdmi"
+	ddc-i2c-bus = <&i2c2>;
+	status = "okay";
+};
+&hdmi_video {
+	fsl,phy_reg_vlev = <0x0294>;
+	fsl,phy_reg_cksymtx = <0x800d>;
+	status = "okay";
+};
+&hdmi_core {
+    ipu_id = <1>;
+    disp_id = <0>;
+    status = "okay";
+};
+&hdmi_audio {
+    status = "okay";
+};
+#endif
+
+&hdmi {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_hdmi_ddc>;
+    status = "okay";
+};
+
+&i2c1 {
+    clock-frequency = <100000>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_i2c1>;
+    status = "okay";
+};
+
+&i2c2 {
+    clock-frequency = <100000>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_i2c2>;
+    status = "okay";
+};
+
+&i2c3 {
+    clock-frequency = <100000>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_i2c3>;
+    status = "okay";
+    rtc@68 {
+        compatible = "dallas,ds1337";
+        reg = <0x68>;
+    };
+};
+
+&can1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_can1>;
+    status = "okay";
+};
+
+&can2 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_can2>;
+    status = "okay";
+};
+
+&ecspi1 {
+    fsl,spi-num-chipselects = <4>;
+    cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>,
+        <&gpio5 9 GPIO_ACTIVE_LOW>,
+        <&gpio4 11 GPIO_ACTIVE_LOW>,
+        <&gpio7 11 GPIO_ACTIVE_LOW>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_ecspi1>;
+    status = "okay";
+
+    mcp3x0x@0 {
+        compatible = "microchip,mcp3204";
+        reg = <0>;
+        spi-max-frequency = <1000000>;
+    };
+};
+
+&ecspi3 {
+    fsl,spi-num-chipselects = <4>;
+    cs-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>,
+        <&gpio4 25 GPIO_ACTIVE_LOW>,
+        <&gpio4 26 GPIO_ACTIVE_LOW>,
+        <&gpio4 27 GPIO_ACTIVE_LOW>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_ecspi3>;
+    status = "okay";
+
+    flash: n25q128@0 {
+        compatible = "n25q128a13";
+        reg = <0>;
+        spi-max-frequency = <20000000>;
+    };
+};
+
+&fec {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_enet>;
+    phy-mode = "rgmii-id";
+    phy-handle = <&ethphy>;
+    phy-reset-gpios = <&gpio4 16 GPIO_ACTIVE_LOW>;
+    status = "okay";
+
+    mdio {
+        #address-cells = <1>;
+        #size-cells = <0>;
+
+        ethphy: ethernet-phy@1 {
+            interrupt-parent = <&gpio1>;
+            interrupts = <6 IRQ_TYPE_LEVEL_LOW>;
+            device_type = "ethernet-phy";
+            reg = <1>;
+        };
+    };
+};
+
+&pcie {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_pcie>;
+    reset-gpio = <&gpio2 7 0>;
+};
+
+&ssi1 {
+    status = "okay";
+};
+
+&uart1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart1>;
+    uart-has-rtscts;
+    status = "okay";
+};
+
+&uart2 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart2>;
+    uart-has-rtscts;
+    status = "okay";
+};
+
+&uart4 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart4>;
+    uart-has-rtscts;
+    status = "okay";
+};
+
+&uart5 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart5>;
+    uart-has-rtscts;
+    status = "okay";
+};
+
+&usbotg {
+    vbus-supply = <&reg_usb_otg_vbus>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_usbotg>;
+    disable-over-current;
+    dr_mode = "otg";
+    status = "okay";
+};
+
+&usbh1 {
+    status = "okay";
+};
diff --git a/arch/arm/boot/dts/som-imx6q-350es-10.dts b/arch/arm/boot/dts/som-imx6q-350es-10.dts
new file mode 100644
index 000000000000..931e90d14ed5
--- /dev/null
+++ b/arch/arm/boot/dts/som-imx6q-350es-10.dts
@@ -0,0 +1,70 @@
+/*
+ * Copyright 2022 EMAC Inc.
+ *
+ * Author: Joseph Mills <jmills@emacinc.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/interrupt-controller/irq.h>
+#include "imx6q.dtsi"
+#include "som-imx6q-350es.dts"
+
+/ {
+    model = "EMAC SOM-iMX6 Quad with 10 inch SOM-350ES";
+    compatible = "emac,som-imx6q-350es-10", "fsl,imx6q";
+    // 7 inch
+    backlight_pwm: backlight_pwm {
+        status = "disabled";
+    };
+    // 10 inch
+    backlight_gpio: backlight_gpio {
+        status = "okay";
+    };
+};
+
+&ts_tsc2004{
+    touchscreen-inverted-y;
+    touchscreen-inverted-x;
+    touchscreen-swapped-x-y;
+    touchscreen-x-mm = <222>;
+    touchscreen-y-mm = <125>;
+};
+
+&ldb {
+    status = "okay";
+    lvds-channel@0 {
+        fsl,data-mapping = "spwg";
+        fsl,data-width = <18>;
+        crtc = "ipu1-di0";
+        primary;
+        status = "okay";
+        display-timings {
+            native-mode = <&timing0>;
+            timing0: OSD101T1515 {
+                clock-frequency = <51200000>;
+                hactive = <1024>;
+                vactive = <600>;
+                hback-porch = <220>;
+                hfront-porch = <40>;
+                vback-porch = <7>;
+                vfront-porch = <21>;
+                hsync-len = <60>;
+                vsync-len = <10>;
+            };
+        };
+    };
+    lvds-channel@1 {
+        crtc = "ipu2-di1";
+    };
+};
+
+
+&sata {
+    status = "okay";
+};
diff --git a/arch/arm/boot/dts/som-imx6q-350es-7.dts b/arch/arm/boot/dts/som-imx6q-350es-7.dts
new file mode 100644
index 000000000000..ac139eb51f6a
--- /dev/null
+++ b/arch/arm/boot/dts/som-imx6q-350es-7.dts
@@ -0,0 +1,72 @@
+/*
+ * Copyright 2022 EMAC Inc.
+ *
+ * Author: Joseph Mills <jmills@emacinc.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/interrupt-controller/irq.h>
+#include "imx6q.dtsi"
+#include "som-imx6q-350es.dts"
+
+/ {
+    model = "EMAC SOM-iMX6 with 7 inch SOM-350ES";
+    compatible = "emac,som-imx6q-350es", "fsl,imx6q";
+    // 7 inch
+    backlight_pwm: backlight_pwm {
+        status = "okay";
+    };
+    // 10 inch
+    backlight_gpio: backlight_gpio {
+        status = "disabled";
+    };
+};
+
+&ts_tsc2004 {
+    touchscreen-inverted-y;
+    touchscreen-inverted-x;
+    touchscreen-swapped-x-y;
+    touchscreen-x-mm = <152>;
+    touchscreen-y-mm = <91>;
+};
+
+&ldb {
+    status = "okay";
+    lvds-channel@0 {
+        fsl,data-mapping = "spwg";
+        fsl,data-width = <18>;
+        crtc = "ipu1-di0";
+        primary;
+        status = "okay";
+        display-timings {
+            native-mode = <&timing0>;
+            timing0: TTX2NLWHTL {
+                clock-frequency = <33260000>;
+                hactive = <800>;
+                vactive = <480>;
+                hback-porch = <40>;
+                hfront-porch = <88>;
+                vback-porch = <1>;
+                vfront-porch = <23>;
+                hsync-len = <60>;
+                vsync-len = <10>;
+                hsync-active = <0>;
+                vsync-active = <0>;
+                pixelclk-active = <0>;
+            };
+        };
+    };
+
+    lvds-channel@1 {
+        fsl,data-mapping = "spwg";
+        fsl,data-width = <18>;
+        crtc = "ipu2-di1";
+    };
+};
+
diff --git a/arch/arm/boot/dts/som-imx6q-350es.dts b/arch/arm/boot/dts/som-imx6q-350es.dts
new file mode 100644
index 000000000000..9aa8e0e88b57
--- /dev/null
+++ b/arch/arm/boot/dts/som-imx6q-350es.dts
@@ -0,0 +1,361 @@
+/*
+ * Copyright 2022 EMAC Inc.
+ * Copyright 2016 EMAC Inc.
+ * Copyright 2016 QWERTY Embedded Design
+ *
+ * Author: Joseph Mills <jmills@emacinc.com>
+ * Author: Michael Welling <mwelling@ieee.org>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+
+
+#include "imx6q.dtsi"
+#include "som-imx6dq.dtsi"
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/sound/fsl-imx-audmux.h>
+
+&iomuxc {
+    imx6qdl-350es {
+        pinctrl_wifi: wifigrp {
+            fsl,pins = <
+                MX6QDL_PAD_NANDF_CS3__GPIO6_IO16   	0x13059		/* WL_IRQ */
+                MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05 	0x13059		/* WL_EN */
+            >;
+        };
+        pinctrl_bt: btgrp {
+            fsl,pins = <
+                MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06	0x13059		/* BT_EN */
+            >;
+        };
+        pinctrl_tsc: tscgrp {
+            fsl,pins = <
+                MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0x1b0b0
+            >;
+        };
+    };
+};
+
+
+/ {
+    model = "EMAC SOM-iMX6M (imx6q)";
+    compatible = "emac,som-imx6q-350es", "fsl,imx6q";
+    chosen {
+        stdout-path = &uart2;
+    };
+    memory {
+        device_type = "memory";
+        reg = <0x10000000 0x80000000>;
+    };
+
+    aliases {
+        ts_tsc2004 = &ts_tsc2004;
+        backlight_gpio = &backlight_gpio;
+        lvds_3p3v = &lvds_3p3v;
+        backlight_pwm = &backlight_pwm;
+        bl_pwr = &bl_pwr;
+    };
+
+    clocks{
+        tlv320_mclk: tlv320_mclk {
+            #clock-cells = <0>;
+            compatible = "fixed-clock";
+            clock-frequency = <12000000>;
+            clock-output-names = "mclk";
+        };
+    };
+
+    regulators {
+        reg_wl18xx_vmmc: regulator-wl18xx {
+            compatible = "regulator-fixed";
+            regulator-name = "wlan-en-regulator";
+            regulator-min-microvolt = <1800000>;
+            regulator-max-microvolt = <1800000>;
+            gpio = <&gpio5 5 GPIO_ACTIVE_HIGH>;
+            enable-active-high;
+            startup-delay-us = <70000>;
+        };
+
+        lvds_3p3v: lvds_3p3v_reg {
+            compatible = "regulator-fixed";
+            regulator-name = "LVDS 3P3V";
+            regulator-min-microvolt = <3300000>;
+            regulator-max-microvolt = <3300000>;
+            regulator-always-on;
+            enable-active-high;
+            gpio = <&gpio1 29 GPIO_ACTIVE_HIGH>;
+        };
+
+        bl_pwr: bl_pwr_reg {
+            compatible = "regulator-fixed";
+            reg = <5>;
+            regulator-name = "LVDS ABL";
+            regulator-min-microvolt = <3300000>;
+            regulator-max-microvolt = <3300000>;
+            regulator-always-on;
+            gpio = <&gpio1 30 GPIO_ACTIVE_LOW>;
+        };
+    };
+    //reg
+
+    backlight_gpio: backlight_gpio {
+        compatible = "gpio-backlight";
+        gpios = <&gpio1 30 GPIO_ACTIVE_HIGH>;
+        default-on;
+        display = <&mxcfb1>;
+    };
+
+    backlight_pwm: backlight_pwm {
+        compatible = "pwm-backlight";
+        pwms = <&pwm1 0 50000 0>;
+        enable-gpios = <&gpio5 7 GPIO_ACTIVE_HIGH>;
+        power-supply = <&bl_pwr>;
+        brightness-levels = <0 10 20 30 40 50 60 70 80 90 100>;
+        default-brightness-level = <9>;
+        display = <&mxcfb1>;
+    };
+
+    beeper: beeper {
+        compatible = "gpio-beeper";
+        gpios = <&gpio5 8 GPIO_ACTIVE_HIGH>;
+    };
+
+    #if 0
+  FIXME make this as fsl audio.
+  	sound {
+		compatible = "fsl,imx-audio-aic32x4";
+		model = "tlv320aic32x4";
+		ssi-controller = <&ssi1>;
+		audio-codec = <&codec>;
+		audio-routing =
+            "Line Out Jack", "LOL"
+            "Line Out Jack", "LOR"
+            "Headphone Jack", "HPL",
+			"Headphone Jack", "HPR";
+		mux-int-port = <1>;
+		mux-ext-port = <4>;
+	};
+#endif
+    sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,name = "tlv320aic32x4";
+		simple-audio-card,bitclock-master = <&codec_master>;
+		simple-audio-card,frame-master = <&codec_master>;
+		simple-audio-card,widgets =
+			"Microphone", "Microphone Jack",
+			"Headphone", "Headphone Jack";
+		simple-audio-card,routing =
+			"Headphone Jack", "HPL",
+			"Headphone Jack", "HPR",
+			"IN1_L", "Microphone Jack",
+			"IN1_R", "Microphone Jack",
+			"Microphone Jack", "Mic Bias";
+
+		cpu_master: simple-audio-card,cpu {
+			sound-dai = <&ssi1>;
+		};
+
+		codec_master: simple-audio-card,codec {
+			sound-dai = <&codec>;
+			clocks = <&tlv320_mclk>;
+		};
+	};
+};
+
+&i2c1 {
+    eeprom@50 {
+        compatible = "st,24c32";
+        reg = <0x50>;
+        pagesize = <32>;
+    };
+};
+&i2c2 {
+    codec: tlv320aic32x4@18{
+        #sound-dai-cells = <0>;
+        compatible = "ti,tlv320aic32x4";
+        reg = <0x18>;
+        clocks = <&tlv320_mclk>;
+        clock-names = "mclk";
+        iov-supply = <&reg_3p3v>;
+        ldoin-supply = <&reg_3p3v>;
+        input-use = <1 1 0 0 0 0>;
+        cmode = <0x11 0>;
+        status = "okay";
+    };
+};
+&i2c3 {
+    ts_tsc2004: touchscreen@48 {
+        compatible = "ti,tsc2004";
+        interrupts-extended = <&gpio1 27 IRQ_TYPE_EDGE_RISING>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_tsc>;
+        reg = <0x48>;
+        status = "okay";
+        vio-supply = <&reg_3p3v>;
+        touchscreen-size-x = <4096>;
+        touchscreen-size-y = <4096>;
+        touchscreen-max-pressure = <2048>;
+        touchscreen-fuzz-x = <4>;
+        touchscreen-fuzz-y = <7>;
+        touchscreen-fuzz-pressure = <2>;
+        ti,x-plate-ohms = <850>;
+        ti,esd-recovery-timeout-ms = <800>;
+    };
+};
+
+&ecspi1 {
+    spidev1: spi@1 {
+        compatible = "emac,spidev";
+        reg = <1>;
+        spi-max-frequency = <1000000>;
+    };
+
+    spidev2: spi@2 {
+        compatible = "emac,spidev";
+        reg = <2>;
+        spi-max-frequency = <1000000>;
+    };
+
+    spidev3: spi@3 {
+        compatible = "emac,spidev";
+        reg = <3>;
+        spi-max-frequency = <1000000>;
+    };
+};
+&ecspi3 {
+    spidev4: spi@1 {
+        compatible = "emac,spidev";
+        reg = <1>;
+        spi-max-frequency = <20000000>;
+    };
+
+    spidev5: spi@2 {
+        compatible = "emac,spidev";
+        reg = <2>;
+        spi-max-frequency = <20000000>;
+    };
+
+    spidev6: spi@3 {
+        compatible = "emac,spidev";
+        reg = <3>;
+        spi-max-frequency = <20000000>;
+    };
+};
+
+&pcie{
+    status = "okay";
+};
+
+&sata{
+    status = "okay";
+};
+
+&usdhc2 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_usdhc2>;
+    vmmc-supply = <&reg_3p3v>;
+    cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
+    disable-wp;
+    status = "okay";
+};
+
+
+&usdhc3 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_usdhc3>;
+    non-removable;
+    no-1-8-v;
+    sd-uhs-sdr50;
+    bus-width = <4>;
+    status = "okay";
+};
+
+
+&usdhc4 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_usdhc4 &pinctrl_wifi>;
+    bus-width = <4>;
+    vmmc-supply = <&reg_wl18xx_vmmc>;
+    non-removable;
+    wakeup-source;
+    keep-power-in-suspend;
+    cap-power-off-card;
+#if 0
+    TODO add the pin group for both 200mhz and 400mhz
+    pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-1 = <&pinctrl_usdhc4_100mhz>;
+    pinctrl-2 = <&pinctrl_usdhc4_200mhz>;
+    enable-sdio-wakeup;
+#endif
+
+    #address-cells = <1>;
+    #size-cells = <0>;
+
+    status = "okay";
+    wlcore: wlcore@0 {
+            compatible = "ti,wl1835";
+            reg = <2>;
+            interrupt-parent = <&gpio6>;
+            interrupts = <16 IRQ_TYPE_LEVEL_HIGH>;
+            ref-clock-frequency = <38400000>;
+    };
+};
+
+&pwm1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_pwm1>;
+    #pwm-cells = <3>;
+    status = "okay";
+};
+
+&pwm2 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_pwm2>;
+    #pwm-cells = <3>;
+    status = "okay";
+};
+
+&pwm3 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_pwm3>;
+    #pwm-cells = <3>;
+    status = "okay";
+};
+
+&pwm4 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_pwm4>;
+    #pwm-cells = <3>;
+    status = "okay";
+};
+
+&audmux {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_audmux>;
+    status = "okay";
+
+    ssi1 {
+        fsl,audmux-port = <0>;
+        fsl,port-config = <
+            (IMX_AUDMUX_V2_PTCR_SYN |
+            IMX_AUDMUX_V2_PTCR_TFSEL(3) |
+            IMX_AUDMUX_V2_PTCR_TCSEL(3) |
+            IMX_AUDMUX_V2_PTCR_TFSDIR |
+            IMX_AUDMUX_V2_PTCR_TCLKDIR)
+            IMX_AUDMUX_V2_PDCR_RXDSEL(3)
+        >;
+    };
+
+    pins5 {
+        fsl,audmux-port = <3>;
+        fsl,port-config = <
+            IMX_AUDMUX_V2_PTCR_SYN
+            IMX_AUDMUX_V2_PDCR_RXDSEL(0)
+        >;
+    };
+};
diff --git a/arch/arm/boot/dts/som-imx6q-350es.dtsi b/arch/arm/boot/dts/som-imx6q-350es.dtsi
new file mode 100644
index 000000000000..5ea0cc544cca
--- /dev/null
+++ b/arch/arm/boot/dts/som-imx6q-350es.dtsi
@@ -0,0 +1,364 @@
+/*
+ * Copyright 2022 EMAC Inc.
+ *
+ * Author: Joseph Mills <jmills@emacinc.com>
+ *.
+ *
+ */
+
+#include <dt-bindings/interrupt-controller/irq.h>
+#include "imx6q.dtsi"
+#include "som-imx6dq.dtsi"
+
+// Muxing for the 350
+&iomuxc {
+	imx6qdl-350es {
+		pinctrl_wifi: wifigrp {
+			fsl,pins = <
+				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16   	0x13059		/* WL_IRQ */
+				MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05 	0x13059		/* WL_EN */
+			>;
+		};
+		pinctrl_bt: btgrp {
+			fsl,pins = <
+				MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06	0x13059		/* BT_EN */
+			>;
+		};
+		pinctrl_tsc: tscgrp {
+			fsl,pins = <
+				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0x1b0b0
+ 			>;
+ 		};
+	};
+};
+
+
+// Base of 350
+/ {
+
+    model = "EMAC SOM-iMX6 with SOM-350ES";
+    compatible = "emac,som-imx6q-350es", "fsl,imx6q";
+
+    chosen {
+        stdout-path = &uart2;
+    };
+
+    memory {
+        device_type = "memory";
+        reg = <0x10000000 0x80000000>;
+    };
+
+    aliases {
+        ts_tsc2004 = &ts_tsc2004;
+        backlight_gpio = &backlight_gpio;
+        lvds_3p3v = &lvds_3p3v;
+        backlight_pwm = &backlight_pwm;
+        bl_pwr = &bl_pwr;
+    };
+
+
+    clocks {
+        tlv320_mclk: tlv320_mclk {
+            #clock-cells = <0>;
+            compatible = "fixed-clock";
+            clock-frequency = <12000000>;
+            clock-output-names = "mclk";
+        };
+    };
+
+    regulators {
+
+        reg_wl18xx_vmmc: regulator-wl18xx {
+            compatible = "regulator-fixed";
+            regulator-name = "wlan-en-regulator";
+            regulator-min-microvolt = <1800000>;
+            regulator-max-microvolt = <1800000>;
+            gpio = <&gpio5 5 GPIO_ACTIVE_HIGH>;
+            enable-active-high;
+            startup-delay-us = <70000>;
+        };
+
+        lvds_3p3v: lvds_3p3v_reg {
+            compatible = "regulator-fixed";
+            regulator-name = "LVDS 3P3V";
+            regulator-min-microvolt = <3300000>;
+            regulator-max-microvolt = <3300000>;
+            regulator-always-on;
+            enable-active-high;
+            gpio = <&gpio1 29 GPIO_ACTIVE_HIGH>;
+        };
+
+        bl_pwr: bl_pwr_reg {
+            compatible = "regulator-fixed";
+            reg = <5>;
+            regulator-name = "LVDS ABL";
+            regulator-min-microvolt = <3300000>;
+            regulator-max-microvolt = <3300000>;
+            regulator-always-on;
+            gpio = <&gpio1 30 GPIO_ACTIVE_LOW>;
+        };
+
+    };
+
+
+#if 0
+  FIXME make this as fsl audio.
+  	sound {
+		compatible = "fsl,imx-audio-aic32x4";
+		model = "tlv320aic32x4";
+		ssi-controller = <&ssi1>;
+		audio-codec = <&codec>;
+		audio-routing =
+            "Line Out Jack", "LOL"
+            "Line Out Jack", "LOR"
+            "Headphone Jack", "HPL",
+			"Headphone Jack", "HPR";
+		mux-int-port = <1>;
+		mux-ext-port = <4>;
+	};
+#endif
+    sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,name = "tlv320aic32x4";
+		simple-audio-card,bitclock-master = <&codec_master>;
+		simple-audio-card,frame-master = <&codec_master>;
+		simple-audio-card,widgets =
+			"Microphone", "Microphone Jack",
+			"Headphone", "Headphone Jack";
+		simple-audio-card,routing =
+			"Headphone Jack", "HPL",
+			"Headphone Jack", "HPR",
+			"IN1_L", "Microphone Jack",
+			"IN1_R", "Microphone Jack",
+			"Microphone Jack", "Mic Bias";
+
+		cpu_master: simple-audio-card,cpu {
+			sound-dai = <&ssi1>;
+		};
+
+		codec_master: simple-audio-card,codec {
+			sound-dai = <&codec>;
+			clocks = <&tlv320_mclk>;
+		};
+	};
+
+    beeper: beeper {
+        compatible = "gpio-beeper";
+        gpios = <&gpio5 8 GPIO_ACTIVE_HIGH>;
+    };
+
+    backlight_gpio: backlight_gpio {
+        compatible = "gpio-backlight";
+        gpios = <&gpio1 30 GPIO_ACTIVE_HIGH>;
+        default-on;
+        display = <&mxcfb1>;
+    };
+
+    backlight_pwm: backlight_pwm {
+        compatible = "pwm-backlight";
+        pwms = <&pwm1 0 50000 0>;
+        enable-gpios = <&gpio5 7 GPIO_ACTIVE_HIGH>;
+        power-supply = <&bl_pwr>;
+        brightness-levels = <0 10 20 30 40 50 60 70 80 90 100>;
+        default-brightness-level = <9>;
+        display = <&mxcfb1>;
+    };
+
+};
+// end root node
+
+&i2c1 {
+    eeprom@50 {
+		compatible = "st,24c32";
+		reg = <0x50>;
+		pagesize = <32>;
+	};
+};
+
+&i2c2 {
+    codec: tlv320aic32x4@18{
+        #sound-dai-cells = <0>;
+        compatible = "ti,tlv320aic32x4";
+        reg = <0x18>;
+        clocks = <&tlv320_mclk>;
+        clock-names = "mclk";
+        iov-supply = <&reg_3p3v>;
+        ldoin-supply = <&reg_3p3v>;
+        input-use = <1 1 0 0 0 0>;
+        cmode = <0x11 0>;
+        status = "okay";
+	};
+};
+
+
+&i2c3 {
+    ts_tsc2004: touchscreen@48 {
+        compatible = "ti,tsc2004";
+        interrupts-extended = <&gpio1 27 IRQ_TYPE_EDGE_RISING>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_tsc>;
+        reg = <0x48>;
+        status = "okay";
+        vio-supply = <&reg_3p3v>;
+        touchscreen-size-x = <4096>;
+        touchscreen-size-y = <4096>;
+        touchscreen-max-pressure = <2048>;
+        touchscreen-fuzz-x = <4>;
+        touchscreen-fuzz-y = <7>;
+        touchscreen-fuzz-pressure = <2>;
+        ti,x-plate-ohms = <850>;
+        ti,esd-recovery-timeout-ms = <800>;
+    };
+
+};
+
+
+
+&ecspi1 {
+    // SOM
+    // mcp3x0x@0 spi-max-frequency = <1000000>;
+    spidev1: spi@1 {
+        compatible = "emac,spidev";
+        reg = <1>;
+        spi-max-frequency = <1000000>;
+    };
+
+    spidev2: spi@2 {
+        compatible = "emac,spidev";
+        reg = <2>;
+        spi-max-frequency = <1000000>;
+    };
+
+    spidev3: spi@3 {
+        compatible = "emac,spidev";
+        reg = <3>;
+        spi-max-frequency = <1000000>;
+    };
+};
+
+
+
+&ecspi3 {
+    // SOM
+    // n25q128@0 spi-max-frequency = <20000000>;
+    spidev4: spi@1 {
+        compatible = "emac,spidev";
+        reg = <1>;
+        spi-max-frequency = <20000000>;
+    };
+
+    spidev5: spi@2 {
+        compatible = "emac,spidev";
+        reg = <2>;
+        spi-max-frequency = <20000000>;
+    };
+
+    spidev6: spi@3 {
+        compatible = "emac,spidev";
+        reg = <3>;
+        spi-max-frequency = <20000000>;
+    };
+};
+
+&usdhc2 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_usdhc2>;
+    vmmc-supply = <&reg_3p3v>;
+    cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
+    disable-wp;
+    status = "okay";
+};
+
+&usdhc4 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_usdhc4 &pinctrl_wifi>;
+    bus-width = <4>;
+    vmmc-supply = <&reg_wl18xx_vmmc>;
+    non-removable;
+    wakeup-source;
+    keep-power-in-suspend;
+    cap-power-off-card;
+#if 0
+    TODO add the pin group for both 200mhz and 400mhz
+    pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-1 = <&pinctrl_usdhc4_100mhz>;
+    pinctrl-2 = <&pinctrl_usdhc4_200mhz>;
+    enable-sdio-wakeup;
+#endif
+
+    #address-cells = <1>;
+    #size-cells = <0>;
+
+    status = "okay";
+    wlcore: wlcore@0 {
+            compatible = "ti,wl1835";
+            reg = <2>;
+            interrupt-parent = <&gpio6>;
+            interrupts = <16 IRQ_TYPE_LEVEL_HIGH>;
+            ref-clock-frequency = <38400000>;
+    };
+};
+
+
+&audmux {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_audmux>;
+	status = "okay";
+
+	ssi1 {
+		fsl,audmux-port = <0>;
+		fsl,port-config = <
+			(IMX_AUDMUX_V2_PTCR_SYN |
+			IMX_AUDMUX_V2_PTCR_TFSEL(3) |
+			IMX_AUDMUX_V2_PTCR_TCSEL(3) |
+			IMX_AUDMUX_V2_PTCR_TFSDIR |
+			IMX_AUDMUX_V2_PTCR_TCLKDIR)
+			IMX_AUDMUX_V2_PDCR_RXDSEL(3)
+		>;
+	};
+
+	pins5 {
+		fsl,audmux-port = <3>;
+		fsl,port-config = <
+			IMX_AUDMUX_V2_PTCR_SYN
+			IMX_AUDMUX_V2_PDCR_RXDSEL(0)
+		>;
+	};
+};
+
+&sata {
+	status = "okay";
+};
+
+&pwm1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_pwm1>;
+    #pwm-cells = <3>;
+    status = "okay";
+};
+
+&pwm2 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_pwm2>;
+    #pwm-cells = <3>;
+    status = "okay";
+};
+
+&pwm3 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_pwm3>;
+    #pwm-cells = <3>;
+    status = "okay";
+};
+
+&pwm4 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_pwm4>;
+    #pwm-cells = <3>;
+    status = "okay";
+};
+
+&pcie {
+    status = "okay";
+};
diff --git a/arch/arm/boot/dts/som-imx6ul-pmb.dts b/arch/arm/boot/dts/som-imx6ul-pmb.dts
new file mode 100644
index 000000000000..027d62bbd1f3
--- /dev/null
+++ b/arch/arm/boot/dts/som-imx6ul-pmb.dts
@@ -0,0 +1,622 @@
+/*
+ * Copyright (C) 2022 EMAC Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "imx6ul.dtsi"
+#include <dt-bindings/gpio/gpio.h>
+
+
+/ {
+        model = "EMAC SOM-i.MX6UL";
+        compatible = "emac,som-imx6ul-pmb", "fsl,imx6ul";
+
+        chosen {
+                stdout-path = &uart5;
+        };
+
+        memory {
+                device_type = "memory";
+                reg = <0x80000000 0x40000000>;
+        };
+
+        aliases {
+                spi0 = &ecspi1;
+                spi1 = &ecspi2;
+                spi2 = &ecspi3;
+                spi3 = &ecspi4;
+                spi4 = &qspi;
+        };
+
+        regulators {
+                compatible = "simple-bus";
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+                reg_sd1_vmmc: sd1_regulator {
+                        compatible = "regulator-fixed";
+                        regulator-name = "VSD_3V3";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                };
+
+                reg_usb_otg_vbus: regulator-usb-otg-vbus {
+                        compatible = "regulator-fixed";
+                        pinctrl-names = "default";
+                        regulator-name = "usb_otg_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        regulator-always-on;
+                };
+
+
+                reg_1p8v: regulator-1p8v {
+                        compatible = "regulator-fixed";
+                        regulator-name = "1P8V";
+                        regulator-min-microvolt = <1800000>;
+                        regulator-max-microvolt = <1800000>;
+                        regulator-boot-on;
+                        regulator-always-on;
+                };
+
+                reg_3p3v: regulator-3p3v {
+                        compatible = "regulator-fixed";
+                        regulator-name = "3P3V";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                };
+
+        };
+
+
+        leds {
+            compatible = "gpio-leds";
+            powerStatusLed {
+                // N10
+                gpios = <&gpio5 7 GPIO_ACTIVE_LOW>;
+                //color = <LED_COLOR_ID_GREEN>;
+                default-state = "off";
+            };
+
+            activeFaultLed {
+                // D5
+                gpios = < &gpio4 11 GPIO_ACTIVE_LOW>;
+                //color = <LED_COLOR_ID_RED>;
+                default-state = "off";
+            };
+
+            spareLed {
+                // D8
+                gpios = < &gpio4 0 GPIO_ACTIVE_LOW>;
+                //color = <LED_COLOR_ID_RED>;
+                default-state = "off";
+            };
+
+        };
+
+        watchdog: watchdog {
+            compatible = "linux,wdt-gpio";
+            gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
+            hw_algo = "toggle";
+            hw_margin_ms = <1600>;
+        };
+
+};
+
+
+&cpu0 {
+    arm-supply = <&reg_arm>;
+    soc-supply = <&reg_soc>;
+};
+
+&snvs_poweroff {
+    status = "okay";
+};
+
+
+//I2C
+
+
+// ok
+&i2c1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_i2c1>;
+    status = "okay";
+    clock-frequency = <100000>;
+
+    // fan controller wrong reg ?  linux says 0x2e (schmatics 0x4C)
+    // -- drivers->hwmon->emc2103.c -- //
+
+
+    lm5066hsc1: lm5066@10 {
+        compatible = "ti,lm5066";
+        reg = <0x10>;
+        status = "okay";
+    };
+
+    lm5066dcp3: lm5066@14 {
+        compatible = "ti,lm5066";
+        reg = <0x14>;
+        status = "okay";
+    };
+
+};
+
+&i2c2 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_i2c2>;
+    status = "okay";
+    clock-frequency = <100000>;
+
+    lm5066dcp1: lm5066@12 {
+        compatible = "ti,lm5066";
+        reg = <0x12>;
+        status = "okay";
+    };
+
+    lm5066dcp2: lm5066@13 {
+        compatible = "ti,lm5066";
+        reg = <0x13>;
+        status = "okay";
+    };
+
+    lm5066dcp4: lm5066@15 {
+        compatible = "ti,lm5066";
+        reg = <0x15>;
+        status = "okay";
+    };
+};
+
+&i2c3 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_i2c3>;
+    status = "okay";
+    clock-frequency = <100000>;
+
+    lm5066smps1: lm5066@16 {
+        compatible = "ti,lm5066";
+        reg = <0x16>;
+        status = "okay";
+    };
+
+    lm5066smps2: lm5066@17 {
+        compatible = "ti,lm5066";
+        reg = <0x17>;
+        status = "okay";
+    };
+
+    lm5066smps3: lm5066@50 {
+        compatible = "ti,lm5066";
+        reg = <0x50>;
+        status = "okay";
+    };
+
+};
+
+&i2c4 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_i2c4>;
+    status = "okay";
+    clock-frequency = <100000>;
+
+    // U35 -> BCC -> LT8491(0x29)[CONFIG_POWER_SUPPLY-> ]
+    // see https://github.com/craigpeacock/LT8491/blob/master/main.c fix it all up and maybe add as driver to kernel
+    lt8491: battcharger@0x29{
+	    compatible = "lltc,lt8491";
+        reg = <0x29>;
+        chip-enable-gpios = <&gpio4 9 GPIO_ACTIVE_LOW>;
+        enable-at-boot;
+	    status = "okay";
+    };
+
+    lm5066hsc2: lm5066@11 {
+        compatible = "ti,lm5066";
+        reg = <0x11>;
+        status = "okay";
+    };
+};
+
+
+// SPI
+&ecspi1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_ecspi1>;
+    fsl,spi-num-chipselects = <1>;
+    // cs-gpios = <&gpio4 26 GPIO_ACTIVE_HIGH>;
+    status = "okay";
+
+    n25q128a13: flash@0 {
+	status = "okay";
+	compatible = "n25q128a13", "jedec,spi-nor";
+	reg = <0x0>;
+	spi-max-frequency = <108000000>;
+    };
+};
+
+
+
+&ecspi4 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_ecspi4>;
+    fsl,spi-num-chipselects = <1>;
+    status = "okay";
+
+    // KSZ8567R
+    ksz8567: switch@0 {
+        compatible = "microchip,ksz8565";
+        reg = <0x0>;
+        status = "okay";
+        spi-max-frequency = <44000000>;
+	spi-cpha;
+	spi-cpol;
+        ports {
+            #address-cells = <1>;
+            #size-cells = <0>;
+            port@0 {
+                reg = <0>;
+                label = "lan1";
+            };
+            port@1 {
+                reg = <1>;
+                label = "lan2";
+            };
+            port@2 {
+                reg = <2>;
+                label = "lan3";
+            };
+            port@3 {
+                reg = <3>;
+                label = "lan4";
+            };
+            port@6 {
+                reg = <6>;
+                label = "cpu";
+                ethernet = <&ethphy6>;
+                fixed-link {
+                    speed = <1000>;
+                    full-duplex;
+                };
+            };
+        };
+    };
+};
+
+
+&fec1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_enet1>;
+    phy-mode = "rmii";
+    phy-reset-gpios = <&gpio4 13 GPIO_ACTIVE_LOW>;
+    phy-reset-duration = <1>;
+    status = "okay";
+    // N8 (later)
+    // interrupt-parent = <&gpio5>;
+    // interrupts = <5 0>;
+
+    fixed-link {
+        speed=<100>;
+        full-duplex;
+    };
+
+    mdio{
+    #address-cells = <1>;
+    #size-cells = <0>;
+    ethphy6: ethernet-phy@6 {
+        reg = <6>;
+        micrel,led-mode = <1>;
+        clocks = <&clks IMX6UL_CLK_ENET2_REF>;
+        clock-names = "rmii-ref";
+    };
+    };
+};
+
+&uart1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart1>;
+    fsl,uart-has-rtscts;
+    status = "okay";
+
+    // -> ADM2582E (RS-485 Transceiver)
+
+};
+
+&uart2 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart2>;
+    fsl,uart-has-rtscts;
+    status = "okay";
+    // u12 -> COM2_DATA ->
+};
+
+&uart3 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart3>;
+    status = "okay";
+    // U11 -> COM3 -> interboard connector (IPBS-105-01-T-D-GP)
+};
+
+&uart4 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart4>;
+    status = "okay";
+    // U13 -> ADM3251E -> COM4 -> HDR1(interboard connector (IPBS-105-01-T-D-GP))
+
+
+};
+
+// console
+&uart5 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart5>;
+    status = "okay";
+};
+
+&usbotg1 {
+        vbus-supply = <&reg_usb_otg_vbus>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usb_otg1_id>;
+        dr_mode = "otg";
+        srp-disable;
+        hnp-disable;
+        adp-disable;
+        status = "okay";
+};
+
+// emmc
+&usdhc1 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc1>;
+        non-removable;
+        no-1-8-v;
+        broken-cd;
+        keep-power-in-suspend;
+        wakeup-source;
+        always-on;
+        vmmc-supply = <&reg_sd1_vmmc>;
+        status = "okay";
+};
+
+
+
+
+
+
+
+
+
+// renaming to make things more easy on the devlopers
+&gpio3{
+    gpio-line-names = "","","","","ISO_DCPS1_FLT",
+	"BT_CFG1_0","BT_CFG1_1","BT_CFG1_1","BT_CFG1_1","BT_CFG1_4",
+        "BT_CFG1_5","BT_CFG1_6","BT_CFG1_7","BT_CFG2_0","BT_CFG2_1",
+        "BT_CFG2_2","BT_CFG2_3","BT_CFG2_4","BT_CFG2_5","BT_CFG2_6",
+        "BT_CFG2_7","BT_CFG4_0","BT_CFG4_1","BT_CFG4_2","BT_CFG4_3",
+        "BT_CFG4_4","BT_CFG4_5","BT_CFG4_6","BT_CFG4_7","",
+        "", "";
+};
+
+&gpio4{
+    gpio-line-names =  "SPARE_LED","ISO_DCPS2_FLT", "MAIN_PG","ISO_DCPS2_EN","ISO_DCPS1_EN",
+    "ISO_SMPS2_EN","ISO_SMPS1_EN","ISO_SMPS3_EN","ISO_DCPS3_EN","ISO_BCC_EN",
+    "ISO_DCPS4_EN","HSCX_FLT","SOFT_RST","ETH_RESET","VCB_SFT_SHDN",
+    "ISO_HSC1_RST","BATT_PG","","","",
+    "","","","","",
+    "","","","","",
+    "", "";
+};
+
+&gpio5{
+    gpio-line-names =  "VCB_SHDN_REQ","ISO_DCPS3_FLT","ISO_SMPS1_FLT","ISO_SMPS2_FLT","ISO_SMPS3_FLT",
+    "ETH_IRQ","ISO_HSC1_FLT","PWR_STATUS","ISO_HSC2_FLT","ISO_DCPS4_FLT",
+    "","","","","",
+    "","","","","",
+    "","","","","",
+    "","","","","",
+    "", "";
+};
+
+
+&iomuxc {
+   pinctrl-names = "default";
+
+
+    // SPI
+    pinctrl_ecspi1: ecspi1grp {
+        fsl,pins = <
+            // MX6UL_PAD_CSI_DATA05__GPIO4_IO26           0x000b1
+            MX6UL_PAD_CSI_DATA05__ECSPI1_SS0           0x0b0b0
+            MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK          0x0b0b0
+            MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI          0x0b0b0
+            MX6UL_PAD_CSI_DATA07__ECSPI1_MISO          0x0b0b0
+        >;
+    };
+
+    // ok
+    pinctrl_ecspi4: ecspi4grp {
+        fsl,pins = <
+            MX6UL_PAD_ENET2_TX_DATA1__ECSPI4_SCLK      0x000010B0
+            MX6UL_PAD_ENET2_TX_EN__ECSPI4_MOSI         0x000010B0
+            MX6UL_PAD_ENET2_RX_ER__ECSPI4_SS0          0x000010B0
+            MX6UL_PAD_ENET2_TX_CLK__ECSPI4_MISO        0x000010B0
+        >;
+    };
+
+        pinctrl_enet1: enet1grp {
+                fsl,pins = <
+            MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00    0x0001B0B0
+            MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01    0x0001B0B0
+            MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN         0x0001B0B0
+            MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER         0x0001B0B0
+            MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1     0x4001b031
+            MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00    0x0001B0B0
+            MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01    0x0001B0B0
+            MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN         0x0001B0B0
+            MX6UL_PAD_GPIO1_IO06__ENET1_MDIO           0x0001B0B0
+            MX6UL_PAD_GPIO1_IO07__ENET1_MDC            0x0001B0B0
+                >;
+        };
+
+        pinctrl_i2c1: i2c1grp {
+                fsl,pins = <
+            MX6UL_PAD_GPIO1_IO02__I2C1_SCL             0x4001b8b0
+            MX6UL_PAD_GPIO1_IO03__I2C1_SDA             0x4001b8b0
+                >;
+        };
+
+        pinctrl_i2c2: i2c2grp {
+                fsl,pins = <
+            MX6UL_PAD_CSI_HSYNC__I2C2_SCL              0x4001b8b0
+            MX6UL_PAD_CSI_VSYNC__I2C2_SDA              0x4001b8b0
+                >;
+        };
+
+        pinctrl_i2c3: i2c3grp {
+                fsl,pins = <
+            MX6UL_PAD_ENET2_RX_DATA0__I2C3_SCL         0x4001b8b0
+            MX6UL_PAD_ENET2_RX_DATA1__I2C3_SDA         0x4001b8b0
+                >;
+        };
+
+        pinctrl_i2c4: i2c4grp {
+                fsl,pins = <
+            MX6UL_PAD_ENET2_RX_EN__I2C4_SCL            0x4001b8b0
+            MX6UL_PAD_ENET2_TX_DATA0__I2C4_SDA         0x4001b8b0
+                >;
+        };
+
+        pinctrl_usb_otg1_id: usbotg1idgrp {
+                fsl,pins = <
+            MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID       0x000010B0
+            MX6UL_PAD_GPIO1_IO01__USB_OTG1_OC          0x000010B0
+            MX6UL_PAD_GPIO1_IO04__USB_OTG1_PWR         0x000010B0
+                >;
+        };
+
+        pinctrl_uart1: uart1grp {
+                fsl,pins = <
+            MX6UL_PAD_UART1_CTS_B__UART1_DCE_CTS       0x000010B0
+            MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX      0x000010B0
+            MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX      0x000010B0
+                >;
+        };
+
+        pinctrl_uart2: uart2grp {
+                fsl,pins = <
+            MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS       0x000010B0
+            MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX      0x000010B0
+            MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX      0x000010B0
+                >;
+        };
+
+        pinctrl_uart3: uart3grp {
+                fsl,pins = <
+            MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX      0x000010B0
+            MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX      0x000010B0
+                >;
+        };
+
+        pinctrl_uart4: uart4grp {
+                fsl,pins = <
+            MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX      0x000010B0
+            MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX      0x000010B0
+                >;
+        };
+
+        pinctrl_uart5: uart5grp {
+                fsl,pins = <
+            MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX      0x000010B0
+            MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX      0x000010B0
+                >;
+        };
+
+
+    pinctrl_usdhc1: usdhc1grp {
+        fsl,pins = <
+            MX6UL_PAD_SD1_CLK__USDHC1_CLK              0x17059
+            MX6UL_PAD_SD1_CMD__USDHC1_CMD              0x17059
+            MX6UL_PAD_SD1_DATA0__USDHC1_DATA0          0x17059
+            MX6UL_PAD_SD1_DATA1__USDHC1_DATA1          0x17059
+            MX6UL_PAD_SD1_DATA2__USDHC1_DATA2          0x17059
+            MX6UL_PAD_SD1_DATA3__USDHC1_DATA3          0x17059
+        >;
+    };
+
+
+
+    pinctrl_gpios: pinctrl_gpios_grp {
+            fsl,pins = <
+            MX6UL_PAD_JTAG_TCK__SJC_TCK                0x000070A0 // M14 DEFAULT
+            MX6UL_PAD_JTAG_TDI__SJC_TDI                0x000070A0 // N16 DEFAULT
+            MX6UL_PAD_JTAG_TDO__SJC_TDO                0x0000B0B1 // N15 DEFAULT
+            MX6UL_PAD_JTAG_TMS__SJC_TMS                0x000070A0 // P14 DEFAULT
+            MX6UL_PAD_JTAG_TRST_B__SJC_TRSTB           0x000070A0 // N14 DEFAULT
+            //
+            MX6UL_PAD_LCD_DATA00__GPIO3_IO05           0x000010B0 // BT_CFG1_0 B9 DEFAULT
+            MX6UL_PAD_LCD_DATA01__GPIO3_IO06           0x000010B0 // BT_CFG1_1 A9 DEFAULT
+            MX6UL_PAD_LCD_DATA02__GPIO3_IO07           0x000010B0 // BT_CFG1_2 E10 DEFAULT
+            MX6UL_PAD_LCD_DATA03__GPIO3_IO08           0x000010B0 // BT_CFG1_3 D10 DEFAULT
+            MX6UL_PAD_LCD_DATA04__GPIO3_IO09           0x000010B0 // BT_CFG1_4 C10 DEFAULT
+            MX6UL_PAD_LCD_DATA05__GPIO3_IO10           0x000010B0 // BT_CFG1_5 B10 DEFAULT
+            MX6UL_PAD_LCD_DATA06__GPIO3_IO11           0x000010B0 // BT_CFG1_6 A10 DEFAULT
+            MX6UL_PAD_LCD_DATA07__GPIO3_IO12           0x000010B0 // BT_CFG1_7 D11 DEFAULT
+            MX6UL_PAD_LCD_DATA08__GPIO3_IO13           0x000010B0 // BT_CFG2_0 B11 DEFAULT
+            MX6UL_PAD_LCD_DATA09__GPIO3_IO14           0x000010B0 // BT_CFG2_1 A11 DEFAULT
+            MX6UL_PAD_LCD_DATA10__GPIO3_IO15           0x000010B0 // BT_CFG2_2 E12 DEFAULT
+            MX6UL_PAD_LCD_DATA11__GPIO3_IO16           0x000010B0 // BT_CFG2_3 D12 DEFAULT
+            MX6UL_PAD_LCD_DATA12__GPIO3_IO17           0x000010B0 // BT_CFG2_4 C12 DEFAULT
+            MX6UL_PAD_LCD_DATA13__GPIO3_IO18           0x000010B0 // BT_CFG2_5 B12 DEFAULT
+            MX6UL_PAD_LCD_DATA14__GPIO3_IO19           0x000010B0 // BT_CFG2_6 A12 DEFAULT
+            MX6UL_PAD_LCD_DATA15__GPIO3_IO20           0x000010B0 // BT_CFG2_7 D13 DEFAULT
+            MX6UL_PAD_LCD_DATA16__GPIO3_IO21           0x000010B0 // BT_CFG4_0 C13 DEFAULT
+            MX6UL_PAD_LCD_DATA17__GPIO3_IO22           0x000010B0 // BT_CFG4_1 B13 DEFAULT
+            MX6UL_PAD_LCD_DATA18__GPIO3_IO23           0x000010B0 // BT_CFG4_2 A13 DEFAULT
+            MX6UL_PAD_LCD_DATA19__GPIO3_IO24           0x000010B0 // BT_CFG4_3 D14 DEFAULT
+            MX6UL_PAD_LCD_DATA20__GPIO3_IO25           0x000010B0 // BT_CFG4_4 C14 DEFAULT
+            MX6UL_PAD_LCD_DATA21__GPIO3_IO26           0x000010B0 // BT_CFG4_5 B14 DEFAULT
+            MX6UL_PAD_LCD_DATA22__GPIO3_IO27           0x000010B0 // BT_CFG4_6 A14 DEFAULT
+            MX6UL_PAD_LCD_DATA23__GPIO3_IO28           0x000010B0 // BT_CFG4_7 B16 DEFAULT
+            MX6UL_PAD_LCD_RESET__GPIO3_IO04            0x000010B0 // ISO_DCPS1_FLT# E9 DEFAULT
+            //
+            MX6UL_PAD_NAND_ALE__GPIO4_IO10             0x000010B0 // ISO_DCPS4_EN#  B4 DEFAULT
+            MX6UL_PAD_NAND_CE0_B__GPIO4_IO13           0x000010B0 // ETH_RESET#     C5 DEFAULT
+            MX6UL_PAD_NAND_CE1_B__GPIO4_IO14           0x000010B0 // VCB_SFT_SHDN#  B5 DEFAULT
+            //
+            MX6UL_PAD_NAND_CLE__GPIO4_IO15             0x000010B0 // ISO_HSC1_RST#  A4 DEFAULT
+            //
+            MX6UL_PAD_NAND_DATA00__GPIO4_IO02          0x000010B0 // MAIN_PG#       D7 DEFAULT
+            MX6UL_PAD_NAND_DATA01__GPIO4_IO03          0x000010B0 // ISO_DCPS2_EN#  B7 DEFAULT
+            MX6UL_PAD_NAND_DATA02__GPIO4_IO04          0x000010B0 // ISO_DCPS1_EN#  A7 DEFAULT
+            MX6UL_PAD_NAND_DATA03__GPIO4_IO05          0x000010B0 // ISO_SMPS2_EN#  D6 DEFAULT
+            MX6UL_PAD_NAND_DATA04__GPIO4_IO06          0x000010B0 // ISO_SMPS1_EN#  C6 DEFAULT
+            MX6UL_PAD_NAND_DATA05__GPIO4_IO07          0x000010B0 // ISO_SMPS3_EN#  B6 DEFAULT
+            MX6UL_PAD_NAND_DATA06__GPIO4_IO08          0x000010B0 // ISO_DCPS3_EN#  A6 DEFAULT
+            MX6UL_PAD_NAND_DATA07__GPIO4_IO09          0x000010B0 // ISO_BCC_EN#    A5 DEFAULT
+            //
+            MX6UL_PAD_NAND_DQS__GPIO4_IO16             0x000010B0 // BATT_PG#       E6 DEFAULT
+            MX6UL_PAD_NAND_READY_B__GPIO4_IO12         0x000010B0 // SOFT_RST#      A3 DEFAULT
+            MX6UL_PAD_NAND_RE_B__GPIO4_IO00            0x000010B0 // SPARE_LED#     D8 DEFAULT
+            MX6UL_PAD_NAND_WE_B__GPIO4_IO01            0x000010B0 // ISO_DCPS2_FLT# C8 DEFAULT
+            MX6UL_PAD_NAND_WP_B__GPIO4_IO11            0x000010B0 // HSCX_FLT#      D5 DEFAULT
+            //
+            MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00         0x000110A0 // VCB_SHDN_REQ#  R10 Dedicated
+            MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01         0x000110A0 // ISO_DCPS3_FLT# R9  Dedicated
+            MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02         0x000110A0 // ISO_SMPS1_FLT# P11 Dedicated
+            MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03         0x000110A0 // ISO_SMPS2_FLT# P10 Dedicated
+            MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04         0x000110A0 // ISO_SMPS3_FLT# P9  Dedicated
+            MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05         0x000110A0 // ETH_IRQ        N8  Dedicated
+            MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06         0x000110A0 // ISO_HSC1_FLT#  N11 Dedicated
+            MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07         0x000110A0 // PWR_STATUS#    N10 Dedicated
+            MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08         0x000110A0 // ISO_HSC2_FLT#  N9  Dedicated
+            MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09         0x000110A0 // ISO_DCPS4_FLT# R6  Dedicated
+            >;
+        };
+
+};
+
