#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5628376784c0 .scope module, "ROM_p1" "ROM_p1" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "step";
    .port_info 1 /OUTPUT 9 "instruction";
    .port_info 2 /OUTPUT 16 "data_var";
o0x7fadbd4b1018 .functor BUFZ 1, C4<z>; HiZ drive
v0x562837722d10_0 .net "clk", 0 0, o0x7fadbd4b1018;  0 drivers
v0x562837722de0_0 .var "data_var", 15 0;
v0x562837721480_0 .var "instruction", 8 0;
v0x562837721550_0 .var "read_address", 7 0;
o0x7fadbd4b10d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56283771fae0_0 .net "step", 0 0, o0x7fadbd4b10d8;  0 drivers
E_0x5628376d4450 .event edge, v0x562837721550_0;
E_0x5628376d4740 .event posedge, v0x56283771fae0_0;
S_0x562837678020 .scope module, "ROM_p2" "ROM_p2" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "step";
    .port_info 1 /OUTPUT 9 "instruction";
    .port_info 2 /OUTPUT 16 "data_var";
o0x7fadbd4b1198 .functor BUFZ 1, C4<z>; HiZ drive
v0x56283771fbe0_0 .net "clk", 0 0, o0x7fadbd4b1198;  0 drivers
v0x56283771f040_0 .var "data_var", 15 0;
v0x5628377449d0_0 .var "instruction", 8 0;
v0x562837744a90_0 .var "read_address", 7 0;
o0x7fadbd4b1258 .functor BUFZ 1, C4<z>; HiZ drive
v0x562837744b70_0 .net "step", 0 0, o0x7fadbd4b1258;  0 drivers
E_0x56283769b5a0 .event edge, v0x562837744a90_0;
E_0x56283769b660 .event posedge, v0x562837744b70_0;
S_0x5628376793a0 .scope module, "test_bench" "test_bench" 4 2;
 .timescale -9 -12;
v0x562837754f90_0 .net "A", 8 0, v0x562837754ca0_0;  1 drivers
v0x562837755050_0 .net "B", 15 0, v0x562837754b90_0;  1 drivers
v0x562837755110_0 .var "Clkin", 0 0;
v0x5628377551b0_0 .var "Reset", 0 0;
v0x562837755250_0 .var "count", 3 0;
v0x562837755360_0 .net "curr_state", 3 0, v0x56283774cd50_0;  1 drivers
v0x562837755420_0 .net "done", 0 0, v0x56283774d6e0_0;  1 drivers
v0x5628377554c0_0 .net "reg0", 15 0, v0x56283774e6f0_0;  1 drivers
v0x562837755580_0 .net "reg1", 15 0, v0x56283774ee50_0;  1 drivers
v0x562837755640_0 .net "reg2", 15 0, v0x56283774f4e0_0;  1 drivers
v0x562837755700_0 .net "reg3", 15 0, v0x56283774fc30_0;  1 drivers
v0x5628377557c0_0 .var "start", 0 0;
S_0x562837744d00 .scope module, "cpu_lol" "cpu" 4 17, 5 1 0, S_0x5628376793a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 9 "instruction";
    .port_info 3 /INPUT 16 "data_var";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 16 "reg0_tri";
    .port_info 7 /OUTPUT 16 "reg1_tri";
    .port_info 8 /OUTPUT 16 "reg2_tri";
    .port_info 9 /OUTPUT 16 "reg3_tri";
    .port_info 10 /OUTPUT 4 "state";
v0x562837752e80_0 .net "Ain", 0 0, v0x56283774d030_0;  1 drivers
v0x562837752f90_0 .net "Gin", 0 0, v0x56283774d110_0;  1 drivers
v0x5628377530a0_0 .net "Gout", 0 0, v0x56283774d1d0_0;  1 drivers
RS_0x7fadbd4b1348 .resolv tri, v0x562837745290_0, v0x562837745800_0, v0x562837745d50_0, v0x562837746330_0, v0x562837746910_0, v0x562837746e50_0, v0x5628377473e0_0, v0x5628377479a0_0, v0x562837747f10_0, v0x5628377484d0_0;
v0x562837753190_0 .net8 "bus", 15 0, RS_0x7fadbd4b1348;  10 drivers
v0x562837753230_0 .net "clk", 0 0, v0x562837755110_0;  1 drivers
v0x562837753320_0 .net "data", 0 0, v0x56283774d640_0;  1 drivers
v0x562837753410_0 .net "data_var", 15 0, v0x562837754b90_0;  alias, 1 drivers
v0x5628377534b0_0 .net "done", 0 0, v0x56283774d6e0_0;  alias, 1 drivers
v0x562837753550_0 .net "in_reg", 7 0, v0x56283774c140_0;  1 drivers
v0x5628377535f0_0 .net "instruction", 8 0, v0x562837754ca0_0;  alias, 1 drivers
v0x562837753690_0 .net "out_reg", 7 0, v0x56283774c6b0_0;  1 drivers
v0x5628377537a0_0 .net "reg0_tri", 15 0, v0x56283774e6f0_0;  alias, 1 drivers
v0x5628377538b0_0 .net "reg1_tri", 15 0, v0x56283774ee50_0;  alias, 1 drivers
v0x5628377539c0_0 .net "reg2_tri", 15 0, v0x56283774f4e0_0;  alias, 1 drivers
v0x562837753ad0_0 .net "reg3_tri", 15 0, v0x56283774fc30_0;  alias, 1 drivers
v0x562837753be0_0 .net "reg4_tri", 15 0, v0x562837750450_0;  1 drivers
v0x562837753cf0_0 .net "reg5_tri", 15 0, v0x562837750d70_0;  1 drivers
v0x562837753f10_0 .net "reg6_tri", 15 0, v0x562837751480_0;  1 drivers
v0x562837754020_0 .net "reg7_tri", 15 0, v0x562837751ca0_0;  1 drivers
v0x562837754110_0 .net "regA_output", 15 0, v0x5628377523b0_0;  1 drivers
v0x562837754200_0 .net "regG_tri", 15 0, v0x562837752ae0_0;  1 drivers
v0x5628377542f0_0 .net "result", 15 0, v0x562837748d40_0;  1 drivers
v0x5628377543e0_0 .net "rst", 0 0, v0x5628377551b0_0;  1 drivers
v0x562837754480_0 .net "start", 0 0, v0x5628377557c0_0;  1 drivers
v0x562837754520_0 .net "state", 3 0, v0x56283774cd50_0;  alias, 1 drivers
L_0x562837755860 .part v0x56283774c140_0, 0, 1;
L_0x562837755900 .part v0x56283774c6b0_0, 0, 1;
L_0x5628377559a0 .part v0x56283774c140_0, 1, 1;
L_0x562837755ad0 .part v0x56283774c6b0_0, 1, 1;
L_0x562837755c00 .part v0x56283774c140_0, 2, 1;
L_0x562837755ca0 .part v0x56283774c6b0_0, 2, 1;
L_0x562837755d80 .part v0x56283774c140_0, 3, 1;
L_0x562837755e20 .part v0x56283774c6b0_0, 3, 1;
L_0x562837755f10 .part v0x56283774c140_0, 4, 1;
L_0x562837755fb0 .part v0x56283774c6b0_0, 4, 1;
L_0x5628377560b0 .part v0x56283774c140_0, 5, 1;
L_0x562837756260 .part v0x56283774c6b0_0, 5, 1;
L_0x562837756480 .part v0x56283774c140_0, 6, 1;
L_0x562837756520 .part v0x56283774c6b0_0, 6, 1;
L_0x562837756640 .part v0x56283774c140_0, 7, 1;
L_0x562837756710 .part v0x56283774c6b0_0, 7, 1;
S_0x562837744ee0 .scope module, "buf0" "tri_buf" 5 28, 6 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "enable";
v0x562837745190_0 .net "a", 15 0, v0x56283774e6f0_0;  alias, 1 drivers
v0x562837745290_0 .var "b", 15 0;
v0x562837745370_0 .net "enable", 0 0, L_0x562837755900;  1 drivers
E_0x56283772faa0 .event edge, v0x562837745190_0, v0x562837745370_0;
S_0x562837745490 .scope module, "buf1" "tri_buf" 5 31, 6 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "enable";
v0x562837745700_0 .net "a", 15 0, v0x56283774ee50_0;  alias, 1 drivers
v0x562837745800_0 .var "b", 15 0;
v0x5628377458c0_0 .net "enable", 0 0, L_0x562837755ad0;  1 drivers
E_0x56283772f460 .event edge, v0x562837745700_0, v0x5628377458c0_0;
S_0x5628377459c0 .scope module, "buf2" "tri_buf" 5 34, 6 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "enable";
v0x562837745c50_0 .net "a", 15 0, v0x56283774f4e0_0;  alias, 1 drivers
v0x562837745d50_0 .var "b", 15 0;
v0x562837745e60_0 .net "enable", 0 0, L_0x562837755ca0;  1 drivers
E_0x562837745bf0 .event edge, v0x562837745c50_0, v0x562837745e60_0;
S_0x562837745f80 .scope module, "buf3" "tri_buf" 5 37, 6 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "enable";
v0x562837746230_0 .net "a", 15 0, v0x56283774fc30_0;  alias, 1 drivers
v0x562837746330_0 .var "b", 15 0;
v0x5628377463f0_0 .net "enable", 0 0, L_0x562837755e20;  1 drivers
E_0x5628377461b0 .event edge, v0x562837746230_0, v0x5628377463f0_0;
S_0x562837746510 .scope module, "buf4" "tri_buf" 5 40, 6 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "enable";
v0x562837746810_0 .net "a", 15 0, v0x562837750450_0;  alias, 1 drivers
v0x562837746910_0 .var "b", 15 0;
v0x5628377469d0_0 .net "enable", 0 0, L_0x562837755fb0;  1 drivers
E_0x562837746790 .event edge, v0x562837746810_0, v0x5628377469d0_0;
S_0x562837746af0 .scope module, "buf5" "tri_buf" 5 43, 6 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "enable";
v0x562837746d50_0 .net "a", 15 0, v0x562837750d70_0;  alias, 1 drivers
v0x562837746e50_0 .var "b", 15 0;
v0x562837746f10_0 .net "enable", 0 0, L_0x562837756260;  1 drivers
E_0x562837746cd0 .event edge, v0x562837746d50_0, v0x562837746f10_0;
S_0x562837747030 .scope module, "buf6" "tri_buf" 5 46, 6 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "enable";
v0x5628377472e0_0 .net "a", 15 0, v0x562837751480_0;  alias, 1 drivers
v0x5628377473e0_0 .var "b", 15 0;
v0x5628377474a0_0 .net "enable", 0 0, L_0x562837756520;  1 drivers
E_0x562837747260 .event edge, v0x5628377472e0_0, v0x5628377474a0_0;
S_0x5628377475f0 .scope module, "buf7" "tri_buf" 5 49, 6 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "enable";
v0x5628377478a0_0 .net "a", 15 0, v0x562837751ca0_0;  alias, 1 drivers
v0x5628377479a0_0 .var "b", 15 0;
v0x562837747a60_0 .net "enable", 0 0, L_0x562837756710;  1 drivers
E_0x562837747820 .event edge, v0x5628377478a0_0, v0x562837747a60_0;
S_0x562837747bb0 .scope module, "bufData" "tri_buf" 5 58, 6 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "enable";
v0x562837747e10_0 .net "a", 15 0, v0x562837754b90_0;  alias, 1 drivers
v0x562837747f10_0 .var "b", 15 0;
v0x562837747fd0_0 .net "enable", 0 0, v0x56283774d640_0;  alias, 1 drivers
E_0x562837747d90 .event edge, v0x562837747e10_0, v0x562837747fd0_0;
S_0x562837748120 .scope module, "bufG" "tri_buf" 5 57, 6 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "b";
    .port_info 2 /INPUT 1 "enable";
v0x5628377483d0_0 .net "a", 15 0, v0x562837752ae0_0;  alias, 1 drivers
v0x5628377484d0_0 .var "b", 15 0;
v0x562837748590_0 .net "enable", 0 0, v0x56283774d1d0_0;  alias, 1 drivers
E_0x562837748350 .event edge, v0x5628377483d0_0, v0x562837748590_0;
S_0x5628377486e0 .scope module, "calculator" "ALU" 5 54, 7 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /INPUT 9 "instr";
    .port_info 4 /OUTPUT 16 "result";
v0x5628377489d0_0 .net "A", 15 0, v0x5628377523b0_0;  alias, 1 drivers
v0x562837748ad0_0 .net8 "B", 15 0, RS_0x7fadbd4b1348;  alias, 10 drivers
v0x562837748b90_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x562837748c60_0 .net "instr", 8 0, v0x562837754ca0_0;  alias, 1 drivers
v0x562837748d40_0 .var "result", 15 0;
E_0x562837748970 .event edge, v0x562837748b90_0;
S_0x562837748f10 .scope module, "control" "control_circuit" 5 24, 8 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 9 "instruction";
    .port_info 3 /OUTPUT 8 "in_reg";
    .port_info 4 /OUTPUT 8 "out_reg";
    .port_info 5 /OUTPUT 1 "data";
    .port_info 6 /OUTPUT 1 "Ain";
    .port_info 7 /OUTPUT 1 "Gin";
    .port_info 8 /OUTPUT 1 "Gout";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /OUTPUT 4 "curr_state";
P_0x5628377490f0 .param/l "ALU" 0 8 19, C4<0011>;
P_0x562837749130 .param/l "ALU2" 0 8 20, C4<0100>;
P_0x562837749170 .param/l "ALU3" 0 8 21, C4<0101>;
P_0x5628377491b0 .param/l "DONE" 0 8 23, C4<1111>;
P_0x5628377491f0 .param/l "LOAD" 0 8 17, C4<0001>;
P_0x562837749230 .param/l "MOVE" 0 8 18, C4<0010>;
P_0x562837749270 .param/l "START" 0 8 16, C4<0000>;
P_0x5628377492b0 .param/l "TERM" 0 8 22, C4<0110>;
v0x56283774d030_0 .var "Ain", 0 0;
v0x56283774d110_0 .var "Gin", 0 0;
v0x56283774d1d0_0 .var "Gout", 0 0;
v0x56283774d2a0_0 .var "Rin", 0 0;
v0x56283774d370_0 .var "Rout", 0 0;
v0x56283774d460_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x56283774d550_0 .net "curr_state", 3 0, v0x56283774cd50_0;  alias, 1 drivers
v0x56283774d640_0 .var "data", 0 0;
v0x56283774d6e0_0 .var "done", 0 0;
v0x56283774d780_0 .net "in_reg", 7 0, v0x56283774c140_0;  alias, 1 drivers
v0x56283774d820_0 .net "instruction", 8 0, v0x562837754ca0_0;  alias, 1 drivers
v0x56283774d8c0_0 .net "instruction_code", 2 0, v0x56283774b470_0;  1 drivers
v0x56283774d9b0_0 .net "next_state", 3 0, v0x56283774ab40_0;  1 drivers
v0x56283774daa0_0 .net "out_reg", 7 0, v0x56283774c6b0_0;  alias, 1 drivers
v0x56283774db60_0 .net "rst", 0 0, v0x5628377551b0_0;  alias, 1 drivers
v0x56283774dc00_0 .net "rx", 2 0, v0x56283774b540_0;  1 drivers
v0x56283774dca0_0 .net "ry", 2 0, v0x56283774b640_0;  1 drivers
v0x56283774de50_0 .net "sel_reg_in", 2 0, v0x562837749c10_0;  1 drivers
v0x56283774df60_0 .net "sel_reg_out", 2 0, v0x56283774bc20_0;  1 drivers
v0x56283774e070_0 .var "sig1", 0 0;
v0x56283774e110_0 .var "sig2", 0 0;
v0x56283774e1b0_0 .net "start", 0 0, v0x5628377557c0_0;  alias, 1 drivers
S_0x5628377497d0 .scope module, "in_mux" "three_bit_2to1muxV2" 8 43, 9 1 0, S_0x562837748f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "chosen";
v0x562837749a30_0 .net "a", 2 0, v0x56283774b540_0;  alias, 1 drivers
v0x562837749b30_0 .net "b", 2 0, v0x56283774b640_0;  alias, 1 drivers
v0x562837749c10_0 .var "chosen", 2 0;
v0x562837749d00_0 .net "sel", 0 0, v0x56283774e110_0;  1 drivers
E_0x5628377499b0 .event edge, v0x562837749d00_0, v0x562837749b30_0, v0x562837749a30_0;
S_0x562837749e70 .scope module, "next" "next_state" 8 48, 10 1 0, S_0x562837748f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "instruction_code";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
P_0x56283774a070 .param/l "ALU" 0 10 10, C4<0011>;
P_0x56283774a0b0 .param/l "ALU2" 0 10 11, C4<0100>;
P_0x56283774a0f0 .param/l "ALU3" 0 10 12, C4<0101>;
P_0x56283774a130 .param/l "DONE" 0 10 14, C4<1111>;
P_0x56283774a170 .param/l "LOAD" 0 10 8, C4<0001>;
P_0x56283774a1b0 .param/l "MOVE" 0 10 9, C4<0010>;
P_0x56283774a1f0 .param/l "START" 0 10 7, C4<0000>;
P_0x56283774a230 .param/l "TERM" 0 10 13, C4<0110>;
P_0x56283774a270 .param/l "ins_ADD" 0 10 19, C4<010>;
P_0x56283774a2b0 .param/l "ins_LOAD" 0 10 17, C4<000>;
P_0x56283774a2f0 .param/l "ins_MOVE" 0 10 18, C4<001>;
P_0x56283774a330 .param/l "ins_TERM" 0 10 21, C4<100>;
P_0x56283774a370 .param/l "ins_XOR" 0 10 20, C4<011>;
v0x56283774aa40_0 .net "instruction_code", 2 0, v0x56283774b470_0;  alias, 1 drivers
v0x56283774ab40_0 .var "next_state", 3 0;
v0x56283774ac20_0 .net "state", 3 0, v0x56283774cd50_0;  alias, 1 drivers
E_0x56283774a9c0 .event edge, v0x56283774ac20_0;
S_0x56283774ad60 .scope module, "opcode" "interpret_instruction" 8 41, 11 1 0, S_0x562837748f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "instruction";
    .port_info 1 /OUTPUT 3 "instruction_code";
    .port_info 2 /OUTPUT 3 "rx";
    .port_info 3 /OUTPUT 3 "ry";
P_0x56283774af70 .param/l "ADD" 0 11 9, C4<010>;
P_0x56283774afb0 .param/l "LOAD" 0 11 7, C4<000>;
P_0x56283774aff0 .param/l "MOVE" 0 11 8, C4<001>;
P_0x56283774b030 .param/l "TERM" 0 11 11, C4<100>;
P_0x56283774b070 .param/l "XOR" 0 11 10, C4<011>;
v0x56283774b360_0 .net "instruction", 8 0, v0x562837754ca0_0;  alias, 1 drivers
v0x56283774b470_0 .var "instruction_code", 2 0;
v0x56283774b540_0 .var "rx", 2 0;
v0x56283774b640_0 .var "ry", 2 0;
E_0x56283774b300 .event edge, v0x562837748c60_0;
S_0x56283774b780 .scope module, "out_mux" "three_bit_2to1muxV2" 8 42, 9 1 0, S_0x562837748f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "chosen";
v0x56283774b9e0_0 .net "a", 2 0, v0x56283774b540_0;  alias, 1 drivers
v0x56283774bb10_0 .net "b", 2 0, v0x56283774b640_0;  alias, 1 drivers
v0x56283774bc20_0 .var "chosen", 2 0;
v0x56283774bce0_0 .net "sel", 0 0, v0x56283774e070_0;  1 drivers
E_0x56283774b960 .event edge, v0x56283774bce0_0, v0x562837749b30_0, v0x562837749a30_0;
S_0x56283774be20 .scope module, "reg_in" "one_hot" 8 45, 12 1 0, S_0x562837748f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 3 "reg_code";
    .port_info 2 /OUTPUT 8 "out";
v0x56283774c140_0 .var "out", 7 0;
v0x56283774c240_0 .net "reg_code", 2 0, v0x562837749c10_0;  alias, 1 drivers
v0x56283774c300_0 .net "signal", 0 0, v0x56283774d2a0_0;  1 drivers
E_0x56283774c0c0 .event edge, v0x562837749c10_0, v0x56283774c300_0;
S_0x56283774c400 .scope module, "reg_out" "one_hot" 8 44, 12 1 0, S_0x562837748f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 3 "reg_code";
    .port_info 2 /OUTPUT 8 "out";
v0x56283774c6b0_0 .var "out", 7 0;
v0x56283774c7b0_0 .net "reg_code", 2 0, v0x56283774bc20_0;  alias, 1 drivers
v0x56283774c8a0_0 .net "signal", 0 0, v0x56283774d370_0;  1 drivers
E_0x56283774c630 .event edge, v0x56283774bc20_0, v0x56283774c8a0_0;
S_0x56283774c9d0 .scope module, "state_reg" "four_bit_register" 8 49, 13 1 0, S_0x562837748f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 4 "Q";
v0x56283774cc40_0 .net "D", 3 0, v0x56283774ab40_0;  alias, 1 drivers
v0x56283774cd50_0 .var "Q", 3 0;
v0x56283774ce20_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x56283774cf20_0 .net "rst", 0 0, v0x5628377551b0_0;  alias, 1 drivers
E_0x56283774cbe0 .event posedge, v0x56283774cf20_0, v0x562837748b90_0;
S_0x56283774e3b0 .scope module, "reg0" "sixteen_bit_register" 5 27, 14 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "D";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 16 "Q";
v0x56283774e610_0 .net8 "D", 15 0, RS_0x7fadbd4b1348;  alias, 10 drivers
v0x56283774e6f0_0 .var "Q", 15 0;
v0x56283774e7e0_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x56283774e8b0_0 .net "enable", 0 0, L_0x562837755860;  1 drivers
v0x56283774e950_0 .net "rst", 0 0, v0x5628377551b0_0;  alias, 1 drivers
S_0x56283774eb10 .scope module, "reg1" "sixteen_bit_register" 5 30, 14 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "D";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 16 "Q";
v0x56283774ed70_0 .net8 "D", 15 0, RS_0x7fadbd4b1348;  alias, 10 drivers
v0x56283774ee50_0 .var "Q", 15 0;
v0x56283774ef10_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x56283774efe0_0 .net "enable", 0 0, L_0x5628377559a0;  1 drivers
v0x56283774f080_0 .net "rst", 0 0, v0x5628377551b0_0;  alias, 1 drivers
S_0x56283774f1a0 .scope module, "reg2" "sixteen_bit_register" 5 33, 14 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "D";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 16 "Q";
v0x56283774f400_0 .net8 "D", 15 0, RS_0x7fadbd4b1348;  alias, 10 drivers
v0x56283774f4e0_0 .var "Q", 15 0;
v0x56283774f5d0_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x56283774f6a0_0 .net "enable", 0 0, L_0x562837755c00;  1 drivers
v0x56283774f740_0 .net "rst", 0 0, v0x5628377551b0_0;  alias, 1 drivers
S_0x56283774f940 .scope module, "reg3" "sixteen_bit_register" 5 36, 14 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "D";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 16 "Q";
v0x56283774fb50_0 .net8 "D", 15 0, RS_0x7fadbd4b1348;  alias, 10 drivers
v0x56283774fc30_0 .var "Q", 15 0;
v0x56283774fd20_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x56283774fdf0_0 .net "enable", 0 0, L_0x562837755d80;  1 drivers
v0x56283774fe90_0 .net "rst", 0 0, v0x5628377551b0_0;  alias, 1 drivers
S_0x562837750000 .scope module, "reg4" "sixteen_bit_register" 5 39, 14 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "D";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 16 "Q";
v0x562837750370_0 .net8 "D", 15 0, RS_0x7fadbd4b1348;  alias, 10 drivers
v0x562837750450_0 .var "Q", 15 0;
v0x562837750540_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x562837750610_0 .net "enable", 0 0, L_0x562837755f10;  1 drivers
v0x5628377506b0_0 .net "rst", 0 0, v0x5628377551b0_0;  alias, 1 drivers
S_0x562837750820 .scope module, "reg5" "sixteen_bit_register" 5 42, 14 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "D";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 16 "Q";
v0x562837750a80_0 .net8 "D", 15 0, RS_0x7fadbd4b1348;  alias, 10 drivers
v0x562837750d70_0 .var "Q", 15 0;
v0x562837750e60_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x562837750f30_0 .net "enable", 0 0, L_0x5628377560b0;  1 drivers
v0x562837750fd0_0 .net "rst", 0 0, v0x5628377551b0_0;  alias, 1 drivers
S_0x562837751140 .scope module, "reg6" "sixteen_bit_register" 5 45, 14 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "D";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 16 "Q";
v0x5628377513a0_0 .net8 "D", 15 0, RS_0x7fadbd4b1348;  alias, 10 drivers
v0x562837751480_0 .var "Q", 15 0;
v0x562837751570_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x562837751640_0 .net "enable", 0 0, L_0x562837756480;  1 drivers
v0x5628377516e0_0 .net "rst", 0 0, v0x5628377551b0_0;  alias, 1 drivers
S_0x562837751960 .scope module, "reg7" "sixteen_bit_register" 5 48, 14 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "D";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 16 "Q";
v0x562837751bc0_0 .net8 "D", 15 0, RS_0x7fadbd4b1348;  alias, 10 drivers
v0x562837751ca0_0 .var "Q", 15 0;
v0x562837751d90_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x562837751e60_0 .net "enable", 0 0, L_0x562837756640;  1 drivers
v0x562837751f00_0 .net "rst", 0 0, v0x5628377551b0_0;  alias, 1 drivers
S_0x562837752070 .scope module, "regA" "sixteen_bit_register" 5 52, 14 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "D";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 16 "Q";
v0x5628377522d0_0 .net8 "D", 15 0, RS_0x7fadbd4b1348;  alias, 10 drivers
v0x5628377523b0_0 .var "Q", 15 0;
v0x5628377524a0_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x562837752570_0 .net "enable", 0 0, v0x56283774d030_0;  alias, 1 drivers
v0x562837752640_0 .net "rst", 0 0, v0x5628377551b0_0;  alias, 1 drivers
S_0x562837752770 .scope module, "regG" "sixteen_bit_register" 5 56, 14 1 0, S_0x562837744d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "D";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 16 "Q";
v0x5628377529d0_0 .net "D", 15 0, v0x562837748d40_0;  alias, 1 drivers
v0x562837752ae0_0 .var "Q", 15 0;
v0x562837752bb0_0 .net "clk", 0 0, v0x562837755110_0;  alias, 1 drivers
v0x562837752c80_0 .net "enable", 0 0, v0x56283774d110_0;  alias, 1 drivers
v0x562837752d50_0 .net "rst", 0 0, v0x5628377551b0_0;  alias, 1 drivers
S_0x562837754780 .scope module, "program3" "ROM_p3" 4 16, 15 1 0, S_0x5628376793a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "step";
    .port_info 1 /OUTPUT 9 "instruction";
    .port_info 2 /OUTPUT 16 "data_var";
o0x7fadbd4b3598 .functor BUFZ 1, C4<z>; HiZ drive
v0x562837754ab0_0 .net "clk", 0 0, o0x7fadbd4b3598;  0 drivers
v0x562837754b90_0 .var "data_var", 15 0;
v0x562837754ca0_0 .var "instruction", 8 0;
v0x562837754d40_0 .var "read_address", 7 0;
v0x562837754e20_0 .net "step", 0 0, v0x56283774d6e0_0;  alias, 1 drivers
E_0x5628377549d0 .event edge, v0x562837754d40_0;
E_0x562837754a50 .event posedge, v0x56283774d6e0_0;
    .scope S_0x5628376784c0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562837721550_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x5628376784c0;
T_1 ;
    %wait E_0x5628376d4740;
    %load/vec4 v0x562837721550_0;
    %addi 1, 0, 8;
    %store/vec4 v0x562837721550_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5628376784c0;
T_2 ;
    %wait E_0x5628376d4450;
    %load/vec4 v0x562837721550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x562837721480_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837722de0_0, 0, 16;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x562837721480_0, 0, 9;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x562837722de0_0, 0, 16;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0x562837721480_0, 0, 9;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x562837722de0_0, 0, 16;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 136, 0, 9;
    %store/vec4 v0x562837721480_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837722de0_0, 0, 16;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 112, 0, 9;
    %store/vec4 v0x562837721480_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837722de0_0, 0, 16;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 241, 0, 9;
    %store/vec4 v0x562837721480_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837722de0_0, 0, 16;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x562837721480_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837722de0_0, 0, 16;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x562837678020;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562837744a90_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x562837678020;
T_4 ;
    %wait E_0x56283769b660;
    %load/vec4 v0x562837744a90_0;
    %addi 1, 0, 8;
    %store/vec4 v0x562837744a90_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562837678020;
T_5 ;
    %wait E_0x56283769b5a0;
    %load/vec4 v0x562837744a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x5628377449d0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56283771f040_0, 0, 16;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5628377449d0_0, 0, 9;
    %pushi/vec4 9, 0, 16;
    %store/vec4 v0x56283771f040_0, 0, 16;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 72, 0, 9;
    %store/vec4 v0x5628377449d0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56283771f040_0, 0, 16;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 80, 0, 9;
    %store/vec4 v0x5628377449d0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56283771f040_0, 0, 16;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 136, 0, 9;
    %store/vec4 v0x5628377449d0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56283771f040_0, 0, 16;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 209, 0, 9;
    %store/vec4 v0x5628377449d0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56283771f040_0, 0, 16;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x5628377449d0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56283771f040_0, 0, 16;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x562837754780;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562837754d40_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x562837754780;
T_7 ;
    %wait E_0x562837754a50;
    %load/vec4 v0x562837754d40_0;
    %addi 1, 0, 8;
    %store/vec4 v0x562837754d40_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562837754780;
T_8 ;
    %wait E_0x5628377549d0;
    %load/vec4 v0x562837754d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x562837754ca0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837754b90_0, 0, 16;
    %jmp T_8.12;
T_8.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x562837754ca0_0, 0, 9;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x562837754b90_0, 0, 16;
    %jmp T_8.12;
T_8.1 ;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0x562837754ca0_0, 0, 9;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x562837754b90_0, 0, 16;
    %jmp T_8.12;
T_8.2 ;
    %pushi/vec4 16, 0, 9;
    %store/vec4 v0x562837754ca0_0, 0, 9;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x562837754b90_0, 0, 16;
    %jmp T_8.12;
T_8.3 ;
    %pushi/vec4 24, 0, 9;
    %store/vec4 v0x562837754ca0_0, 0, 9;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x562837754b90_0, 0, 16;
    %jmp T_8.12;
T_8.4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x562837754ca0_0, 0, 9;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x562837754b90_0, 0, 16;
    %jmp T_8.12;
T_8.5 ;
    %pushi/vec4 203, 0, 9;
    %store/vec4 v0x562837754ca0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837754b90_0, 0, 16;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 81, 0, 9;
    %store/vec4 v0x562837754ca0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837754b90_0, 0, 16;
    %jmp T_8.12;
T_8.7 ;
    %pushi/vec4 145, 0, 9;
    %store/vec4 v0x562837754ca0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837754b90_0, 0, 16;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 153, 0, 9;
    %store/vec4 v0x562837754ca0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837754b90_0, 0, 16;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 195, 0, 9;
    %store/vec4 v0x562837754ca0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837754b90_0, 0, 16;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x562837754ca0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837754b90_0, 0, 16;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56283774ad60;
T_9 ;
    %wait E_0x56283774b300;
    %load/vec4 v0x56283774b360_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x56283774b470_0, 0, 3;
    %load/vec4 v0x56283774b360_0;
    %parti/s 3, 6, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x56283774b360_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x56283774b540_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56283774b640_0, 0, 3;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x56283774b360_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x56283774b540_0, 0, 3;
    %load/vec4 v0x56283774b360_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x56283774b640_0, 0, 3;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x56283774b360_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x56283774b540_0, 0, 3;
    %load/vec4 v0x56283774b360_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x56283774b640_0, 0, 3;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x56283774b360_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x56283774b540_0, 0, 3;
    %load/vec4 v0x56283774b360_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x56283774b640_0, 0, 3;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56283774b540_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56283774b640_0, 0, 3;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56283774b780;
T_10 ;
    %wait E_0x56283774b960;
    %load/vec4 v0x56283774bce0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x56283774bb10_0;
    %store/vec4 v0x56283774bc20_0, 0, 3;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56283774b9e0_0;
    %store/vec4 v0x56283774bc20_0, 0, 3;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5628377497d0;
T_11 ;
    %wait E_0x5628377499b0;
    %load/vec4 v0x562837749d00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x562837749b30_0;
    %store/vec4 v0x562837749c10_0, 0, 3;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x562837749a30_0;
    %store/vec4 v0x562837749c10_0, 0, 3;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56283774c400;
T_12 ;
    %wait E_0x56283774c630;
    %load/vec4 v0x56283774c8a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x56283774c7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x56283774c6b0_0, 0, 8;
    %jmp T_12.10;
T_12.3 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x56283774c6b0_0, 0, 8;
    %jmp T_12.10;
T_12.4 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x56283774c6b0_0, 0, 8;
    %jmp T_12.10;
T_12.5 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x56283774c6b0_0, 0, 8;
    %jmp T_12.10;
T_12.6 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x56283774c6b0_0, 0, 8;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x56283774c6b0_0, 0, 8;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x56283774c6b0_0, 0, 8;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x56283774c6b0_0, 0, 8;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x56283774c8a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.11, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56283774c6b0_0, 0, 8;
T_12.11 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56283774be20;
T_13 ;
    %wait E_0x56283774c0c0;
    %load/vec4 v0x56283774c300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x56283774c240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x56283774c140_0, 0, 8;
    %jmp T_13.10;
T_13.3 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x56283774c140_0, 0, 8;
    %jmp T_13.10;
T_13.4 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x56283774c140_0, 0, 8;
    %jmp T_13.10;
T_13.5 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x56283774c140_0, 0, 8;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x56283774c140_0, 0, 8;
    %jmp T_13.10;
T_13.7 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x56283774c140_0, 0, 8;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x56283774c140_0, 0, 8;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x56283774c140_0, 0, 8;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56283774c300_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.11, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56283774c140_0, 0, 8;
T_13.11 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x562837749e70;
T_14 ;
    %wait E_0x56283774a9c0;
    %load/vec4 v0x56283774ac20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %load/vec4 v0x56283774aa40_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_14.9, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x56283774aa40_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_14.11, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x56283774aa40_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_14.13, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %load/vec4 v0x56283774aa40_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_14.15, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0x56283774aa40_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_14.17, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
    %jmp T_14.18;
T_14.17 ;
    %load/vec4 v0x56283774aa40_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_14.19, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
T_14.19 ;
T_14.18 ;
T_14.16 ;
T_14.14 ;
T_14.12 ;
T_14.10 ;
    %jmp T_14.8;
T_14.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
    %jmp T_14.8;
T_14.2 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
    %jmp T_14.8;
T_14.3 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
    %jmp T_14.8;
T_14.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x56283774ab40_0, 0;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56283774c9d0;
T_15 ;
    %wait E_0x56283774cbe0;
    %load/vec4 v0x56283774cf20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56283774cd50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56283774cc40_0;
    %assign/vec4 v0x56283774cd50_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x562837748f10;
T_16 ;
    %wait E_0x56283774a9c0;
    %load/vec4 v0x56283774e1b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x56283774d550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %jmp T_16.9;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774e070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774e110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d6e0_0, 0;
    %jmp T_16.9;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774e070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774e110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774d6e0_0, 0;
    %jmp T_16.9;
T_16.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774e070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774e110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774d370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774d2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d6e0_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774d640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774e110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774d2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d6e0_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774e070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774d370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774d030_0, 0;
    %jmp T_16.9;
T_16.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774e070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774d370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774d110_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774d1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56283774d2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56283774d6e0_0, 0;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56283774e3b0;
T_17 ;
    %wait E_0x56283774cbe0;
    %load/vec4 v0x56283774e950_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56283774e6f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x56283774e8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x56283774e610_0;
    %assign/vec4 v0x56283774e6f0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x562837744ee0;
T_18 ;
    %wait E_0x56283772faa0;
    %load/vec4 v0x562837745370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x562837745190_0;
    %store/vec4 v0x562837745290_0, 0, 16;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x562837745290_0, 0, 16;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x56283774eb10;
T_19 ;
    %wait E_0x56283774cbe0;
    %load/vec4 v0x56283774f080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56283774ee50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x56283774efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x56283774ed70_0;
    %assign/vec4 v0x56283774ee50_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x562837745490;
T_20 ;
    %wait E_0x56283772f460;
    %load/vec4 v0x5628377458c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x562837745700_0;
    %store/vec4 v0x562837745800_0, 0, 16;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x562837745800_0, 0, 16;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x56283774f1a0;
T_21 ;
    %wait E_0x56283774cbe0;
    %load/vec4 v0x56283774f740_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56283774f4e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x56283774f6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x56283774f400_0;
    %assign/vec4 v0x56283774f4e0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5628377459c0;
T_22 ;
    %wait E_0x562837745bf0;
    %load/vec4 v0x562837745e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x562837745c50_0;
    %store/vec4 v0x562837745d50_0, 0, 16;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x562837745d50_0, 0, 16;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x56283774f940;
T_23 ;
    %wait E_0x56283774cbe0;
    %load/vec4 v0x56283774fe90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56283774fc30_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x56283774fdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x56283774fb50_0;
    %assign/vec4 v0x56283774fc30_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x562837745f80;
T_24 ;
    %wait E_0x5628377461b0;
    %load/vec4 v0x5628377463f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x562837746230_0;
    %store/vec4 v0x562837746330_0, 0, 16;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x562837746330_0, 0, 16;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x562837750000;
T_25 ;
    %wait E_0x56283774cbe0;
    %load/vec4 v0x5628377506b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x562837750450_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x562837750610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x562837750370_0;
    %assign/vec4 v0x562837750450_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x562837746510;
T_26 ;
    %wait E_0x562837746790;
    %load/vec4 v0x5628377469d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x562837746810_0;
    %store/vec4 v0x562837746910_0, 0, 16;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x562837746910_0, 0, 16;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x562837750820;
T_27 ;
    %wait E_0x56283774cbe0;
    %load/vec4 v0x562837750fd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x562837750d70_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x562837750f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x562837750a80_0;
    %assign/vec4 v0x562837750d70_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x562837746af0;
T_28 ;
    %wait E_0x562837746cd0;
    %load/vec4 v0x562837746f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x562837746d50_0;
    %store/vec4 v0x562837746e50_0, 0, 16;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x562837746e50_0, 0, 16;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x562837751140;
T_29 ;
    %wait E_0x56283774cbe0;
    %load/vec4 v0x5628377516e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x562837751480_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x562837751640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5628377513a0_0;
    %assign/vec4 v0x562837751480_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x562837747030;
T_30 ;
    %wait E_0x562837747260;
    %load/vec4 v0x5628377474a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x5628377472e0_0;
    %store/vec4 v0x5628377473e0_0, 0, 16;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x5628377473e0_0, 0, 16;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x562837751960;
T_31 ;
    %wait E_0x56283774cbe0;
    %load/vec4 v0x562837751f00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x562837751ca0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x562837751e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x562837751bc0_0;
    %assign/vec4 v0x562837751ca0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5628377475f0;
T_32 ;
    %wait E_0x562837747820;
    %load/vec4 v0x562837747a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x5628377478a0_0;
    %store/vec4 v0x5628377479a0_0, 0, 16;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x5628377479a0_0, 0, 16;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x562837752070;
T_33 ;
    %wait E_0x56283774cbe0;
    %load/vec4 v0x562837752640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5628377523b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x562837752570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x5628377522d0_0;
    %assign/vec4 v0x5628377523b0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5628377486e0;
T_34 ;
    %wait E_0x562837748970;
    %load/vec4 v0x562837748c60_0;
    %parti/s 3, 6, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562837748d40_0, 0, 16;
    %jmp T_34.3;
T_34.0 ;
    %load/vec4 v0x5628377489d0_0;
    %load/vec4 v0x562837748ad0_0;
    %add;
    %store/vec4 v0x562837748d40_0, 0, 16;
    %jmp T_34.3;
T_34.1 ;
    %load/vec4 v0x5628377489d0_0;
    %load/vec4 v0x562837748ad0_0;
    %xor;
    %store/vec4 v0x562837748d40_0, 0, 16;
    %jmp T_34.3;
T_34.3 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x562837752770;
T_35 ;
    %wait E_0x56283774cbe0;
    %load/vec4 v0x562837752d50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x562837752ae0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x562837752c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x5628377529d0_0;
    %assign/vec4 v0x562837752ae0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x562837748120;
T_36 ;
    %wait E_0x562837748350;
    %load/vec4 v0x562837748590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x5628377483d0_0;
    %store/vec4 v0x5628377484d0_0, 0, 16;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x5628377484d0_0, 0, 16;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x562837747bb0;
T_37 ;
    %wait E_0x562837747d90;
    %load/vec4 v0x562837747fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x562837747e10_0;
    %store/vec4 v0x562837747f10_0, 0, 16;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x562837747f10_0, 0, 16;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x5628376793a0;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628377557c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628377551b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562837755250_0, 0, 4;
    %end;
    .thread T_38;
    .scope S_0x5628376793a0;
T_39 ;
    %wait E_0x562837754a50;
    %load/vec4 v0x562837755250_0;
    %addi 1, 0, 4;
    %store/vec4 v0x562837755250_0, 0, 4;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5628376793a0;
T_40 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628377551b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562837755110_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562837755110_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5628376793a0;
T_41 ;
    %vpi_call 4 53 "$dumpfile", "test_bench.vcd" {0 0 0};
    %vpi_call 4 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5628376793a0 {0 0 0};
    %delay 10000000, 0;
    %vpi_call 4 56 "$finish" {0 0 0};
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "ROM_p1.v";
    "ROM_p2.v";
    "test_bench.v";
    "cpu.v";
    "tri_buf.v";
    "ALU.v";
    "control_circuit.v";
    "three_bit_2to1muxV2.v";
    "next_state.v";
    "interpret_instruction.v";
    "one_hot.v";
    "four_bit_register.v";
    "sixteen_bit_register.v";
    "ROM_p3.v";
