-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

-- DATE "12/28/2016 12:40:38"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	my_video_test IS
    PORT (
	CLOCK_50 : IN std_logic;
	VGA_R : OUT std_logic_vector(9 DOWNTO 0);
	VGA_G : OUT std_logic_vector(9 DOWNTO 0);
	VGA_B : OUT std_logic_vector(9 DOWNTO 0);
	VGA_SYNC : OUT std_logic;
	VGA_BLANK : OUT std_logic;
	VGA_CLK : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0)
	);
END my_video_test;

-- Design Ports Information
-- VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[8]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[9]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[8]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[9]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[8]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF my_video_test IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_SYNC : std_logic;
SIGNAL ww_VGA_BLANK : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL \mydisplay|mypll|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mydisplay|mypll|altpll_component|pll_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \mydisplay|mypll|altpll_component|_clk1~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mydisplay|mypll|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \EW|myalu|hi[30]~64clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mydisplay|mypll|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \mydisplay|mypll|altpll_component|pll~CLK3\ : std_logic;
SIGNAL \mydisplay|mypll|altpll_component|pll~CLK4\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[1]~12_combout\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[0]~10_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \EW|myalu|Add4~48_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~54_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~64_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~66_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~70_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~72_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~74_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~2_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~4_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~6_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~16_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~18_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~20_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~22_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~24_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~28_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~30_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~34_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~36_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~38_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~46_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~48_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~52_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~54_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~60_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~8_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~14_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~16_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~18_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~24_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~28_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~30_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~120_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~138_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \EW|myfetch|Add0~8_combout\ : std_logic;
SIGNAL \EW|myfetch|Add0~16_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~4\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~5\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~6\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~7\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[15]~30_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[17]~34_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[18]~36_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[20]~40_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[24]~48_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[25]~50_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[27]~54_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[28]~56_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[29]~58_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[31]~62_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[34]~68_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[35]~70_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[40]~80_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[41]~82_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[42]~84_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~60_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~64_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~66_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~68_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~72_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~74_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~76_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~78_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~80_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~82_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~4\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~5\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~6\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~7\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[17]~34_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[18]~36_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[20]~40_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[21]~42_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[24]~48_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[25]~50_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[26]~52_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[27]~54_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[29]~59\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[30]~61\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[30]~60_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[31]~63\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[31]~62_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[32]~64_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~60_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~64_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~66_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~68_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~72_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~74_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~76_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~78_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~80_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~82_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[43]~86_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[44]~88_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~86_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~86_combout\ : std_logic;
SIGNAL \mydisplay|mysync|LessThan1~0_combout\ : std_logic;
SIGNAL \mydisplay|mysync|always0~0_combout\ : std_logic;
SIGNAL \mydisplay|mysync|always1~0_combout\ : std_logic;
SIGNAL \mydisplay|mysync|always1~1_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~21_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~12_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~24_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~25_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[0]~17_combout\ : std_logic;
SIGNAL \EW|myalu|lo~101_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~14_combout\ : std_logic;
SIGNAL \EW|myalu|lo~103_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~25_combout\ : std_logic;
SIGNAL \EW|myalu|lo~105_combout\ : std_logic;
SIGNAL \EW|myalu|lo[15]~107_combout\ : std_logic;
SIGNAL \EW|myalu|lo[15]~108_combout\ : std_logic;
SIGNAL \EW|myalu|lo[15]~109_combout\ : std_logic;
SIGNAL \EW|myalu|lo[15]~110_combout\ : std_logic;
SIGNAL \EW|myalu|lo[15]~113_combout\ : std_logic;
SIGNAL \EW|myalu|lo[15]~114_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~8_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~9_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~10_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~11_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~12_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~14_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~17_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~19_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~21_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[9]~52_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~22_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[8]~54_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~24_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~27_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[6]~57_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~29_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[5]~59_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~30_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~32_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~35_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~36_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~39_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~41_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~120_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \EW|myalu|lo[15]~122_combout\ : std_logic;
SIGNAL \EW|myalu|lo[15]~123_combout\ : std_logic;
SIGNAL \EW|myalu|lo[15]~126_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~32_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~37_combout\ : std_logic;
SIGNAL \EW|myalu|lo~128_combout\ : std_logic;
SIGNAL \EW|myalu|lo[14]~131_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \EW|myalu|lo[14]~135_combout\ : std_logic;
SIGNAL \EW|myalu|lo[14]~136_combout\ : std_logic;
SIGNAL \EW|myalu|lo[14]~137_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \EW|myalu|lo~139_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~140_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~141_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~143_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~21_combout\ : std_logic;
SIGNAL \EW|myalu|lo~147_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~42_combout\ : std_logic;
SIGNAL \EW|myalu|lo~149_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~150_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~151_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~49_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~43_combout\ : std_logic;
SIGNAL \EW|myalu|lo~164_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~165_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~167_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \EW|datMem|always0~0_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~185_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~186_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~187_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~36_combout\ : std_logic;
SIGNAL \EW|myalu|lo~189_combout\ : std_logic;
SIGNAL \EW|myalu|lo[11]~190_combout\ : std_logic;
SIGNAL \EW|myalu|lo[11]~192_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \EW|myalu|lo[11]~196_combout\ : std_logic;
SIGNAL \EW|myalu|lo[11]~197_combout\ : std_logic;
SIGNAL \EW|myalu|lo[11]~198_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \EW|myalu|lo~205_combout\ : std_logic;
SIGNAL \EW|myalu|lo[9]~206_combout\ : std_logic;
SIGNAL \EW|myalu|lo[9]~207_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~58_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~62_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~72_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~73_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~74_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~75_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~76_combout\ : std_logic;
SIGNAL \EW|myalu|Add1~1_combout\ : std_logic;
SIGNAL \EW|myalu|Add1~2_combout\ : std_logic;
SIGNAL \EW|myalu|Add1~3_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~223_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~224_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~76_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~231_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~241_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~243_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~83_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~282_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~89_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~289_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~305_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~70_combout\ : std_logic;
SIGNAL \EW|myalu|lo~317_combout\ : std_logic;
SIGNAL \EW|myalu|lo~318_combout\ : std_logic;
SIGNAL \EW|myalu|lo[12]~326_combout\ : std_logic;
SIGNAL \EW|myalu|lo[12]~327_combout\ : std_logic;
SIGNAL \EW|myalu|lo~329_combout\ : std_logic;
SIGNAL \EW|myalu|lo[13]~337_combout\ : std_logic;
SIGNAL \EW|myalu|lo[13]~338_combout\ : std_logic;
SIGNAL \EW|myalu|lo[13]~339_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~24_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~27_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[0]~3_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~83_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~86_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~345_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~346_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~347_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~348_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~349_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~350_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~351_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~77_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~79_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~84_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~87_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~90_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~93_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~96_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~99_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~100_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~101_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~105_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~108_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~109_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~110_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~112_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~113_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~115_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~117_combout\ : std_logic;
SIGNAL \EW|myalu|lo~368_combout\ : std_logic;
SIGNAL \EW|myalu|lo~369_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~93_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~96_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~370_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~371_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~372_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~102_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~373_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~374_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~375_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~376_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~377_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~144_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~145_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~384_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~103_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~149_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~150_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~394_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~397_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~156_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~405_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~406_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~409_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~410_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~411_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~421_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~439_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~451_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~478_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~483_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~493_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~494_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~495_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~496_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~497_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~498_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~499_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~500_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~501_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~502_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~503_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~504_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~505_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~506_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~517_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~518_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~519_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~520_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~532_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[0]~7_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~548_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~549_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~550_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~553_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~563_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~564_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~565_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~577_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~578_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[0]~8_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~12_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~13_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~14_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~31_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~32_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~33_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~37_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~40_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~41_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~42_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~45_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~46_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~47_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~48_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~49_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~50_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~51_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~52_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~53_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~54_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~55_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~56_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~57_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~58_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~59_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~60_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~69_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~70_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~71_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~72_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~73_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~74_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~75_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~76_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~77_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~78_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~79_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~80_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~81_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~82_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~83_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~84_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~85_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~86_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~87_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~88_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~89_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~94_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~95_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~96_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~97_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~98_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~32_combout\ : std_logic;
SIGNAL \EW|regdata_WB[21]~24_combout\ : std_logic;
SIGNAL \EW|regdata_WB[20]~30_combout\ : std_logic;
SIGNAL \EW|regdata_WB[17]~39_combout\ : std_logic;
SIGNAL \EW|regdata_WB[16]~42_combout\ : std_logic;
SIGNAL \EW|regdata_WB[15]~45_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~99_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~100_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~101_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~102_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~103_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~104_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~105_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~110_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~111_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~112_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~118_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~119_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~120_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~39_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~122_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~123_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~125_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~126_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~137_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~138_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~142_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~56_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~147_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~148_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~149_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~151_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~152_combout\ : std_logic;
SIGNAL \EW|regdata_WB[31]~48_combout\ : std_logic;
SIGNAL \EW|regdata_WB[9]~57_combout\ : std_logic;
SIGNAL \EW|regdata_WB[14]~63_combout\ : std_logic;
SIGNAL \EW|regdata_WB[6]~72_combout\ : std_logic;
SIGNAL \EW|regdata_WB[1]~93_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~159_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~165_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~169_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~170_combout\ : std_logic;
SIGNAL \EW|datMem|regfile~0_combout\ : std_logic;
SIGNAL \EW|controller|regwrite~1_combout\ : std_logic;
SIGNAL \EW|myalu|hi[29]~33_combout\ : std_logic;
SIGNAL \EW|myalu|hi[27]~34_combout\ : std_logic;
SIGNAL \EW|myalu|hi[25]~35_combout\ : std_logic;
SIGNAL \EW|myalu|hi[26]~36_combout\ : std_logic;
SIGNAL \EW|myalu|hi[23]~37_combout\ : std_logic;
SIGNAL \EW|myalu|hi[24]~38_combout\ : std_logic;
SIGNAL \EW|myalu|hi[22]~40_combout\ : std_logic;
SIGNAL \EW|myalu|hi[20]~41_combout\ : std_logic;
SIGNAL \EW|myalu|hi[19]~42_combout\ : std_logic;
SIGNAL \EW|myalu|hi[18]~43_combout\ : std_logic;
SIGNAL \EW|myalu|hi[16]~45_combout\ : std_logic;
SIGNAL \EW|myalu|hi[15]~46_combout\ : std_logic;
SIGNAL \EW|myalu|hi[11]~51_combout\ : std_logic;
SIGNAL \EW|myalu|hi[14]~52_combout\ : std_logic;
SIGNAL \EW|myalu|hi[12]~53_combout\ : std_logic;
SIGNAL \EW|myalu|hi[6]~55_combout\ : std_logic;
SIGNAL \EW|myalu|hi[5]~58_combout\ : std_logic;
SIGNAL \EW|myalu|hi[0]~61_combout\ : std_logic;
SIGNAL \EW|myalu|lo~582_combout\ : std_logic;
SIGNAL \EW|myalu|lo[15]~583_combout\ : std_logic;
SIGNAL \EW|myalu|lo~584_combout\ : std_logic;
SIGNAL \EW|myalu|lo[14]~585_combout\ : std_logic;
SIGNAL \EW|myalu|lo~586_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~587_combout\ : std_logic;
SIGNAL \EW|myalu|lo~588_combout\ : std_logic;
SIGNAL \EW|myalu|lo[11]~589_combout\ : std_logic;
SIGNAL \EW|myalu|lo[9]~592_combout\ : std_logic;
SIGNAL \EW|myalu|lo~594_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~127_combout\ : std_logic;
SIGNAL \EW|myalu|lo~599_combout\ : std_logic;
SIGNAL \EW|myalu|lo~600_combout\ : std_logic;
SIGNAL \EW|myalu|lo~603_combout\ : std_logic;
SIGNAL \EW|myalu|lo~605_combout\ : std_logic;
SIGNAL \EW|myalu|lo~607_combout\ : std_logic;
SIGNAL \EW|myalu|lo[13]~608_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~129_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~615_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~617_combout\ : std_logic;
SIGNAL \EW|myalu|lo[17]~620_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~622_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~626_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~627_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~629_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~173_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~174_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~175_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~178_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~179_combout\ : std_logic;
SIGNAL \EW|lo_WB[3]~feeder_combout\ : std_logic;
SIGNAL \EW|lo_WB[9]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[62]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[64]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[58]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[60]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[56]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[74]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[74]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[66]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[64]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[58]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[50]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \mydisplay|mypll|altpll_component|pll~FBOUT\ : std_logic;
SIGNAL \mydisplay|mypll|altpll_component|_clk0\ : std_logic;
SIGNAL \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[0]~11\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[1]~12_combout\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[6]~23\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[7]~24_combout\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[0]~10_combout\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[6]~23\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[7]~25\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[8]~26_combout\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[8]~27\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[9]~28_combout\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[3]~16_combout\ : std_logic;
SIGNAL \mydisplay|mysync|Equal0~0_combout\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[7]~24_combout\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[2]~14_combout\ : std_logic;
SIGNAL \mydisplay|mysync|LessThan0~0_combout\ : std_logic;
SIGNAL \mydisplay|mysync|LessThan0~1_combout\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[0]~11\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[1]~13\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[2]~15\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[3]~17\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[4]~18_combout\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[4]~19\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[5]~21\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[6]~22_combout\ : std_logic;
SIGNAL \mydisplay|mysync|h_count[5]~20_combout\ : std_logic;
SIGNAL \mydisplay|mysync|Equal0~1_combout\ : std_logic;
SIGNAL \mydisplay|mysync|Equal0~2_combout\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[7]~25\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[8]~26_combout\ : std_logic;
SIGNAL \mydisplay|mysync|LessThan3~1_combout\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[8]~27\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[9]~28_combout\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[4]~18_combout\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[5]~20_combout\ : std_logic;
SIGNAL \mydisplay|mysync|LessThan3~0_combout\ : std_logic;
SIGNAL \mydisplay|mysync|LessThan3~2_combout\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[1]~13\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[2]~14_combout\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[2]~15\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[3]~17\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[4]~19\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[5]~21\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[6]~22_combout\ : std_logic;
SIGNAL \mydisplay|mysync|LessThan7~0_combout\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \EW|myfetch|mem~34_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~141_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~143_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~30_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~139_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~140_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~132_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~131_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~133_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~17_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~180_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~127_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~128_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~129_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~130_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~134_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~46_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \EW|Add1~3\ : std_logic;
SIGNAL \EW|Add1~4_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~181_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~182_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~21_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~20_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~22_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~25_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~26_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~23_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~28_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~6_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~8_combout\ : std_logic;
SIGNAL \EW|controller|Equal0~0_combout\ : std_logic;
SIGNAL \EW|controller|regsel[0]~1_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~40_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~37_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~38_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~41_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~43_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~42_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~9_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~44_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~34_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~121_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~176_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~45_combout\ : std_logic;
SIGNAL \EW|controller|regsel[1]~3_combout\ : std_logic;
SIGNAL \EW|controller|regsel[1]~2_combout\ : std_logic;
SIGNAL \EW|controller|regsel[1]~4_combout\ : std_logic;
SIGNAL \EW|controller|regsel[1]~5_combout\ : std_logic;
SIGNAL \EW|controller|rdrt[0]~2_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[1]~2_combout\ : std_logic;
SIGNAL \EW|controller|alu_op~11_combout\ : std_logic;
SIGNAL \EW|controller|alu_op~10_combout\ : std_logic;
SIGNAL \EW|controller|alu_op~12_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[1]~13_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[1]~14_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~119_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~157_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~138_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~158_combout\ : std_logic;
SIGNAL \EW|controller|Equal1~0_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[0]~15_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[0]~16_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[0]~18_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[0]~19_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[0]~21_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~135_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~47_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~48_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~49_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~50_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~98_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~99_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~154_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~43_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~39_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~44_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~20_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~21_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX[16]~feeder_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~62_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~67_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~63_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~65_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~64_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~66_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~68_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~61_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~23_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~24_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX[19]~feeder_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~22_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~25_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX[18]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|Equal3~0_combout\ : std_logic;
SIGNAL \EW|regis|Equal3~1_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~31_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~29_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~30_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~33_combout\ : std_logic;
SIGNAL \EW|controller|alu_shamt[2]~2_combout\ : std_logic;
SIGNAL \EW|controller|rdrt[1]~3_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~171_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~172_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~67_combout\ : std_logic;
SIGNAL \EW|regdest_WB~4_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~26_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile~0_combout\ : std_logic;
SIGNAL \EW|controller|regwrite~0_combout\ : std_logic;
SIGNAL \EW|controller|regwrite~2_combout\ : std_logic;
SIGNAL \EW|regwrite_WB~q\ : std_logic;
SIGNAL \EW|regdest_WB~2_combout\ : std_logic;
SIGNAL \EW|regdest_WB~0_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~158_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~68_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~62_combout\ : std_logic;
SIGNAL \EW|regdest_WB~3_combout\ : std_logic;
SIGNAL \EW|regis|regfile~53_combout\ : std_logic;
SIGNAL \EW|regis|regfile~54_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile~2_combout\ : std_logic;
SIGNAL \EW|regis|regfile~3_combout\ : std_logic;
SIGNAL \EW|controller|enhilo~1_combout\ : std_logic;
SIGNAL \EW|controller|regsel[0]~0_combout\ : std_logic;
SIGNAL \EW|controller|regsel[0]~6_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~363_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~364_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[60]~feeder_combout\ : std_logic;
SIGNAL \EW|Add1~0_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[3]~7_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[3]~8_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[3]~6_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[3]~9_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~54_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~53_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~55_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~70_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~71_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile~21_combout\ : std_logic;
SIGNAL \EW|regis|regfile~20_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~136_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~177_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~51_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile~22_combout\ : std_logic;
SIGNAL \EW|regis|regfile~23_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~116_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~115_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~117_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[48]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile~16_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~28_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~92_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~90_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~91_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~93_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~27_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~8_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~9_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~10_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[52]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile~50_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~103_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~104_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~240_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~242_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~244_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~597_combout\ : std_logic;
SIGNAL \EW|Add1~8_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \EW|regdest_WB~1_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~145_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~146_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~144_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~150_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~57_combout\ : std_logic;
SIGNAL \EW|Add1~5\ : std_logic;
SIGNAL \EW|Add1~6_combout\ : std_logic;
SIGNAL \EW|myalu|Decoder0~0_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \EW|Add1~10_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \EW|Add1~13\ : std_logic;
SIGNAL \EW|Add1~14_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \EW|Add1~15\ : std_logic;
SIGNAL \EW|Add1~16_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~100_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~34_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~37_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~40_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~43_cout\ : std_logic;
SIGNAL \EW|myalu|Add4~45\ : std_logic;
SIGNAL \EW|myalu|Add4~47\ : std_logic;
SIGNAL \EW|myalu|Add4~49\ : std_logic;
SIGNAL \EW|myalu|Add4~50_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~172_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~121_combout\ : std_logic;
SIGNAL \EW|myalu|lo~171_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~173_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~60_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~59_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~61_combout\ : std_logic;
SIGNAL \EW|controller|alu_shamt[3]~3_combout\ : std_logic;
SIGNAL \EW|controller|alu_shamt[1]~0_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~215_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \EW|myalu|lo~216_combout\ : std_logic;
SIGNAL \EW|myalu|lo[8]~217_combout\ : std_logic;
SIGNAL \EW|myalu|lo[8]~218_combout\ : std_logic;
SIGNAL \EW|myalu|lo[8]~596_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~125_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~25_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \EW|myalu|hi[30]~63_combout\ : std_logic;
SIGNAL \EW|myalu|hi[30]~64_combout\ : std_logic;
SIGNAL \EW|myalu|hi[30]~64clkctrl_outclk\ : std_logic;
SIGNAL \EW|controller|enhilo~0_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~18_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile~26_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[46]~feeder_combout\ : std_logic;
SIGNAL \EW|hi_WB[23]~feeder_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~360_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~413_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~160_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~161_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~162_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~63_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~343_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~344_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~78_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~88_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~89_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[49]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[52]~feeder_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~11_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[2]~52_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \EW|regis|readdata2[2]~53_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[2]~54_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~34_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~35_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~36_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~37_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \EW|regis|regfile~35_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~38_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~39_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~40_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~27_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \EW|regis|regfile~27_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~28_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~29_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \EW|regis|regfile~29_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~30_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile~30_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~31_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~32_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~33_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~41_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~612_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[0]~20_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~385_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~104_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~105_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[54]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile~12_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~101_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \EW|regis|regfile~13_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[50]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile~15_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~106_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~107_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~108_combout\ : std_logic;
SIGNAL \EW|controller|alu_shamt[0]~1_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[70]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \EW|regis|regfile~6_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~111_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[68]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \EW|regis|regfile~4_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[66]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \EW|regis|regfile~7_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~112_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \EW|regis|regfile~10_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~109_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \EW|regis|regfile~8_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~102_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~110_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~113_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~386_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \EW|regis|regfile~24_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[72]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \EW|regis|regfile~5_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~38_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~39_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~383_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~387_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~388_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~170_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[72]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \EW|regis|regfile~38_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~151_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[70]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \EW|regis|regfile~39_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~146_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[68]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \EW|regis|regfile~40_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~81_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \EW|regis|regfile~41_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~82_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~83_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~85_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~86_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~137\ : std_logic;
SIGNAL \EW|myalu|Add4~139\ : std_logic;
SIGNAL \EW|myalu|Add4~141\ : std_logic;
SIGNAL \EW|myalu|Add4~143\ : std_logic;
SIGNAL \EW|myalu|Add4~148\ : std_logic;
SIGNAL \EW|myalu|Add4~152_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~613_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~395_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~389_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[30]~84_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[30]~80_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~390_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~391_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \EW|regis|readdata1[11]~50_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[11]~77_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \EW|regis|readdata1[12]~49_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[12]~76_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \EW|regis|readdata1[13]~48_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[13]~75_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \EW|regis|readdata1[14]~47_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[14]~74_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[15]~46_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[15]~73_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \EW|regis|regfile~49_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[16]~95_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[46]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \EW|regis|regfile~48_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[17]~94_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[21]~89_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[22]~88_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[23]~87_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[24]~86_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[25]~85_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[26]~84_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[27]~83_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[28]~82_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[29]~81_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~168_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \EW|regis|readdata2[5]~79_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[7]~77_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[8]~76_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[9]~75_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \EW|regis|regfile~28_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[11]~73_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[12]~72_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[13]~71_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[14]~70_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \EW|regis|readdata1[20]~67_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[20]~68_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[54]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \EW|regis|regfile~47_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[21]~93_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[56]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \EW|regis|regfile~46_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[22]~92_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[23]~91_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[24]~90_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[62]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \EW|regis|regfile~43_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[25]~89_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[26]~88_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[27]~87_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[28]~86_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[29]~85_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \EW|regis|readdata2[3]~55_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[3]~66_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~154_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~155_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~392_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~393_combout\ : std_logic;
SIGNAL \EW|myalu|lo[30]~396_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~85\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~87\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~88_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~4\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~5\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~6\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~7\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[14]~29\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[15]~31\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[16]~33\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[17]~35\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[18]~37\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[19]~39\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[20]~41\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[21]~43\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[22]~45\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[23]~47\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[24]~49\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[25]~51\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[26]~53\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[27]~55\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[28]~57\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[29]~59\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[30]~61\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[31]~63\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[32]~65\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[33]~67\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[34]~69\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[35]~71\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[36]~73\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[37]~75\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[38]~77\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[39]~78_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[38]~76_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[37]~74_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[36]~72_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[33]~66_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[32]~64_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[30]~60_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[26]~52_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[23]~46_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[22]~44_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[21]~42_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[19]~38_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[16]~32_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~45\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~47\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~49\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~51\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~53\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~55\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~57\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~59\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~61\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~63\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~65\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~67\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~69\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~71\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~73\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~75\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~77\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~79\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~81\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~83\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~85\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~87\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~88_combout\ : std_logic;
SIGNAL \EW|myalu|hi[30]~32_combout\ : std_logic;
SIGNAL \EW|regdata_WB[30]~3_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \EW|regdata_WB[30]~4_combout\ : std_logic;
SIGNAL \EW|regdata_WB[30]~5_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \EW|regis|readdata2[20]~60_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[20]~61_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \EW|myalu|lo[28]~365_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~366_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~147_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~361_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~362_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~168_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~65_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~163_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~164_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~124_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~166_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~66_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~342_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~611_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~354_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~355_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~630_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~631_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~378_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~379_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~380_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~381_combout\ : std_logic;
SIGNAL \EW|myalu|lo[29]~382_combout\ : std_logic;
SIGNAL \EW|regdata_WB[29]~6_combout\ : std_logic;
SIGNAL \EW|regdata_WB[29]~7_combout\ : std_logic;
SIGNAL \EW|regdata_WB[29]~8_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \EW|regis|readdata1[19]~69_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[19]~70_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT12\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~4\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~5\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~6\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult7~7\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT19\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[14]~29\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[15]~31\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[16]~33\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[17]~35\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[18]~37\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[19]~39\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[20]~41\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[21]~43\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[22]~45\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[23]~47\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[24]~49\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[25]~51\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[26]~53\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[27]~55\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[28]~57\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[29]~58_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[28]~56_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[23]~46_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[22]~44_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[19]~38_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[16]~32_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~27\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~29\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~31\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~33\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~35\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~37\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~39\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~41\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~43\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~45\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~47\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~49\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~51\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~53\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~55\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~57\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~59\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~61\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~63\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~65\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~67\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~69\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~71\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~73\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~75\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~77\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~79\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~81\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~83\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~84_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~84_combout\ : std_logic;
SIGNAL \EW|myalu|hi[28]~31_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~610_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~142_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~367_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~609_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~352_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~353_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~356_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~357_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~358_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~359_combout\ : std_logic;
SIGNAL \EW|myalu|lo[28]~580_combout\ : std_logic;
SIGNAL \EW|regdata_WB[28]~0_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \EW|regdata_WB[28]~1_combout\ : std_logic;
SIGNAL \EW|regdata_WB[28]~2_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \EW|regis|readdata2[19]~62_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[19]~63_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \EW|myalu|Add4~140_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~427_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~37_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~17_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~16_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~18_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~31_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~38_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~420_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~415_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~114_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~52_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~115_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~100_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~118_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~119_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~433_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~16_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~15_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~17_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~41_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~116_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~117_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~121_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~20_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~19_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~21_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~13_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~12_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~14_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~46_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~23_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~22_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~24_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~47_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~48_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~434_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~435_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~436_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~437_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~58_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~438_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~440_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~441_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~442_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~443_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~444_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~445_combout\ : std_logic;
SIGNAL \EW|regdata_WB[27]~9_combout\ : std_logic;
SIGNAL \EW|regdata_WB[27]~10_combout\ : std_logic;
SIGNAL \EW|regdata_WB[27]~11_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \EW|regis|regfile~45_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~94_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~95_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~97_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~98_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~80_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~102_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~127\ : std_logic;
SIGNAL \EW|myalu|Add4~129\ : std_logic;
SIGNAL \EW|myalu|Add4~131\ : std_logic;
SIGNAL \EW|myalu|Add4~133\ : std_logic;
SIGNAL \EW|myalu|Add4~135\ : std_logic;
SIGNAL \EW|myalu|Add4~136_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~616_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~53_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~54_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~50_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~51_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~55_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~59_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~100_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~75_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~101_combout\ : std_logic;
SIGNAL \EW|myalu|lo[27]~414_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~53_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~94_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~95_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~79_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~78_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~80_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~97_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~98_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~99_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~122_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~446_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~50_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~49_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~51_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[2]~59_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~52_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~54_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~55_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~56_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~57_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~447_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~448_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~57_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~449_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~450_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~452_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~453_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~454_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~455_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~456_combout\ : std_logic;
SIGNAL \EW|myalu|lo[25]~457_combout\ : std_logic;
SIGNAL \EW|lo_WB[25]~feeder_combout\ : std_logic;
SIGNAL \EW|regdata_WB[25]~12_combout\ : std_logic;
SIGNAL \EW|regdata_WB[25]~13_combout\ : std_logic;
SIGNAL \EW|regdata_WB[25]~14_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \EW|regis|regfile~42_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~614_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~47_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~26_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~77_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~57_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~34_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~27_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~28_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~26_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~35_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~416_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~417_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~44_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~45_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~418_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~419_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~422_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~423_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~424_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~425_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~426_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~428_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~429_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~430_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~431_combout\ : std_logic;
SIGNAL \EW|myalu|lo[26]~432_combout\ : std_logic;
SIGNAL \EW|regdata_WB[26]~15_combout\ : std_logic;
SIGNAL \EW|regdata_WB[26]~16_combout\ : std_logic;
SIGNAL \EW|regdata_WB[26]~17_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \EW|regis|regfile~9_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~19_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~82_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~79_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~84_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~400_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~104_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~568_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~67_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~68_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~569_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~570_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~567_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~628_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~571_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~132_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~118_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~572_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~573_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~574_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~166_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~167_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~575_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~576_combout\ : std_logic;
SIGNAL \EW|myalu|lo[23]~579_combout\ : std_logic;
SIGNAL \EW|regdata_WB[23]~18_combout\ : std_logic;
SIGNAL \EW|regdata_WB[23]~19_combout\ : std_logic;
SIGNAL \EW|regdata_WB[23]~20_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \EW|regis|readdata2[18]~64_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[18]~65_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \EW|myalu|Add4~130_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~489_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~488_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~482_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~484_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~536_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~537_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~538_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~618_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~94_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~69_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~124_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~473_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~529_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~17_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~95_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~530_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~531_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~533_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~534_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~535_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~539_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~540_combout\ : std_logic;
SIGNAL \EW|myalu|lo[22]~624_combout\ : std_logic;
SIGNAL \EW|regdata_WB[22]~27_combout\ : std_logic;
SIGNAL \EW|regdata_WB[22]~28_combout\ : std_logic;
SIGNAL \EW|regdata_WB[22]~29_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \EW|regis|regfile~17_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[17]~90_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~70_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~70_combout\ : std_logic;
SIGNAL \EW|myalu|hi[21]~39_combout\ : std_logic;
SIGNAL \EW|regdata_WB[21]~25_combout\ : std_logic;
SIGNAL \EW|regdata_WB[21]~26_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \EW|regis|regfile~18_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[16]~91_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~62_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~62_combout\ : std_logic;
SIGNAL \EW|myalu|hi[17]~44_combout\ : std_logic;
SIGNAL \EW|hi_WB[17]~feeder_combout\ : std_logic;
SIGNAL \EW|regdata_WB[17]~40_combout\ : std_logic;
SIGNAL \EW|regdata_WB[17]~41_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \EW|regis|regfile~33_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~58_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~59_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~60_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~554_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~74_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~73_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~75_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~88_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~87_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~89_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~123_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~555_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~18_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~65_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~556_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~220_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~557_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~116_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~7_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~13_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~167_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~69_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~64_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~15_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~16_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~18_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~20_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~23_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~61\ : std_logic;
SIGNAL \EW|myalu|Add4~63\ : std_logic;
SIGNAL \EW|myalu|Add4~65\ : std_logic;
SIGNAL \EW|myalu|Add4~67\ : std_logic;
SIGNAL \EW|myalu|Add4~69\ : std_logic;
SIGNAL \EW|myalu|Add4~71\ : std_logic;
SIGNAL \EW|myalu|Add4~73\ : std_logic;
SIGNAL \EW|myalu|Add4~75\ : std_logic;
SIGNAL \EW|myalu|Add4~118_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~558_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~559_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~560_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~165_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~164_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~561_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~562_combout\ : std_logic;
SIGNAL \EW|myalu|lo[16]~566_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \EW|regdata_WB[16]~43_combout\ : std_logic;
SIGNAL \EW|regdata_WB[16]~44_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \EW|regis|regfile~19_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[15]~69_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \EW|regdata_WB[15]~46_combout\ : std_logic;
SIGNAL \EW|regdata_WB[15]~47_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \EW|regis|regfile~32_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[6]~78_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~28_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~31_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~51\ : std_logic;
SIGNAL \EW|myalu|Add4~53\ : std_logic;
SIGNAL \EW|myalu|Add4~55\ : std_logic;
SIGNAL \EW|myalu|Add4~57\ : std_logic;
SIGNAL \EW|myalu|Add4~59\ : std_logic;
SIGNAL \EW|myalu|Add4~60_combout\ : std_logic;
SIGNAL \EW|myalu|lo[8]~219_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~45_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~36_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~63_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~42_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~64_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~65_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~111_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~112_combout\ : std_logic;
SIGNAL \EW|myalu|lo~593_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~581_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~102_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~68_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~69_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~66_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~67_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~70_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~62_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~63_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~61_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~64_combout\ : std_logic;
SIGNAL \EW|myalu|lo~595_combout\ : std_logic;
SIGNAL \EW|myalu|lo[8]~209_combout\ : std_logic;
SIGNAL \EW|myalu|lo[8]~210_combout\ : std_logic;
SIGNAL \EW|myalu|lo[8]~211_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~71_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~60_combout\ : std_logic;
SIGNAL \EW|myalu|lo[8]~212_combout\ : std_logic;
SIGNAL \EW|myalu|lo[8]~213_combout\ : std_logic;
SIGNAL \EW|myalu|lo[8]~214_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~15_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~16_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~40_combout\ : std_logic;
SIGNAL \EW|myalu|lo~127_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~19_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~106_combout\ : std_logic;
SIGNAL \EW|myalu|lo[14]~129_combout\ : std_logic;
SIGNAL \EW|myalu|lo[14]~130_combout\ : std_logic;
SIGNAL \EW|myalu|lo[14]~132_combout\ : std_logic;
SIGNAL \EW|myalu|lo[14]~133_combout\ : std_logic;
SIGNAL \EW|myalu|lo[14]~134_combout\ : std_logic;
SIGNAL \EW|regdata_WB[14]~64_combout\ : std_logic;
SIGNAL \EW|regdata_WB[14]~65_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \EW|regis|readdata1[10]~51_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[10]~78_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~20_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~22_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~23_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~30_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~56_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~29_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~32_combout\ : std_logic;
SIGNAL \EW|myalu|lo~163_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~166_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~168_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~52_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~20_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~51_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~50_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~78_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~161_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~144_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~162_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~169_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~160_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~170_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~174_combout\ : std_logic;
SIGNAL \EW|myalu|lo[3]~175_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \EW|myalu|lo[12]~606_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~68_combout\ : std_logic;
SIGNAL \EW|myalu|lo[12]~328_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~35_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~60_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~61_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~85_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~59_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~96_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~87_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~104_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~76_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~69_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~77_combout\ : std_logic;
SIGNAL \EW|myalu|lo~319_combout\ : std_logic;
SIGNAL \EW|myalu|lo[12]~320_combout\ : std_logic;
SIGNAL \EW|myalu|lo[12]~321_combout\ : std_logic;
SIGNAL \EW|myalu|lo[12]~322_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~76_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~71_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~72_combout\ : std_logic;
SIGNAL \EW|myalu|lo[12]~323_combout\ : std_logic;
SIGNAL \EW|myalu|lo[12]~324_combout\ : std_logic;
SIGNAL \EW|myalu|lo[12]~325_combout\ : std_logic;
SIGNAL \EW|regdata_WB[12]~66_combout\ : std_logic;
SIGNAL \EW|regdata_WB[12]~67_combout\ : std_logic;
SIGNAL \EW|regdata_WB[12]~68_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \EW|regis|readdata1[8]~55_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \EW|myalu|hi[13]~54_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~45_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~46_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~42_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~43_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~90_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~39_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~40_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~97_combout\ : std_logic;
SIGNAL \EW|myalu|lo[13]~333_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~73_combout\ : std_logic;
SIGNAL \EW|myalu|lo~330_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~70_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~81_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~82_combout\ : std_logic;
SIGNAL \EW|myalu|lo[13]~331_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~98_combout\ : std_logic;
SIGNAL \EW|myalu|lo[13]~332_combout\ : std_logic;
SIGNAL \EW|myalu|lo[13]~334_combout\ : std_logic;
SIGNAL \EW|myalu|lo[13]~335_combout\ : std_logic;
SIGNAL \EW|myalu|lo[13]~336_combout\ : std_logic;
SIGNAL \EW|regdata_WB[13]~69_combout\ : std_logic;
SIGNAL \EW|regdata_WB[13]~70_combout\ : std_logic;
SIGNAL \EW|regdata_WB[13]~71_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \EW|regis|regfile~31_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~54_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~53_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~55_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~28_combout\ : std_logic;
SIGNAL \EW|myalu|lo~188_combout\ : std_logic;
SIGNAL \EW|myalu|lo[11]~191_combout\ : std_logic;
SIGNAL \EW|myalu|lo[11]~193_combout\ : std_logic;
SIGNAL \EW|myalu|lo[11]~194_combout\ : std_logic;
SIGNAL \EW|myalu|lo[11]~195_combout\ : std_logic;
SIGNAL \EW|regdata_WB[11]~60_combout\ : std_logic;
SIGNAL \EW|regdata_WB[11]~61_combout\ : std_logic;
SIGNAL \EW|regdata_WB[11]~62_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \EW|regis|readdata2[0]~56_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[0]~67_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \EW|myalu|hi[8]~49_combout\ : std_logic;
SIGNAL \EW|regdata_WB[8]~54_combout\ : std_logic;
SIGNAL \EW|regdata_WB[8]~55_combout\ : std_logic;
SIGNAL \EW|regdata_WB[8]~56_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \EW|regis|readdata1[7]~56_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[7]~79_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~26_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~58_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~255_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~256_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~257_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~258_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~80_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~259_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~260_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~13_combout\ : std_logic;
SIGNAL \EW|myalu|lo~261_combout\ : std_logic;
SIGNAL \EW|myalu|lo~262_combout\ : std_logic;
SIGNAL \EW|myalu|lo~263_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~264_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~265_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~266_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~267_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~268_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~269_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~270_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~253_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~271_combout\ : std_logic;
SIGNAL \EW|myalu|lo[7]~272_combout\ : std_logic;
SIGNAL \EW|regdata_WB[7]~75_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \EW|myalu|hi[7]~56_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \EW|regdata_WB[7]~76_combout\ : std_logic;
SIGNAL \EW|regdata_WB[7]~77_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \EW|regis|readdata1[1]~65_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[1]~82_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \EW|myalu|lo[5]~598_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~254_combout\ : std_logic;
SIGNAL \EW|myalu|lo~290_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~291_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~292_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~293_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~47_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~48_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~103_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~68_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~91_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~82_combout\ : std_logic;
SIGNAL \EW|myalu|lo~601_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~126_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~92_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~93_combout\ : std_logic;
SIGNAL \EW|myalu|lo~602_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~71_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~294_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~295_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~296_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~297_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~298_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~299_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~300_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~301_combout\ : std_logic;
SIGNAL \EW|myalu|lo[5]~302_combout\ : std_logic;
SIGNAL \EW|regdata_WB[5]~81_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \EW|regdata_WB[5]~82_combout\ : std_logic;
SIGNAL \EW|regdata_WB[5]~83_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \EW|regis|readdata1[0]~66_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[0]~83_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \EW|myalu|hi[3]~60_combout\ : std_logic;
SIGNAL \EW|hi_WB[3]~feeder_combout\ : std_logic;
SIGNAL \EW|regdata_WB[3]~87_combout\ : std_logic;
SIGNAL \EW|regdata_WB[3]~88_combout\ : std_logic;
SIGNAL \EW|regdata_WB[3]~89_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[4]~61_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[4]~62_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~33_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~52_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~273_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~86_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~67_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~81_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~88_combout\ : std_logic;
SIGNAL \EW|myalu|lo~278_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~279_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~280_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~281_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~283_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~284_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~285_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \EW|myalu|lo~274_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~275_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~276_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~277_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~286_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~287_combout\ : std_logic;
SIGNAL \EW|myalu|lo[4]~288_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \EW|myalu|hi[4]~57_combout\ : std_logic;
SIGNAL \EW|regdata_WB[4]~78_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \EW|regdata_WB[4]~79_combout\ : std_logic;
SIGNAL \EW|regdata_WB[4]~80_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile~1_combout\ : std_logic;
SIGNAL \EW|regis|regfile~36_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \EW|regis|readdata2[4]~58_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|add9_result[15]~30_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \EW|myalu|hi[1]~62_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \EW|regdata_WB[1]~94_combout\ : std_logic;
SIGNAL \EW|regdata_WB[1]~95_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \EW|regis|readdata2[1]~57_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[1]~68_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~38_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~46_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~228_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~62_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~63_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~64_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~49_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~61_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~232_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~99_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~233_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~234_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~77_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~78_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~79_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~65_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~235_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~56_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~80_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~66_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~81_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~236_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~237_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~238_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~632_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~633_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~229_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~230_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~239_combout\ : std_logic;
SIGNAL \EW|myalu|lo[1]~245_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \EW|regis|regfile~52_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~111_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~114_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~119\ : std_logic;
SIGNAL \EW|myalu|Add4~121\ : std_logic;
SIGNAL \EW|myalu|Add4~123\ : std_logic;
SIGNAL \EW|myalu|Add4~124_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~490_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~125_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~474_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~541_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~542_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~543_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~544_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~545_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~546_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~547_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~551_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~552_combout\ : std_logic;
SIGNAL \EW|myalu|lo[19]~625_combout\ : std_logic;
SIGNAL \EW|regdata_WB[19]~33_combout\ : std_logic;
SIGNAL \EW|regdata_WB[19]~34_combout\ : std_logic;
SIGNAL \EW|regdata_WB[19]~35_combout\ : std_logic;
SIGNAL \EW|regis|regfile~51_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~106_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~107_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~125\ : std_logic;
SIGNAL \EW|myalu|Add4~126_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~512_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~485_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~513_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~514_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~471_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~90_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~91_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~92_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~507_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~508_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~509_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~510_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~511_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~515_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~516_combout\ : std_logic;
SIGNAL \EW|myalu|lo[20]~621_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \EW|regdata_WB[20]~31_combout\ : std_logic;
SIGNAL \EW|regdata_WB[20]~32_combout\ : std_logic;
SIGNAL \EW|regis|regfile~14_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~33_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~34_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~33_combout\ : std_logic;
SIGNAL \EW|myalu|lo~176_combout\ : std_logic;
SIGNAL \EW|myalu|lo~177_combout\ : std_logic;
SIGNAL \EW|myalu|lo~178_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~179_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~180_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~181_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~182_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~183_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~184_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \EW|myalu|hi[10]~48_combout\ : std_logic;
SIGNAL \EW|regdata_WB[10]~51_combout\ : std_logic;
SIGNAL \EW|regdata_WB[10]~52_combout\ : std_logic;
SIGNAL \EW|regdata_WB[10]~53_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \EW|regis|regfile~25_combout\ : std_logic;
SIGNAL \EW|regis|readdata2[10]~74_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \EW|myalu|Add4~122_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~486_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~487_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~24_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~27_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~472_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~475_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~120_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~476_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~479_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~480_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~481_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~491_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~492_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~619_combout\ : std_logic;
SIGNAL \EW|regdata_WB[18]~36_combout\ : std_logic;
SIGNAL \EW|regdata_WB[18]~37_combout\ : std_logic;
SIGNAL \EW|regdata_WB[18]~38_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[48]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[18]~71_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[18]~72_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT26\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT25\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT22\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[39]~79\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[40]~81\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[41]~83\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[42]~85\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[43]~87\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[44]~89\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|add9_result[45]~90_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~89\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~90_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT27\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~89\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~90_combout\ : std_logic;
SIGNAL \EW|myalu|hi[31]~47_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \EW|regdata_WB[31]~49_combout\ : std_logic;
SIGNAL \EW|regdata_WB[31]~50_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \EW|regis|regfile~37_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~169_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~247_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~248_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~249_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~251_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~1_cout\ : std_logic;
SIGNAL \EW|myalu|Add2~3\ : std_logic;
SIGNAL \EW|myalu|Add2~5\ : std_logic;
SIGNAL \EW|myalu|Add2~7\ : std_logic;
SIGNAL \EW|myalu|Add2~9\ : std_logic;
SIGNAL \EW|myalu|Add2~11\ : std_logic;
SIGNAL \EW|myalu|Add2~13\ : std_logic;
SIGNAL \EW|myalu|Add2~15\ : std_logic;
SIGNAL \EW|myalu|Add2~17\ : std_logic;
SIGNAL \EW|myalu|Add2~19\ : std_logic;
SIGNAL \EW|myalu|Add2~21\ : std_logic;
SIGNAL \EW|myalu|Add2~23\ : std_logic;
SIGNAL \EW|myalu|Add2~25\ : std_logic;
SIGNAL \EW|myalu|Add2~27\ : std_logic;
SIGNAL \EW|myalu|Add2~29\ : std_logic;
SIGNAL \EW|myalu|Add2~31\ : std_logic;
SIGNAL \EW|myalu|Add2~32_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~26_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~22_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~20_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~12_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~10_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~6_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~4_combout\ : std_logic;
SIGNAL \EW|myalu|Add2~2_combout\ : std_logic;
SIGNAL \EW|myalu|Add3~1_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~3_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~5_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~7_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~9_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~11_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~13_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~15_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~17_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~19_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~21_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~23_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~25_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~27_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~29_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~31_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~33_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~35_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~37_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~39_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~41_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~43_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~45_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~47_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~49_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~51_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~53_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~55_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~57_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~59_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~61_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~63_cout\ : std_logic;
SIGNAL \EW|myalu|Add3~64_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~246_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~250_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~252_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~66_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~44_combout\ : std_logic;
SIGNAL \EW|myalu|Add1~0_combout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~1_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~3_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~5_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~7_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~9_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~11_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~13_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~15_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~17_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~19_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~21_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~23_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~25_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~27_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~29_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~31_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~33_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~35_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~37_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~39_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~41_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~43_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~45_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~47_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~49_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~51_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~53_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~55_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~57_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~59_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~61_cout\ : std_logic;
SIGNAL \EW|myalu|LessThan1~62_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~1_cout\ : std_logic;
SIGNAL \EW|myalu|Add0~3\ : std_logic;
SIGNAL \EW|myalu|Add0~5\ : std_logic;
SIGNAL \EW|myalu|Add0~7\ : std_logic;
SIGNAL \EW|myalu|Add0~9\ : std_logic;
SIGNAL \EW|myalu|Add0~11\ : std_logic;
SIGNAL \EW|myalu|Add0~13\ : std_logic;
SIGNAL \EW|myalu|Add0~15\ : std_logic;
SIGNAL \EW|myalu|Add0~17\ : std_logic;
SIGNAL \EW|myalu|Add0~19\ : std_logic;
SIGNAL \EW|myalu|Add0~21\ : std_logic;
SIGNAL \EW|myalu|Add0~23\ : std_logic;
SIGNAL \EW|myalu|Add0~25\ : std_logic;
SIGNAL \EW|myalu|Add0~27\ : std_logic;
SIGNAL \EW|myalu|Add0~29\ : std_logic;
SIGNAL \EW|myalu|Add0~31\ : std_logic;
SIGNAL \EW|myalu|Add0~33\ : std_logic;
SIGNAL \EW|myalu|Add0~35\ : std_logic;
SIGNAL \EW|myalu|Add0~37\ : std_logic;
SIGNAL \EW|myalu|Add0~39\ : std_logic;
SIGNAL \EW|myalu|Add0~41\ : std_logic;
SIGNAL \EW|myalu|Add0~43\ : std_logic;
SIGNAL \EW|myalu|Add0~45\ : std_logic;
SIGNAL \EW|myalu|Add0~47\ : std_logic;
SIGNAL \EW|myalu|Add0~49\ : std_logic;
SIGNAL \EW|myalu|Add0~51\ : std_logic;
SIGNAL \EW|myalu|Add0~53\ : std_logic;
SIGNAL \EW|myalu|Add0~55\ : std_logic;
SIGNAL \EW|myalu|Add0~57\ : std_logic;
SIGNAL \EW|myalu|Add0~59\ : std_logic;
SIGNAL \EW|myalu|Add0~61\ : std_logic;
SIGNAL \EW|myalu|Add0~62_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~58_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~56_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~50_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~44_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~42_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~40_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~32_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~26_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~14_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~12_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~10_combout\ : std_logic;
SIGNAL \EW|myalu|Add0~8_combout\ : std_logic;
SIGNAL \EW|myalu|Add1~5_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~7_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~9_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~11_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~13_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~15_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~17_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~19_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~21_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~23_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~25_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~27_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~29_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~31_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~33_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~35_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~37_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~39_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~41_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~43_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~45_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~47_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~49_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~51_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~53_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~55_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~57_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~59_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~61_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~63_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~65_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~67_cout\ : std_logic;
SIGNAL \EW|myalu|Add1~68_combout\ : std_logic;
SIGNAL \EW|myalu|Add1~70_combout\ : std_logic;
SIGNAL \EW|myalu|Add1~71_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~340_combout\ : std_logic;
SIGNAL \EW|hi_WB[0]~feeder_combout\ : std_logic;
SIGNAL \EW|regdata_WB[0]~90_combout\ : std_logic;
SIGNAL \EW|regdata_WB[0]~91_combout\ : std_logic;
SIGNAL \EW|regdata_WB[0]~92_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \EW|regis|regfile~44_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~91_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~92_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~134_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~84_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~128_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~85_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~458_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~459_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~460_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~461_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~462_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~463_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~464_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~465_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~466_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~467_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~468_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~469_combout\ : std_logic;
SIGNAL \EW|myalu|lo[24]~470_combout\ : std_logic;
SIGNAL \EW|r_WB[24]~feeder_combout\ : std_logic;
SIGNAL \EW|regdata_WB[24]~21_combout\ : std_logic;
SIGNAL \EW|regdata_WB[24]~22_combout\ : std_logic;
SIGNAL \EW|regdata_WB[24]~23_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \EW|regis|regfile~11_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~29_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~30_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~31_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~25_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~48_combout\ : std_logic;
SIGNAL \EW|myalu|lo~148_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~152_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~153_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~43_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~145_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_1_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile~34_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~41_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~22_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~46_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~23_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~146_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~155_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~142_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~156_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~159_combout\ : std_logic;
SIGNAL \EW|myalu|lo[2]~341_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \EW|myalu|hi[2]~59_combout\ : std_logic;
SIGNAL \EW|regdata_WB[2]~84_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \EW|regdata_WB[2]~85_combout\ : std_logic;
SIGNAL \EW|regdata_WB[2]~86_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \EW|regis|readdata1[2]~64_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[2]~81_combout\ : std_logic;
SIGNAL \EW|myfetch|Add0~1\ : std_logic;
SIGNAL \EW|myfetch|Add0~3\ : std_logic;
SIGNAL \EW|myfetch|Add0~4_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~10_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~11_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~29_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~16_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~17_combout\ : std_logic;
SIGNAL \EW|controller|alu_op~3_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[2]~4_combout\ : std_logic;
SIGNAL \EW|controller|alu_op[2]~5_combout\ : std_logic;
SIGNAL \EW|myalu|lo[10]~124_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~56_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~303_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~310_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~72_combout\ : std_logic;
SIGNAL \EW|myalu|lo~604_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~308_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~309_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~311_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~312_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~313_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \EW|myalu|lo~304_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~306_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~307_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~314_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~315_combout\ : std_logic;
SIGNAL \EW|myalu|lo[6]~316_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~62_combout\ : std_logic;
SIGNAL \EW|myalu|lo[9]~208_combout\ : std_logic;
SIGNAL \EW|myalu|lo[9]~201_combout\ : std_logic;
SIGNAL \EW|myalu|lo~591_combout\ : std_logic;
SIGNAL \EW|myalu|lo[9]~199_combout\ : std_logic;
SIGNAL \EW|myalu|lo~590_combout\ : std_logic;
SIGNAL \EW|myalu|lo[9]~200_combout\ : std_logic;
SIGNAL \EW|myalu|lo[9]~202_combout\ : std_logic;
SIGNAL \EW|myalu|lo[9]~203_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight0~44_combout\ : std_logic;
SIGNAL \EW|myalu|lo[9]~204_combout\ : std_logic;
SIGNAL \EW|datMem|always0~1_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~44_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~221_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~225_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~222_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~226_combout\ : std_logic;
SIGNAL \EW|myalu|lo[0]~227_combout\ : std_logic;
SIGNAL \EW|datMem|always0~2_combout\ : std_logic;
SIGNAL \EW|datMem|always0~3_combout\ : std_logic;
SIGNAL \EW|datMem|always0~4_combout\ : std_logic;
SIGNAL \EW|datMem|always0~5_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[0]~4_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft1~26_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~398_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftRight1~74_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~399_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~401_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~402_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~403_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~159_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~157_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~158_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~153\ : std_logic;
SIGNAL \EW|myalu|Add4~160_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~404_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~163_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~162_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~407_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~408_combout\ : std_logic;
SIGNAL \EW|myalu|lo[31]~412_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[0]~6_combout\ : std_logic;
SIGNAL \EW|myalu|Add4~128_combout\ : std_logic;
SIGNAL \EW|myalu|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~524_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~525_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~526_combout\ : std_logic;
SIGNAL \EW|myalu|lo[18]~477_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~521_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~522_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~523_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~527_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~528_combout\ : std_logic;
SIGNAL \EW|myalu|lo[21]~623_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[0]~5_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[0]~9_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[0]~10_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[0]~11_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[0]~12_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~52_combout\ : std_logic;
SIGNAL \EW|regis|Equal2~0_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \EW|regis|readdata1[3]~63_combout\ : std_logic;
SIGNAL \EW|regis|readdata1[3]~80_combout\ : std_logic;
SIGNAL \EW|myfetch|Add0~5\ : std_logic;
SIGNAL \EW|myfetch|Add0~6_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~2_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~3_combout\ : std_logic;
SIGNAL \EW|Add1~7\ : std_logic;
SIGNAL \EW|Add1~9\ : std_logic;
SIGNAL \EW|Add1~11\ : std_logic;
SIGNAL \EW|Add1~12_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \EW|regdata_WB[6]~73_combout\ : std_logic;
SIGNAL \EW|regdata_WB[6]~74_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \EW|regis|readdata1[6]~58_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[1]~0_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[1]~1_combout\ : std_logic;
SIGNAL \EW|controller|pcsrc_EX[1]~2_combout\ : std_logic;
SIGNAL \EW|myfetch|Add0~7\ : std_logic;
SIGNAL \EW|myfetch|Add0~9\ : std_logic;
SIGNAL \EW|myfetch|Add0~11\ : std_logic;
SIGNAL \EW|myfetch|Add0~12_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~6_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~7_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~107_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~108_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~109_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~113_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~35_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~8_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~9_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~11_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~10_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~15_combout\ : std_logic;
SIGNAL \EW|controller|regsel[2]~7_combout\ : std_logic;
SIGNAL \EW|regsel_WB[2]~feeder_combout\ : std_logic;
SIGNAL \EW|Add1~17\ : std_logic;
SIGNAL \EW|Add1~18_combout\ : std_logic;
SIGNAL \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \EW|myalu|Mult0|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \EW|myalu|hi[9]~50_combout\ : std_logic;
SIGNAL \EW|regdata_WB[9]~58_combout\ : std_logic;
SIGNAL \EW|regdata_WB[9]~59_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \EW|regis|readdata1[9]~53_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~16_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~17_combout\ : std_logic;
SIGNAL \EW|myfetch|Add0~13\ : std_logic;
SIGNAL \EW|myfetch|Add0~14_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~18_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~19_combout\ : std_logic;
SIGNAL \EW|myfetch|Add0~15\ : std_logic;
SIGNAL \EW|myfetch|Add0~17\ : std_logic;
SIGNAL \EW|myfetch|Add0~18_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~14_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~15_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~7_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~153_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~154_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~155_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~156_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~157_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~58_combout\ : std_logic;
SIGNAL \EW|regis|Equal2~1_combout\ : std_logic;
SIGNAL \EW|regis|regfile_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \EW|regis|readdata1[5]~60_combout\ : std_logic;
SIGNAL \EW|myfetch|Add0~10_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~12_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~13_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~106_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~116_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~114_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~115_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~117_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~36_combout\ : std_logic;
SIGNAL \EW|myfetch|Add0~0_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~0_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~1_combout\ : std_logic;
SIGNAL \EW|Add1~1\ : std_logic;
SIGNAL \EW|Add1~2_combout\ : std_logic;
SIGNAL \EW|myfetch|Add0~2_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~4_combout\ : std_logic;
SIGNAL \EW|myfetch|pc~5_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~36_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~18_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~35_combout\ : std_logic;
SIGNAL \EW|myfetch|mem~38_combout\ : std_logic;
SIGNAL \EW|myfetch|instruction_EX~19_combout\ : std_logic;
SIGNAL \EW|controller|memwrite_EX~0_combout\ : std_logic;
SIGNAL \EW|datMem|always0~6_combout\ : std_logic;
SIGNAL \EW|datMem|always0~7_combout\ : std_logic;
SIGNAL \EW|datMem|vga_we~0_combout\ : std_logic;
SIGNAL \EW|datMem|vga_we~q\ : std_logic;
SIGNAL \EW|datMem|vga_data[16]~feeder_combout\ : std_logic;
SIGNAL \EW|datMem|vga_addr[2]~feeder_combout\ : std_logic;
SIGNAL \EW|datMem|vga_addr[4]~feeder_combout\ : std_logic;
SIGNAL \EW|datMem|vga_addr[5]~feeder_combout\ : std_logic;
SIGNAL \EW|datMem|vga_addr[6]~feeder_combout\ : std_logic;
SIGNAL \EW|datMem|vga_addr[7]~feeder_combout\ : std_logic;
SIGNAL \EW|datMem|vga_addr[8]~feeder_combout\ : std_logic;
SIGNAL \EW|datMem|vga_addr[10]~feeder_combout\ : std_logic;
SIGNAL \EW|datMem|vga_addr[11]~feeder_combout\ : std_logic;
SIGNAL \mydisplay|mysync|v_count[3]~16_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_R~0_combout\ : std_logic;
SIGNAL \EW|datMem|vga_data[17]~feeder_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|video_on~0_combout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_R~1_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_R~2_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_R~3_combout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_R~4_combout\ : std_logic;
SIGNAL \EW|datMem|vga_data[21]~feeder_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_R~5_combout\ : std_logic;
SIGNAL \EW|datMem|vga_data[22]~feeder_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_R~6_combout\ : std_logic;
SIGNAL \EW|datMem|vga_data[23]~feeder_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_R~7_combout\ : std_logic;
SIGNAL \EW|datMem|vga_data[8]~feeder_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_G~0_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_G~1_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_G~2_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_G~3_combout\ : std_logic;
SIGNAL \EW|datMem|vga_data[12]~feeder_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_G~4_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_G~5_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_G~6_combout\ : std_logic;
SIGNAL \EW|datMem|vga_data[15]~feeder_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_G~7_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_B~0_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_B~1_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_B~2_combout\ : std_logic;
SIGNAL \EW|datMem|vga_data[3]~feeder_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_B~3_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_B~4_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_B~5_combout\ : std_logic;
SIGNAL \EW|datMem|vga_data[6]~feeder_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_B~6_combout\ : std_logic;
SIGNAL \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_B~7_combout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_V_SYNC~0_combout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_V_SYNC~q\ : std_logic;
SIGNAL \mydisplay|mysync|always0~1_combout\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_H_SYNC~q\ : std_logic;
SIGNAL \mydisplay|mysync|VGA_BLANK~combout\ : std_logic;
SIGNAL \mydisplay|mypll|altpll_component|_clk1\ : std_logic;
SIGNAL \mydisplay|mypll|altpll_component|_clk1~clkctrl_outclk\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \hex7_display|WideOr6~0_combout\ : std_logic;
SIGNAL \hex7_display|WideOr5~0_combout\ : std_logic;
SIGNAL \hex7_display|WideOr4~0_combout\ : std_logic;
SIGNAL \hex7_display|WideOr3~0_combout\ : std_logic;
SIGNAL \hex7_display|WideOr2~0_combout\ : std_logic;
SIGNAL \hex7_display|WideOr1~0_combout\ : std_logic;
SIGNAL \hex7_display|WideOr0~0_combout\ : std_logic;
SIGNAL \EW|myalu|Mult1|auto_generated|w513w\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \EW|myalu|Mult0|auto_generated|w569w\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \EW|regis|regfile_rtl_1_bypass\ : std_logic_vector(0 TO 74);
SIGNAL \EW|regis|regfile_rtl_0_bypass\ : std_logic_vector(0 TO 74);
SIGNAL \EW|regsel_WB\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \EW|regdest_WB\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \EW|r_WB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EW|lo_WB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EW|hi_WB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EW|branch_addr_EX\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \EW|myalu|lo\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EW|myalu|hi\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EW|myfetch|pc\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \EW|myfetch|instruction_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EW|datMem|vga_data\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \EW|datMem|vga_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mydisplay|mysync|v_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mydisplay|mysync|h_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mydisplay|mysync|VGA_R\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mydisplay|mysync|VGA_G\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mydisplay|mysync|VGA_B\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \hex7_display|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \hex7_display|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \hex7_display|ALT_INV_WideOr5~0_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
VGA_SYNC <= ww_VGA_SYNC;
VGA_BLANK <= ww_VGA_BLANK;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
ww_KEY <= KEY;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\mydisplay|mypll|altpll_component|pll_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\mydisplay|mypll|altpll_component|_clk0\ <= \mydisplay|mypll|altpll_component|pll_CLK_bus\(0);
\mydisplay|mypll|altpll_component|_clk1\ <= \mydisplay|mypll|altpll_component|pll_CLK_bus\(1);
\mydisplay|mypll|altpll_component|pll~CLK2\ <= \mydisplay|mypll|altpll_component|pll_CLK_bus\(2);
\mydisplay|mypll|altpll_component|pll~CLK3\ <= \mydisplay|mypll|altpll_component|pll_CLK_bus\(3);
\mydisplay|mypll|altpll_component|pll~CLK4\ <= \mydisplay|mypll|altpll_component|pll_CLK_bus\(4);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(16);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(17);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(18);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(19);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(20);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(21);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(22);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(23);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(8);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(9);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(10);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(11);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(12);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(13);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(14);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(15);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(1);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(2);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(3);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(4);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(5);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(6);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \EW|datMem|vga_data\(7);

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\EW|datMem|vga_addr\(12) & \EW|datMem|vga_addr\(11) & \EW|datMem|vga_addr\(10) & \EW|datMem|vga_addr\(9) & \EW|datMem|vga_addr\(8) & 
\EW|datMem|vga_addr\(7) & \EW|datMem|vga_addr\(6) & \EW|datMem|vga_addr\(5) & \EW|datMem|vga_addr\(4) & \EW|datMem|vga_addr\(3) & \EW|datMem|vga_addr\(2) & \EW|datMem|vga_addr\(1) & \EW|datMem|vga_addr\(0));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\mydisplay|mysync|v_count\(8) & \mydisplay|mysync|v_count\(7) & \mydisplay|mysync|v_count\(6) & \mydisplay|mysync|v_count\(5) & 
\mydisplay|mysync|v_count\(4) & \mydisplay|mysync|v_count\(3) & \mydisplay|mysync|h_count\(9) & \mydisplay|mysync|h_count\(8) & \mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(6) & \mydisplay|mysync|h_count\(5) & 
\mydisplay|mysync|h_count\(4) & \mydisplay|mysync|h_count\(3));

\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\EW|myalu|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT35\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT34\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT33\ & 
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT32\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT29\ & 
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT25\ & 
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT22\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT21\ & 
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT17\ & 
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT9\ & 
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT1\ & 
\EW|myalu|Mult1|auto_generated|mac_mult1~dataout\);

\EW|myalu|Mult1|auto_generated|w513w\(0) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\EW|myalu|Mult1|auto_generated|w513w\(1) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\EW|myalu|Mult1|auto_generated|w513w\(2) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\EW|myalu|Mult1|auto_generated|w513w\(3) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\EW|myalu|Mult1|auto_generated|w513w\(4) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\EW|myalu|Mult1|auto_generated|w513w\(5) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\EW|myalu|Mult1|auto_generated|w513w\(6) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\EW|myalu|Mult1|auto_generated|w513w\(7) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\EW|myalu|Mult1|auto_generated|w513w\(8) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\EW|myalu|Mult1|auto_generated|w513w\(9) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\EW|myalu|Mult1|auto_generated|w513w\(10) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\EW|myalu|Mult1|auto_generated|w513w\(11) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\EW|myalu|Mult1|auto_generated|w513w\(12) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\EW|myalu|Mult1|auto_generated|w513w\(13) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\EW|myalu|Mult1|auto_generated|w513w\(14) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\EW|myalu|Mult1|auto_generated|w513w\(15) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\EW|myalu|Mult1|auto_generated|w513w\(16) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\EW|myalu|Mult1|auto_generated|w513w\(17) <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT33\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT34\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT35\ <= \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\EW|myalu|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\EW|myalu|Mult0|auto_generated|mac_mult1~dataout\);

\EW|myalu|Mult0|auto_generated|w569w\(0) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\EW|myalu|Mult0|auto_generated|w569w\(1) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\EW|myalu|Mult0|auto_generated|w569w\(2) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\EW|myalu|Mult0|auto_generated|w569w\(3) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\EW|myalu|Mult0|auto_generated|w569w\(4) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\EW|myalu|Mult0|auto_generated|w569w\(5) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\EW|myalu|Mult0|auto_generated|w569w\(6) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\EW|myalu|Mult0|auto_generated|w569w\(7) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\EW|myalu|Mult0|auto_generated|w569w\(8) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\EW|myalu|Mult0|auto_generated|w569w\(9) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\EW|myalu|Mult0|auto_generated|w569w\(10) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\EW|myalu|Mult0|auto_generated|w569w\(11) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\EW|myalu|Mult0|auto_generated|w569w\(12) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\EW|myalu|Mult0|auto_generated|w569w\(13) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\EW|myalu|Mult0|auto_generated|w569w\(14) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\EW|myalu|Mult0|auto_generated|w569w\(15) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\EW|myalu|Mult0|auto_generated|w569w\(16) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\EW|myalu|Mult0|auto_generated|w569w\(17) <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \EW|regdata_WB[31]~50_combout\ & \EW|regdata_WB[30]~5_combout\ & \EW|regdata_WB[29]~8_combout\ & \EW|regdata_WB[28]~2_combout\ & 
\EW|regdata_WB[27]~11_combout\ & \EW|regdata_WB[26]~17_combout\ & \EW|regdata_WB[25]~14_combout\ & \EW|regdata_WB[24]~23_combout\ & \EW|regdata_WB[23]~20_combout\ & \EW|regdata_WB[22]~29_combout\ & \EW|regdata_WB[21]~26_combout\ & 
\EW|regdata_WB[20]~32_combout\ & \EW|regdata_WB[19]~35_combout\ & \EW|regdata_WB[18]~38_combout\ & \EW|regdata_WB[17]~41_combout\ & \EW|regdata_WB[16]~44_combout\ & \EW|regdata_WB[15]~47_combout\ & \EW|regdata_WB[14]~65_combout\ & 
\EW|regdata_WB[13]~71_combout\ & \EW|regdata_WB[12]~68_combout\ & \EW|regdata_WB[11]~62_combout\ & \EW|regdata_WB[10]~53_combout\ & \EW|regdata_WB[9]~59_combout\ & \EW|regdata_WB[8]~56_combout\ & \EW|regdata_WB[7]~77_combout\ & 
\EW|regdata_WB[6]~74_combout\ & \EW|regdata_WB[5]~83_combout\ & \EW|regdata_WB[4]~80_combout\ & \EW|regdata_WB[3]~89_combout\ & \EW|regdata_WB[2]~86_combout\ & \EW|regdata_WB[1]~95_combout\ & \EW|regdata_WB[0]~92_combout\);

\EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EW|regdest_WB\(4) & \EW|regdest_WB\(3) & \EW|regdest_WB\(2) & \EW|regdest_WB\(1) & \EW|regdest_WB\(0));

\EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\EW|myfetch|instruction_EX~22_combout\ & \EW|myfetch|instruction_EX~24_combout\ & \EW|myfetch|instruction_EX~25_combout\ & \EW|myfetch|instruction_EX~26_combout\ & 
\EW|myfetch|instruction_EX~21_combout\);

\EW|regis|regfile_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a1\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a2\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a3\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a4\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a5\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a6\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a7\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a8\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a9\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a10\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a11\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a12\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a13\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a14\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a15\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a16\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a17\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a18\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a19\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a20\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a21\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a22\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a23\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a24\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a25\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a26\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a27\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a28\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a29\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a30\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a31\ <= \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \EW|regdata_WB[31]~50_combout\ & \EW|regdata_WB[30]~5_combout\ & \EW|regdata_WB[29]~8_combout\ & \EW|regdata_WB[28]~2_combout\ & 
\EW|regdata_WB[27]~11_combout\ & \EW|regdata_WB[26]~17_combout\ & \EW|regdata_WB[25]~14_combout\ & \EW|regdata_WB[24]~23_combout\ & \EW|regdata_WB[23]~20_combout\ & \EW|regdata_WB[22]~29_combout\ & \EW|regdata_WB[21]~26_combout\ & 
\EW|regdata_WB[20]~32_combout\ & \EW|regdata_WB[19]~35_combout\ & \EW|regdata_WB[18]~38_combout\ & \EW|regdata_WB[17]~41_combout\ & \EW|regdata_WB[16]~44_combout\ & \EW|regdata_WB[15]~47_combout\ & \EW|regdata_WB[14]~65_combout\ & 
\EW|regdata_WB[13]~71_combout\ & \EW|regdata_WB[12]~68_combout\ & \EW|regdata_WB[11]~62_combout\ & \EW|regdata_WB[10]~53_combout\ & \EW|regdata_WB[9]~59_combout\ & \EW|regdata_WB[8]~56_combout\ & \EW|regdata_WB[7]~77_combout\ & 
\EW|regdata_WB[6]~74_combout\ & \EW|regdata_WB[5]~83_combout\ & \EW|regdata_WB[4]~80_combout\ & \EW|regdata_WB[3]~89_combout\ & \EW|regdata_WB[2]~86_combout\ & \EW|regdata_WB[1]~95_combout\ & \EW|regdata_WB[0]~92_combout\);

\EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EW|regdest_WB\(4) & \EW|regdest_WB\(3) & \EW|regdest_WB\(2) & \EW|regdest_WB\(1) & \EW|regdest_WB\(0));

\EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\EW|myfetch|instruction_EX~51_combout\ & \EW|myfetch|instruction_EX~52_combout\ & \EW|myfetch|instruction_EX~71_combout\ & \EW|myfetch|instruction_EX~57_combout\ & 
\EW|myfetch|instruction_EX~58_combout\);

\EW|regis|regfile_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a1\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a2\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a3\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a4\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a5\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a6\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a7\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a8\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a9\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a10\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a11\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a12\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a13\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a14\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a15\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a16\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a17\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a18\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a19\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a20\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a21\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a22\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a23\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a24\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a25\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a26\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a27\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a28\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a29\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a30\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a31\ <= \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\EW|myalu|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT31\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT30\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT29\ & 
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT28\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT27\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT26\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT25\ & 
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT24\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT23\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT21\ & 
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT20\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT18\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT17\ & 
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT15\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT13\ & 
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT9\ & 
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT8\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT5\ & 
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT3\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT1\ & 
\EW|myalu|Mult1|auto_generated|mac_mult3~dataout\ & \EW|myalu|Mult1|auto_generated|mac_mult3~3\ & \EW|myalu|Mult1|auto_generated|mac_mult3~2\ & \EW|myalu|Mult1|auto_generated|mac_mult3~1\ & \EW|myalu|Mult1|auto_generated|mac_mult3~0\);

\EW|myalu|Mult1|auto_generated|mac_out4~0\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\EW|myalu|Mult1|auto_generated|mac_out4~1\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\EW|myalu|Mult1|auto_generated|mac_out4~2\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\EW|myalu|Mult1|auto_generated|mac_out4~3\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\EW|myalu|Mult1|auto_generated|mac_out4~dataout\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT24\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT25\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT26\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT27\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT28\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT29\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT30\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT31\ <= \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\EW|myalu|Mult1|auto_generated|mac_out6_DATAA_bus\ <= (\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT31\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT30\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT29\ & 
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT28\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT27\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT26\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT25\ & 
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT24\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT23\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT22\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT21\ & 
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT20\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT19\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT18\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT17\ & 
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT16\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT15\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT14\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT13\ & 
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT12\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT11\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT10\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT9\ & 
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT8\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT7\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT6\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT5\ & 
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT4\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT3\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT2\ & \EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT1\ & 
\EW|myalu|Mult1|auto_generated|mac_mult5~dataout\ & \EW|myalu|Mult1|auto_generated|mac_mult5~3\ & \EW|myalu|Mult1|auto_generated|mac_mult5~2\ & \EW|myalu|Mult1|auto_generated|mac_mult5~1\ & \EW|myalu|Mult1|auto_generated|mac_mult5~0\);

\EW|myalu|Mult1|auto_generated|mac_out6~0\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(0);
\EW|myalu|Mult1|auto_generated|mac_out6~1\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(1);
\EW|myalu|Mult1|auto_generated|mac_out6~2\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(2);
\EW|myalu|Mult1|auto_generated|mac_out6~3\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(3);
\EW|myalu|Mult1|auto_generated|mac_out6~dataout\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(4);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT1\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(5);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT2\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(6);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT3\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(7);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT4\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(8);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT5\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(9);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT6\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(10);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT7\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(11);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT8\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(12);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT9\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(13);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT10\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(14);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT11\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(15);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT12\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(16);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT13\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(17);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT14\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(18);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT15\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(19);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT16\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(20);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT17\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(21);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT18\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(22);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT19\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(23);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT20\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(24);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT21\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(25);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT22\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(26);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT23\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(27);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT24\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(28);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT25\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(29);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT26\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(30);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT27\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(31);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT28\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(32);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT29\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(33);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT30\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(34);
\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT31\ <= \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(35);

\EW|myalu|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT31\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT30\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT29\ & 
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT28\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT27\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT25\ & 
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT21\ & 
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT17\ & 
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT13\ & 
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT9\ & 
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT5\ & 
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT1\ & 
\EW|myalu|Mult0|auto_generated|mac_mult3~dataout\ & \EW|myalu|Mult0|auto_generated|mac_mult3~3\ & \EW|myalu|Mult0|auto_generated|mac_mult3~2\ & \EW|myalu|Mult0|auto_generated|mac_mult3~1\ & \EW|myalu|Mult0|auto_generated|mac_mult3~0\);

\EW|myalu|Mult0|auto_generated|mac_out4~0\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\EW|myalu|Mult0|auto_generated|mac_out4~1\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\EW|myalu|Mult0|auto_generated|mac_out4~2\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\EW|myalu|Mult0|auto_generated|mac_out4~3\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\EW|myalu|Mult0|auto_generated|mac_out4~dataout\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT30\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT31\ <= \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\EW|myalu|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT31\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT30\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT29\ & 
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT28\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT27\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT26\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT25\ & 
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT24\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT23\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT21\ & 
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT20\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT17\ & 
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT13\ & 
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT9\ & 
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT8\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT5\ & 
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT3\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT1\ & 
\EW|myalu|Mult0|auto_generated|mac_mult5~dataout\ & \EW|myalu|Mult0|auto_generated|mac_mult5~3\ & \EW|myalu|Mult0|auto_generated|mac_mult5~2\ & \EW|myalu|Mult0|auto_generated|mac_mult5~1\ & \EW|myalu|Mult0|auto_generated|mac_mult5~0\);

\EW|myalu|Mult0|auto_generated|mac_out6~0\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\EW|myalu|Mult0|auto_generated|mac_out6~1\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\EW|myalu|Mult0|auto_generated|mac_out6~2\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\EW|myalu|Mult0|auto_generated|mac_out6~3\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\EW|myalu|Mult0|auto_generated|mac_out6~dataout\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT25\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT26\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT27\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT28\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT29\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT30\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT31\ <= \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\EW|myalu|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\EW|regis|readdata1[17]~94_combout\ & \EW|regis|readdata1[16]~95_combout\ & \EW|regis|readdata1[15]~73_combout\ & \EW|regis|readdata1[14]~74_combout\ & \EW|regis|readdata1[13]~75_combout\ & 
\EW|regis|readdata1[12]~76_combout\ & \EW|regis|readdata1[11]~77_combout\ & \EW|regis|readdata1[10]~78_combout\ & \EW|regis|readdata1[9]~53_combout\ & \EW|regis|readdata1[8]~55_combout\ & \EW|regis|readdata1[7]~79_combout\ & 
\EW|regis|readdata1[6]~58_combout\ & \EW|regis|readdata1[5]~60_combout\ & \EW|regis|readdata1[4]~62_combout\ & \EW|regis|readdata1[3]~80_combout\ & \EW|regis|readdata1[2]~81_combout\ & \EW|regis|readdata1[1]~82_combout\ & 
\EW|regis|readdata1[0]~83_combout\);

\EW|myalu|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\EW|regis|readdata2[17]~90_combout\ & \EW|regis|readdata2[16]~91_combout\ & \EW|regis|readdata2[15]~69_combout\ & \EW|regis|readdata2[14]~70_combout\ & \EW|regis|readdata2[13]~71_combout\ & 
\EW|regis|readdata2[12]~72_combout\ & \EW|regis|readdata2[11]~73_combout\ & \EW|regis|readdata2[10]~74_combout\ & \EW|regis|readdata2[9]~75_combout\ & \EW|regis|readdata2[8]~76_combout\ & \EW|regis|readdata2[7]~77_combout\ & 
\EW|regis|readdata2[6]~78_combout\ & \EW|regis|readdata2[5]~79_combout\ & \EW|regis|readdata2[4]~58_combout\ & \EW|regis|readdata2[3]~66_combout\ & \EW|regis|readdata2[2]~54_combout\ & \EW|regis|readdata2[1]~68_combout\ & 
\EW|regis|readdata2[0]~67_combout\);

\EW|myalu|Mult1|auto_generated|mac_mult1~dataout\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT33\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT34\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\EW|myalu|Mult1|auto_generated|mac_mult1~DATAOUT35\ <= \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\EW|myalu|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\EW|regis|readdata1[17]~94_combout\ & \EW|regis|readdata1[16]~95_combout\ & \EW|regis|readdata1[15]~73_combout\ & \EW|regis|readdata1[14]~74_combout\ & \EW|regis|readdata1[13]~75_combout\ & 
\EW|regis|readdata1[12]~76_combout\ & \EW|regis|readdata1[11]~77_combout\ & \EW|regis|readdata1[10]~78_combout\ & \EW|regis|readdata1[9]~53_combout\ & \EW|regis|readdata1[8]~55_combout\ & \EW|regis|readdata1[7]~79_combout\ & 
\EW|regis|readdata1[6]~58_combout\ & \EW|regis|readdata1[5]~60_combout\ & \EW|regis|readdata1[4]~62_combout\ & \EW|regis|readdata1[3]~80_combout\ & \EW|regis|readdata1[2]~81_combout\ & \EW|regis|readdata1[1]~82_combout\ & 
\EW|regis|readdata1[0]~83_combout\);

\EW|myalu|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\EW|regis|readdata2[17]~90_combout\ & \EW|regis|readdata2[16]~91_combout\ & \EW|regis|readdata2[15]~69_combout\ & \EW|regis|readdata2[14]~70_combout\ & \EW|regis|readdata2[13]~71_combout\ & 
\EW|regis|readdata2[12]~72_combout\ & \EW|regis|readdata2[11]~73_combout\ & \EW|regis|readdata2[10]~74_combout\ & \EW|regis|readdata2[9]~75_combout\ & \EW|regis|readdata2[8]~76_combout\ & \EW|regis|readdata2[7]~77_combout\ & 
\EW|regis|readdata2[6]~78_combout\ & \EW|regis|readdata2[5]~79_combout\ & \EW|regis|readdata2[4]~58_combout\ & \EW|regis|readdata2[3]~66_combout\ & \EW|regis|readdata2[2]~54_combout\ & \EW|regis|readdata2[1]~68_combout\ & 
\EW|regis|readdata2[0]~67_combout\);

\EW|myalu|Mult0|auto_generated|mac_mult1~dataout\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\EW|myalu|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\EW|myalu|Add4~168_combout\ & \EW|regis|readdata2[30]~80_combout\ & \EW|regis|readdata2[29]~81_combout\ & \EW|regis|readdata2[28]~82_combout\ & \EW|regis|readdata2[27]~83_combout\
& \EW|regis|readdata2[26]~84_combout\ & \EW|regis|readdata2[25]~85_combout\ & \EW|regis|readdata2[24]~86_combout\ & \EW|regis|readdata2[23]~87_combout\ & \EW|regis|readdata2[22]~88_combout\ & \EW|regis|readdata2[21]~89_combout\ & 
\EW|regis|readdata2[20]~61_combout\ & \EW|regis|readdata2[19]~63_combout\ & \EW|regis|readdata2[18]~65_combout\ & \EW|regis|readdata2[17]~90_combout\ & \EW|regis|readdata2[16]~91_combout\ & \EW|regis|readdata2[15]~69_combout\ & 
\EW|regis|readdata2[10]~74_combout\);

\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\EW|myalu|lo\(8) & \EW|myalu|lo[7]~272_combout\ & \EW|myalu|lo[6]~316_combout\ & \EW|myalu|lo[5]~302_combout\ & \EW|myalu|lo[4]~288_combout\ & \EW|myalu|lo[3]~175_combout\ & 
\EW|myalu|lo[2]~341_combout\ & \EW|myalu|lo[1]~245_combout\ & \EW|myalu|lo[0]~340_combout\);

\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a15\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a16\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(2);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a17\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(3);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a18\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(4);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a19\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(5);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a20\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(6);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a21\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(7);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a22\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(8);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a23\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(9);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a24\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(10);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a25\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(11);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a26\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(12);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a27\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(13);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a28\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(14);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a29\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(15);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a30\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(16);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a31\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(17);

\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \EW|regis|readdata2[14]~70_combout\ & \EW|regis|readdata2[13]~71_combout\ & \EW|regis|readdata2[12]~72_combout\ & \EW|regis|readdata2[11]~73_combout\ & 
\EW|regis|readdata2[9]~75_combout\ & \EW|regis|readdata2[8]~76_combout\ & \EW|regis|readdata2[7]~77_combout\ & \EW|regis|readdata2[6]~78_combout\ & \EW|regis|readdata2[5]~79_combout\ & \EW|regis|readdata2[4]~58_combout\ & 
\EW|regis|readdata2[3]~66_combout\ & \EW|regis|readdata2[2]~54_combout\ & \EW|regis|readdata2[1]~68_combout\ & \EW|regis|readdata2[0]~67_combout\);

\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EW|myalu|lo\(8) & \EW|myalu|lo[7]~272_combout\ & \EW|myalu|lo[6]~316_combout\ & \EW|myalu|lo[5]~302_combout\ & \EW|myalu|lo[4]~288_combout\ & \EW|myalu|lo[3]~175_combout\ & 
\EW|myalu|lo[2]~341_combout\ & \EW|myalu|lo[1]~245_combout\ & \EW|myalu|lo[0]~340_combout\);

\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a1\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a2\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a3\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a4\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a5\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a6\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a7\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a8\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a9\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a11\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a12\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a13\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a14\ <= \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\EW|myalu|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (\EW|regis|readdata1[17]~94_combout\ & \EW|regis|readdata1[16]~95_combout\ & \EW|regis|readdata1[15]~73_combout\ & \EW|regis|readdata1[14]~74_combout\ & \EW|regis|readdata1[13]~75_combout\ & 
\EW|regis|readdata1[12]~76_combout\ & \EW|regis|readdata1[11]~77_combout\ & \EW|regis|readdata1[10]~78_combout\ & \EW|regis|readdata1[9]~53_combout\ & \EW|regis|readdata1[8]~55_combout\ & \EW|regis|readdata1[7]~79_combout\ & 
\EW|regis|readdata1[6]~58_combout\ & \EW|regis|readdata1[5]~60_combout\ & \EW|regis|readdata1[4]~62_combout\ & \EW|regis|readdata1[3]~80_combout\ & \EW|regis|readdata1[2]~81_combout\ & \EW|regis|readdata1[1]~82_combout\ & 
\EW|regis|readdata1[0]~83_combout\);

\EW|myalu|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\EW|myalu|Add4~168_combout\ & \EW|regis|readdata2[30]~80_combout\ & \EW|regis|readdata2[29]~81_combout\ & \EW|regis|readdata2[28]~82_combout\ & \EW|regis|readdata2[27]~83_combout\ & 
\EW|regis|readdata2[26]~84_combout\ & \EW|regis|readdata2[25]~85_combout\ & \EW|regis|readdata2[24]~86_combout\ & \EW|regis|readdata2[23]~87_combout\ & \EW|regis|readdata2[22]~88_combout\ & \EW|regis|readdata2[21]~89_combout\ & 
\EW|regis|readdata2[20]~61_combout\ & \EW|regis|readdata2[19]~63_combout\ & \EW|regis|readdata2[18]~65_combout\ & gnd & gnd & gnd & gnd);

\EW|myalu|Mult1|auto_generated|mac_mult3~0\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\EW|myalu|Mult1|auto_generated|mac_mult3~1\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\EW|myalu|Mult1|auto_generated|mac_mult3~2\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\EW|myalu|Mult1|auto_generated|mac_mult3~3\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\EW|myalu|Mult1|auto_generated|mac_mult3~dataout\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT24\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT25\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT26\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT27\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT28\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT29\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT30\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\EW|myalu|Mult1|auto_generated|mac_mult3~DATAOUT31\ <= \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\EW|myalu|Mult1|auto_generated|mac_mult5_DATAA_bus\ <= (\EW|regis|readdata2[17]~90_combout\ & \EW|regis|readdata2[16]~91_combout\ & \EW|regis|readdata2[15]~69_combout\ & \EW|regis|readdata2[14]~70_combout\ & \EW|regis|readdata2[13]~71_combout\ & 
\EW|regis|readdata2[12]~72_combout\ & \EW|regis|readdata2[11]~73_combout\ & \EW|regis|readdata2[10]~74_combout\ & \EW|regis|readdata2[9]~75_combout\ & \EW|regis|readdata2[8]~76_combout\ & \EW|regis|readdata2[7]~77_combout\ & 
\EW|regis|readdata2[6]~78_combout\ & \EW|regis|readdata2[5]~79_combout\ & \EW|regis|readdata2[4]~58_combout\ & \EW|regis|readdata2[3]~66_combout\ & \EW|regis|readdata2[2]~54_combout\ & \EW|regis|readdata2[1]~68_combout\ & 
\EW|regis|readdata2[0]~67_combout\);

\EW|myalu|Mult1|auto_generated|mac_mult5_DATAB_bus\ <= (\EW|myalu|Add4~169_combout\ & \EW|regis|readdata1[30]~84_combout\ & \EW|regis|readdata1[29]~85_combout\ & \EW|regis|readdata1[28]~86_combout\ & \EW|regis|readdata1[27]~87_combout\ & 
\EW|regis|readdata1[26]~88_combout\ & \EW|regis|readdata1[25]~89_combout\ & \EW|regis|readdata1[24]~90_combout\ & \EW|regis|readdata1[23]~91_combout\ & \EW|regis|readdata1[22]~92_combout\ & \EW|regis|readdata1[21]~93_combout\ & 
\EW|regis|readdata1[20]~68_combout\ & \EW|regis|readdata1[19]~70_combout\ & \EW|regis|readdata1[18]~72_combout\ & gnd & gnd & gnd & gnd);

\EW|myalu|Mult1|auto_generated|mac_mult5~0\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(0);
\EW|myalu|Mult1|auto_generated|mac_mult5~1\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(1);
\EW|myalu|Mult1|auto_generated|mac_mult5~2\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(2);
\EW|myalu|Mult1|auto_generated|mac_mult5~3\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(3);
\EW|myalu|Mult1|auto_generated|mac_mult5~dataout\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(4);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT1\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(5);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT2\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(6);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT3\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(7);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT4\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(8);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT5\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(9);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT6\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(10);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT7\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(11);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT8\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(12);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT9\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(13);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT10\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(14);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT11\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(15);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT12\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(16);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT13\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(17);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT14\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(18);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT15\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(19);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT16\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(20);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT17\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(21);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT18\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(22);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT19\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(23);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT20\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(24);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT21\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(25);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT22\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(26);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT23\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(27);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT24\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(28);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT25\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(29);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT26\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(30);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT27\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(31);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT28\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(32);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT29\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(33);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT30\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(34);
\EW|myalu|Mult1|auto_generated|mac_mult5~DATAOUT31\ <= \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(35);

\EW|myalu|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\EW|regis|readdata1[17]~94_combout\ & \EW|regis|readdata1[16]~95_combout\ & \EW|regis|readdata1[15]~73_combout\ & \EW|regis|readdata1[14]~74_combout\ & \EW|regis|readdata1[13]~75_combout\ & 
\EW|regis|readdata1[12]~76_combout\ & \EW|regis|readdata1[11]~77_combout\ & \EW|regis|readdata1[10]~78_combout\ & \EW|regis|readdata1[9]~53_combout\ & \EW|regis|readdata1[8]~55_combout\ & \EW|regis|readdata1[7]~79_combout\ & 
\EW|regis|readdata1[6]~58_combout\ & \EW|regis|readdata1[5]~60_combout\ & \EW|regis|readdata1[4]~62_combout\ & \EW|regis|readdata1[3]~80_combout\ & \EW|regis|readdata1[2]~81_combout\ & \EW|regis|readdata1[1]~82_combout\ & 
\EW|regis|readdata1[0]~83_combout\);

\EW|myalu|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\EW|myalu|Add4~168_combout\ & \EW|regis|readdata2[30]~80_combout\ & \EW|regis|readdata2[29]~81_combout\ & \EW|regis|readdata2[28]~82_combout\ & \EW|regis|readdata2[27]~83_combout\ & 
\EW|regis|readdata2[26]~84_combout\ & \EW|regis|readdata2[25]~85_combout\ & \EW|regis|readdata2[24]~86_combout\ & \EW|regis|readdata2[23]~87_combout\ & \EW|regis|readdata2[22]~88_combout\ & \EW|regis|readdata2[21]~89_combout\ & 
\EW|regis|readdata2[20]~61_combout\ & \EW|regis|readdata2[19]~63_combout\ & \EW|regis|readdata2[18]~65_combout\ & gnd & gnd & gnd & gnd);

\EW|myalu|Mult0|auto_generated|mac_mult3~0\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\EW|myalu|Mult0|auto_generated|mac_mult3~1\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\EW|myalu|Mult0|auto_generated|mac_mult3~2\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\EW|myalu|Mult0|auto_generated|mac_mult3~3\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\EW|myalu|Mult0|auto_generated|mac_mult3~dataout\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT30\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\EW|myalu|Mult0|auto_generated|mac_mult3~DATAOUT31\ <= \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\EW|myalu|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (\EW|regis|readdata2[17]~90_combout\ & \EW|regis|readdata2[16]~91_combout\ & \EW|regis|readdata2[15]~69_combout\ & \EW|regis|readdata2[14]~70_combout\ & \EW|regis|readdata2[13]~71_combout\ & 
\EW|regis|readdata2[12]~72_combout\ & \EW|regis|readdata2[11]~73_combout\ & \EW|regis|readdata2[10]~74_combout\ & \EW|regis|readdata2[9]~75_combout\ & \EW|regis|readdata2[8]~76_combout\ & \EW|regis|readdata2[7]~77_combout\ & 
\EW|regis|readdata2[6]~78_combout\ & \EW|regis|readdata2[5]~79_combout\ & \EW|regis|readdata2[4]~58_combout\ & \EW|regis|readdata2[3]~66_combout\ & \EW|regis|readdata2[2]~54_combout\ & \EW|regis|readdata2[1]~68_combout\ & 
\EW|regis|readdata2[0]~67_combout\);

\EW|myalu|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\EW|myalu|Add4~169_combout\ & \EW|regis|readdata1[30]~84_combout\ & \EW|regis|readdata1[29]~85_combout\ & \EW|regis|readdata1[28]~86_combout\ & \EW|regis|readdata1[27]~87_combout\ & 
\EW|regis|readdata1[26]~88_combout\ & \EW|regis|readdata1[25]~89_combout\ & \EW|regis|readdata1[24]~90_combout\ & \EW|regis|readdata1[23]~91_combout\ & \EW|regis|readdata1[22]~92_combout\ & \EW|regis|readdata1[21]~93_combout\ & 
\EW|regis|readdata1[20]~68_combout\ & \EW|regis|readdata1[19]~70_combout\ & \EW|regis|readdata1[18]~72_combout\ & gnd & gnd & gnd & gnd);

\EW|myalu|Mult0|auto_generated|mac_mult5~0\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\EW|myalu|Mult0|auto_generated|mac_mult5~1\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\EW|myalu|Mult0|auto_generated|mac_mult5~2\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\EW|myalu|Mult0|auto_generated|mac_mult5~3\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\EW|myalu|Mult0|auto_generated|mac_mult5~dataout\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT25\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT26\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT27\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT28\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT29\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT30\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\EW|myalu|Mult0|auto_generated|mac_mult5~DATAOUT31\ <= \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\EW|myalu|Mult0|auto_generated|mac_out8_DATAA_bus\ <= (\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT27\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT26\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT25\ & 
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT24\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT23\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT22\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT21\ & 
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT20\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT19\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT18\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT17\ & 
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT16\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT15\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT14\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT13\ & 
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT12\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT11\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT10\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT9\ & 
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT8\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT7\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT6\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT5\ & 
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT4\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT3\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT2\ & \EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT1\ & 
\EW|myalu|Mult0|auto_generated|mac_mult7~dataout\ & \EW|myalu|Mult0|auto_generated|mac_mult7~7\ & \EW|myalu|Mult0|auto_generated|mac_mult7~6\ & \EW|myalu|Mult0|auto_generated|mac_mult7~5\ & \EW|myalu|Mult0|auto_generated|mac_mult7~4\ & 
\EW|myalu|Mult0|auto_generated|mac_mult7~3\ & \EW|myalu|Mult0|auto_generated|mac_mult7~2\ & \EW|myalu|Mult0|auto_generated|mac_mult7~1\ & \EW|myalu|Mult0|auto_generated|mac_mult7~0\);

\EW|myalu|Mult0|auto_generated|mac_out8~0\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(0);
\EW|myalu|Mult0|auto_generated|mac_out8~1\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(1);
\EW|myalu|Mult0|auto_generated|mac_out8~2\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(2);
\EW|myalu|Mult0|auto_generated|mac_out8~3\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(3);
\EW|myalu|Mult0|auto_generated|mac_out8~4\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(4);
\EW|myalu|Mult0|auto_generated|mac_out8~5\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(5);
\EW|myalu|Mult0|auto_generated|mac_out8~6\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(6);
\EW|myalu|Mult0|auto_generated|mac_out8~7\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(7);
\EW|myalu|Mult0|auto_generated|mac_out8~dataout\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(8);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT1\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(9);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT2\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(10);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT3\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(11);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT4\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(12);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT5\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(13);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT6\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(14);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT7\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(15);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT8\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(16);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT9\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(17);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT10\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(18);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT11\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(19);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT12\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(20);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT13\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(21);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT14\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(22);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT15\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(23);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT16\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(24);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT17\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(25);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT18\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(26);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT19\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(27);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT20\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(28);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT21\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(29);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT22\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(30);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT23\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(31);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT24\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(32);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT25\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(33);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT26\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(34);
\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT27\ <= \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\(35);

\EW|myalu|Mult1|auto_generated|mac_out8_DATAA_bus\ <= (\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT27\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT26\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT25\ & 
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT24\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT23\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT22\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT21\ & 
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT20\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT19\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT18\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT17\ & 
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT16\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT15\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT14\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT13\ & 
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT12\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT11\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT10\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT9\ & 
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT8\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT7\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT6\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT5\ & 
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT4\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT3\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT2\ & \EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT1\ & 
\EW|myalu|Mult1|auto_generated|mac_mult7~dataout\ & \EW|myalu|Mult1|auto_generated|mac_mult7~7\ & \EW|myalu|Mult1|auto_generated|mac_mult7~6\ & \EW|myalu|Mult1|auto_generated|mac_mult7~5\ & \EW|myalu|Mult1|auto_generated|mac_mult7~4\ & 
\EW|myalu|Mult1|auto_generated|mac_mult7~3\ & \EW|myalu|Mult1|auto_generated|mac_mult7~2\ & \EW|myalu|Mult1|auto_generated|mac_mult7~1\ & \EW|myalu|Mult1|auto_generated|mac_mult7~0\);

\EW|myalu|Mult1|auto_generated|mac_out8~0\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(0);
\EW|myalu|Mult1|auto_generated|mac_out8~1\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(1);
\EW|myalu|Mult1|auto_generated|mac_out8~2\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(2);
\EW|myalu|Mult1|auto_generated|mac_out8~3\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(3);
\EW|myalu|Mult1|auto_generated|mac_out8~4\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(4);
\EW|myalu|Mult1|auto_generated|mac_out8~5\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(5);
\EW|myalu|Mult1|auto_generated|mac_out8~6\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(6);
\EW|myalu|Mult1|auto_generated|mac_out8~7\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(7);
\EW|myalu|Mult1|auto_generated|mac_out8~dataout\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(8);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT1\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(9);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT2\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(10);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT3\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(11);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT4\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(12);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT5\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(13);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT6\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(14);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT7\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(15);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT8\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(16);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT9\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(17);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT10\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(18);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT11\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(19);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT12\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(20);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT13\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(21);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT14\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(22);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT15\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(23);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT16\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(24);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT17\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(25);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT18\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(26);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT19\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(27);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT20\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(28);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT21\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(29);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT22\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(30);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT23\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(31);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT24\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(32);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT25\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(33);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT26\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(34);
\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT27\ <= \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\(35);

\EW|myalu|Mult0|auto_generated|mac_mult7_DATAA_bus\ <= (\EW|myalu|Add4~169_combout\ & \EW|regis|readdata1[30]~84_combout\ & \EW|regis|readdata1[29]~85_combout\ & \EW|regis|readdata1[28]~86_combout\ & \EW|regis|readdata1[27]~87_combout\ & 
\EW|regis|readdata1[26]~88_combout\ & \EW|regis|readdata1[25]~89_combout\ & \EW|regis|readdata1[24]~90_combout\ & \EW|regis|readdata1[23]~91_combout\ & \EW|regis|readdata1[22]~92_combout\ & \EW|regis|readdata1[21]~93_combout\ & 
\EW|regis|readdata1[20]~68_combout\ & \EW|regis|readdata1[19]~70_combout\ & \EW|regis|readdata1[18]~72_combout\ & gnd & gnd & gnd & gnd);

\EW|myalu|Mult0|auto_generated|mac_mult7_DATAB_bus\ <= (\EW|myalu|Add4~168_combout\ & \EW|regis|readdata2[30]~80_combout\ & \EW|regis|readdata2[29]~81_combout\ & \EW|regis|readdata2[28]~82_combout\ & \EW|regis|readdata2[27]~83_combout\ & 
\EW|regis|readdata2[26]~84_combout\ & \EW|regis|readdata2[25]~85_combout\ & \EW|regis|readdata2[24]~86_combout\ & \EW|regis|readdata2[23]~87_combout\ & \EW|regis|readdata2[22]~88_combout\ & \EW|regis|readdata2[21]~89_combout\ & 
\EW|regis|readdata2[20]~61_combout\ & \EW|regis|readdata2[19]~63_combout\ & \EW|regis|readdata2[18]~65_combout\ & gnd & gnd & gnd & gnd);

\EW|myalu|Mult0|auto_generated|mac_mult7~0\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(0);
\EW|myalu|Mult0|auto_generated|mac_mult7~1\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(1);
\EW|myalu|Mult0|auto_generated|mac_mult7~2\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(2);
\EW|myalu|Mult0|auto_generated|mac_mult7~3\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(3);
\EW|myalu|Mult0|auto_generated|mac_mult7~4\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(4);
\EW|myalu|Mult0|auto_generated|mac_mult7~5\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(5);
\EW|myalu|Mult0|auto_generated|mac_mult7~6\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(6);
\EW|myalu|Mult0|auto_generated|mac_mult7~7\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(7);
\EW|myalu|Mult0|auto_generated|mac_mult7~dataout\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(8);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT1\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(9);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT2\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(10);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT3\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(11);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT4\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(12);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT5\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(13);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT6\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(14);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT7\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(15);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT8\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(16);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT9\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(17);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT10\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(18);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT11\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(19);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT12\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(20);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT13\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(21);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT14\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(22);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT15\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(23);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT16\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(24);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT17\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(25);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT18\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(26);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT19\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(27);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT20\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(28);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT21\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(29);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT22\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(30);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT23\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(31);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT24\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(32);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT25\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(33);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT26\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(34);
\EW|myalu|Mult0|auto_generated|mac_mult7~DATAOUT27\ <= \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(35);

\EW|myalu|Mult1|auto_generated|mac_mult7_DATAA_bus\ <= (\EW|myalu|Add4~169_combout\ & \EW|regis|readdata1[30]~84_combout\ & \EW|regis|readdata1[29]~85_combout\ & \EW|regis|readdata1[28]~86_combout\ & \EW|regis|readdata1[27]~87_combout\ & 
\EW|regis|readdata1[26]~88_combout\ & \EW|regis|readdata1[25]~89_combout\ & \EW|regis|readdata1[24]~90_combout\ & \EW|regis|readdata1[23]~91_combout\ & \EW|regis|readdata1[22]~92_combout\ & \EW|regis|readdata1[21]~93_combout\ & 
\EW|regis|readdata1[20]~68_combout\ & \EW|regis|readdata1[19]~70_combout\ & \EW|regis|readdata1[18]~72_combout\ & gnd & gnd & gnd & gnd);

\EW|myalu|Mult1|auto_generated|mac_mult7_DATAB_bus\ <= (\EW|myalu|Add4~168_combout\ & \EW|regis|readdata2[30]~80_combout\ & \EW|regis|readdata2[29]~81_combout\ & \EW|regis|readdata2[28]~82_combout\ & \EW|regis|readdata2[27]~83_combout\ & 
\EW|regis|readdata2[26]~84_combout\ & \EW|regis|readdata2[25]~85_combout\ & \EW|regis|readdata2[24]~86_combout\ & \EW|regis|readdata2[23]~87_combout\ & \EW|regis|readdata2[22]~88_combout\ & \EW|regis|readdata2[21]~89_combout\ & 
\EW|regis|readdata2[20]~61_combout\ & \EW|regis|readdata2[19]~63_combout\ & \EW|regis|readdata2[18]~65_combout\ & gnd & gnd & gnd & gnd);

\EW|myalu|Mult1|auto_generated|mac_mult7~0\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(0);
\EW|myalu|Mult1|auto_generated|mac_mult7~1\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(1);
\EW|myalu|Mult1|auto_generated|mac_mult7~2\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(2);
\EW|myalu|Mult1|auto_generated|mac_mult7~3\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(3);
\EW|myalu|Mult1|auto_generated|mac_mult7~4\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(4);
\EW|myalu|Mult1|auto_generated|mac_mult7~5\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(5);
\EW|myalu|Mult1|auto_generated|mac_mult7~6\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(6);
\EW|myalu|Mult1|auto_generated|mac_mult7~7\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(7);
\EW|myalu|Mult1|auto_generated|mac_mult7~dataout\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(8);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT1\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(9);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT2\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(10);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT3\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(11);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT4\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(12);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT5\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(13);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT6\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(14);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT7\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(15);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT8\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(16);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT9\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(17);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT10\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(18);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT11\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(19);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT12\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(20);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT13\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(21);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT14\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(22);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT15\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(23);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT16\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(24);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT17\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(25);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT18\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(26);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT19\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(27);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT20\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(28);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT21\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(29);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT22\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(30);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT23\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(31);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT24\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(32);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT25\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(33);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT26\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(34);
\EW|myalu|Mult1|auto_generated|mac_mult7~DATAOUT27\ <= \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(35);

\mydisplay|mypll|altpll_component|_clk1~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \mydisplay|mypll|altpll_component|_clk1\);

\mydisplay|mypll|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \mydisplay|mypll|altpll_component|_clk0\);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\EW|myalu|hi[30]~64clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \EW|myalu|hi[30]~64_combout\);
\hex7_display|ALT_INV_WideOr3~0_combout\ <= NOT \hex7_display|WideOr3~0_combout\;
\hex7_display|ALT_INV_WideOr4~0_combout\ <= NOT \hex7_display|WideOr4~0_combout\;
\hex7_display|ALT_INV_WideOr5~0_combout\ <= NOT \hex7_display|WideOr5~0_combout\;

-- Location: M9K_X64_Y44_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: FF_X47_Y46_N11
\mydisplay|mysync|h_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|h_count[1]~12_combout\,
	sclr => \mydisplay|mysync|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|h_count\(1));

-- Location: FF_X49_Y46_N13
\mydisplay|mysync|v_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|v_count[0]~10_combout\,
	sclr => \mydisplay|mysync|LessThan3~2_combout\,
	ena => \mydisplay|mysync|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|v_count\(0));

-- Location: LCCOMB_X47_Y46_N10
\mydisplay|mysync|h_count[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|h_count[1]~12_combout\ = (\mydisplay|mysync|h_count\(1) & (!\mydisplay|mysync|h_count[0]~11\)) # (!\mydisplay|mysync|h_count\(1) & ((\mydisplay|mysync|h_count[0]~11\) # (GND)))
-- \mydisplay|mysync|h_count[1]~13\ = CARRY((!\mydisplay|mysync|h_count[0]~11\) # (!\mydisplay|mysync|h_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(1),
	datad => VCC,
	cin => \mydisplay|mysync|h_count[0]~11\,
	combout => \mydisplay|mysync|h_count[1]~12_combout\,
	cout => \mydisplay|mysync|h_count[1]~13\);

-- Location: LCCOMB_X49_Y46_N12
\mydisplay|mysync|v_count[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|v_count[0]~10_combout\ = \mydisplay|mysync|v_count\(0) $ (VCC)
-- \mydisplay|mysync|v_count[0]~11\ = CARRY(\mydisplay|mysync|v_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|v_count\(0),
	datad => VCC,
	combout => \mydisplay|mysync|v_count[0]~10_combout\,
	cout => \mydisplay|mysync|v_count[0]~11\);

-- Location: DSPOUT_X71_Y35_N2
\EW|myalu|Mult1|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y34_N2
\EW|myalu|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: M9K_X78_Y39_N0
\EW|regis|regfile_rtl_1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_1|altsyncram_hdh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|regis|regfile~54_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X68_Y35_N22
\EW|myalu|Add4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~48_combout\ = (\EW|myalu|Add4~36_combout\ & ((\EW|myalu|Add4~37_combout\ & (\EW|myalu|Add4~47\ & VCC)) # (!\EW|myalu|Add4~37_combout\ & (!\EW|myalu|Add4~47\)))) # (!\EW|myalu|Add4~36_combout\ & ((\EW|myalu|Add4~37_combout\ & 
-- (!\EW|myalu|Add4~47\)) # (!\EW|myalu|Add4~37_combout\ & ((\EW|myalu|Add4~47\) # (GND)))))
-- \EW|myalu|Add4~49\ = CARRY((\EW|myalu|Add4~36_combout\ & (!\EW|myalu|Add4~37_combout\ & !\EW|myalu|Add4~47\)) # (!\EW|myalu|Add4~36_combout\ & ((!\EW|myalu|Add4~47\) # (!\EW|myalu|Add4~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~36_combout\,
	datab => \EW|myalu|Add4~37_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~47\,
	combout => \EW|myalu|Add4~48_combout\,
	cout => \EW|myalu|Add4~49\);

-- Location: LCCOMB_X68_Y35_N28
\EW|myalu|Add4~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~54_combout\ = ((\EW|myalu|Add4~30_combout\ $ (\EW|myalu|Add4~31_combout\ $ (!\EW|myalu|Add4~53\)))) # (GND)
-- \EW|myalu|Add4~55\ = CARRY((\EW|myalu|Add4~30_combout\ & ((\EW|myalu|Add4~31_combout\) # (!\EW|myalu|Add4~53\))) # (!\EW|myalu|Add4~30_combout\ & (\EW|myalu|Add4~31_combout\ & !\EW|myalu|Add4~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~30_combout\,
	datab => \EW|myalu|Add4~31_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~53\,
	combout => \EW|myalu|Add4~54_combout\,
	cout => \EW|myalu|Add4~55\);

-- Location: LCCOMB_X68_Y34_N6
\EW|myalu|Add4~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~64_combout\ = (\EW|myalu|Add4~21_combout\ & ((\EW|myalu|Add4~20_combout\ & (\EW|myalu|Add4~63\ & VCC)) # (!\EW|myalu|Add4~20_combout\ & (!\EW|myalu|Add4~63\)))) # (!\EW|myalu|Add4~21_combout\ & ((\EW|myalu|Add4~20_combout\ & 
-- (!\EW|myalu|Add4~63\)) # (!\EW|myalu|Add4~20_combout\ & ((\EW|myalu|Add4~63\) # (GND)))))
-- \EW|myalu|Add4~65\ = CARRY((\EW|myalu|Add4~21_combout\ & (!\EW|myalu|Add4~20_combout\ & !\EW|myalu|Add4~63\)) # (!\EW|myalu|Add4~21_combout\ & ((!\EW|myalu|Add4~63\) # (!\EW|myalu|Add4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~21_combout\,
	datab => \EW|myalu|Add4~20_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~63\,
	combout => \EW|myalu|Add4~64_combout\,
	cout => \EW|myalu|Add4~65\);

-- Location: LCCOMB_X68_Y34_N8
\EW|myalu|Add4~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~66_combout\ = ((\EW|myalu|Add4~19_combout\ $ (\EW|myalu|Add4~18_combout\ $ (!\EW|myalu|Add4~65\)))) # (GND)
-- \EW|myalu|Add4~67\ = CARRY((\EW|myalu|Add4~19_combout\ & ((\EW|myalu|Add4~18_combout\) # (!\EW|myalu|Add4~65\))) # (!\EW|myalu|Add4~19_combout\ & (\EW|myalu|Add4~18_combout\ & !\EW|myalu|Add4~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~19_combout\,
	datab => \EW|myalu|Add4~18_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~65\,
	combout => \EW|myalu|Add4~66_combout\,
	cout => \EW|myalu|Add4~67\);

-- Location: LCCOMB_X68_Y34_N12
\EW|myalu|Add4~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~70_combout\ = ((\EW|myalu|Add4~14_combout\ $ (\EW|myalu|Add4~15_combout\ $ (!\EW|myalu|Add4~69\)))) # (GND)
-- \EW|myalu|Add4~71\ = CARRY((\EW|myalu|Add4~14_combout\ & ((\EW|myalu|Add4~15_combout\) # (!\EW|myalu|Add4~69\))) # (!\EW|myalu|Add4~14_combout\ & (\EW|myalu|Add4~15_combout\ & !\EW|myalu|Add4~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~14_combout\,
	datab => \EW|myalu|Add4~15_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~69\,
	combout => \EW|myalu|Add4~70_combout\,
	cout => \EW|myalu|Add4~71\);

-- Location: LCCOMB_X68_Y34_N14
\EW|myalu|Add4~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~72_combout\ = (\EW|myalu|Add4~12_combout\ & ((\EW|myalu|Add4~13_combout\ & (\EW|myalu|Add4~71\ & VCC)) # (!\EW|myalu|Add4~13_combout\ & (!\EW|myalu|Add4~71\)))) # (!\EW|myalu|Add4~12_combout\ & ((\EW|myalu|Add4~13_combout\ & 
-- (!\EW|myalu|Add4~71\)) # (!\EW|myalu|Add4~13_combout\ & ((\EW|myalu|Add4~71\) # (GND)))))
-- \EW|myalu|Add4~73\ = CARRY((\EW|myalu|Add4~12_combout\ & (!\EW|myalu|Add4~13_combout\ & !\EW|myalu|Add4~71\)) # (!\EW|myalu|Add4~12_combout\ & ((!\EW|myalu|Add4~71\) # (!\EW|myalu|Add4~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~12_combout\,
	datab => \EW|myalu|Add4~13_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~71\,
	combout => \EW|myalu|Add4~72_combout\,
	cout => \EW|myalu|Add4~73\);

-- Location: LCCOMB_X68_Y34_N16
\EW|myalu|Add4~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~74_combout\ = ((\EW|myalu|Add4~11_combout\ $ (\EW|myalu|Add4~7_combout\ $ (!\EW|myalu|Add4~73\)))) # (GND)
-- \EW|myalu|Add4~75\ = CARRY((\EW|myalu|Add4~11_combout\ & ((\EW|myalu|Add4~7_combout\) # (!\EW|myalu|Add4~73\))) # (!\EW|myalu|Add4~11_combout\ & (\EW|myalu|Add4~7_combout\ & !\EW|myalu|Add4~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~11_combout\,
	datab => \EW|myalu|Add4~7_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~73\,
	combout => \EW|myalu|Add4~74_combout\,
	cout => \EW|myalu|Add4~75\);

-- Location: LCCOMB_X75_Y31_N2
\EW|myalu|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~2_combout\ = (\EW|regis|readdata2[1]~68_combout\ & ((\EW|myalu|Add0~1_cout\) # (GND))) # (!\EW|regis|readdata2[1]~68_combout\ & (!\EW|myalu|Add0~1_cout\))
-- \EW|myalu|Add0~3\ = CARRY((\EW|regis|readdata2[1]~68_combout\) # (!\EW|myalu|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[1]~68_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~1_cout\,
	combout => \EW|myalu|Add0~2_combout\,
	cout => \EW|myalu|Add0~3\);

-- Location: LCCOMB_X75_Y31_N4
\EW|myalu|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~4_combout\ = (\EW|regis|readdata2[2]~54_combout\ & (!\EW|myalu|Add0~3\ & VCC)) # (!\EW|regis|readdata2[2]~54_combout\ & (\EW|myalu|Add0~3\ $ (GND)))
-- \EW|myalu|Add0~5\ = CARRY((!\EW|regis|readdata2[2]~54_combout\ & !\EW|myalu|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[2]~54_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~3\,
	combout => \EW|myalu|Add0~4_combout\,
	cout => \EW|myalu|Add0~5\);

-- Location: LCCOMB_X75_Y31_N6
\EW|myalu|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~6_combout\ = (\EW|regis|readdata2[3]~66_combout\ & ((\EW|myalu|Add0~5\) # (GND))) # (!\EW|regis|readdata2[3]~66_combout\ & (!\EW|myalu|Add0~5\))
-- \EW|myalu|Add0~7\ = CARRY((\EW|regis|readdata2[3]~66_combout\) # (!\EW|myalu|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|readdata2[3]~66_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~5\,
	combout => \EW|myalu|Add0~6_combout\,
	cout => \EW|myalu|Add0~7\);

-- Location: LCCOMB_X75_Y31_N16
\EW|myalu|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~16_combout\ = (\EW|myalu|Add0~15\ & (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~26_combout\)))) # (!\EW|myalu|Add0~15\ & ((((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~26_combout\)))))
-- \EW|myalu|Add0~17\ = CARRY((!\EW|myalu|Add0~15\ & ((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~26_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~15\,
	combout => \EW|myalu|Add0~16_combout\,
	cout => \EW|myalu|Add0~17\);

-- Location: LCCOMB_X75_Y31_N18
\EW|myalu|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~18_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~27_combout\ & ((\EW|myalu|Add0~17\) # (GND))) # (!\EW|regis|regfile~27_combout\ & (!\EW|myalu|Add0~17\)))) # (!\EW|regis|Equal3~1_combout\ & (((!\EW|myalu|Add0~17\))))
-- \EW|myalu|Add0~19\ = CARRY(((\EW|regis|Equal3~1_combout\ & \EW|regis|regfile~27_combout\)) # (!\EW|myalu|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~27_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~17\,
	combout => \EW|myalu|Add0~18_combout\,
	cout => \EW|myalu|Add0~19\);

-- Location: LCCOMB_X75_Y31_N20
\EW|myalu|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~20_combout\ = (\EW|myalu|Add0~19\ & (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~25_combout\)))) # (!\EW|myalu|Add0~19\ & ((((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~25_combout\)))))
-- \EW|myalu|Add0~21\ = CARRY((!\EW|myalu|Add0~19\ & ((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~25_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~19\,
	combout => \EW|myalu|Add0~20_combout\,
	cout => \EW|myalu|Add0~21\);

-- Location: LCCOMB_X75_Y31_N22
\EW|myalu|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~22_combout\ = (\EW|regis|regfile~28_combout\ & ((\EW|regis|Equal3~1_combout\ & ((\EW|myalu|Add0~21\) # (GND))) # (!\EW|regis|Equal3~1_combout\ & (!\EW|myalu|Add0~21\)))) # (!\EW|regis|regfile~28_combout\ & (((!\EW|myalu|Add0~21\))))
-- \EW|myalu|Add0~23\ = CARRY(((\EW|regis|regfile~28_combout\ & \EW|regis|Equal3~1_combout\)) # (!\EW|myalu|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~28_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~21\,
	combout => \EW|myalu|Add0~22_combout\,
	cout => \EW|myalu|Add0~23\);

-- Location: LCCOMB_X75_Y31_N24
\EW|myalu|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~24_combout\ = (\EW|myalu|Add0~23\ & (((!\EW|regis|regfile~30_combout\) # (!\EW|regis|Equal3~1_combout\)))) # (!\EW|myalu|Add0~23\ & ((((!\EW|regis|regfile~30_combout\) # (!\EW|regis|Equal3~1_combout\)))))
-- \EW|myalu|Add0~25\ = CARRY((!\EW|myalu|Add0~23\ & ((!\EW|regis|regfile~30_combout\) # (!\EW|regis|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~30_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~23\,
	combout => \EW|myalu|Add0~24_combout\,
	cout => \EW|myalu|Add0~25\);

-- Location: LCCOMB_X75_Y31_N28
\EW|myalu|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~28_combout\ = (\EW|myalu|Add0~27\ & (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~29_combout\)))) # (!\EW|myalu|Add0~27\ & ((((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~29_combout\)))))
-- \EW|myalu|Add0~29\ = CARRY((!\EW|myalu|Add0~27\ & ((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~29_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~27\,
	combout => \EW|myalu|Add0~28_combout\,
	cout => \EW|myalu|Add0~29\);

-- Location: LCCOMB_X75_Y31_N30
\EW|myalu|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~30_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~19_combout\ & ((\EW|myalu|Add0~29\) # (GND))) # (!\EW|regis|regfile~19_combout\ & (!\EW|myalu|Add0~29\)))) # (!\EW|regis|Equal3~1_combout\ & (((!\EW|myalu|Add0~29\))))
-- \EW|myalu|Add0~31\ = CARRY(((\EW|regis|Equal3~1_combout\ & \EW|regis|regfile~19_combout\)) # (!\EW|myalu|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~19_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~29\,
	combout => \EW|myalu|Add0~30_combout\,
	cout => \EW|myalu|Add0~31\);

-- Location: LCCOMB_X75_Y30_N2
\EW|myalu|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~34_combout\ = (\EW|regis|regfile~17_combout\ & ((\EW|regis|Equal3~1_combout\ & ((\EW|myalu|Add0~33\) # (GND))) # (!\EW|regis|Equal3~1_combout\ & (!\EW|myalu|Add0~33\)))) # (!\EW|regis|regfile~17_combout\ & (((!\EW|myalu|Add0~33\))))
-- \EW|myalu|Add0~35\ = CARRY(((\EW|regis|regfile~17_combout\ & \EW|regis|Equal3~1_combout\)) # (!\EW|myalu|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~17_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~33\,
	combout => \EW|myalu|Add0~34_combout\,
	cout => \EW|myalu|Add0~35\);

-- Location: LCCOMB_X75_Y30_N4
\EW|myalu|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~36_combout\ = (\EW|myalu|Add0~35\ & (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~16_combout\)))) # (!\EW|myalu|Add0~35\ & ((((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~16_combout\)))))
-- \EW|myalu|Add0~37\ = CARRY((!\EW|myalu|Add0~35\ & ((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~16_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~35\,
	combout => \EW|myalu|Add0~36_combout\,
	cout => \EW|myalu|Add0~37\);

-- Location: LCCOMB_X75_Y30_N6
\EW|myalu|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~38_combout\ = (\EW|regis|regfile~15_combout\ & ((\EW|regis|Equal3~1_combout\ & ((\EW|myalu|Add0~37\) # (GND))) # (!\EW|regis|Equal3~1_combout\ & (!\EW|myalu|Add0~37\)))) # (!\EW|regis|regfile~15_combout\ & (((!\EW|myalu|Add0~37\))))
-- \EW|myalu|Add0~39\ = CARRY(((\EW|regis|regfile~15_combout\ & \EW|regis|Equal3~1_combout\)) # (!\EW|myalu|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~15_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~37\,
	combout => \EW|myalu|Add0~38_combout\,
	cout => \EW|myalu|Add0~39\);

-- Location: LCCOMB_X75_Y30_N14
\EW|myalu|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~46_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~10_combout\ & ((\EW|myalu|Add0~45\) # (GND))) # (!\EW|regis|regfile~10_combout\ & (!\EW|myalu|Add0~45\)))) # (!\EW|regis|Equal3~1_combout\ & (((!\EW|myalu|Add0~45\))))
-- \EW|myalu|Add0~47\ = CARRY(((\EW|regis|Equal3~1_combout\ & \EW|regis|regfile~10_combout\)) # (!\EW|myalu|Add0~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~10_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~45\,
	combout => \EW|myalu|Add0~46_combout\,
	cout => \EW|myalu|Add0~47\);

-- Location: LCCOMB_X75_Y30_N16
\EW|myalu|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~48_combout\ = (\EW|myalu|Add0~47\ & (((!\EW|regis|regfile~11_combout\) # (!\EW|regis|Equal3~1_combout\)))) # (!\EW|myalu|Add0~47\ & ((((!\EW|regis|regfile~11_combout\) # (!\EW|regis|Equal3~1_combout\)))))
-- \EW|myalu|Add0~49\ = CARRY((!\EW|myalu|Add0~47\ & ((!\EW|regis|regfile~11_combout\) # (!\EW|regis|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~11_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~47\,
	combout => \EW|myalu|Add0~48_combout\,
	cout => \EW|myalu|Add0~49\);

-- Location: LCCOMB_X75_Y30_N20
\EW|myalu|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~52_combout\ = (\EW|myalu|Add0~51\ & (((!\EW|regis|regfile~9_combout\) # (!\EW|regis|Equal3~1_combout\)))) # (!\EW|myalu|Add0~51\ & ((((!\EW|regis|regfile~9_combout\) # (!\EW|regis|Equal3~1_combout\)))))
-- \EW|myalu|Add0~53\ = CARRY((!\EW|myalu|Add0~51\ & ((!\EW|regis|regfile~9_combout\) # (!\EW|regis|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~9_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~51\,
	combout => \EW|myalu|Add0~52_combout\,
	cout => \EW|myalu|Add0~53\);

-- Location: LCCOMB_X75_Y30_N22
\EW|myalu|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~54_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~7_combout\ & ((\EW|myalu|Add0~53\) # (GND))) # (!\EW|regis|regfile~7_combout\ & (!\EW|myalu|Add0~53\)))) # (!\EW|regis|Equal3~1_combout\ & (((!\EW|myalu|Add0~53\))))
-- \EW|myalu|Add0~55\ = CARRY(((\EW|regis|Equal3~1_combout\ & \EW|regis|regfile~7_combout\)) # (!\EW|myalu|Add0~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~7_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~53\,
	combout => \EW|myalu|Add0~54_combout\,
	cout => \EW|myalu|Add0~55\);

-- Location: LCCOMB_X75_Y30_N28
\EW|myalu|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~60_combout\ = (\EW|myalu|Add0~59\ & (((!\EW|regis|regfile~5_combout\) # (!\EW|regis|Equal3~1_combout\)))) # (!\EW|myalu|Add0~59\ & ((((!\EW|regis|regfile~5_combout\) # (!\EW|regis|Equal3~1_combout\)))))
-- \EW|myalu|Add0~61\ = CARRY((!\EW|myalu|Add0~59\ & ((!\EW|regis|regfile~5_combout\) # (!\EW|regis|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~5_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~59\,
	combout => \EW|myalu|Add0~60_combout\,
	cout => \EW|myalu|Add0~61\);

-- Location: LCCOMB_X66_Y32_N24
\EW|myalu|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~8_combout\ = (\EW|myfetch|instruction_EX\(4) & (!\EW|myalu|Add2~7\ & VCC)) # (!\EW|myfetch|instruction_EX\(4) & (\EW|myalu|Add2~7\ $ (GND)))
-- \EW|myalu|Add2~9\ = CARRY((!\EW|myfetch|instruction_EX\(4) & !\EW|myalu|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(4),
	datad => VCC,
	cin => \EW|myalu|Add2~7\,
	combout => \EW|myalu|Add2~8_combout\,
	cout => \EW|myalu|Add2~9\);

-- Location: LCCOMB_X66_Y32_N30
\EW|myalu|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~14_combout\ = (\EW|myfetch|instruction_EX\(7) & ((\EW|myalu|Add2~13\) # (GND))) # (!\EW|myfetch|instruction_EX\(7) & (!\EW|myalu|Add2~13\))
-- \EW|myalu|Add2~15\ = CARRY((\EW|myfetch|instruction_EX\(7)) # (!\EW|myalu|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datad => VCC,
	cin => \EW|myalu|Add2~13\,
	combout => \EW|myalu|Add2~14_combout\,
	cout => \EW|myalu|Add2~15\);

-- Location: LCCOMB_X66_Y31_N0
\EW|myalu|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~16_combout\ = (\EW|myfetch|instruction_EX\(8) & (!\EW|myalu|Add2~15\ & VCC)) # (!\EW|myfetch|instruction_EX\(8) & (\EW|myalu|Add2~15\ $ (GND)))
-- \EW|myalu|Add2~17\ = CARRY((!\EW|myfetch|instruction_EX\(8) & !\EW|myalu|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(8),
	datad => VCC,
	cin => \EW|myalu|Add2~15\,
	combout => \EW|myalu|Add2~16_combout\,
	cout => \EW|myalu|Add2~17\);

-- Location: LCCOMB_X66_Y31_N2
\EW|myalu|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~18_combout\ = (\EW|myfetch|instruction_EX\(9) & ((\EW|myalu|Add2~17\) # (GND))) # (!\EW|myfetch|instruction_EX\(9) & (!\EW|myalu|Add2~17\))
-- \EW|myalu|Add2~19\ = CARRY((\EW|myfetch|instruction_EX\(9)) # (!\EW|myalu|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(9),
	datad => VCC,
	cin => \EW|myalu|Add2~17\,
	combout => \EW|myalu|Add2~18_combout\,
	cout => \EW|myalu|Add2~19\);

-- Location: LCCOMB_X66_Y31_N8
\EW|myalu|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~24_combout\ = (\EW|myfetch|instruction_EX\(12) & (!\EW|myalu|Add2~23\ & VCC)) # (!\EW|myfetch|instruction_EX\(12) & (\EW|myalu|Add2~23\ $ (GND)))
-- \EW|myalu|Add2~25\ = CARRY((!\EW|myfetch|instruction_EX\(12) & !\EW|myalu|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(12),
	datad => VCC,
	cin => \EW|myalu|Add2~23\,
	combout => \EW|myalu|Add2~24_combout\,
	cout => \EW|myalu|Add2~25\);

-- Location: LCCOMB_X66_Y31_N12
\EW|myalu|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~28_combout\ = (\EW|myfetch|instruction_EX\(14) & (!\EW|myalu|Add2~27\ & VCC)) # (!\EW|myfetch|instruction_EX\(14) & (\EW|myalu|Add2~27\ $ (GND)))
-- \EW|myalu|Add2~29\ = CARRY((!\EW|myfetch|instruction_EX\(14) & !\EW|myalu|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(14),
	datad => VCC,
	cin => \EW|myalu|Add2~27\,
	combout => \EW|myalu|Add2~28_combout\,
	cout => \EW|myalu|Add2~29\);

-- Location: LCCOMB_X66_Y31_N14
\EW|myalu|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~30_combout\ = (\EW|myfetch|instruction_EX\(15) & ((\EW|myalu|Add2~29\) # (GND))) # (!\EW|myfetch|instruction_EX\(15) & (!\EW|myalu|Add2~29\))
-- \EW|myalu|Add2~31\ = CARRY((\EW|myfetch|instruction_EX\(15)) # (!\EW|myalu|Add2~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(15),
	datad => VCC,
	cin => \EW|myalu|Add2~29\,
	combout => \EW|myalu|Add2~30_combout\,
	cout => \EW|myalu|Add2~31\);

-- Location: DSPOUT_X71_Y38_N2
\EW|myalu|Mult1|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y39_N2
\EW|myalu|Mult1|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult1|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X70_Y39_N18
\EW|myalu|Mult1|auto_generated|add9_result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[1]~2_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT1\ & (\EW|myalu|Mult1|auto_generated|add9_result[0]~1\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT1\ & (!\EW|myalu|Mult1|auto_generated|add9_result[0]~1\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT1\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[0]~1\)) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT1\ & ((\EW|myalu|Mult1|auto_generated|add9_result[0]~1\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[1]~3\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT1\ & !\EW|myalu|Mult1|auto_generated|add9_result[0]~1\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[0]~1\) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[0]~1\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[1]~2_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X70_Y39_N22
\EW|myalu|Mult1|auto_generated|add9_result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[3]~6_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT3\ & (\EW|myalu|Mult1|auto_generated|add9_result[2]~5\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT3\ & (!\EW|myalu|Mult1|auto_generated|add9_result[2]~5\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT3\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[2]~5\)) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT3\ & ((\EW|myalu|Mult1|auto_generated|add9_result[2]~5\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[3]~7\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT3\ & !\EW|myalu|Mult1|auto_generated|add9_result[2]~5\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[2]~5\) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT3\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[2]~5\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[3]~6_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X70_Y39_N24
\EW|myalu|Mult1|auto_generated|add9_result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[4]~8_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT4\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[3]~7\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[4]~9\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT4\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT4\) # (!\EW|myalu|Mult1|auto_generated|add9_result[3]~7\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT4\ & (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT4\ & !\EW|myalu|Mult1|auto_generated|add9_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT4\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[3]~7\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[4]~8_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X70_Y39_N26
\EW|myalu|Mult1|auto_generated|add9_result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[5]~10_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT5\ & (\EW|myalu|Mult1|auto_generated|add9_result[4]~9\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT5\ & (!\EW|myalu|Mult1|auto_generated|add9_result[4]~9\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT5\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[4]~9\)) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT5\ & ((\EW|myalu|Mult1|auto_generated|add9_result[4]~9\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[5]~11\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT5\ & !\EW|myalu|Mult1|auto_generated|add9_result[4]~9\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[4]~9\) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT5\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[4]~9\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[5]~10_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X70_Y39_N28
\EW|myalu|Mult1|auto_generated|add9_result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[6]~12_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT6\ $ (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[5]~11\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[6]~13\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT6\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT6\) # (!\EW|myalu|Mult1|auto_generated|add9_result[5]~11\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT6\ & (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT6\ & !\EW|myalu|Mult1|auto_generated|add9_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT6\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[5]~11\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[6]~12_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X70_Y38_N0
\EW|myalu|Mult1|auto_generated|add9_result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[8]~16_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT8\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[7]~15\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[8]~17\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT8\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT8\) # (!\EW|myalu|Mult1|auto_generated|add9_result[7]~15\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT8\ & (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT8\ & !\EW|myalu|Mult1|auto_generated|add9_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[7]~15\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[8]~16_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X70_Y38_N4
\EW|myalu|Mult1|auto_generated|add9_result[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[10]~20_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT10\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[9]~19\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[10]~21\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT10\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT10\) # (!\EW|myalu|Mult1|auto_generated|add9_result[9]~19\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT10\ & (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT10\ & !\EW|myalu|Mult1|auto_generated|add9_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT10\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[9]~19\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[10]~20_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X70_Y35_N6
\EW|myalu|Mult1|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~4_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (\EW|myalu|Mult1|auto_generated|add9_result[2]~4_combout\ $ (!\EW|myalu|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~5\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT20\ & ((\EW|myalu|Mult1|auto_generated|add9_result[2]~4_combout\) # (!\EW|myalu|Mult1|auto_generated|op_1~3\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT20\ & (\EW|myalu|Mult1|auto_generated|add9_result[2]~4_combout\ & !\EW|myalu|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datab => \EW|myalu|Mult1|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~3\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~4_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~5\);

-- Location: DSPOUT_X71_Y36_N2
\EW|myalu|Mult0|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y37_N2
\EW|myalu|Mult0|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X72_Y37_N6
\EW|myalu|Mult0|auto_generated|add9_result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[2]~4_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[1]~3\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[2]~5\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT2\) # (!\EW|myalu|Mult0|auto_generated|add9_result[1]~3\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT2\ & (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT2\ & !\EW|myalu|Mult0|auto_generated|add9_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[1]~3\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[2]~4_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X72_Y37_N18
\EW|myalu|Mult0|auto_generated|add9_result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[8]~16_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[7]~15\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[8]~17\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT8\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT8\) # (!\EW|myalu|Mult0|auto_generated|add9_result[7]~15\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT8\ & (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT8\ & !\EW|myalu|Mult0|auto_generated|add9_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[7]~15\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[8]~16_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X72_Y37_N20
\EW|myalu|Mult0|auto_generated|add9_result[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[9]~18_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT9\ & (\EW|myalu|Mult0|auto_generated|add9_result[8]~17\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\EW|myalu|Mult0|auto_generated|add9_result[8]~17\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[8]~17\)) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\EW|myalu|Mult0|auto_generated|add9_result[8]~17\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[9]~19\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT9\ & !\EW|myalu|Mult0|auto_generated|add9_result[8]~17\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[8]~17\) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[8]~17\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[9]~18_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X68_Y34_N20
\EW|myalu|Add4~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~120_combout\ = ((\EW|myalu|Add4~113_combout\ $ (\EW|myalu|Add4~114_combout\ $ (!\EW|myalu|Add4~119\)))) # (GND)
-- \EW|myalu|Add4~121\ = CARRY((\EW|myalu|Add4~113_combout\ & ((\EW|myalu|Add4~114_combout\) # (!\EW|myalu|Add4~119\))) # (!\EW|myalu|Add4~113_combout\ & (\EW|myalu|Add4~114_combout\ & !\EW|myalu|Add4~119\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~113_combout\,
	datab => \EW|myalu|Add4~114_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~119\,
	combout => \EW|myalu|Add4~120_combout\,
	cout => \EW|myalu|Add4~121\);

-- Location: LCCOMB_X68_Y33_N6
\EW|myalu|Add4~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~138_combout\ = (\EW|myalu|Add4~87_combout\ & ((\EW|myalu|Add4~86_combout\ & (\EW|myalu|Add4~137\ & VCC)) # (!\EW|myalu|Add4~86_combout\ & (!\EW|myalu|Add4~137\)))) # (!\EW|myalu|Add4~87_combout\ & ((\EW|myalu|Add4~86_combout\ & 
-- (!\EW|myalu|Add4~137\)) # (!\EW|myalu|Add4~86_combout\ & ((\EW|myalu|Add4~137\) # (GND)))))
-- \EW|myalu|Add4~139\ = CARRY((\EW|myalu|Add4~87_combout\ & (!\EW|myalu|Add4~86_combout\ & !\EW|myalu|Add4~137\)) # (!\EW|myalu|Add4~87_combout\ & ((!\EW|myalu|Add4~137\) # (!\EW|myalu|Add4~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~87_combout\,
	datab => \EW|myalu|Add4~86_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~137\,
	combout => \EW|myalu|Add4~138_combout\,
	cout => \EW|myalu|Add4~139\);

-- Location: LCCOMB_X72_Y37_N24
\EW|myalu|Mult0|auto_generated|add9_result[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[11]~22_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT11\ & (\EW|myalu|Mult0|auto_generated|add9_result[10]~21\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\EW|myalu|Mult0|auto_generated|add9_result[10]~21\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[10]~21\)) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\EW|myalu|Mult0|auto_generated|add9_result[10]~21\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[11]~23\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT11\ & !\EW|myalu|Mult0|auto_generated|add9_result[10]~21\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[10]~21\) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[10]~21\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[11]~22_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X70_Y38_N6
\EW|myalu|Mult1|auto_generated|add9_result[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[11]~22_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT11\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT11\ & (\EW|myalu|Mult1|auto_generated|add9_result[10]~21\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\EW|myalu|Mult1|auto_generated|add9_result[10]~21\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT11\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[10]~21\)) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\EW|myalu|Mult1|auto_generated|add9_result[10]~21\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[11]~23\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT11\ & (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT11\ & !\EW|myalu|Mult1|auto_generated|add9_result[10]~21\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT11\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[10]~21\) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT11\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[10]~21\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[11]~22_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X70_Y38_N10
\EW|myalu|Mult1|auto_generated|add9_result[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[13]~26_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT13\ & (\EW|myalu|Mult1|auto_generated|add9_result[12]~25\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT13\ & (!\EW|myalu|Mult1|auto_generated|add9_result[12]~25\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT13\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[12]~25\)) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT13\ & ((\EW|myalu|Mult1|auto_generated|add9_result[12]~25\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[13]~27\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT13\ & (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT13\ & !\EW|myalu|Mult1|auto_generated|add9_result[12]~25\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[12]~25\) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT13\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT13\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[12]~25\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[13]~26_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X72_Y37_N28
\EW|myalu|Mult0|auto_generated|add9_result[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[13]~26_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT13\ & (\EW|myalu|Mult0|auto_generated|add9_result[12]~25\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT13\ & (!\EW|myalu|Mult0|auto_generated|add9_result[12]~25\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[12]~25\)) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\EW|myalu|Mult0|auto_generated|add9_result[12]~25\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[13]~27\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT13\ & !\EW|myalu|Mult0|auto_generated|add9_result[12]~25\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[12]~25\) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[12]~25\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[13]~26_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[13]~27\);

-- Location: M9K_X78_Y35_N0
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F94D5FF4DF4D85FE0DF066DFC2EEBF9DF9B2E7939F697E334DF2E0DEDF5EE8DDA939E9A0D65",
	mem_init2 => X"39E41AD220DDDFECDFCDD74CC9E7DD007C5E39C832C1F19BFCEBE131B6DEBA495AD67B6955A366B2F7998E6AF7258DE7AC0618268A8B457673A57DD6A08A26315D2E9F65D4FE79C861423699C6534219726525AA94A6116DA9248507B3900C4F8398DF34E8718BFE0D8608A2CCC80C88804B77C86F94A6B18597C95B1845C884828347C732C825A061B181934501880F443E64807C82C9E802C81ACA8004C08EE8004FF711802CBE535807CBD36180F47C19B81937AFE7825A39E4E8347F8CD3845CB7B7D8597F6A4E86F97594E8880748838A2CF37F38BFE3279F8DF37178E900C707C692486F84C94A62E92597266DA5599C66CBDE9C862BDC99F65EB018A2",
	mem_init1 => X"632A2D1A57DE95F7A8B46898CAC0627D97AF7267218B2F7A6719B69565C99BA4965298BE1324921C1F1A4031C5E3A37CDC9E7E2FF8CDFCE28B3D220E2201D653A1BE5DA93A165FDEDF61172E334E0D1FE793A0968EBF9E064DF066E03D1F4D8601F2F94D600B2FDC460013023BA001306B2A00B20B27A01F20F99203D114062064D186C609681CCB20D1F2120A1172256C6165F29AC61BE52DDF222013203228B3361822FF83A1C637CD3E0E6403141ECE492145B6A5298496AA5C994D0866719508DA721853F9E7D97574BA898C5A82295F75D9CEA2D1609A2B0186379EBDC96639ACBDE68D9ADA556B59EE9256DB7AF84C6FF3B07C6720CB178E7401F279F7",
	mem_init0 => X"5D3337F3777FB48837906B594E7A6836A4E7BA377B7D7CB838CD37DA5F9E4E7E6CBAFE77F0BBC19B7F837D3617FD37E5357FFB3F7117FFB008EE7FD341ACA7F8342C9E7F0B83E647E6C850187DA5C61B17CB80732C7BA3484827A68095B179068A6B1777F8B77C75D30C80C7401CD860720C8E8716FF38F8396DB7907B36B59D16DA68D9925AA6639934216379D4236609A14FE75D9CD5D2E5A8216A08574B9767353F9D8268508D98DE74D08598E6496A9A36645B69AD6741ECDB6DE3E0E5BFCE3A1C5C83236181D00732031D74C2DDF1DDFE29AC5E41A256C5E9A021209EE8D1CCB1F2E0186C5F69714061F9B20F991FC2E0B279FE0D06B29FF4D023B9FFEC",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Project3.ram0_dataMemory_114200bc.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "execWrite:EW|dataMemory:datMem|altsyncram:regfile_rtl_0|altsyncram_kbd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 401,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 9,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|regfile~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y36_N0
\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018B80BB40229026D00276820960E2640A500288C39A4097281485001F4391D0218419B9091",
	mem_init2 => X"8020AF0FF04083B006EC0E600444830C004EA800740889405DF07DF414790828C06A20107C3D64076BC183A0D7BC00D4087F02AD208C683F830099C3D99001F41CE6054B81E040FCB00A1109F18225100A703BE10E5781F5D0AE1C20830E8841DDB0FE302C5603D002EEE0C6803E450DF14003F07D441BA00991C379F01B8C3F830ADEC1A360197035DD0D6C0076707DA83626064C0375C0D13039D20F68431650F6840E9B0D130062E064C008A407DA809DA0D6C03899019700A230ADEC25CA01B8C007D0991C086107D4424600DF143FC10C68001BB03D0011120FE3013AA0E88422250AE1C1F7D0E57820A300A70041F09F181DAF0FCB035EF054B821FC00",
	mem_init1 => X"1F4231A0099C026708C68007D087F0152E0D7BC3F2C076BC27C60107C029C0828C395E07DF42B87088943A2104EA83F8C044480F40006EC31A00FF0437C5091801F51021842647001F406E3097282B7B0288C065C0E26435B0027681F6A022901930018B8344C03A6C3DA10C5943DA10E748344C0DD7019300D8981F6A01D9C35B00D774065C068D82B7B0FE0C06E30DE7C264706E801F51000FC37C50F91431A00BBB80F400B1583F8C0776C3A210820C2B8707D74395E0EF84029C0894427C6028443F2C07810152E07398007D0F66402670FE0C231A0AB4821FC0035035EF060E81DAF0F590041F01A8820A3051E41F7D0177C2225001D013AA0C30011120",
	mem_init0 => X"398001BB020EC3FC1082BC2460066E408610E474007D0521425CA0E6900A230294038990825809DA09B4008A402ED0062E0097C0E9B0097C316502ED039D209B40375C0825836260294007670E69035DD052141A360E4743F83066E4379F082BC1BA0020EC003F039803E450C3002EEE001D02C560177C1DDB051E4208301A881F5D0F5903BE1060E82251003500A110AB481E040FE0C1CE60F6643D99073983F83078102AD20284400D408944183A0EF843D6407D7406A20820C14790776C05DF0B15800740BBB830C00F9140E60000FC083B06E8020AF0DE7C19B90FE0C391D068D814850D77439A401D9C0A500D89820960DD7026D00E7480BB40C594025F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Project3.ram0_dataMemory_114200bc.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "execWrite:EW|dataMemory:datMem|altsyncram:regfile_rtl_0|altsyncram_kbd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 401,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 9,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|regfile~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y35_N12
\EW|myfetch|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|Add0~8_combout\ = (\EW|myfetch|pc\(4) & (\EW|myfetch|Add0~7\ $ (GND))) # (!\EW|myfetch|pc\(4) & (!\EW|myfetch|Add0~7\ & VCC))
-- \EW|myfetch|Add0~9\ = CARRY((\EW|myfetch|pc\(4) & !\EW|myfetch|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datad => VCC,
	cin => \EW|myfetch|Add0~7\,
	combout => \EW|myfetch|Add0~8_combout\,
	cout => \EW|myfetch|Add0~9\);

-- Location: LCCOMB_X63_Y35_N20
\EW|myfetch|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|Add0~16_combout\ = (\EW|myfetch|pc\(8) & (\EW|myfetch|Add0~15\ $ (GND))) # (!\EW|myfetch|pc\(8) & (!\EW|myfetch|Add0~15\ & VCC))
-- \EW|myfetch|Add0~17\ = CARRY((\EW|myfetch|pc\(8) & !\EW|myfetch|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(8),
	datad => VCC,
	cin => \EW|myfetch|Add0~15\,
	combout => \EW|myfetch|Add0~16_combout\,
	cout => \EW|myfetch|Add0~17\);

-- Location: DSPOUT_X71_Y32_N2
\EW|myalu|Mult0|auto_generated|mac_out8\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult0|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: LCCOMB_X72_Y36_N0
\EW|myalu|Mult0|auto_generated|add9_result[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[15]~30_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT15\ & (\EW|myalu|Mult0|auto_generated|add9_result[14]~29\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT15\ & (!\EW|myalu|Mult0|auto_generated|add9_result[14]~29\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[14]~29\)) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\EW|myalu|Mult0|auto_generated|add9_result[14]~29\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[15]~31\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT15\ & (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT15\ & !\EW|myalu|Mult0|auto_generated|add9_result[14]~29\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[14]~29\) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT15\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[14]~29\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[15]~30_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[15]~31\);

-- Location: LCCOMB_X72_Y36_N4
\EW|myalu|Mult0|auto_generated|add9_result[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[17]~34_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT17\ & (\EW|myalu|Mult0|auto_generated|add9_result[16]~33\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT17\ & (!\EW|myalu|Mult0|auto_generated|add9_result[16]~33\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT17\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[16]~33\)) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\EW|myalu|Mult0|auto_generated|add9_result[16]~33\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[17]~35\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT17\ & (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT17\ & !\EW|myalu|Mult0|auto_generated|add9_result[16]~33\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[16]~33\) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT17\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[16]~33\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[17]~34_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[17]~35\);

-- Location: LCCOMB_X72_Y36_N6
\EW|myalu|Mult0|auto_generated|add9_result[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[18]~36_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out8~dataout\ $ (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT18\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[17]~35\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[18]~37\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~dataout\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT18\) # (!\EW|myalu|Mult0|auto_generated|add9_result[17]~35\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out8~dataout\ & (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT18\ & !\EW|myalu|Mult0|auto_generated|add9_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~dataout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT18\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[17]~35\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[18]~36_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[18]~37\);

-- Location: LCCOMB_X72_Y36_N10
\EW|myalu|Mult0|auto_generated|add9_result[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[20]~40_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT2\ $ (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT20\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[19]~39\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[20]~41\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT2\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT20\) # (!\EW|myalu|Mult0|auto_generated|add9_result[19]~39\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT2\ & (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT20\ & !\EW|myalu|Mult0|auto_generated|add9_result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT2\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT20\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[19]~39\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[20]~40_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[20]~41\);

-- Location: LCCOMB_X72_Y36_N18
\EW|myalu|Mult0|auto_generated|add9_result[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[24]~48_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT6\ $ (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT24\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[23]~47\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[24]~49\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT6\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT24\) # (!\EW|myalu|Mult0|auto_generated|add9_result[23]~47\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT6\ & (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT24\ & !\EW|myalu|Mult0|auto_generated|add9_result[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT6\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT24\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[23]~47\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[24]~48_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[24]~49\);

-- Location: LCCOMB_X72_Y36_N20
\EW|myalu|Mult0|auto_generated|add9_result[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[25]~50_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT25\ & (\EW|myalu|Mult0|auto_generated|add9_result[24]~49\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT25\ & (!\EW|myalu|Mult0|auto_generated|add9_result[24]~49\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT25\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[24]~49\)) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT25\ & ((\EW|myalu|Mult0|auto_generated|add9_result[24]~49\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[25]~51\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT7\ & (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT25\ & !\EW|myalu|Mult0|auto_generated|add9_result[24]~49\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[24]~49\) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT7\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT25\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[24]~49\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[25]~50_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[25]~51\);

-- Location: LCCOMB_X72_Y36_N24
\EW|myalu|Mult0|auto_generated|add9_result[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[27]~54_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT27\ & (\EW|myalu|Mult0|auto_generated|add9_result[26]~53\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT27\ & (!\EW|myalu|Mult0|auto_generated|add9_result[26]~53\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT27\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[26]~53\)) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT27\ & ((\EW|myalu|Mult0|auto_generated|add9_result[26]~53\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[27]~55\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT9\ & (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT27\ & !\EW|myalu|Mult0|auto_generated|add9_result[26]~53\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[26]~53\) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT9\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT27\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[26]~53\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[27]~54_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[27]~55\);

-- Location: LCCOMB_X72_Y36_N26
\EW|myalu|Mult0|auto_generated|add9_result[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[28]~56_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT10\ $ (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT28\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[27]~55\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[28]~57\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT10\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT28\) # (!\EW|myalu|Mult0|auto_generated|add9_result[27]~55\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT10\ & (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT28\ & !\EW|myalu|Mult0|auto_generated|add9_result[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT10\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT28\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[27]~55\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[28]~56_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[28]~57\);

-- Location: LCCOMB_X72_Y36_N28
\EW|myalu|Mult0|auto_generated|add9_result[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[29]~58_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT11\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT29\ & (\EW|myalu|Mult0|auto_generated|add9_result[28]~57\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT29\ & (!\EW|myalu|Mult0|auto_generated|add9_result[28]~57\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT11\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT29\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[28]~57\)) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT29\ & ((\EW|myalu|Mult0|auto_generated|add9_result[28]~57\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[29]~59\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT11\ & (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT29\ & !\EW|myalu|Mult0|auto_generated|add9_result[28]~57\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT11\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[28]~57\) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT11\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT29\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[28]~57\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[29]~58_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[29]~59\);

-- Location: LCCOMB_X72_Y35_N0
\EW|myalu|Mult0|auto_generated|add9_result[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[31]~62_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT31\ & ((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT13\ & (!\EW|myalu|Mult0|auto_generated|add9_result[30]~61\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT13\ & ((\EW|myalu|Mult0|auto_generated|add9_result[30]~61\) # (GND))))) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT31\ & ((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT13\ & 
-- (\EW|myalu|Mult0|auto_generated|add9_result[30]~61\ & VCC)) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT13\ & (!\EW|myalu|Mult0|auto_generated|add9_result[30]~61\))))
-- \EW|myalu|Mult0|auto_generated|add9_result[31]~63\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT31\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[30]~61\) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT13\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT31\ & (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT13\ & !\EW|myalu|Mult0|auto_generated|add9_result[30]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT31\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT13\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[30]~61\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[31]~62_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[31]~63\);

-- Location: LCCOMB_X72_Y35_N6
\EW|myalu|Mult0|auto_generated|add9_result[34]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[34]~68_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT16\ & (\EW|myalu|Mult0|auto_generated|add9_result[33]~67\ $ (GND))) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT16\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[33]~67\ & VCC))
-- \EW|myalu|Mult0|auto_generated|add9_result[34]~69\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT16\ & !\EW|myalu|Mult0|auto_generated|add9_result[33]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT16\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[33]~67\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[34]~68_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[34]~69\);

-- Location: LCCOMB_X72_Y35_N8
\EW|myalu|Mult0|auto_generated|add9_result[35]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[35]~70_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT17\ & (!\EW|myalu|Mult0|auto_generated|add9_result[34]~69\)) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT17\ & 
-- ((\EW|myalu|Mult0|auto_generated|add9_result[34]~69\) # (GND)))
-- \EW|myalu|Mult0|auto_generated|add9_result[35]~71\ = CARRY((!\EW|myalu|Mult0|auto_generated|add9_result[34]~69\) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT17\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[34]~69\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[35]~70_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[35]~71\);

-- Location: LCCOMB_X72_Y35_N18
\EW|myalu|Mult0|auto_generated|add9_result[40]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[40]~80_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT22\ & (\EW|myalu|Mult0|auto_generated|add9_result[39]~79\ $ (GND))) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT22\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[39]~79\ & VCC))
-- \EW|myalu|Mult0|auto_generated|add9_result[40]~81\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT22\ & !\EW|myalu|Mult0|auto_generated|add9_result[39]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT22\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[39]~79\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[40]~80_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[40]~81\);

-- Location: LCCOMB_X72_Y35_N20
\EW|myalu|Mult0|auto_generated|add9_result[41]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[41]~82_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT23\ & (!\EW|myalu|Mult0|auto_generated|add9_result[40]~81\)) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT23\ & 
-- ((\EW|myalu|Mult0|auto_generated|add9_result[40]~81\) # (GND)))
-- \EW|myalu|Mult0|auto_generated|add9_result[41]~83\ = CARRY((!\EW|myalu|Mult0|auto_generated|add9_result[40]~81\) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT23\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[40]~81\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[41]~82_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[41]~83\);

-- Location: LCCOMB_X72_Y35_N22
\EW|myalu|Mult0|auto_generated|add9_result[42]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[42]~84_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT24\ & (\EW|myalu|Mult0|auto_generated|add9_result[41]~83\ $ (GND))) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT24\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[41]~83\ & VCC))
-- \EW|myalu|Mult0|auto_generated|add9_result[42]~85\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT24\ & !\EW|myalu|Mult0|auto_generated|add9_result[41]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT24\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[41]~83\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[42]~84_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[42]~85\);

-- Location: LCCOMB_X72_Y34_N30
\EW|myalu|Mult0|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~28_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (\EW|myalu|Mult0|auto_generated|add9_result[14]~28_combout\ $ (!\EW|myalu|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~29\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT32\ & ((\EW|myalu|Mult0|auto_generated|add9_result[14]~28_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~27\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT32\ & (\EW|myalu|Mult0|auto_generated|add9_result[14]~28_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[14]~28_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~27\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~28_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X72_Y33_N8
\EW|myalu|Mult0|auto_generated|op_1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~38_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\EW|myalu|Mult0|auto_generated|add9_result[19]~38_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~37\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[19]~38_combout\ & (!\EW|myalu|Mult0|auto_generated|op_1~37\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\EW|myalu|Mult0|auto_generated|add9_result[19]~38_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~37\)) # (!\EW|myalu|Mult0|auto_generated|add9_result[19]~38_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~37\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~39\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT19\ & (!\EW|myalu|Mult0|auto_generated|add9_result[19]~38_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~37\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((!\EW|myalu|Mult0|auto_generated|op_1~37\) # (!\EW|myalu|Mult0|auto_generated|add9_result[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[19]~38_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~37\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~38_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X72_Y33_N10
\EW|myalu|Mult0|auto_generated|op_1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~40_combout\ = ((\EW|myalu|Mult0|auto_generated|add9_result[20]~40_combout\ $ (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT20\ $ (!\EW|myalu|Mult0|auto_generated|op_1~39\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~41\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[20]~40_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT20\) # (!\EW|myalu|Mult0|auto_generated|op_1~39\))) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[20]~40_combout\ & (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT20\ & !\EW|myalu|Mult0|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[20]~40_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~39\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~40_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X72_Y33_N12
\EW|myalu|Mult0|auto_generated|op_1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~42_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\EW|myalu|Mult0|auto_generated|add9_result[21]~42_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~41\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[21]~42_combout\ & (!\EW|myalu|Mult0|auto_generated|op_1~41\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\EW|myalu|Mult0|auto_generated|add9_result[21]~42_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~41\)) # (!\EW|myalu|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~41\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~43\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\EW|myalu|Mult0|auto_generated|add9_result[21]~42_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~41\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((!\EW|myalu|Mult0|auto_generated|op_1~41\) # (!\EW|myalu|Mult0|auto_generated|add9_result[21]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[21]~42_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~41\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~42_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X72_Y33_N20
\EW|myalu|Mult0|auto_generated|op_1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~50_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[25]~50_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT25\ & (\EW|myalu|Mult0|auto_generated|op_1~49\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT25\ & (!\EW|myalu|Mult0|auto_generated|op_1~49\)))) # (!\EW|myalu|Mult0|auto_generated|add9_result[25]~50_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT25\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~49\)) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT25\ & ((\EW|myalu|Mult0|auto_generated|op_1~49\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~51\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[25]~50_combout\ & (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT25\ & !\EW|myalu|Mult0|auto_generated|op_1~49\)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[25]~50_combout\ & ((!\EW|myalu|Mult0|auto_generated|op_1~49\) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[25]~50_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT25\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~49\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~50_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~51\);

-- Location: LCCOMB_X72_Y33_N22
\EW|myalu|Mult0|auto_generated|op_1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~52_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT26\ $ (\EW|myalu|Mult0|auto_generated|add9_result[26]~52_combout\ $ (!\EW|myalu|Mult0|auto_generated|op_1~51\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~53\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT26\ & ((\EW|myalu|Mult0|auto_generated|add9_result[26]~52_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~51\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT26\ & (\EW|myalu|Mult0|auto_generated|add9_result[26]~52_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT26\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[26]~52_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~51\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~52_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~53\);

-- Location: LCCOMB_X72_Y33_N26
\EW|myalu|Mult0|auto_generated|op_1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~56_combout\ = ((\EW|myalu|Mult0|auto_generated|add9_result[28]~56_combout\ $ (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT28\ $ (!\EW|myalu|Mult0|auto_generated|op_1~55\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~57\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[28]~56_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT28\) # (!\EW|myalu|Mult0|auto_generated|op_1~55\))) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[28]~56_combout\ & (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT28\ & !\EW|myalu|Mult0|auto_generated|op_1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[28]~56_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT28\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~55\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~56_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~57\);

-- Location: LCCOMB_X72_Y33_N28
\EW|myalu|Mult0|auto_generated|op_1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~58_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[29]~58_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT29\ & (\EW|myalu|Mult0|auto_generated|op_1~57\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT29\ & (!\EW|myalu|Mult0|auto_generated|op_1~57\)))) # (!\EW|myalu|Mult0|auto_generated|add9_result[29]~58_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT29\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~57\)) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT29\ & ((\EW|myalu|Mult0|auto_generated|op_1~57\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~59\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[29]~58_combout\ & (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT29\ & !\EW|myalu|Mult0|auto_generated|op_1~57\)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[29]~58_combout\ & ((!\EW|myalu|Mult0|auto_generated|op_1~57\) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[29]~58_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT29\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~57\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~58_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~59\);

-- Location: LCCOMB_X72_Y33_N30
\EW|myalu|Mult0|auto_generated|op_1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~60_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT30\ $ (\EW|myalu|Mult0|auto_generated|add9_result[30]~60_combout\ $ (!\EW|myalu|Mult0|auto_generated|op_1~59\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~61\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT30\ & ((\EW|myalu|Mult0|auto_generated|add9_result[30]~60_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~59\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT30\ & (\EW|myalu|Mult0|auto_generated|add9_result[30]~60_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT30\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[30]~60_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~59\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~60_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~61\);

-- Location: LCCOMB_X72_Y32_N2
\EW|myalu|Mult0|auto_generated|op_1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~64_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[32]~64_combout\ & ((GND) # (!\EW|myalu|Mult0|auto_generated|op_1~63\))) # (!\EW|myalu|Mult0|auto_generated|add9_result[32]~64_combout\ & 
-- (\EW|myalu|Mult0|auto_generated|op_1~63\ $ (GND)))
-- \EW|myalu|Mult0|auto_generated|op_1~65\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[32]~64_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|add9_result[32]~64_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~63\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~64_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~65\);

-- Location: LCCOMB_X72_Y32_N4
\EW|myalu|Mult0|auto_generated|op_1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~66_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[33]~66_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~65\ & VCC)) # (!\EW|myalu|Mult0|auto_generated|add9_result[33]~66_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~65\))
-- \EW|myalu|Mult0|auto_generated|op_1~67\ = CARRY((!\EW|myalu|Mult0|auto_generated|add9_result[33]~66_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|add9_result[33]~66_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~65\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~66_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~67\);

-- Location: LCCOMB_X72_Y32_N6
\EW|myalu|Mult0|auto_generated|op_1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~68_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[34]~68_combout\ & ((GND) # (!\EW|myalu|Mult0|auto_generated|op_1~67\))) # (!\EW|myalu|Mult0|auto_generated|add9_result[34]~68_combout\ & 
-- (\EW|myalu|Mult0|auto_generated|op_1~67\ $ (GND)))
-- \EW|myalu|Mult0|auto_generated|op_1~69\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[34]~68_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[34]~68_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~67\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~68_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~69\);

-- Location: LCCOMB_X72_Y32_N10
\EW|myalu|Mult0|auto_generated|op_1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~72_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[36]~72_combout\ & ((GND) # (!\EW|myalu|Mult0|auto_generated|op_1~71\))) # (!\EW|myalu|Mult0|auto_generated|add9_result[36]~72_combout\ & 
-- (\EW|myalu|Mult0|auto_generated|op_1~71\ $ (GND)))
-- \EW|myalu|Mult0|auto_generated|op_1~73\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[36]~72_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|add9_result[36]~72_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~71\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~72_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~73\);

-- Location: LCCOMB_X72_Y32_N12
\EW|myalu|Mult0|auto_generated|op_1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~74_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[37]~74_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~73\ & VCC)) # (!\EW|myalu|Mult0|auto_generated|add9_result[37]~74_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~73\))
-- \EW|myalu|Mult0|auto_generated|op_1~75\ = CARRY((!\EW|myalu|Mult0|auto_generated|add9_result[37]~74_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|add9_result[37]~74_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~73\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~74_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~75\);

-- Location: LCCOMB_X72_Y32_N14
\EW|myalu|Mult0|auto_generated|op_1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~76_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[38]~76_combout\ & ((GND) # (!\EW|myalu|Mult0|auto_generated|op_1~75\))) # (!\EW|myalu|Mult0|auto_generated|add9_result[38]~76_combout\ & 
-- (\EW|myalu|Mult0|auto_generated|op_1~75\ $ (GND)))
-- \EW|myalu|Mult0|auto_generated|op_1~77\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[38]~76_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|add9_result[38]~76_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~75\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~76_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~77\);

-- Location: LCCOMB_X72_Y32_N16
\EW|myalu|Mult0|auto_generated|op_1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~78_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[39]~78_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~77\ & VCC)) # (!\EW|myalu|Mult0|auto_generated|add9_result[39]~78_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~77\))
-- \EW|myalu|Mult0|auto_generated|op_1~79\ = CARRY((!\EW|myalu|Mult0|auto_generated|add9_result[39]~78_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|add9_result[39]~78_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~77\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~78_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~79\);

-- Location: LCCOMB_X72_Y32_N18
\EW|myalu|Mult0|auto_generated|op_1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~80_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[40]~80_combout\ & ((GND) # (!\EW|myalu|Mult0|auto_generated|op_1~79\))) # (!\EW|myalu|Mult0|auto_generated|add9_result[40]~80_combout\ & 
-- (\EW|myalu|Mult0|auto_generated|op_1~79\ $ (GND)))
-- \EW|myalu|Mult0|auto_generated|op_1~81\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[40]~80_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[40]~80_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~79\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~80_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~81\);

-- Location: LCCOMB_X72_Y32_N20
\EW|myalu|Mult0|auto_generated|op_1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~82_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[41]~82_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~81\ & VCC)) # (!\EW|myalu|Mult0|auto_generated|add9_result[41]~82_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~81\))
-- \EW|myalu|Mult0|auto_generated|op_1~83\ = CARRY((!\EW|myalu|Mult0|auto_generated|add9_result[41]~82_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[41]~82_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~81\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~82_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~83\);

-- Location: DSPOUT_X71_Y33_N2
\EW|myalu|Mult1|auto_generated|mac_out8\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult1|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: LCCOMB_X70_Y38_N12
\EW|myalu|Mult1|auto_generated|add9_result[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[14]~28_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT14\ $ (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT14\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[13]~27\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[14]~29\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT14\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT14\) # (!\EW|myalu|Mult1|auto_generated|add9_result[13]~27\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT14\ & (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT14\ & !\EW|myalu|Mult1|auto_generated|add9_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT14\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[13]~27\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[14]~28_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[14]~29\);

-- Location: LCCOMB_X70_Y38_N18
\EW|myalu|Mult1|auto_generated|add9_result[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[17]~34_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT17\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT17\ & (\EW|myalu|Mult1|auto_generated|add9_result[16]~33\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT17\ & (!\EW|myalu|Mult1|auto_generated|add9_result[16]~33\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT17\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT17\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[16]~33\)) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT17\ & ((\EW|myalu|Mult1|auto_generated|add9_result[16]~33\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[17]~35\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT17\ & (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT17\ & !\EW|myalu|Mult1|auto_generated|add9_result[16]~33\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT17\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[16]~33\) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT17\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[16]~33\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[17]~34_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[17]~35\);

-- Location: LCCOMB_X70_Y38_N20
\EW|myalu|Mult1|auto_generated|add9_result[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[18]~36_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT18\ $ (\EW|myalu|Mult1|auto_generated|mac_out8~dataout\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[17]~35\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[18]~37\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT18\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~dataout\) # (!\EW|myalu|Mult1|auto_generated|add9_result[17]~35\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT18\ & (\EW|myalu|Mult1|auto_generated|mac_out8~dataout\ & !\EW|myalu|Mult1|auto_generated|add9_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT18\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~dataout\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[17]~35\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[18]~36_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[18]~37\);

-- Location: LCCOMB_X70_Y38_N24
\EW|myalu|Mult1|auto_generated|add9_result[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[20]~40_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT2\ $ (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT20\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[19]~39\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[20]~41\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT2\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT20\) # (!\EW|myalu|Mult1|auto_generated|add9_result[19]~39\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT2\ & (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT20\ & !\EW|myalu|Mult1|auto_generated|add9_result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT2\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT20\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[19]~39\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[20]~40_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[20]~41\);

-- Location: LCCOMB_X70_Y38_N26
\EW|myalu|Mult1|auto_generated|add9_result[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[21]~42_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT3\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT21\ & (\EW|myalu|Mult1|auto_generated|add9_result[20]~41\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT21\ & (!\EW|myalu|Mult1|auto_generated|add9_result[20]~41\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT3\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT21\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[20]~41\)) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT21\ & ((\EW|myalu|Mult1|auto_generated|add9_result[20]~41\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[21]~43\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT3\ & (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT21\ & !\EW|myalu|Mult1|auto_generated|add9_result[20]~41\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT3\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[20]~41\) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT3\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT21\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[20]~41\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[21]~42_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[21]~43\);

-- Location: LCCOMB_X70_Y37_N0
\EW|myalu|Mult1|auto_generated|add9_result[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[24]~48_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT24\ $ (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT6\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[23]~47\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[24]~49\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT24\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT6\) # (!\EW|myalu|Mult1|auto_generated|add9_result[23]~47\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT24\ & (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT6\ & !\EW|myalu|Mult1|auto_generated|add9_result[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT24\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT6\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[23]~47\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[24]~48_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[24]~49\);

-- Location: LCCOMB_X70_Y37_N2
\EW|myalu|Mult1|auto_generated|add9_result[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[25]~50_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT25\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT7\ & (\EW|myalu|Mult1|auto_generated|add9_result[24]~49\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT7\ & (!\EW|myalu|Mult1|auto_generated|add9_result[24]~49\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT25\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT7\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[24]~49\)) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT7\ & ((\EW|myalu|Mult1|auto_generated|add9_result[24]~49\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[25]~51\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT25\ & (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT7\ & !\EW|myalu|Mult1|auto_generated|add9_result[24]~49\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT25\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[24]~49\) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT25\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT7\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[24]~49\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[25]~50_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[25]~51\);

-- Location: LCCOMB_X70_Y37_N4
\EW|myalu|Mult1|auto_generated|add9_result[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[26]~52_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT26\ $ (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT8\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[25]~51\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[26]~53\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT26\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT8\) # (!\EW|myalu|Mult1|auto_generated|add9_result[25]~51\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT26\ & (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT8\ & !\EW|myalu|Mult1|auto_generated|add9_result[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT26\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT8\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[25]~51\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[26]~52_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[26]~53\);

-- Location: LCCOMB_X70_Y37_N6
\EW|myalu|Mult1|auto_generated|add9_result[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[27]~54_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT27\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT9\ & (\EW|myalu|Mult1|auto_generated|add9_result[26]~53\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT9\ & (!\EW|myalu|Mult1|auto_generated|add9_result[26]~53\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT27\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT9\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[26]~53\)) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT9\ & ((\EW|myalu|Mult1|auto_generated|add9_result[26]~53\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[27]~55\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT27\ & (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT9\ & !\EW|myalu|Mult1|auto_generated|add9_result[26]~53\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT27\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[26]~53\) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT27\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT9\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[26]~53\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[27]~54_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[27]~55\);

-- Location: LCCOMB_X70_Y37_N10
\EW|myalu|Mult1|auto_generated|add9_result[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[29]~58_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT11\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT29\ & (\EW|myalu|Mult1|auto_generated|add9_result[28]~57\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT29\ & (!\EW|myalu|Mult1|auto_generated|add9_result[28]~57\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT11\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT29\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[28]~57\)) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT29\ & ((\EW|myalu|Mult1|auto_generated|add9_result[28]~57\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[29]~59\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT11\ & (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT29\ & !\EW|myalu|Mult1|auto_generated|add9_result[28]~57\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT11\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[28]~57\) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT11\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT29\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[28]~57\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[29]~58_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[29]~59\);

-- Location: LCCOMB_X70_Y37_N12
\EW|myalu|Mult1|auto_generated|add9_result[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[30]~60_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT30\ $ (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT12\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[29]~59\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[30]~61\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT30\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT12\) # (!\EW|myalu|Mult1|auto_generated|add9_result[29]~59\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT30\ & (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT12\ & !\EW|myalu|Mult1|auto_generated|add9_result[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT30\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT12\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[29]~59\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[30]~60_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[30]~61\);

-- Location: LCCOMB_X70_Y37_N14
\EW|myalu|Mult1|auto_generated|add9_result[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[31]~62_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT13\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT31\ & (\EW|myalu|Mult1|auto_generated|add9_result[30]~61\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT31\ & (!\EW|myalu|Mult1|auto_generated|add9_result[30]~61\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT13\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT31\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[30]~61\)) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT31\ & ((\EW|myalu|Mult1|auto_generated|add9_result[30]~61\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[31]~63\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT13\ & (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT31\ & !\EW|myalu|Mult1|auto_generated|add9_result[30]~61\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT13\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[30]~61\) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT13\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT31\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[30]~61\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[31]~62_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[31]~63\);

-- Location: LCCOMB_X70_Y37_N16
\EW|myalu|Mult1|auto_generated|add9_result[32]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[32]~64_combout\ = !\EW|myalu|Mult1|auto_generated|add9_result[31]~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \EW|myalu|Mult1|auto_generated|add9_result[31]~63\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[32]~64_combout\);

-- Location: LCCOMB_X70_Y35_N30
\EW|myalu|Mult1|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~28_combout\ = ((\EW|myalu|Mult1|auto_generated|add9_result[14]~28_combout\ $ (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT32\ $ (!\EW|myalu|Mult1|auto_generated|op_1~27\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~29\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[14]~28_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT32\) # (!\EW|myalu|Mult1|auto_generated|op_1~27\))) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[14]~28_combout\ & (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT32\ & !\EW|myalu|Mult1|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[14]~28_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT32\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~27\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~28_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~29\);

-- Location: LCCOMB_X70_Y34_N8
\EW|myalu|Mult1|auto_generated|op_1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~38_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT19\ & ((\EW|myalu|Mult1|auto_generated|add9_result[19]~38_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~37\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[19]~38_combout\ & (!\EW|myalu|Mult1|auto_generated|op_1~37\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT19\ & ((\EW|myalu|Mult1|auto_generated|add9_result[19]~38_combout\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~37\)) # (!\EW|myalu|Mult1|auto_generated|add9_result[19]~38_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~37\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~39\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT19\ & (!\EW|myalu|Mult1|auto_generated|add9_result[19]~38_combout\ & !\EW|myalu|Mult1|auto_generated|op_1~37\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT19\ & ((!\EW|myalu|Mult1|auto_generated|op_1~37\) # (!\EW|myalu|Mult1|auto_generated|add9_result[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT19\,
	datab => \EW|myalu|Mult1|auto_generated|add9_result[19]~38_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~37\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~38_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~39\);

-- Location: LCCOMB_X70_Y34_N10
\EW|myalu|Mult1|auto_generated|op_1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~40_combout\ = ((\EW|myalu|Mult1|auto_generated|add9_result[20]~40_combout\ $ (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT20\ $ (!\EW|myalu|Mult1|auto_generated|op_1~39\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~41\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[20]~40_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT20\) # (!\EW|myalu|Mult1|auto_generated|op_1~39\))) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[20]~40_combout\ & (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT20\ & !\EW|myalu|Mult1|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[20]~40_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~39\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~40_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~41\);

-- Location: LCCOMB_X70_Y34_N18
\EW|myalu|Mult1|auto_generated|op_1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~48_combout\ = ((\EW|myalu|Mult1|auto_generated|add9_result[24]~48_combout\ $ (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT24\ $ (!\EW|myalu|Mult1|auto_generated|op_1~47\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~49\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[24]~48_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT24\) # (!\EW|myalu|Mult1|auto_generated|op_1~47\))) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[24]~48_combout\ & (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT24\ & !\EW|myalu|Mult1|auto_generated|op_1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[24]~48_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT24\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~47\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~48_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~49\);

-- Location: LCCOMB_X70_Y34_N20
\EW|myalu|Mult1|auto_generated|op_1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~50_combout\ = (\EW|myalu|Mult1|auto_generated|add9_result[25]~50_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT25\ & (\EW|myalu|Mult1|auto_generated|op_1~49\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT25\ & (!\EW|myalu|Mult1|auto_generated|op_1~49\)))) # (!\EW|myalu|Mult1|auto_generated|add9_result[25]~50_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT25\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~49\)) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT25\ & ((\EW|myalu|Mult1|auto_generated|op_1~49\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~51\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[25]~50_combout\ & (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT25\ & !\EW|myalu|Mult1|auto_generated|op_1~49\)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[25]~50_combout\ & ((!\EW|myalu|Mult1|auto_generated|op_1~49\) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[25]~50_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT25\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~49\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~50_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~51\);

-- Location: LCCOMB_X70_Y34_N22
\EW|myalu|Mult1|auto_generated|op_1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~52_combout\ = ((\EW|myalu|Mult1|auto_generated|add9_result[26]~52_combout\ $ (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT26\ $ (!\EW|myalu|Mult1|auto_generated|op_1~51\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~53\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[26]~52_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT26\) # (!\EW|myalu|Mult1|auto_generated|op_1~51\))) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[26]~52_combout\ & (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT26\ & !\EW|myalu|Mult1|auto_generated|op_1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[26]~52_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT26\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~51\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~52_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~53\);

-- Location: LCCOMB_X70_Y34_N26
\EW|myalu|Mult1|auto_generated|op_1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~56_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT28\ $ (\EW|myalu|Mult1|auto_generated|add9_result[28]~56_combout\ $ (!\EW|myalu|Mult1|auto_generated|op_1~55\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~57\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT28\ & ((\EW|myalu|Mult1|auto_generated|add9_result[28]~56_combout\) # (!\EW|myalu|Mult1|auto_generated|op_1~55\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT28\ & (\EW|myalu|Mult1|auto_generated|add9_result[28]~56_combout\ & !\EW|myalu|Mult1|auto_generated|op_1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT28\,
	datab => \EW|myalu|Mult1|auto_generated|add9_result[28]~56_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~55\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~56_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~57\);

-- Location: LCCOMB_X70_Y34_N28
\EW|myalu|Mult1|auto_generated|op_1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~58_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT29\ & ((\EW|myalu|Mult1|auto_generated|add9_result[29]~58_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~57\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[29]~58_combout\ & (!\EW|myalu|Mult1|auto_generated|op_1~57\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT29\ & ((\EW|myalu|Mult1|auto_generated|add9_result[29]~58_combout\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~57\)) # (!\EW|myalu|Mult1|auto_generated|add9_result[29]~58_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~57\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~59\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT29\ & (!\EW|myalu|Mult1|auto_generated|add9_result[29]~58_combout\ & !\EW|myalu|Mult1|auto_generated|op_1~57\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT29\ & ((!\EW|myalu|Mult1|auto_generated|op_1~57\) # (!\EW|myalu|Mult1|auto_generated|add9_result[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT29\,
	datab => \EW|myalu|Mult1|auto_generated|add9_result[29]~58_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~57\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~58_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~59\);

-- Location: LCCOMB_X70_Y34_N30
\EW|myalu|Mult1|auto_generated|op_1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~60_combout\ = ((\EW|myalu|Mult1|auto_generated|add9_result[30]~60_combout\ $ (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT30\ $ (!\EW|myalu|Mult1|auto_generated|op_1~59\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~61\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[30]~60_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT30\) # (!\EW|myalu|Mult1|auto_generated|op_1~59\))) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[30]~60_combout\ & (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT30\ & !\EW|myalu|Mult1|auto_generated|op_1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[30]~60_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT30\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~59\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~60_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~61\);

-- Location: LCCOMB_X70_Y33_N2
\EW|myalu|Mult1|auto_generated|op_1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~64_combout\ = ((\EW|myalu|Mult1|auto_generated|add9_result[32]~64_combout\ $ (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT14\ $ (!\EW|myalu|Mult1|auto_generated|op_1~63\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~65\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[32]~64_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT14\) # (!\EW|myalu|Mult1|auto_generated|op_1~63\))) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[32]~64_combout\ & (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT14\ & !\EW|myalu|Mult1|auto_generated|op_1~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[32]~64_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT14\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~63\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~64_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~65\);

-- Location: LCCOMB_X70_Y33_N4
\EW|myalu|Mult1|auto_generated|op_1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~66_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT15\ & (!\EW|myalu|Mult1|auto_generated|op_1~65\)) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT15\ & ((\EW|myalu|Mult1|auto_generated|op_1~65\) # 
-- (GND)))
-- \EW|myalu|Mult1|auto_generated|op_1~67\ = CARRY((!\EW|myalu|Mult1|auto_generated|op_1~65\) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT15\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~65\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~66_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~67\);

-- Location: LCCOMB_X70_Y33_N6
\EW|myalu|Mult1|auto_generated|op_1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~68_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT16\ & (\EW|myalu|Mult1|auto_generated|op_1~67\ $ (GND))) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT16\ & (!\EW|myalu|Mult1|auto_generated|op_1~67\ & 
-- VCC))
-- \EW|myalu|Mult1|auto_generated|op_1~69\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT16\ & !\EW|myalu|Mult1|auto_generated|op_1~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT16\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~67\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~68_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~69\);

-- Location: LCCOMB_X70_Y33_N10
\EW|myalu|Mult1|auto_generated|op_1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~72_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT18\ & (\EW|myalu|Mult1|auto_generated|op_1~71\ $ (GND))) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT18\ & (!\EW|myalu|Mult1|auto_generated|op_1~71\ & 
-- VCC))
-- \EW|myalu|Mult1|auto_generated|op_1~73\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT18\ & !\EW|myalu|Mult1|auto_generated|op_1~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT18\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~71\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~72_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~73\);

-- Location: LCCOMB_X70_Y33_N12
\EW|myalu|Mult1|auto_generated|op_1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~74_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT19\ & (!\EW|myalu|Mult1|auto_generated|op_1~73\)) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT19\ & ((\EW|myalu|Mult1|auto_generated|op_1~73\) # 
-- (GND)))
-- \EW|myalu|Mult1|auto_generated|op_1~75\ = CARRY((!\EW|myalu|Mult1|auto_generated|op_1~73\) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT19\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~73\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~74_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~75\);

-- Location: LCCOMB_X70_Y33_N14
\EW|myalu|Mult1|auto_generated|op_1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~76_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT20\ & (\EW|myalu|Mult1|auto_generated|op_1~75\ $ (GND))) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT20\ & (!\EW|myalu|Mult1|auto_generated|op_1~75\ & 
-- VCC))
-- \EW|myalu|Mult1|auto_generated|op_1~77\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT20\ & !\EW|myalu|Mult1|auto_generated|op_1~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT20\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~75\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~76_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~77\);

-- Location: LCCOMB_X70_Y33_N16
\EW|myalu|Mult1|auto_generated|op_1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~78_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT21\ & (!\EW|myalu|Mult1|auto_generated|op_1~77\)) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT21\ & ((\EW|myalu|Mult1|auto_generated|op_1~77\) # 
-- (GND)))
-- \EW|myalu|Mult1|auto_generated|op_1~79\ = CARRY((!\EW|myalu|Mult1|auto_generated|op_1~77\) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT21\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~77\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~78_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~79\);

-- Location: LCCOMB_X70_Y33_N18
\EW|myalu|Mult1|auto_generated|op_1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~80_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT22\ & (\EW|myalu|Mult1|auto_generated|op_1~79\ $ (GND))) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT22\ & (!\EW|myalu|Mult1|auto_generated|op_1~79\ & 
-- VCC))
-- \EW|myalu|Mult1|auto_generated|op_1~81\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT22\ & !\EW|myalu|Mult1|auto_generated|op_1~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT22\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~79\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~80_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~81\);

-- Location: LCCOMB_X70_Y33_N20
\EW|myalu|Mult1|auto_generated|op_1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~82_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT23\ & (!\EW|myalu|Mult1|auto_generated|op_1~81\)) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT23\ & ((\EW|myalu|Mult1|auto_generated|op_1~81\) # 
-- (GND)))
-- \EW|myalu|Mult1|auto_generated|op_1~83\ = CARRY((!\EW|myalu|Mult1|auto_generated|op_1~81\) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT23\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~81\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~82_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~83\);

-- Location: LCCOMB_X72_Y35_N24
\EW|myalu|Mult0|auto_generated|add9_result[43]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[43]~86_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT25\ & (!\EW|myalu|Mult0|auto_generated|add9_result[42]~85\)) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT25\ & 
-- ((\EW|myalu|Mult0|auto_generated|add9_result[42]~85\) # (GND)))
-- \EW|myalu|Mult0|auto_generated|add9_result[43]~87\ = CARRY((!\EW|myalu|Mult0|auto_generated|add9_result[42]~85\) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT25\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[42]~85\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[43]~86_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[43]~87\);

-- Location: LCCOMB_X72_Y35_N26
\EW|myalu|Mult0|auto_generated|add9_result[44]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[44]~88_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT26\ & (\EW|myalu|Mult0|auto_generated|add9_result[43]~87\ $ (GND))) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT26\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[43]~87\ & VCC))
-- \EW|myalu|Mult0|auto_generated|add9_result[44]~89\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT26\ & !\EW|myalu|Mult0|auto_generated|add9_result[43]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT26\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[43]~87\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[44]~88_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[44]~89\);

-- Location: LCCOMB_X72_Y32_N24
\EW|myalu|Mult0|auto_generated|op_1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~86_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[43]~86_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~85\ & VCC)) # (!\EW|myalu|Mult0|auto_generated|add9_result[43]~86_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~85\))
-- \EW|myalu|Mult0|auto_generated|op_1~87\ = CARRY((!\EW|myalu|Mult0|auto_generated|add9_result[43]~86_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[43]~86_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~85\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~86_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~87\);

-- Location: LCCOMB_X70_Y33_N24
\EW|myalu|Mult1|auto_generated|op_1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~86_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT25\ & (!\EW|myalu|Mult1|auto_generated|op_1~85\)) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT25\ & ((\EW|myalu|Mult1|auto_generated|op_1~85\) # 
-- (GND)))
-- \EW|myalu|Mult1|auto_generated|op_1~87\ = CARRY((!\EW|myalu|Mult1|auto_generated|op_1~85\) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT25\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~85\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~86_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~87\);

-- Location: LCCOMB_X47_Y46_N28
\mydisplay|mysync|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|LessThan1~0_combout\ = (!\mydisplay|mysync|h_count\(3) & (!\mydisplay|mysync|h_count\(2) & ((!\mydisplay|mysync|h_count\(0)) # (!\mydisplay|mysync|h_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(1),
	datab => \mydisplay|mysync|h_count\(3),
	datac => \mydisplay|mysync|h_count\(0),
	datad => \mydisplay|mysync|h_count\(2),
	combout => \mydisplay|mysync|LessThan1~0_combout\);

-- Location: LCCOMB_X48_Y46_N22
\mydisplay|mysync|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|always0~0_combout\ = (\mydisplay|mysync|h_count\(6) & (\mydisplay|mysync|h_count\(5) & (\mydisplay|mysync|h_count\(4) & !\mydisplay|mysync|LessThan1~0_combout\))) # (!\mydisplay|mysync|h_count\(6) & (!\mydisplay|mysync|h_count\(5) & 
-- ((\mydisplay|mysync|LessThan1~0_combout\) # (!\mydisplay|mysync|h_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(6),
	datab => \mydisplay|mysync|h_count\(5),
	datac => \mydisplay|mysync|h_count\(4),
	datad => \mydisplay|mysync|LessThan1~0_combout\,
	combout => \mydisplay|mysync|always0~0_combout\);

-- Location: LCCOMB_X49_Y46_N6
\mydisplay|mysync|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|always1~0_combout\ = ((\mydisplay|mysync|v_count\(0) $ (!\mydisplay|mysync|v_count\(1))) # (!\mydisplay|mysync|v_count\(2))) # (!\mydisplay|mysync|v_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|v_count\(0),
	datab => \mydisplay|mysync|v_count\(3),
	datac => \mydisplay|mysync|v_count\(1),
	datad => \mydisplay|mysync|v_count\(2),
	combout => \mydisplay|mysync|always1~0_combout\);

-- Location: LCCOMB_X49_Y46_N4
\mydisplay|mysync|always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|always1~1_combout\ = (\mydisplay|mysync|v_count\(4)) # (((\mydisplay|mysync|v_count\(9)) # (\mydisplay|mysync|always1~0_combout\)) # (!\mydisplay|mysync|LessThan7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|v_count\(4),
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mysync|v_count\(9),
	datad => \mydisplay|mysync|always1~0_combout\,
	combout => \mydisplay|mysync|always1~1_combout\);

-- Location: FF_X74_Y38_N9
\EW|datMem|vga_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|readdata2[20]~61_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(20));

-- Location: FF_X73_Y39_N11
\EW|regis|regfile_rtl_1_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(3));

-- Location: FF_X73_Y39_N29
\EW|regis|regfile_rtl_1_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(8));

-- Location: FF_X73_Y39_N23
\EW|regis|regfile_rtl_1_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(9));

-- Location: FF_X75_Y38_N31
\EW|regis|regfile_rtl_1_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(62));

-- Location: FF_X74_Y36_N7
\EW|regis|regfile_rtl_1_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(64));

-- Location: FF_X79_Y39_N27
\EW|regis|regfile_rtl_1_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(58));

-- Location: FF_X79_Y39_N3
\EW|regis|regfile_rtl_1_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(60));

-- Location: LCCOMB_X80_Y36_N24
\EW|myalu|ShiftRight1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~21_combout\ = (\EW|myalu|ShiftRight1~20_combout\) # (\EW|myalu|ShiftRight1~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|ShiftRight1~20_combout\,
	datad => \EW|myalu|ShiftRight1~19_combout\,
	combout => \EW|myalu|ShiftRight1~21_combout\);

-- Location: LCCOMB_X80_Y36_N30
\EW|myalu|ShiftRight0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~12_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight1~18_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight1~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftRight1~18_combout\,
	datad => \EW|myalu|ShiftRight1~21_combout\,
	combout => \EW|myalu|ShiftRight0~12_combout\);

-- Location: FF_X79_Y39_N25
\EW|regis|regfile_rtl_1_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(56));

-- Location: FF_X70_Y36_N27
\EW|regis|regfile_rtl_1_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(44));

-- Location: LCCOMB_X75_Y36_N8
\EW|myalu|ShiftRight1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~24_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & (\EW|controller|alu_shamt[0]~1_combout\)) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~18_combout\))) # 
-- (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|regfile~19_combout\,
	datad => \EW|regis|regfile~18_combout\,
	combout => \EW|myalu|ShiftRight1~24_combout\);

-- Location: LCCOMB_X75_Y36_N6
\EW|myalu|ShiftRight1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~25_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftRight1~24_combout\ & (\EW|regis|regfile~16_combout\)) # (!\EW|myalu|ShiftRight1~24_combout\ & ((\EW|regis|regfile~17_combout\))))) # 
-- (!\EW|controller|alu_shamt[1]~0_combout\ & (((\EW|myalu|ShiftRight1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|regis|regfile~16_combout\,
	datac => \EW|myalu|ShiftRight1~24_combout\,
	datad => \EW|regis|regfile~17_combout\,
	combout => \EW|myalu|ShiftRight1~25_combout\);

-- Location: LCCOMB_X65_Y36_N10
\EW|controller|alu_op[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[0]~17_combout\ = (\EW|myfetch|instruction_EX\(4) & (\EW|myfetch|instruction_EX\(0))) # (!\EW|myfetch|instruction_EX\(4) & ((\EW|controller|regsel[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(4),
	datac => \EW|myfetch|instruction_EX\(0),
	datad => \EW|controller|regsel[0]~0_combout\,
	combout => \EW|controller|alu_op[0]~17_combout\);

-- Location: FF_X67_Y38_N11
\EW|myfetch|instruction_EX[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myfetch|instruction_EX~71_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(23));

-- Location: FF_X66_Y38_N7
\EW|regis|regfile_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(4));

-- Location: FF_X66_Y38_N31
\EW|regis|regfile_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdest_WB\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(5));

-- Location: FF_X66_Y38_N23
\EW|regis|regfile_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regis|regfile~54_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(0));

-- Location: LCCOMB_X75_Y34_N8
\EW|myalu|lo~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~101_combout\ = (\EW|regis|readdata1[15]~46_combout\ & (\EW|regis|Equal2~1_combout\ $ (((!\EW|regis|regfile~19_combout\) # (!\EW|regis|Equal3~1_combout\))))) # (!\EW|regis|readdata1[15]~46_combout\ & (\EW|regis|Equal3~1_combout\ & 
-- (\EW|regis|regfile~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[15]~46_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|regfile~19_combout\,
	datad => \EW|regis|Equal2~1_combout\,
	combout => \EW|myalu|lo~101_combout\);

-- Location: FF_X75_Y38_N27
\EW|regis|regfile_rtl_1_bypass[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(74));

-- Location: LCCOMB_X75_Y32_N8
\EW|myalu|ShiftRight0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~14_combout\ = (\EW|myalu|ShiftLeft1~8_combout\ & (\EW|myalu|ShiftRight1~76_combout\ & \EW|regis|regfile~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftRight1~76_combout\,
	datad => \EW|regis|regfile~24_combout\,
	combout => \EW|myalu|ShiftRight0~14_combout\);

-- Location: LCCOMB_X75_Y34_N30
\EW|myalu|lo~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~103_combout\ = (\EW|regis|readdata1[15]~46_combout\ & (((\EW|regis|Equal3~1_combout\ & \EW|regis|regfile~19_combout\)) # (!\EW|regis|Equal2~1_combout\))) # (!\EW|regis|readdata1[15]~46_combout\ & (\EW|regis|Equal3~1_combout\ & 
-- (\EW|regis|regfile~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[15]~46_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|regfile~19_combout\,
	datad => \EW|regis|Equal2~1_combout\,
	combout => \EW|myalu|lo~103_combout\);

-- Location: FF_X72_Y39_N31
\EW|regis|regfile_rtl_1_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(30));

-- Location: FF_X72_Y39_N23
\EW|regis|regfile_rtl_1_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(40));

-- Location: FF_X72_Y39_N5
\EW|regis|regfile_rtl_1_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(12));

-- Location: FF_X72_Y39_N9
\EW|regis|regfile_rtl_1_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(14));

-- Location: LCCOMB_X76_Y37_N30
\EW|myalu|ShiftLeft1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~25_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~24_combout\) # ((\EW|myalu|ShiftLeft1~18_combout\ & \EW|myalu|ShiftLeft1~21_combout\)))) # (!\EW|controller|alu_shamt[2]~2_combout\ & 
-- (((\EW|myalu|ShiftLeft1~18_combout\ & \EW|myalu|ShiftLeft1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftLeft1~24_combout\,
	datac => \EW|myalu|ShiftLeft1~18_combout\,
	datad => \EW|myalu|ShiftLeft1~21_combout\,
	combout => \EW|myalu|ShiftLeft1~25_combout\);

-- Location: LCCOMB_X75_Y34_N12
\EW|myalu|lo~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~105_combout\ = (\EW|regis|readdata1[15]~46_combout\ & (\EW|regis|Equal3~1_combout\ & (\EW|regis|regfile~19_combout\ & !\EW|regis|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[15]~46_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|regfile~19_combout\,
	datad => \EW|regis|Equal2~1_combout\,
	combout => \EW|myalu|lo~105_combout\);

-- Location: LCCOMB_X75_Y34_N22
\EW|myalu|lo[15]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[15]~107_combout\ = (\EW|controller|alu_op[3]~9_combout\ & (((\EW|myalu|lo[10]~106_combout\ & \EW|myalu|ShiftLeft1~26_combout\)))) # (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|lo~105_combout\) # ((!\EW|myalu|lo[10]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~105_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[10]~106_combout\,
	datad => \EW|myalu|ShiftLeft1~26_combout\,
	combout => \EW|myalu|lo[15]~107_combout\);

-- Location: LCCOMB_X75_Y34_N0
\EW|myalu|lo[15]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[15]~108_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((\EW|myalu|lo[15]~107_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo[15]~107_combout\ & (\EW|myalu|lo~103_combout\)) # (!\EW|myalu|lo[15]~107_combout\ & 
-- ((\EW|myalu|ShiftRight0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~103_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|myalu|lo[15]~107_combout\,
	datad => \EW|myalu|ShiftRight0~14_combout\,
	combout => \EW|myalu|lo[15]~108_combout\);

-- Location: LCCOMB_X75_Y34_N14
\EW|myalu|lo[15]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[15]~109_combout\ = (\EW|myalu|lo[10]~102_combout\ & (\EW|myalu|lo[10]~581_combout\)) # (!\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[10]~581_combout\ & ((\EW|myalu|lo[15]~108_combout\))) # (!\EW|myalu|lo[10]~581_combout\ & 
-- (!\EW|myalu|lo~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~102_combout\,
	datab => \EW|myalu|lo[10]~581_combout\,
	datac => \EW|myalu|lo~103_combout\,
	datad => \EW|myalu|lo[15]~108_combout\,
	combout => \EW|myalu|lo[15]~109_combout\);

-- Location: LCCOMB_X75_Y34_N16
\EW|myalu|lo[15]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[15]~110_combout\ = (\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[15]~109_combout\ & ((\EW|myalu|Add4~168_combout\))) # (!\EW|myalu|lo[15]~109_combout\ & (\EW|myalu|lo~101_combout\)))) # (!\EW|myalu|lo[10]~102_combout\ & 
-- (((\EW|myalu|lo[15]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~102_combout\,
	datab => \EW|myalu|lo~101_combout\,
	datac => \EW|myalu|lo[15]~109_combout\,
	datad => \EW|myalu|Add4~168_combout\,
	combout => \EW|myalu|lo[15]~110_combout\);

-- Location: LCCOMB_X75_Y34_N10
\EW|myalu|lo[15]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[15]~113_combout\ = (\EW|myalu|lo[10]~112_combout\ & (\EW|myalu|lo[10]~111_combout\ & (\EW|myalu|Mult0|auto_generated|w569w\(15)))) # (!\EW|myalu|lo[10]~112_combout\ & (((\EW|myalu|lo[15]~110_combout\)) # (!\EW|myalu|lo[10]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~112_combout\,
	datab => \EW|myalu|lo[10]~111_combout\,
	datac => \EW|myalu|Mult0|auto_generated|w569w\(15),
	datad => \EW|myalu|lo[15]~110_combout\,
	combout => \EW|myalu|lo[15]~113_combout\);

-- Location: LCCOMB_X75_Y34_N4
\EW|myalu|lo[15]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[15]~114_combout\ = (\EW|myalu|lo[10]~100_combout\ & (((\EW|myalu|lo[15]~113_combout\)))) # (!\EW|myalu|lo[10]~100_combout\ & ((\EW|myalu|lo[15]~113_combout\ & ((\EW|myalu|ShiftRight0~13_combout\))) # (!\EW|myalu|lo[15]~113_combout\ & 
-- (\EW|myalu|ShiftRight0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~12_combout\,
	datab => \EW|myalu|lo[10]~100_combout\,
	datac => \EW|myalu|ShiftRight0~13_combout\,
	datad => \EW|myalu|lo[15]~113_combout\,
	combout => \EW|myalu|lo[15]~114_combout\);

-- Location: LCCOMB_X69_Y36_N6
\EW|myalu|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~8_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (!\EW|regis|Equal2~1_combout\ & (\EW|regis|readdata1[15]~46_combout\ & !\EW|myfetch|instruction_EX\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|readdata1[15]~46_combout\,
	datad => \EW|myfetch|instruction_EX\(26),
	combout => \EW|myalu|Add4~8_combout\);

-- Location: LCCOMB_X69_Y36_N18
\EW|myalu|Add4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~9_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(15) & (!\EW|controller|alu_op[3]~9_combout\ & \EW|myalu|lo[0]~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|myfetch|instruction_EX\(15),
	datac => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|myalu|lo[0]~118_combout\,
	combout => \EW|myalu|Add4~9_combout\);

-- Location: LCCOMB_X69_Y36_N24
\EW|myalu|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~10_combout\ = (\EW|myfetch|instruction_EX\(15) & ((\EW|controller|alu_op[3]~6_combout\) # ((\EW|controller|alu_op[3]~8_combout\ & \EW|controller|alu_op[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~8_combout\,
	datab => \EW|myfetch|instruction_EX\(15),
	datac => \EW|controller|alu_op[3]~7_combout\,
	datad => \EW|controller|alu_op[3]~6_combout\,
	combout => \EW|myalu|Add4~10_combout\);

-- Location: LCCOMB_X69_Y36_N2
\EW|myalu|Add4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~11_combout\ = (\EW|myalu|Add4~8_combout\) # ((\EW|myalu|Add4~9_combout\) # ((\EW|myalu|Add4~10_combout\ & \EW|myalu|lo[18]~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~8_combout\,
	datab => \EW|myalu|Add4~10_combout\,
	datac => \EW|myalu|lo[18]~119_combout\,
	datad => \EW|myalu|Add4~9_combout\,
	combout => \EW|myalu|Add4~11_combout\);

-- Location: FF_X67_Y35_N27
\EW|regis|regfile_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(40));

-- Location: LCCOMB_X67_Y35_N28
\EW|myalu|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~12_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|readdata1[14]~74_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ ((!\EW|regis|readdata2[14]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|regis|readdata2[14]~70_combout\,
	datad => \EW|regis|readdata1[14]~74_combout\,
	combout => \EW|myalu|Add4~12_combout\);

-- Location: LCCOMB_X69_Y37_N0
\EW|myalu|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~14_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|readdata1[13]~75_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|readdata2[13]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|regis|readdata1[13]~75_combout\,
	datad => \EW|regis|readdata2[13]~71_combout\,
	combout => \EW|myalu|Add4~14_combout\);

-- Location: LCCOMB_X69_Y38_N18
\EW|myalu|Add4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~17_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(12))) # (!\EW|controller|rdrt[0]~2_combout\ & (((!\EW|regis|Equal2~1_combout\ & \EW|regis|readdata1[12]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|myfetch|instruction_EX\(12),
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|readdata1[12]~49_combout\,
	combout => \EW|myalu|Add4~17_combout\);

-- Location: LCCOMB_X67_Y38_N24
\EW|myalu|Add4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~19_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(11))) # (!\EW|controller|rdrt[0]~2_combout\ & (((!\EW|regis|Equal2~1_combout\ & \EW|regis|readdata1[11]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|myfetch|instruction_EX\(11),
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|readdata1[11]~50_combout\,
	combout => \EW|myalu|Add4~19_combout\);

-- Location: LCCOMB_X68_Y38_N0
\EW|myalu|Add4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~21_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|myfetch|instruction_EX\(10))))) # (!\EW|controller|rdrt[0]~2_combout\ & (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|readdata1[10]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|myfetch|instruction_EX\(10),
	datad => \EW|regis|readdata1[10]~51_combout\,
	combout => \EW|myalu|Add4~21_combout\);

-- Location: FF_X68_Y38_N5
\EW|regis|regfile_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(30));

-- Location: LCCOMB_X68_Y38_N26
\EW|regis|readdata1[9]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[9]~52_combout\ = (\EW|regis|regfile_rtl_0_bypass\(30) & (((!\EW|regis|regfile~21_combout\) # (!\EW|regis|regfile~22_combout\)) # (!\EW|regis|regfile~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~20_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(30),
	datac => \EW|regis|regfile~22_combout\,
	datad => \EW|regis|regfile~21_combout\,
	combout => \EW|regis|readdata1[9]~52_combout\);

-- Location: LCCOMB_X67_Y34_N14
\EW|myalu|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~22_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|readdata1[9]~53_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|readdata2[9]~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|regis|readdata1[9]~53_combout\,
	datad => \EW|regis|readdata2[9]~75_combout\,
	combout => \EW|myalu|Add4~22_combout\);

-- Location: FF_X68_Y38_N3
\EW|regis|regfile_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(28));

-- Location: LCCOMB_X68_Y38_N12
\EW|regis|readdata1[8]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[8]~54_combout\ = (\EW|regis|regfile_rtl_0_bypass\(28) & (((!\EW|regis|regfile~21_combout\) # (!\EW|regis|regfile~22_combout\)) # (!\EW|regis|regfile~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~20_combout\,
	datab => \EW|regis|regfile~22_combout\,
	datac => \EW|regis|regfile~21_combout\,
	datad => \EW|regis|regfile_rtl_0_bypass\(28),
	combout => \EW|regis|readdata1[8]~54_combout\);

-- Location: LCCOMB_X69_Y37_N28
\EW|myalu|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~24_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|regis|readdata1[8]~55_combout\)) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|controller|alu_op[0]~21_combout\ $ (!\EW|regis|readdata2[8]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[8]~55_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|regis|readdata2[8]~76_combout\,
	combout => \EW|myalu|Add4~24_combout\);

-- Location: LCCOMB_X67_Y36_N4
\EW|myalu|Add4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~27_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(7))) # (!\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|readdata1[7]~56_combout\ & !\EW|regis|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datab => \EW|regis|readdata1[7]~56_combout\,
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|controller|rdrt[0]~2_combout\,
	combout => \EW|myalu|Add4~27_combout\);

-- Location: FF_X68_Y38_N25
\EW|regis|regfile_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(24));

-- Location: LCCOMB_X68_Y38_N22
\EW|regis|readdata1[6]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[6]~57_combout\ = (\EW|regis|regfile_rtl_0_bypass\(24) & (((!\EW|regis|regfile~21_combout\) # (!\EW|regis|regfile~22_combout\)) # (!\EW|regis|regfile~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~20_combout\,
	datab => \EW|regis|regfile~22_combout\,
	datac => \EW|regis|regfile~21_combout\,
	datad => \EW|regis|regfile_rtl_0_bypass\(24),
	combout => \EW|regis|readdata1[6]~57_combout\);

-- Location: LCCOMB_X68_Y35_N6
\EW|myalu|Add4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~29_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(6))) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|regis|readdata1[6]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|myfetch|instruction_EX\(6),
	datad => \EW|regis|readdata1[6]~58_combout\,
	combout => \EW|myalu|Add4~29_combout\);

-- Location: FF_X68_Y38_N19
\EW|regis|regfile_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(22));

-- Location: LCCOMB_X68_Y38_N20
\EW|regis|readdata1[5]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[5]~59_combout\ = (\EW|regis|regfile_rtl_0_bypass\(22) & (((!\EW|regis|regfile~20_combout\) # (!\EW|regis|regfile~22_combout\)) # (!\EW|regis|regfile~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~21_combout\,
	datab => \EW|regis|regfile~22_combout\,
	datac => \EW|regis|regfile~20_combout\,
	datad => \EW|regis|regfile_rtl_0_bypass\(22),
	combout => \EW|regis|readdata1[5]~59_combout\);

-- Location: LCCOMB_X69_Y37_N26
\EW|myalu|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~30_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|regis|readdata1[5]~60_combout\)) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|controller|alu_op[0]~21_combout\ $ (!\EW|regis|readdata2[5]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[5]~60_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|regis|readdata2[5]~79_combout\,
	combout => \EW|myalu|Add4~30_combout\);

-- Location: LCCOMB_X68_Y36_N4
\EW|myalu|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~32_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|regis|readdata1[4]~62_combout\)) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|regis|readdata2[4]~58_combout\ $ (!\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[4]~62_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|regis|readdata2[4]~58_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|Add4~32_combout\);

-- Location: LCCOMB_X68_Y35_N2
\EW|myalu|Add4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~35_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(3))) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|regis|readdata1[3]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|myfetch|instruction_EX\(3),
	datad => \EW|regis|readdata1[3]~80_combout\,
	combout => \EW|myalu|Add4~35_combout\);

-- Location: LCCOMB_X68_Y35_N12
\EW|myalu|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~36_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|regis|readdata1[2]~81_combout\)) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|controller|alu_op[0]~21_combout\ $ (!\EW|regis|readdata2[2]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|regis|readdata1[2]~81_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|regis|readdata2[2]~54_combout\,
	combout => \EW|myalu|Add4~36_combout\);

-- Location: LCCOMB_X67_Y35_N8
\EW|myalu|Add4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~39_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(1))) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|regis|readdata1[1]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(1),
	datab => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|regis|readdata1[1]~82_combout\,
	combout => \EW|myalu|Add4~39_combout\);

-- Location: LCCOMB_X68_Y35_N10
\EW|myalu|Add4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~41_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(0))) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|regis|readdata1[0]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|myfetch|instruction_EX\(0),
	datad => \EW|regis|readdata1[0]~83_combout\,
	combout => \EW|myalu|Add4~41_combout\);

-- Location: LCCOMB_X67_Y36_N26
\EW|myalu|ShiftLeft0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~7_combout\ = (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~4_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~4_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|controller|alu_shamt[2]~2_combout\,
	datad => \EW|myalu|ShiftLeft0~6_combout\,
	combout => \EW|myalu|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X68_Y31_N8
\EW|myalu|ShiftLeft0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~10_combout\ = (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft0~8_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftLeft0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftLeft0~9_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftLeft0~8_combout\,
	combout => \EW|myalu|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X65_Y31_N10
\EW|myalu|ShiftLeft0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~12_combout\ = (\EW|myfetch|instruction_EX\(6) & ((\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(10))) # (!\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(11)))))) # (!\EW|myfetch|instruction_EX\(6) & 
-- (((\EW|myfetch|instruction_EX\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(10),
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|myfetch|instruction_EX\(11),
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X68_Y31_N2
\EW|myalu|ShiftLeft0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~13_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft0~11_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftLeft0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftLeft0~12_combout\,
	datad => \EW|myalu|ShiftLeft0~11_combout\,
	combout => \EW|myalu|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X68_Y31_N4
\EW|myalu|lo[23]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~120_combout\ = (\EW|myalu|ShiftLeft0~10_combout\) # ((\EW|controller|alu_shamt[2]~2_combout\ & \EW|myalu|ShiftLeft0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft0~10_combout\,
	datad => \EW|myalu|ShiftLeft0~13_combout\,
	combout => \EW|myalu|lo[23]~120_combout\);

-- Location: LCCOMB_X67_Y36_N28
\EW|myalu|ShiftLeft0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~14_combout\ = (\EW|myalu|ShiftLeft0~7_combout\) # ((\EW|myalu|lo[23]~120_combout\ & \EW|controller|alu_shamt[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[23]~120_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftLeft0~7_combout\,
	combout => \EW|myalu|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X67_Y36_N22
\EW|myalu|lo[15]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[15]~122_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # ((\EW|myfetch|instruction_EX\(15) & \EW|regis|readdata1[15]~73_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & 
-- (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myfetch|instruction_EX\(15)) # (\EW|regis|readdata1[15]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myfetch|instruction_EX\(15),
	datad => \EW|regis|readdata1[15]~73_combout\,
	combout => \EW|myalu|lo[15]~122_combout\);

-- Location: LCCOMB_X67_Y36_N24
\EW|myalu|lo[15]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[15]~123_combout\ = (\EW|myalu|lo[15]~122_combout\ & ((\EW|myalu|lo~582_combout\) # ((!\EW|myalu|lo[10]~121_combout\)))) # (!\EW|myalu|lo[15]~122_combout\ & (((\EW|myalu|lo[10]~121_combout\ & \EW|myalu|ShiftLeft0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[15]~122_combout\,
	datab => \EW|myalu|lo~582_combout\,
	datac => \EW|myalu|lo[10]~121_combout\,
	datad => \EW|myalu|ShiftLeft0~14_combout\,
	combout => \EW|myalu|lo[15]~123_combout\);

-- Location: LCCOMB_X73_Y34_N0
\EW|myalu|lo[15]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[15]~126_combout\ = (\EW|myalu|lo[10]~116_combout\ & ((\EW|myalu|lo[10]~125_combout\ & ((\EW|myalu|Add4~74_combout\))) # (!\EW|myalu|lo[10]~125_combout\ & (\EW|myalu|lo[15]~583_combout\)))) # (!\EW|myalu|lo[10]~116_combout\ & 
-- (((!\EW|myalu|lo[10]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[15]~583_combout\,
	datab => \EW|myalu|lo[10]~116_combout\,
	datac => \EW|myalu|lo[10]~125_combout\,
	datad => \EW|myalu|Add4~74_combout\,
	combout => \EW|myalu|lo[15]~126_combout\);

-- Location: LCCOMB_X74_Y35_N8
\EW|myalu|lo[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo\(15) = (\EW|myalu|lo[15]~126_combout\ & (((\EW|myalu|lo[15]~114_combout\)) # (!\EW|myalu|lo[10]~117_combout\))) # (!\EW|myalu|lo[15]~126_combout\ & (\EW|myalu|lo[10]~117_combout\ & (\EW|myalu|Mult1|auto_generated|w513w\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[15]~126_combout\,
	datab => \EW|myalu|lo[10]~117_combout\,
	datac => \EW|myalu|Mult1|auto_generated|w513w\(15),
	datad => \EW|myalu|lo[15]~114_combout\,
	combout => \EW|myalu|lo\(15));

-- Location: LCCOMB_X77_Y36_N0
\EW|myalu|ShiftRight1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~32_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & (!\EW|controller|alu_shamt[1]~0_combout\ & \EW|regis|regfile~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|regis|regfile~15_combout\,
	combout => \EW|myalu|ShiftRight1~32_combout\);

-- Location: LCCOMB_X75_Y36_N16
\EW|myalu|ShiftRight1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~37_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftRight1~35_combout\)) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftRight1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftRight1~35_combout\,
	datad => \EW|myalu|ShiftRight1~36_combout\,
	combout => \EW|myalu|ShiftRight1~37_combout\);

-- Location: LCCOMB_X73_Y30_N6
\EW|myalu|lo~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~128_combout\ = (\EW|regis|Equal3~1_combout\ & (!\EW|regis|Equal2~1_combout\ & (\EW|regis|regfile~29_combout\ & \EW|regis|readdata1[14]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|regfile~29_combout\,
	datad => \EW|regis|readdata1[14]~47_combout\,
	combout => \EW|myalu|lo~128_combout\);

-- Location: LCCOMB_X76_Y35_N24
\EW|myalu|lo[14]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[14]~131_combout\ = (\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[10]~581_combout\) # (\EW|regis|readdata2[14]~70_combout\ $ (\EW|regis|readdata1[14]~74_combout\)))) # (!\EW|myalu|lo[10]~102_combout\ & (!\EW|regis|readdata2[14]~70_combout\ & 
-- (!\EW|myalu|lo[10]~581_combout\ & !\EW|regis|readdata1[14]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~102_combout\,
	datab => \EW|regis|readdata2[14]~70_combout\,
	datac => \EW|myalu|lo[10]~581_combout\,
	datad => \EW|regis|readdata1[14]~74_combout\,
	combout => \EW|myalu|lo[14]~131_combout\);

-- Location: LCCOMB_X66_Y30_N10
\EW|myalu|ShiftLeft0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~24_combout\ = (\EW|myfetch|instruction_EX\(6) & (((\EW|myfetch|instruction_EX\(5) & !\EW|myfetch|instruction_EX\(7))) # (!\EW|controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(5),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(7),
	datad => \EW|myfetch|instruction_EX\(6),
	combout => \EW|myalu|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X70_Y30_N26
\EW|myalu|ShiftLeft0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~28_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftLeft0~21_combout\)) # (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftLeft0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftLeft0~21_combout\,
	datad => \EW|myalu|ShiftLeft0~27_combout\,
	combout => \EW|myalu|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X73_Y30_N16
\EW|myalu|lo[14]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[14]~135_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myfetch|instruction_EX\(14) & ((\EW|regis|readdata1[14]~74_combout\) # 
-- (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|myfetch|instruction_EX\(14) & (\EW|regis|readdata1[14]~74_combout\ & !\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(14),
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|regis|readdata1[14]~74_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[14]~135_combout\);

-- Location: LCCOMB_X73_Y30_N10
\EW|myalu|lo[14]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[14]~136_combout\ = (\EW|myalu|lo[10]~121_combout\ & ((\EW|myalu|lo[14]~135_combout\ & (\EW|myalu|lo~584_combout\)) # (!\EW|myalu|lo[14]~135_combout\ & ((\EW|myalu|ShiftLeft0~28_combout\))))) # (!\EW|myalu|lo[10]~121_combout\ & 
-- (((\EW|myalu|lo[14]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~584_combout\,
	datab => \EW|myalu|ShiftLeft0~28_combout\,
	datac => \EW|myalu|lo[10]~121_combout\,
	datad => \EW|myalu|lo[14]~135_combout\,
	combout => \EW|myalu|lo[14]~136_combout\);

-- Location: LCCOMB_X73_Y34_N10
\EW|myalu|lo[14]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[14]~137_combout\ = (\EW|myalu|lo[10]~116_combout\ & ((\EW|myalu|lo[10]~125_combout\ & ((\EW|myalu|Add4~72_combout\))) # (!\EW|myalu|lo[10]~125_combout\ & (\EW|myalu|lo[14]~585_combout\)))) # (!\EW|myalu|lo[10]~116_combout\ & 
-- (((!\EW|myalu|lo[10]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[14]~585_combout\,
	datab => \EW|myalu|lo[10]~116_combout\,
	datac => \EW|myalu|lo[10]~125_combout\,
	datad => \EW|myalu|Add4~72_combout\,
	combout => \EW|myalu|lo[14]~137_combout\);

-- Location: LCCOMB_X68_Y30_N26
\EW|myalu|ShiftLeft0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~29_combout\ = (!\EW|myalu|ShiftRight0~20_combout\ & ((\EW|myalu|ShiftLeft0~22_combout\) # ((\EW|myalu|ShiftLeft1~11_combout\ & \EW|myfetch|instruction_EX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~20_combout\,
	datab => \EW|myalu|ShiftLeft1~11_combout\,
	datac => \EW|myfetch|instruction_EX\(1),
	datad => \EW|myalu|ShiftLeft0~22_combout\,
	combout => \EW|myalu|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X68_Y30_N4
\EW|myalu|lo~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~139_combout\ = \EW|regis|readdata1[2]~81_combout\ $ (\EW|myfetch|instruction_EX\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[2]~81_combout\,
	datad => \EW|myfetch|instruction_EX\(2),
	combout => \EW|myalu|lo~139_combout\);

-- Location: LCCOMB_X68_Y30_N2
\EW|myalu|lo[2]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~140_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # ((\EW|myfetch|instruction_EX\(2) & \EW|regis|readdata1[2]~81_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & 
-- (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myfetch|instruction_EX\(2)) # (\EW|regis|readdata1[2]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(2),
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|regis|readdata1[2]~81_combout\,
	combout => \EW|myalu|lo[2]~140_combout\);

-- Location: LCCOMB_X68_Y30_N8
\EW|myalu|lo[2]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~141_combout\ = (\EW|myalu|lo[10]~121_combout\ & ((\EW|myalu|lo[2]~140_combout\ & ((\EW|myalu|lo~139_combout\))) # (!\EW|myalu|lo[2]~140_combout\ & (\EW|myalu|ShiftLeft0~29_combout\)))) # (!\EW|myalu|lo[10]~121_combout\ & 
-- (((\EW|myalu|lo[2]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~29_combout\,
	datab => \EW|myalu|lo[10]~121_combout\,
	datac => \EW|myalu|lo~139_combout\,
	datad => \EW|myalu|lo[2]~140_combout\,
	combout => \EW|myalu|lo[2]~141_combout\);

-- Location: LCCOMB_X74_Y32_N8
\EW|myalu|lo[2]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~143_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|controller|alu_op[0]~21_combout\) # (!\EW|controller|alu_op[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|lo[2]~143_combout\);

-- Location: LCCOMB_X79_Y37_N26
\EW|myalu|ShiftRight0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~21_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~33_combout\))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[0]~1_combout\,
	datab => \EW|regis|regfile~32_combout\,
	datac => \EW|regis|regfile~33_combout\,
	combout => \EW|myalu|ShiftRight0~21_combout\);

-- Location: LCCOMB_X75_Y35_N26
\EW|myalu|lo~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~147_combout\ = \EW|regis|readdata1[2]~81_combout\ $ (\EW|regis|readdata2[2]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regis|readdata1[2]~81_combout\,
	datad => \EW|regis|readdata2[2]~54_combout\,
	combout => \EW|myalu|lo~147_combout\);

-- Location: LCCOMB_X75_Y36_N30
\EW|myalu|ShiftLeft1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~42_combout\ = (!\EW|myalu|ShiftRight0~20_combout\ & ((\EW|myalu|ShiftLeft1~34_combout\) # ((\EW|myalu|ShiftLeft1~10_combout\ & \EW|regis|readdata2[0]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftRight0~20_combout\,
	datac => \EW|myalu|ShiftLeft1~34_combout\,
	datad => \EW|regis|readdata2[0]~67_combout\,
	combout => \EW|myalu|ShiftLeft1~42_combout\);

-- Location: LCCOMB_X75_Y35_N18
\EW|myalu|lo~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~149_combout\ = (\EW|regis|readdata1[2]~81_combout\ & \EW|regis|readdata2[2]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regis|readdata1[2]~81_combout\,
	datad => \EW|regis|readdata2[2]~54_combout\,
	combout => \EW|myalu|lo~149_combout\);

-- Location: LCCOMB_X75_Y35_N20
\EW|myalu|lo[2]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~150_combout\ = (\EW|myalu|lo[10]~106_combout\ & ((\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|ShiftLeft1~42_combout\)) # (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|lo~149_combout\))))) # (!\EW|myalu|lo[10]~106_combout\ & 
-- (!\EW|controller|alu_op[3]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~106_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|ShiftLeft1~42_combout\,
	datad => \EW|myalu|lo~149_combout\,
	combout => \EW|myalu|lo[2]~150_combout\);

-- Location: LCCOMB_X75_Y35_N10
\EW|myalu|lo[2]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~151_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((\EW|myalu|lo[2]~150_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo[2]~150_combout\ & ((\EW|myalu|lo~148_combout\))) # (!\EW|myalu|lo[2]~150_combout\ & 
-- (\EW|myalu|ShiftRight0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~27_combout\,
	datab => \EW|myalu|lo~148_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|myalu|lo[2]~150_combout\,
	combout => \EW|myalu|lo[2]~151_combout\);

-- Location: LCCOMB_X75_Y32_N12
\EW|myalu|ShiftRight1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~49_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~32_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~32_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|regis|regfile~35_combout\,
	combout => \EW|myalu|ShiftRight1~49_combout\);

-- Location: LCCOMB_X77_Y39_N18
\EW|myalu|ShiftLeft1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~43_combout\ = (!\EW|myalu|ShiftRight0~20_combout\ & ((\EW|myalu|ShiftLeft1~22_combout\) # ((\EW|controller|alu_shamt[1]~0_combout\ & \EW|myalu|ShiftLeft1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|myalu|ShiftRight0~20_combout\,
	datac => \EW|myalu|ShiftLeft1~23_combout\,
	datad => \EW|myalu|ShiftLeft1~22_combout\,
	combout => \EW|myalu|ShiftLeft1~43_combout\);

-- Location: LCCOMB_X80_Y35_N28
\EW|myalu|lo~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~164_combout\ = (\EW|regis|readdata1[3]~80_combout\ & \EW|regis|readdata2[3]~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regis|readdata1[3]~80_combout\,
	datad => \EW|regis|readdata2[3]~66_combout\,
	combout => \EW|myalu|lo~164_combout\);

-- Location: LCCOMB_X80_Y35_N30
\EW|myalu|lo[3]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~165_combout\ = (\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|ShiftLeft1~43_combout\ & (\EW|myalu|lo[10]~106_combout\))) # (!\EW|controller|alu_op[3]~9_combout\ & (((\EW|myalu|lo~164_combout\) # (!\EW|myalu|lo[10]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~43_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[10]~106_combout\,
	datad => \EW|myalu|lo~164_combout\,
	combout => \EW|myalu|lo[3]~165_combout\);

-- Location: LCCOMB_X80_Y35_N12
\EW|myalu|lo[3]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~167_combout\ = (\EW|regis|readdata2[3]~66_combout\ & (\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[10]~581_combout\) # (!\EW|regis|readdata1[3]~80_combout\)))) # (!\EW|regis|readdata2[3]~66_combout\ & (\EW|myalu|lo[10]~102_combout\ $ 
-- (((!\EW|regis|readdata1[3]~80_combout\ & !\EW|myalu|lo[10]~581_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[3]~66_combout\,
	datab => \EW|regis|readdata1[3]~80_combout\,
	datac => \EW|myalu|lo[10]~102_combout\,
	datad => \EW|myalu|lo[10]~581_combout\,
	combout => \EW|myalu|lo[3]~167_combout\);

-- Location: LCCOMB_X68_Y30_N10
\EW|myalu|ShiftLeft0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~30_combout\ = (!\EW|myalu|ShiftRight0~20_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftLeft0~2_combout\)) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~20_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftLeft0~2_combout\,
	datad => \EW|myalu|ShiftLeft0~3_combout\,
	combout => \EW|myalu|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X76_Y39_N20
\EW|datMem|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|always0~0_combout\ = (!\EW|myalu|lo[2]~159_combout\ & (!\EW|myalu|lo[3]~175_combout\ & ((!\EW|myalu|lo[5]~138_combout\) # (!\EW|myalu|Add4~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~48_combout\,
	datab => \EW|myalu|lo[5]~138_combout\,
	datac => \EW|myalu|lo[2]~159_combout\,
	datad => \EW|myalu|lo[3]~175_combout\,
	combout => \EW|datMem|always0~0_combout\);

-- Location: LCCOMB_X66_Y30_N6
\EW|myalu|ShiftLeft0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~31_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~26_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftLeft0~26_combout\,
	datac => \EW|myalu|ShiftLeft0~17_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X68_Y30_N14
\EW|myalu|ShiftLeft0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~32_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (((\EW|myalu|ShiftLeft0~31_combout\)))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftLeft0~23_combout\ & ((!\EW|controller|alu_shamt[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myalu|ShiftLeft0~23_combout\,
	datac => \EW|myalu|ShiftLeft0~31_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X68_Y30_N20
\EW|myalu|lo[10]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~185_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myfetch|instruction_EX\(10) & ((\EW|regis|readdata1[10]~78_combout\) # 
-- (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|myfetch|instruction_EX\(10) & (\EW|regis|readdata1[10]~78_combout\ & !\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|myfetch|instruction_EX\(10),
	datac => \EW|regis|readdata1[10]~78_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[10]~185_combout\);

-- Location: LCCOMB_X68_Y30_N30
\EW|myalu|lo[10]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~186_combout\ = (\EW|myalu|lo[10]~121_combout\ & ((\EW|myalu|lo[10]~185_combout\ & ((\EW|myalu|lo~586_combout\))) # (!\EW|myalu|lo[10]~185_combout\ & (\EW|myalu|ShiftLeft0~32_combout\)))) # (!\EW|myalu|lo[10]~121_combout\ & 
-- (((\EW|myalu|lo[10]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~121_combout\,
	datab => \EW|myalu|ShiftLeft0~32_combout\,
	datac => \EW|myalu|lo~586_combout\,
	datad => \EW|myalu|lo[10]~185_combout\,
	combout => \EW|myalu|lo[10]~186_combout\);

-- Location: LCCOMB_X74_Y34_N12
\EW|myalu|lo[10]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~187_combout\ = (\EW|myalu|lo[10]~116_combout\ & ((\EW|myalu|lo[10]~125_combout\ & ((\EW|myalu|Add4~64_combout\))) # (!\EW|myalu|lo[10]~125_combout\ & (\EW|myalu|lo[10]~587_combout\)))) # (!\EW|myalu|lo[10]~116_combout\ & 
-- (((!\EW|myalu|lo[10]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~116_combout\,
	datab => \EW|myalu|lo[10]~587_combout\,
	datac => \EW|myalu|Add4~64_combout\,
	datad => \EW|myalu|lo[10]~125_combout\,
	combout => \EW|myalu|lo[10]~187_combout\);

-- Location: LCCOMB_X80_Y36_N0
\EW|myalu|ShiftRight0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~36_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight1~21_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~23_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|myalu|ShiftRight1~21_combout\,
	combout => \EW|myalu|ShiftRight0~36_combout\);

-- Location: LCCOMB_X80_Y34_N12
\EW|myalu|lo~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~189_combout\ = (\EW|regis|readdata1[11]~50_combout\ & (\EW|regis|Equal3~1_combout\ & (!\EW|regis|Equal2~1_combout\ & \EW|regis|regfile~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[11]~50_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|regfile~28_combout\,
	combout => \EW|myalu|lo~189_combout\);

-- Location: LCCOMB_X80_Y34_N10
\EW|myalu|lo[11]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[11]~190_combout\ = (\EW|controller|alu_op[3]~9_combout\ & (((\EW|myalu|lo[10]~106_combout\ & \EW|myalu|ShiftLeft1~48_combout\)))) # (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|lo~189_combout\) # ((!\EW|myalu|lo[10]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~189_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[10]~106_combout\,
	datad => \EW|myalu|ShiftLeft1~48_combout\,
	combout => \EW|myalu|lo[11]~190_combout\);

-- Location: LCCOMB_X80_Y34_N6
\EW|myalu|lo[11]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[11]~192_combout\ = (\EW|regis|readdata1[11]~77_combout\ & (\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[10]~581_combout\) # (!\EW|regis|readdata2[11]~73_combout\)))) # (!\EW|regis|readdata1[11]~77_combout\ & (\EW|myalu|lo[10]~102_combout\ $ 
-- (((!\EW|myalu|lo[10]~581_combout\ & !\EW|regis|readdata2[11]~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[11]~77_combout\,
	datab => \EW|myalu|lo[10]~581_combout\,
	datac => \EW|myalu|lo[10]~102_combout\,
	datad => \EW|regis|readdata2[11]~73_combout\,
	combout => \EW|myalu|lo[11]~192_combout\);

-- Location: LCCOMB_X68_Y31_N10
\EW|myalu|ShiftLeft0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~33_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~6_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft0~6_combout\,
	datad => \EW|myalu|ShiftLeft0~13_combout\,
	combout => \EW|myalu|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X67_Y35_N10
\EW|myalu|ShiftLeft0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~34_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (((\EW|myalu|ShiftLeft0~33_combout\)))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftLeft0~4_combout\ & ((!\EW|controller|alu_shamt[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~4_combout\,
	datab => \EW|myalu|ShiftLeft0~33_combout\,
	datac => \EW|controller|alu_shamt[3]~3_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X69_Y37_N20
\EW|myalu|lo[11]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[11]~196_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # ((\EW|myfetch|instruction_EX\(11) & \EW|regis|readdata1[11]~77_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & 
-- (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myfetch|instruction_EX\(11)) # (\EW|regis|readdata1[11]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(11),
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|regis|readdata1[11]~77_combout\,
	combout => \EW|myalu|lo[11]~196_combout\);

-- Location: LCCOMB_X69_Y37_N2
\EW|myalu|lo[11]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[11]~197_combout\ = (\EW|myalu|lo[10]~121_combout\ & ((\EW|myalu|lo[11]~196_combout\ & ((\EW|myalu|lo~588_combout\))) # (!\EW|myalu|lo[11]~196_combout\ & (\EW|myalu|ShiftLeft0~34_combout\)))) # (!\EW|myalu|lo[10]~121_combout\ & 
-- (((\EW|myalu|lo[11]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~121_combout\,
	datab => \EW|myalu|ShiftLeft0~34_combout\,
	datac => \EW|myalu|lo~588_combout\,
	datad => \EW|myalu|lo[11]~196_combout\,
	combout => \EW|myalu|lo[11]~197_combout\);

-- Location: LCCOMB_X76_Y38_N26
\EW|myalu|lo[11]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[11]~198_combout\ = (\EW|myalu|lo[10]~116_combout\ & ((\EW|myalu|lo[10]~125_combout\ & (\EW|myalu|Add4~66_combout\)) # (!\EW|myalu|lo[10]~125_combout\ & ((\EW|myalu|lo[11]~589_combout\))))) # (!\EW|myalu|lo[10]~116_combout\ & 
-- (((!\EW|myalu|lo[10]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~66_combout\,
	datab => \EW|myalu|lo[10]~116_combout\,
	datac => \EW|myalu|lo[10]~125_combout\,
	datad => \EW|myalu|lo[11]~589_combout\,
	combout => \EW|myalu|lo[11]~198_combout\);

-- Location: LCCOMB_X66_Y33_N26
\EW|myalu|ShiftLeft0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~35_combout\ = (\EW|myfetch|instruction_EX\(6) & ((\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(4)))) # (!\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(5))))) # (!\EW|myfetch|instruction_EX\(6) & 
-- (\EW|myfetch|instruction_EX\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(5),
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|myfetch|instruction_EX\(4),
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X68_Y31_N28
\EW|myalu|ShiftLeft0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~37_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~36_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & (((\EW|controller|alu_shamt[1]~0_combout\) # (\EW|myalu|ShiftLeft0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftLeft0~36_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftLeft0~11_combout\,
	combout => \EW|myalu|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X69_Y30_N12
\EW|myalu|lo~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~205_combout\ = \EW|regis|readdata1[9]~53_combout\ $ (\EW|myfetch|instruction_EX\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regis|readdata1[9]~53_combout\,
	datad => \EW|myfetch|instruction_EX\(9),
	combout => \EW|myalu|lo~205_combout\);

-- Location: LCCOMB_X69_Y30_N14
\EW|myalu|lo[9]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[9]~206_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myfetch|instruction_EX\(9) & ((\EW|regis|readdata1[9]~53_combout\) # 
-- (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|myfetch|instruction_EX\(9) & (\EW|regis|readdata1[9]~53_combout\ & !\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(9),
	datab => \EW|regis|readdata1[9]~53_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[9]~206_combout\);

-- Location: LCCOMB_X69_Y30_N24
\EW|myalu|lo[9]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[9]~207_combout\ = (\EW|myalu|lo[10]~121_combout\ & ((\EW|myalu|lo[9]~206_combout\ & ((\EW|myalu|lo~205_combout\))) # (!\EW|myalu|lo[9]~206_combout\ & (\EW|myalu|ShiftLeft0~38_combout\)))) # (!\EW|myalu|lo[10]~121_combout\ & 
-- (((\EW|myalu|lo[9]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~121_combout\,
	datab => \EW|myalu|ShiftLeft0~38_combout\,
	datac => \EW|myalu|lo[9]~206_combout\,
	datad => \EW|myalu|lo~205_combout\,
	combout => \EW|myalu|lo[9]~207_combout\);

-- Location: LCCOMB_X79_Y36_N10
\EW|myalu|ShiftRight0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~58_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~13_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~10_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~10_combout\,
	datad => \EW|regis|regfile~13_combout\,
	combout => \EW|myalu|ShiftRight0~58_combout\);

-- Location: LCCOMB_X79_Y34_N8
\EW|myalu|ShiftRight0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~62_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~59_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftRight0~61_combout\,
	datad => \EW|myalu|ShiftRight0~59_combout\,
	combout => \EW|myalu|ShiftRight0~62_combout\);

-- Location: LCCOMB_X79_Y34_N26
\EW|myalu|ShiftRight0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~72_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~59_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftRight0~61_combout\,
	datad => \EW|myalu|ShiftRight0~59_combout\,
	combout => \EW|myalu|ShiftRight0~72_combout\);

-- Location: LCCOMB_X79_Y34_N0
\EW|myalu|ShiftRight0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~73_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftRight0~72_combout\)) # (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftRight0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftRight0~72_combout\,
	datad => \EW|myalu|ShiftRight0~71_combout\,
	combout => \EW|myalu|ShiftRight0~73_combout\);

-- Location: LCCOMB_X79_Y37_N2
\EW|myalu|ShiftRight0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~74_combout\ = (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~35_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[0]~1_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|regis|regfile~35_combout\,
	datad => \EW|regis|regfile~34_combout\,
	combout => \EW|myalu|ShiftRight0~74_combout\);

-- Location: LCCOMB_X79_Y37_N20
\EW|myalu|ShiftRight0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~75_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|myalu|ShiftRight0~74_combout\) # ((\EW|myalu|ShiftRight0~21_combout\ & \EW|controller|alu_shamt[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~21_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftRight0~74_combout\,
	combout => \EW|myalu|ShiftRight0~75_combout\);

-- Location: LCCOMB_X77_Y39_N16
\EW|myalu|ShiftRight0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~76_combout\ = (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|readdata2[1]~68_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|readdata2[0]~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[1]~68_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|regis|readdata2[0]~67_combout\,
	combout => \EW|myalu|ShiftRight0~76_combout\);

-- Location: LCCOMB_X79_Y37_N30
\EW|myalu|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~1_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~75_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & (((\EW|myalu|ShiftRight0~76_combout\) # (\EW|myalu|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftRight0~75_combout\,
	datac => \EW|myalu|ShiftRight0~76_combout\,
	datad => \EW|myalu|Add1~0_combout\,
	combout => \EW|myalu|Add1~1_combout\);

-- Location: LCCOMB_X79_Y34_N6
\EW|myalu|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~2_combout\ = ((\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|Add1~1_combout\))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftRight0~65_combout\))) # (!\EW|myalu|lo[18]~98_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~65_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|lo[18]~98_combout\,
	datad => \EW|myalu|Add1~1_combout\,
	combout => \EW|myalu|Add1~2_combout\);

-- Location: LCCOMB_X79_Y34_N12
\EW|myalu|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~3_combout\ = (\EW|myalu|Add1~2_combout\ & ((\EW|myalu|lo[18]~98_combout\) # ((\EW|regis|Equal3~1_combout\ & \EW|myalu|ShiftRight0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|myalu|ShiftRight0~73_combout\,
	datac => \EW|myalu|lo[18]~98_combout\,
	datad => \EW|myalu|Add1~2_combout\,
	combout => \EW|myalu|Add1~3_combout\);

-- Location: FF_X68_Y37_N23
\EW|regis|regfile_rtl_0_bypass[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(74));

-- Location: FF_X69_Y38_N23
\EW|regis|regfile_rtl_0_bypass[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(66));

-- Location: FF_X67_Y37_N31
\EW|regis|regfile_rtl_0_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(64));

-- Location: FF_X68_Y37_N31
\EW|regis|regfile_rtl_0_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(58));

-- Location: FF_X68_Y39_N7
\EW|regis|regfile_rtl_0_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(50));

-- Location: FF_X70_Y36_N23
\EW|regis|regfile_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(44));

-- Location: LCCOMB_X68_Y32_N16
\EW|myalu|lo[0]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~223_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|regis|readdata2[0]~67_combout\ & ((\EW|regis|readdata1[0]~83_combout\) # 
-- (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|regis|readdata2[0]~67_combout\ & (!\EW|controller|alu_op[0]~21_combout\ & \EW|regis|readdata1[0]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[0]~67_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|regis|readdata1[0]~83_combout\,
	combout => \EW|myalu|lo[0]~223_combout\);

-- Location: LCCOMB_X68_Y32_N30
\EW|myalu|lo[0]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~224_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|lo[0]~223_combout\))) # (!\EW|controller|alu_op[1]~14_combout\ & (\EW|myalu|Add4~44_combout\)))) # 
-- (!\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|lo[0]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|Add4~44_combout\,
	datad => \EW|myalu|lo[0]~223_combout\,
	combout => \EW|myalu|lo[0]~224_combout\);

-- Location: LCCOMB_X74_Y32_N20
\EW|myalu|Add4~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~76_combout\ = \EW|controller|alu_op[0]~21_combout\ $ (\EW|controller|alu_op[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|Add4~76_combout\);

-- Location: LCCOMB_X76_Y31_N22
\EW|myalu|lo[1]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~231_combout\ = (\EW|myalu|ShiftRight1~65_combout\) # ((!\EW|myalu|lo[18]~98_combout\ & \EW|myalu|ShiftRight1~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datac => \EW|myalu|ShiftRight1~65_combout\,
	datad => \EW|myalu|ShiftRight1~66_combout\,
	combout => \EW|myalu|lo[1]~231_combout\);

-- Location: LCCOMB_X72_Y31_N10
\EW|myalu|lo[1]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~241_combout\ = (\EW|regis|readdata1[1]~82_combout\ & ((\EW|myfetch|instruction_EX\(1)) # (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|regis|readdata1[1]~82_combout\ & (\EW|myfetch|instruction_EX\(1) & 
-- !\EW|controller|alu_op[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[1]~82_combout\,
	datab => \EW|myfetch|instruction_EX\(1),
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[1]~241_combout\);

-- Location: LCCOMB_X72_Y31_N30
\EW|myalu|lo[1]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~243_combout\ = (\EW|controller|alu_op[3]~9_combout\ & (\EW|regis|readdata1[1]~82_combout\ $ (\EW|myfetch|instruction_EX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[1]~82_combout\,
	datab => \EW|myfetch|instruction_EX\(1),
	datad => \EW|controller|alu_op[3]~9_combout\,
	combout => \EW|myalu|lo[1]~243_combout\);

-- Location: LCCOMB_X80_Y36_N10
\EW|myalu|ShiftRight0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~83_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (((\EW|myalu|ShiftRight1~18_combout\ & \EW|controller|alu_shamt[2]~2_combout\)))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|regis|regfile~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|regis|regfile~24_combout\,
	datac => \EW|myalu|ShiftRight1~18_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftRight0~83_combout\);

-- Location: LCCOMB_X77_Y34_N26
\EW|myalu|lo[4]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~282_combout\ = (\EW|regis|readdata2[4]~58_combout\ & (\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[10]~581_combout\) # (!\EW|regis|readdata1[4]~62_combout\)))) # (!\EW|regis|readdata2[4]~58_combout\ & (\EW|myalu|lo[10]~102_combout\ $ 
-- (((!\EW|myalu|lo[10]~581_combout\ & !\EW|regis|readdata1[4]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[4]~58_combout\,
	datab => \EW|myalu|lo[10]~581_combout\,
	datac => \EW|myalu|lo[10]~102_combout\,
	datad => \EW|regis|readdata1[4]~62_combout\,
	combout => \EW|myalu|lo[4]~282_combout\);

-- Location: LCCOMB_X79_Y37_N24
\EW|myalu|ShiftRight0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~89_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftRight0~22_combout\)) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftRight1~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~22_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftRight1~42_combout\,
	combout => \EW|myalu|ShiftRight0~89_combout\);

-- Location: LCCOMB_X67_Y34_N12
\EW|myalu|lo[5]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~289_combout\ = (!\EW|controller|alu_op[3]~6_combout\ & (\EW|myalu|Mult0|auto_generated|w569w\(5) & ((!\EW|controller|alu_op[3]~7_combout\) # (!\EW|controller|alu_op[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~8_combout\,
	datab => \EW|controller|alu_op[3]~6_combout\,
	datac => \EW|controller|alu_op[3]~7_combout\,
	datad => \EW|myalu|Mult0|auto_generated|w569w\(5),
	combout => \EW|myalu|lo[5]~289_combout\);

-- Location: LCCOMB_X74_Y31_N10
\EW|myalu|ShiftLeft0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~49_combout\ = (\EW|myalu|ShiftLeft0~48_combout\ & \EW|controller|alu_shamt[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|ShiftLeft0~48_combout\,
	datad => \EW|controller|alu_shamt[3]~3_combout\,
	combout => \EW|myalu|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X66_Y32_N10
\EW|myalu|lo[6]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~305_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # ((\EW|myfetch|instruction_EX\(6) & \EW|regis|readdata1[6]~58_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & 
-- (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myfetch|instruction_EX\(6)) # (\EW|regis|readdata1[6]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(6),
	datab => \EW|regis|readdata1[6]~58_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[6]~305_combout\);

-- Location: LCCOMB_X79_Y34_N4
\EW|myalu|ShiftRight1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~70_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftRight1~45_combout\)) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftRight0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftRight1~45_combout\,
	datad => \EW|myalu|ShiftRight0~22_combout\,
	combout => \EW|myalu|ShiftRight1~70_combout\);

-- Location: LCCOMB_X79_Y32_N4
\EW|myalu|lo~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~317_combout\ = (\EW|regis|Equal2~1_combout\ & (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~30_combout\)))) # (!\EW|regis|Equal2~1_combout\ & (\EW|regis|readdata1[12]~49_combout\ $ (((\EW|regis|Equal3~1_combout\ & 
-- \EW|regis|regfile~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|readdata1[12]~49_combout\,
	datad => \EW|regis|regfile~30_combout\,
	combout => \EW|myalu|lo~317_combout\);

-- Location: LCCOMB_X77_Y34_N22
\EW|myalu|lo~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~318_combout\ = (\EW|regis|Equal2~1_combout\ & (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~30_combout\)))) # (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|readdata1[12]~49_combout\) # ((\EW|regis|Equal3~1_combout\ & 
-- \EW|regis|regfile~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|readdata1[12]~49_combout\,
	datad => \EW|regis|regfile~30_combout\,
	combout => \EW|myalu|lo~318_combout\);

-- Location: LCCOMB_X69_Y37_N8
\EW|myalu|lo[12]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[12]~326_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|regis|readdata1[12]~76_combout\ & ((\EW|myfetch|instruction_EX\(12)) # 
-- (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|regis|readdata1[12]~76_combout\ & (!\EW|controller|alu_op[0]~21_combout\ & \EW|myfetch|instruction_EX\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[12]~76_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|myfetch|instruction_EX\(12),
	combout => \EW|myalu|lo[12]~326_combout\);

-- Location: LCCOMB_X69_Y37_N14
\EW|myalu|lo[12]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[12]~327_combout\ = (\EW|myalu|lo[10]~121_combout\ & ((\EW|myalu|lo[12]~326_combout\ & ((\EW|myalu|lo~605_combout\))) # (!\EW|myalu|lo[12]~326_combout\ & (\EW|myalu|ShiftLeft0~53_combout\)))) # (!\EW|myalu|lo[10]~121_combout\ & 
-- (\EW|myalu|lo[12]~326_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~121_combout\,
	datab => \EW|myalu|lo[12]~326_combout\,
	datac => \EW|myalu|ShiftLeft0~53_combout\,
	datad => \EW|myalu|lo~605_combout\,
	combout => \EW|myalu|lo[12]~327_combout\);

-- Location: LCCOMB_X77_Y33_N6
\EW|myalu|lo~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~329_combout\ = (\EW|regis|Equal2~1_combout\ & (\EW|regis|Equal3~1_combout\ & (\EW|regis|regfile~31_combout\))) # (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|readdata1[13]~48_combout\) # ((\EW|regis|Equal3~1_combout\ & 
-- \EW|regis|regfile~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|regfile~31_combout\,
	datad => \EW|regis|readdata1[13]~48_combout\,
	combout => \EW|myalu|lo~329_combout\);

-- Location: LCCOMB_X69_Y30_N20
\EW|myalu|lo[13]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[13]~337_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|regis|readdata1[13]~75_combout\ & ((\EW|myfetch|instruction_EX\(13)) # 
-- (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|regis|readdata1[13]~75_combout\ & (\EW|myfetch|instruction_EX\(13) & !\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[13]~75_combout\,
	datab => \EW|myfetch|instruction_EX\(13),
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[13]~337_combout\);

-- Location: LCCOMB_X69_Y30_N2
\EW|myalu|lo[13]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[13]~338_combout\ = (\EW|myalu|lo[10]~121_combout\ & ((\EW|myalu|lo[13]~337_combout\ & ((\EW|myalu|lo~607_combout\))) # (!\EW|myalu|lo[13]~337_combout\ & (\EW|myalu|ShiftLeft0~56_combout\)))) # (!\EW|myalu|lo[10]~121_combout\ & 
-- (\EW|myalu|lo[13]~337_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~121_combout\,
	datab => \EW|myalu|lo[13]~337_combout\,
	datac => \EW|myalu|ShiftLeft0~56_combout\,
	datad => \EW|myalu|lo~607_combout\,
	combout => \EW|myalu|lo[13]~338_combout\);

-- Location: LCCOMB_X74_Y34_N26
\EW|myalu|lo[13]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[13]~339_combout\ = (\EW|myalu|lo[10]~116_combout\ & ((\EW|myalu|lo[10]~125_combout\ & (\EW|myalu|Add4~70_combout\)) # (!\EW|myalu|lo[10]~125_combout\ & ((\EW|myalu|lo[13]~608_combout\))))) # (!\EW|myalu|lo[10]~116_combout\ & 
-- (((!\EW|myalu|lo[10]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~116_combout\,
	datab => \EW|myalu|Add4~70_combout\,
	datac => \EW|myalu|lo[13]~608_combout\,
	datad => \EW|myalu|lo[10]~125_combout\,
	combout => \EW|myalu|lo[13]~339_combout\);

-- Location: LCCOMB_X69_Y40_N10
\EW|myfetch|mem~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~24_combout\ = (!\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(1))) # (!\EW|myfetch|pc\(3) & ((\EW|myfetch|pc\(1)) # (\EW|myfetch|pc\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~24_combout\);

-- Location: LCCOMB_X69_Y40_N12
\EW|myfetch|mem~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~27_combout\ = (\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(6) & \EW|myfetch|pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~27_combout\);

-- Location: LCCOMB_X65_Y32_N2
\EW|controller|pcsrc_EX[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[0]~3_combout\ = (!\EW|myfetch|instruction_EX\(4) & (!\EW|myfetch|instruction_EX\(0) & (\EW|controller|Equal1~0_combout\ & \EW|controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(4),
	datab => \EW|myfetch|instruction_EX\(0),
	datac => \EW|controller|Equal1~0_combout\,
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|controller|pcsrc_EX[0]~3_combout\);

-- Location: LCCOMB_X66_Y30_N12
\EW|myalu|ShiftLeft0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~57_combout\ = (\EW|myfetch|instruction_EX\(7) & ((\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(13))) # (!\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(15)))))) # (!\EW|myfetch|instruction_EX\(7) & 
-- (((\EW|myfetch|instruction_EX\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(13),
	datad => \EW|myfetch|instruction_EX\(15),
	combout => \EW|myalu|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X75_Y32_N16
\EW|myalu|ShiftLeft1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~83_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~8_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|regfile~8_combout\,
	datad => \EW|regis|regfile~9_combout\,
	combout => \EW|myalu|ShiftLeft1~83_combout\);

-- Location: LCCOMB_X75_Y32_N18
\EW|myalu|ShiftLeft1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~86_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~7_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|regfile~7_combout\,
	datad => \EW|regis|regfile~4_combout\,
	combout => \EW|myalu|ShiftLeft1~86_combout\);

-- Location: LCCOMB_X75_Y32_N28
\EW|myalu|lo[28]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~345_combout\ = (\EW|myalu|ShiftRight0~20_combout\ & ((\EW|myalu|ShiftLeft1~85_combout\) # ((\EW|myalu|lo[2]~144_combout\)))) # (!\EW|myalu|ShiftRight0~20_combout\ & (((!\EW|myalu|lo[2]~144_combout\ & \EW|myalu|ShiftLeft1~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~85_combout\,
	datab => \EW|myalu|ShiftRight0~20_combout\,
	datac => \EW|myalu|lo[2]~144_combout\,
	datad => \EW|myalu|ShiftLeft1~86_combout\,
	combout => \EW|myalu|lo[28]~345_combout\);

-- Location: LCCOMB_X75_Y32_N6
\EW|myalu|lo[28]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~346_combout\ = (\EW|myalu|lo[2]~144_combout\ & ((\EW|myalu|lo[28]~345_combout\ & ((\EW|myalu|ShiftLeft1~92_combout\))) # (!\EW|myalu|lo[28]~345_combout\ & (\EW|myalu|ShiftLeft1~83_combout\)))) # (!\EW|myalu|lo[2]~144_combout\ & 
-- (((\EW|myalu|lo[28]~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[2]~144_combout\,
	datab => \EW|myalu|ShiftLeft1~83_combout\,
	datac => \EW|myalu|ShiftLeft1~92_combout\,
	datad => \EW|myalu|lo[28]~345_combout\,
	combout => \EW|myalu|lo[28]~346_combout\);

-- Location: LCCOMB_X72_Y30_N18
\EW|myalu|lo[28]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~347_combout\ = (\EW|myalu|lo[18]~98_combout\ & (!\EW|myalu|ShiftRight0~20_combout\ & (!\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|ShiftRight0~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datab => \EW|myalu|ShiftRight0~20_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|ShiftRight0~87_combout\,
	combout => \EW|myalu|lo[28]~347_combout\);

-- Location: LCCOMB_X72_Y30_N0
\EW|myalu|lo[28]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~348_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((!\EW|controller|alu_op[2]~5_combout\))) # (!\EW|controller|alu_op[1]~14_combout\ & (!\EW|controller|alu_op[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[28]~348_combout\);

-- Location: LCCOMB_X72_Y30_N22
\EW|myalu|lo[28]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~349_combout\ = (\EW|controller|alu_op[1]~14_combout\) # ((!\EW|myalu|lo[18]~98_combout\ & \EW|controller|alu_op[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[28]~349_combout\);

-- Location: LCCOMB_X72_Y30_N24
\EW|myalu|lo[28]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~350_combout\ = (\EW|myalu|lo[28]~348_combout\ & ((\EW|myalu|lo[28]~349_combout\ & (\EW|myalu|ShiftRight1~72_combout\)) # (!\EW|myalu|lo[28]~349_combout\ & ((\EW|myalu|lo[28]~347_combout\))))) # (!\EW|myalu|lo[28]~348_combout\ & 
-- (((!\EW|myalu|lo[28]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~72_combout\,
	datab => \EW|myalu|lo[28]~348_combout\,
	datac => \EW|myalu|lo[28]~349_combout\,
	datad => \EW|myalu|lo[28]~347_combout\,
	combout => \EW|myalu|lo[28]~350_combout\);

-- Location: LCCOMB_X73_Y35_N10
\EW|myalu|lo[28]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~351_combout\ = (\EW|myalu|lo[28]~350_combout\ & (((\EW|myalu|lo[28]~346_combout\)) # (!\EW|myalu|lo[0]~220_combout\))) # (!\EW|myalu|lo[28]~350_combout\ & (\EW|myalu|lo[0]~220_combout\ & (\EW|myalu|ShiftLeft1~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[28]~350_combout\,
	datab => \EW|myalu|lo[0]~220_combout\,
	datac => \EW|myalu|ShiftLeft1~77_combout\,
	datad => \EW|myalu|lo[28]~346_combout\,
	combout => \EW|myalu|lo[28]~351_combout\);

-- Location: LCCOMB_X76_Y35_N2
\EW|myalu|Add4~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~77_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|regfile~4_combout\) # (!\EW|regis|Equal3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|regis|regfile~4_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|Add4~77_combout\);

-- Location: LCCOMB_X76_Y35_N16
\EW|myalu|Add4~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~79_combout\ = (\EW|myalu|Add4~77_combout\) # ((\EW|myalu|Add4~78_combout\ & \EW|regis|regfile~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Add4~78_combout\,
	datac => \EW|regis|regfile~40_combout\,
	datad => \EW|myalu|Add4~77_combout\,
	combout => \EW|myalu|Add4~79_combout\);

-- Location: LCCOMB_X68_Y33_N30
\EW|myalu|Add4~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~84_combout\ = (\EW|myalu|Add4~80_combout\ & (((\EW|myfetch|instruction_EX\(15))))) # (!\EW|myalu|Add4~80_combout\ & (!\EW|regis|Equal2~1_combout\ & (\EW|regis|regfile~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~80_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|regfile~41_combout\,
	datad => \EW|myfetch|instruction_EX\(15),
	combout => \EW|myalu|Add4~84_combout\);

-- Location: LCCOMB_X68_Y33_N26
\EW|myalu|Add4~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~87_combout\ = (\EW|myalu|Add4~80_combout\ & (\EW|myfetch|instruction_EX\(15))) # (!\EW|myalu|Add4~80_combout\ & (((!\EW|regis|Equal2~1_combout\ & \EW|regis|regfile~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~80_combout\,
	datab => \EW|myfetch|instruction_EX\(15),
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|regfile~42_combout\,
	combout => \EW|myalu|Add4~87_combout\);

-- Location: LCCOMB_X68_Y33_N22
\EW|myalu|Add4~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~90_combout\ = (\EW|myalu|Add4~80_combout\ & (((\EW|myfetch|instruction_EX\(15))))) # (!\EW|myalu|Add4~80_combout\ & (!\EW|regis|Equal2~1_combout\ & (\EW|regis|regfile~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~80_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|regfile~43_combout\,
	datad => \EW|myfetch|instruction_EX\(15),
	combout => \EW|myalu|Add4~90_combout\);

-- Location: LCCOMB_X67_Y37_N22
\EW|myalu|Add4~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~93_combout\ = (\EW|myalu|Add4~80_combout\ & (((\EW|myfetch|instruction_EX\(15))))) # (!\EW|myalu|Add4~80_combout\ & (!\EW|regis|Equal2~1_combout\ & (\EW|regis|regfile~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|regis|regfile~44_combout\,
	datac => \EW|myalu|Add4~80_combout\,
	datad => \EW|myfetch|instruction_EX\(15),
	combout => \EW|myalu|Add4~93_combout\);

-- Location: LCCOMB_X68_Y37_N10
\EW|myalu|Add4~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~96_combout\ = (\EW|myalu|Add4~80_combout\ & (\EW|myfetch|instruction_EX\(15))) # (!\EW|myalu|Add4~80_combout\ & (((!\EW|regis|Equal2~1_combout\ & \EW|regis|regfile~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~80_combout\,
	datab => \EW|myfetch|instruction_EX\(15),
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|regfile~45_combout\,
	combout => \EW|myalu|Add4~96_combout\);

-- Location: LCCOMB_X68_Y39_N24
\EW|myalu|Add4~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~99_combout\ = (\EW|myalu|Add4~80_combout\ & (((\EW|myfetch|instruction_EX\(15))))) # (!\EW|myalu|Add4~80_combout\ & (!\EW|regis|Equal2~1_combout\ & (\EW|regis|regfile~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|regis|regfile~46_combout\,
	datac => \EW|myalu|Add4~80_combout\,
	datad => \EW|myfetch|instruction_EX\(15),
	combout => \EW|myalu|Add4~99_combout\);

-- Location: LCCOMB_X69_Y39_N2
\EW|myalu|Add4~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~100_combout\ = (\EW|myfetch|instruction_EX\(26) & (\EW|regis|Equal3~1_combout\ & (\EW|regis|regfile~12_combout\))) # (!\EW|myfetch|instruction_EX\(26) & (\EW|controller|alu_op[0]~20_combout\ $ (((\EW|regis|Equal3~1_combout\ & 
-- \EW|regis|regfile~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|regfile~12_combout\,
	datad => \EW|controller|alu_op[0]~20_combout\,
	combout => \EW|myalu|Add4~100_combout\);

-- Location: LCCOMB_X69_Y39_N28
\EW|myalu|Add4~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~101_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|myalu|Add4~78_combout\ & \EW|regis|regfile~47_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (((\EW|myalu|Add4~78_combout\ & \EW|regis|regfile~47_combout\)) # 
-- (!\EW|myalu|Add4~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|myalu|Add4~100_combout\,
	datac => \EW|myalu|Add4~78_combout\,
	datad => \EW|regis|regfile~47_combout\,
	combout => \EW|myalu|Add4~101_combout\);

-- Location: LCCOMB_X68_Y39_N14
\EW|myalu|Add4~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~105_combout\ = (\EW|myalu|Add4~80_combout\ & (((\EW|myfetch|instruction_EX\(15))))) # (!\EW|myalu|Add4~80_combout\ & (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|regfile~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|myfetch|instruction_EX\(15),
	datac => \EW|myalu|Add4~80_combout\,
	datad => \EW|regis|regfile~50_combout\,
	combout => \EW|myalu|Add4~105_combout\);

-- Location: LCCOMB_X68_Y38_N8
\EW|myalu|Add4~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~108_combout\ = (\EW|myalu|Add4~80_combout\ & (((\EW|myfetch|instruction_EX\(15))))) # (!\EW|myalu|Add4~80_combout\ & (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|regfile~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~80_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|myfetch|instruction_EX\(15),
	datad => \EW|regis|regfile~51_combout\,
	combout => \EW|myalu|Add4~108_combout\);

-- Location: LCCOMB_X69_Y38_N16
\EW|myalu|Add4~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~109_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|regis|regfile~16_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|Add4~109_combout\);

-- Location: LCCOMB_X68_Y38_N6
\EW|myalu|Add4~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~110_combout\ = (\EW|myalu|Add4~109_combout\) # ((\EW|myalu|Add4~80_combout\ & (!\EW|regis|Equal2~1_combout\ & \EW|regis|regfile~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~80_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|regfile~52_combout\,
	datad => \EW|myalu|Add4~109_combout\,
	combout => \EW|myalu|Add4~110_combout\);

-- Location: LCCOMB_X74_Y38_N0
\EW|myalu|Add4~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~112_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|regfile~17_combout\) # (!\EW|regis|Equal3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|regis|regfile~17_combout\,
	combout => \EW|myalu|Add4~112_combout\);

-- Location: LCCOMB_X74_Y38_N10
\EW|myalu|Add4~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~113_combout\ = (\EW|myalu|Add4~112_combout\) # ((\EW|myalu|Add4~80_combout\ & (!\EW|regis|Equal2~1_combout\ & \EW|regis|regfile~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~80_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|regfile~48_combout\,
	datad => \EW|myalu|Add4~112_combout\,
	combout => \EW|myalu|Add4~113_combout\);

-- Location: LCCOMB_X70_Y36_N6
\EW|myalu|Add4~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~115_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|regis|regfile~18_combout\,
	datad => \EW|regis|Equal3~1_combout\,
	combout => \EW|myalu|Add4~115_combout\);

-- Location: LCCOMB_X70_Y36_N8
\EW|myalu|Add4~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~117_combout\ = (\EW|myalu|Add4~80_combout\ & (\EW|myfetch|instruction_EX\(15))) # (!\EW|myalu|Add4~80_combout\ & (((!\EW|regis|Equal2~1_combout\ & \EW|regis|regfile~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~80_combout\,
	datab => \EW|myfetch|instruction_EX\(15),
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|regfile~49_combout\,
	combout => \EW|myalu|Add4~117_combout\);

-- Location: LCCOMB_X76_Y35_N10
\EW|myalu|lo~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~368_combout\ = (\EW|regis|regfile~6_combout\ & (\EW|regis|Equal3~1_combout\ $ (((!\EW|regis|Equal2~1_combout\ & \EW|regis|regfile~39_combout\))))) # (!\EW|regis|regfile~6_combout\ & (((!\EW|regis|Equal2~1_combout\ & 
-- \EW|regis|regfile~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~6_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|regfile~39_combout\,
	combout => \EW|myalu|lo~368_combout\);

-- Location: LCCOMB_X76_Y35_N4
\EW|myalu|lo~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~369_combout\ = (\EW|regis|regfile~6_combout\ & ((\EW|regis|Equal3~1_combout\) # ((!\EW|regis|Equal2~1_combout\ & \EW|regis|regfile~39_combout\)))) # (!\EW|regis|regfile~6_combout\ & (((!\EW|regis|Equal2~1_combout\ & 
-- \EW|regis|regfile~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~6_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|regfile~39_combout\,
	combout => \EW|myalu|lo~369_combout\);

-- Location: LCCOMB_X74_Y36_N4
\EW|myalu|ShiftLeft1~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~93_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~9_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~9_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|regis|regfile~7_combout\,
	combout => \EW|myalu|ShiftLeft1~93_combout\);

-- Location: LCCOMB_X75_Y32_N0
\EW|myalu|ShiftLeft1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~96_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~4_combout\))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~6_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|regis|regfile~4_combout\,
	combout => \EW|myalu|ShiftLeft1~96_combout\);

-- Location: LCCOMB_X75_Y32_N30
\EW|myalu|lo[29]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~370_combout\ = (\EW|myalu|lo[2]~144_combout\ & (((\EW|myalu|ShiftRight0~20_combout\)))) # (!\EW|myalu|lo[2]~144_combout\ & ((\EW|myalu|ShiftRight0~20_combout\ & (\EW|myalu|ShiftLeft1~95_combout\)) # (!\EW|myalu|ShiftRight0~20_combout\ & 
-- ((\EW|myalu|ShiftLeft1~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[2]~144_combout\,
	datab => \EW|myalu|ShiftLeft1~95_combout\,
	datac => \EW|myalu|ShiftRight0~20_combout\,
	datad => \EW|myalu|ShiftLeft1~96_combout\,
	combout => \EW|myalu|lo[29]~370_combout\);

-- Location: LCCOMB_X73_Y35_N4
\EW|myalu|lo[29]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~371_combout\ = (\EW|myalu|lo[27]~355_combout\ & ((\EW|myalu|lo[29]~370_combout\) # ((\EW|myalu|ShiftLeft1~93_combout\)))) # (!\EW|myalu|lo[27]~355_combout\ & (((!\EW|myalu|lo~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[29]~370_combout\,
	datab => \EW|myalu|ShiftLeft1~93_combout\,
	datac => \EW|myalu|lo[27]~355_combout\,
	datad => \EW|myalu|lo~369_combout\,
	combout => \EW|myalu|lo[29]~371_combout\);

-- Location: LCCOMB_X73_Y35_N30
\EW|myalu|lo[29]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~372_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|controller|alu_op[0]~21_combout\ & (\EW|myalu|lo[29]~371_combout\)) # 
-- (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo~368_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[29]~371_combout\,
	datac => \EW|myalu|lo~368_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[29]~372_combout\);

-- Location: LCCOMB_X77_Y32_N4
\EW|myalu|ShiftLeft1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~102_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~99_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftLeft1~101_combout\,
	datac => \EW|myalu|ShiftLeft1~99_combout\,
	datad => \EW|regis|Equal3~1_combout\,
	combout => \EW|myalu|ShiftLeft1~102_combout\);

-- Location: LCCOMB_X75_Y32_N24
\EW|myalu|lo[29]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~373_combout\ = (\EW|myalu|lo[2]~144_combout\ & ((\EW|myalu|ShiftLeft1~102_combout\) # (!\EW|myalu|lo[29]~370_combout\))) # (!\EW|myalu|lo[2]~144_combout\ & ((\EW|myalu|lo[29]~370_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[2]~144_combout\,
	datab => \EW|myalu|ShiftLeft1~102_combout\,
	datac => \EW|myalu|lo[29]~370_combout\,
	combout => \EW|myalu|lo[29]~373_combout\);

-- Location: LCCOMB_X72_Y30_N10
\EW|myalu|lo[29]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~374_combout\ = (\EW|myalu|lo[18]~98_combout\ & (!\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|ShiftRight0~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|ShiftRight0~98_combout\,
	combout => \EW|myalu|lo[29]~374_combout\);

-- Location: LCCOMB_X72_Y30_N28
\EW|myalu|lo[29]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~375_combout\ = (\EW|myalu|lo[28]~349_combout\ & (\EW|myalu|lo[28]~348_combout\ & (\EW|myalu|ShiftRight1~73_combout\))) # (!\EW|myalu|lo[28]~349_combout\ & (((\EW|myalu|lo[29]~374_combout\)) # (!\EW|myalu|lo[28]~348_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[28]~349_combout\,
	datab => \EW|myalu|lo[28]~348_combout\,
	datac => \EW|myalu|ShiftRight1~73_combout\,
	datad => \EW|myalu|lo[29]~374_combout\,
	combout => \EW|myalu|lo[29]~375_combout\);

-- Location: LCCOMB_X73_Y35_N0
\EW|myalu|lo[29]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~376_combout\ = (\EW|myalu|lo[29]~375_combout\ & (\EW|myalu|lo[29]~371_combout\)) # (!\EW|myalu|lo[29]~375_combout\ & ((\EW|myalu|ShiftLeft1~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|lo[29]~371_combout\,
	datac => \EW|myalu|lo[29]~375_combout\,
	datad => \EW|myalu|ShiftLeft1~82_combout\,
	combout => \EW|myalu|lo[29]~376_combout\);

-- Location: LCCOMB_X73_Y35_N26
\EW|myalu|lo[29]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~377_combout\ = (\EW|myalu|lo[0]~220_combout\ & (\EW|myalu|lo[29]~376_combout\ & ((\EW|myalu|lo[29]~373_combout\) # (!\EW|myalu|lo[29]~375_combout\)))) # (!\EW|myalu|lo[0]~220_combout\ & (((\EW|myalu|lo[29]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[29]~373_combout\,
	datab => \EW|myalu|lo[0]~220_combout\,
	datac => \EW|myalu|lo[29]~375_combout\,
	datad => \EW|myalu|lo[29]~376_combout\,
	combout => \EW|myalu|lo[29]~377_combout\);

-- Location: LCCOMB_X76_Y35_N22
\EW|myalu|Add4~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~144_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|regfile~6_combout\) # (!\EW|regis|Equal3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|regis|regfile~6_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|Add4~144_combout\);

-- Location: LCCOMB_X76_Y35_N20
\EW|myalu|Add4~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~145_combout\ = (\EW|myalu|Add4~144_combout\) # ((\EW|myalu|Add4~78_combout\ & \EW|regis|regfile~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Add4~78_combout\,
	datac => \EW|myalu|Add4~144_combout\,
	datad => \EW|regis|regfile~39_combout\,
	combout => \EW|myalu|Add4~145_combout\);

-- Location: LCCOMB_X73_Y30_N30
\EW|myalu|lo[30]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~384_combout\ = (!\EW|myalu|ShiftRight0~99_combout\ & (\EW|myalu|lo[18]~98_combout\ & (\EW|myalu|ShiftRight1~38_combout\ & !\EW|controller|alu_op[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~99_combout\,
	datab => \EW|myalu|lo[18]~98_combout\,
	datac => \EW|myalu|ShiftRight1~38_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[30]~384_combout\);

-- Location: LCCOMB_X74_Y38_N14
\EW|myalu|ShiftLeft1~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~103_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~18_combout\) # ((\EW|myalu|ShiftLeft1~11_combout\ & \EW|regis|regfile~17_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (\EW|myalu|ShiftLeft1~11_combout\ & 
-- ((\EW|regis|regfile~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~11_combout\,
	datac => \EW|regis|regfile~18_combout\,
	datad => \EW|regis|regfile~17_combout\,
	combout => \EW|myalu|ShiftLeft1~103_combout\);

-- Location: LCCOMB_X70_Y37_N22
\EW|myalu|Add4~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~149_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|regfile~5_combout\) # (!\EW|regis|Equal3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|regis|regfile~5_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|Add4~149_combout\);

-- Location: LCCOMB_X68_Y37_N24
\EW|myalu|Add4~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~150_combout\ = (\EW|myalu|Add4~149_combout\) # ((\EW|regis|regfile~38_combout\ & \EW|myalu|Add4~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~38_combout\,
	datac => \EW|myalu|Add4~78_combout\,
	datad => \EW|myalu|Add4~149_combout\,
	combout => \EW|myalu|Add4~150_combout\);

-- Location: LCCOMB_X70_Y30_N12
\EW|myalu|ShiftLeft0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~61_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & (\EW|myfetch|instruction_EX\(15) & (\EW|myfetch|instruction_EX\(7) & \EW|controller|alu_shamt[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[0]~1_combout\,
	datab => \EW|myfetch|instruction_EX\(15),
	datac => \EW|myfetch|instruction_EX\(7),
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X70_Y30_N18
\EW|myalu|lo[30]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~394_combout\ = (\EW|myalu|lo[18]~98_combout\ & (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftLeft0~61_combout\)))) # (!\EW|myalu|lo[18]~98_combout\ & (((\EW|myalu|ShiftLeft0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myalu|lo[18]~98_combout\,
	datac => \EW|myalu|ShiftLeft0~28_combout\,
	datad => \EW|myalu|ShiftLeft0~61_combout\,
	combout => \EW|myalu|lo[30]~394_combout\);

-- Location: LCCOMB_X74_Y32_N4
\EW|myalu|lo[31]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~397_combout\ = (\EW|myalu|Add4~168_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # ((\EW|myalu|ShiftRight1~62_combout\ & \EW|myalu|ShiftLeft1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~62_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|Add4~168_combout\,
	datad => \EW|myalu|ShiftLeft1~8_combout\,
	combout => \EW|myalu|lo[31]~397_combout\);

-- Location: LCCOMB_X68_Y36_N24
\EW|myalu|Add4~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~156_combout\ = (\EW|myalu|lo[1]~597_combout\ & (\EW|myalu|lo[5]~254_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (!\EW|myalu|Add4~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|myalu|Add4~168_combout\,
	datac => \EW|myalu|lo[1]~597_combout\,
	datad => \EW|myalu|lo[5]~254_combout\,
	combout => \EW|myalu|Add4~156_combout\);

-- Location: LCCOMB_X69_Y35_N4
\EW|myalu|lo[31]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~405_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # ((\EW|myalu|Add4~168_combout\ & \EW|myalu|Add4~169_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & 
-- (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|Add4~168_combout\) # (\EW|myalu|Add4~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~168_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|Add4~169_combout\,
	combout => \EW|myalu|lo[31]~405_combout\);

-- Location: LCCOMB_X69_Y35_N22
\EW|myalu|lo[31]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~406_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|controller|alu_op[1]~14_combout\ & (\EW|myalu|lo[31]~405_combout\)) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|Add4~160_combout\))))) # 
-- (!\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[31]~405_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[31]~405_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|Add4~160_combout\,
	combout => \EW|myalu|lo[31]~406_combout\);

-- Location: LCCOMB_X67_Y36_N18
\EW|myalu|lo[31]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~409_combout\ = (!\EW|myalu|lo[18]~98_combout\ & (\EW|controller|alu_op[1]~14_combout\ & (\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|ShiftLeft0~14_combout\,
	combout => \EW|myalu|lo[31]~409_combout\);

-- Location: LCCOMB_X70_Y36_N18
\EW|myalu|lo[31]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~410_combout\ = (\EW|myalu|Add4~76_combout\ & ((\EW|myalu|lo[31]~409_combout\) # ((!\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|Add4~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[31]~409_combout\,
	datac => \EW|myalu|Add4~76_combout\,
	datad => \EW|myalu|Add4~160_combout\,
	combout => \EW|myalu|lo[31]~410_combout\);

-- Location: LCCOMB_X70_Y36_N16
\EW|myalu|lo[31]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~411_combout\ = (\EW|myalu|lo[31]~410_combout\) # ((!\EW|myalu|Add4~76_combout\ & (\EW|myalu|Add4~170_combout\ & \EW|regis|regfile~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~76_combout\,
	datab => \EW|myalu|Add4~170_combout\,
	datac => \EW|regis|regfile~37_combout\,
	datad => \EW|myalu|lo[31]~410_combout\,
	combout => \EW|myalu|lo[31]~411_combout\);

-- Location: LCCOMB_X74_Y32_N22
\EW|myalu|lo[27]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~421_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((!\EW|myalu|lo[18]~98_combout\))) # (!\EW|controller|alu_op[1]~14_combout\ & (!\EW|controller|alu_op[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|myalu|lo[18]~98_combout\,
	combout => \EW|myalu|lo[27]~421_combout\);

-- Location: LCCOMB_X69_Y34_N12
\EW|myalu|lo[27]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~439_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|regis|readdata1[27]~87_combout\ & (!\EW|regis|readdata2[27]~83_combout\ & 
-- !\EW|controller|alu_op[0]~21_combout\)) # (!\EW|regis|readdata1[27]~87_combout\ & (\EW|regis|readdata2[27]~83_combout\ $ (\EW|controller|alu_op[0]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[27]~87_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|regis|readdata2[27]~83_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[27]~439_combout\);

-- Location: LCCOMB_X73_Y33_N12
\EW|myalu|lo[25]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~451_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[2]~5_combout\) # ((!\EW|regis|readdata1[25]~89_combout\ & !\EW|regis|readdata2[25]~85_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & 
-- (!\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|readdata1[25]~89_combout\ $ (\EW|regis|readdata2[25]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|regis|readdata1[25]~89_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|regis|readdata2[25]~85_combout\,
	combout => \EW|myalu|lo[25]~451_combout\);

-- Location: LCCOMB_X66_Y30_N14
\EW|myalu|ShiftLeft0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~65_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~51_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft0~51_combout\,
	datad => \EW|myalu|ShiftLeft0~58_combout\,
	combout => \EW|myalu|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X70_Y31_N22
\EW|myalu|lo[18]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~478_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|regis|readdata2[18]~65_combout\ & (!\EW|controller|alu_op[0]~21_combout\ & 
-- !\EW|regis|readdata1[18]~72_combout\)) # (!\EW|regis|readdata2[18]~65_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (\EW|regis|readdata1[18]~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|regis|readdata2[18]~65_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|regis|readdata1[18]~72_combout\,
	combout => \EW|myalu|lo[18]~478_combout\);

-- Location: LCCOMB_X70_Y30_N30
\EW|myalu|lo[18]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~483_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (\EW|myalu|ShiftLeft0~23_combout\ & !\EW|myalu|ShiftRight0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|ShiftLeft0~23_combout\,
	datad => \EW|myalu|ShiftRight0~20_combout\,
	combout => \EW|myalu|lo[18]~483_combout\);

-- Location: LCCOMB_X77_Y31_N2
\EW|myalu|lo[17]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~493_combout\ = (\EW|myalu|ShiftLeft1~23_combout\ & (!\EW|controller|alu_op[2]~5_combout\ & !\EW|myalu|ShiftRight0~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftLeft1~23_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|ShiftRight0~99_combout\,
	combout => \EW|myalu|lo[17]~493_combout\);

-- Location: LCCOMB_X72_Y31_N6
\EW|myalu|lo[17]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~494_combout\ = (\EW|myalu|lo[18]~473_combout\ & ((\EW|myalu|lo[18]~474_combout\ & ((\EW|myalu|lo[17]~493_combout\))) # (!\EW|myalu|lo[18]~474_combout\ & (\EW|myalu|ShiftRight0~81_combout\)))) # (!\EW|myalu|lo[18]~473_combout\ & 
-- (\EW|myalu|lo[18]~474_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~473_combout\,
	datab => \EW|myalu|lo[18]~474_combout\,
	datac => \EW|myalu|ShiftRight0~81_combout\,
	datad => \EW|myalu|lo[17]~493_combout\,
	combout => \EW|myalu|lo[17]~494_combout\);

-- Location: LCCOMB_X72_Y31_N4
\EW|myalu|lo[17]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~495_combout\ = (\EW|myalu|lo[18]~471_combout\ & (((\EW|myalu|lo[17]~494_combout\)))) # (!\EW|myalu|lo[18]~471_combout\ & ((\EW|myalu|lo[17]~494_combout\ & (\EW|myalu|ShiftLeft1~122_combout\)) # (!\EW|myalu|lo[17]~494_combout\ & 
-- ((\EW|myalu|ShiftLeft1~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~471_combout\,
	datab => \EW|myalu|ShiftLeft1~122_combout\,
	datac => \EW|myalu|ShiftLeft1~56_combout\,
	datad => \EW|myalu|lo[17]~494_combout\,
	combout => \EW|myalu|lo[17]~495_combout\);

-- Location: LCCOMB_X72_Y31_N18
\EW|myalu|lo[17]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~496_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[2]~5_combout\) # ((!\EW|regis|readdata2[17]~90_combout\ & !\EW|regis|readdata1[17]~94_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & 
-- (!\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|readdata2[17]~90_combout\ $ (\EW|regis|readdata1[17]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|regis|readdata2[17]~90_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|regis|readdata1[17]~94_combout\,
	combout => \EW|myalu|lo[17]~496_combout\);

-- Location: LCCOMB_X72_Y31_N24
\EW|myalu|lo[17]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~497_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[17]~496_combout\ & ((\EW|myalu|Mult0|auto_generated|w569w\(17)))) # (!\EW|myalu|lo[17]~496_combout\ & (\EW|myalu|Mult1|auto_generated|w513w\(17))))) # 
-- (!\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[17]~496_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[17]~496_combout\,
	datac => \EW|myalu|Mult1|auto_generated|w513w\(17),
	datad => \EW|myalu|Mult0|auto_generated|w569w\(17),
	combout => \EW|myalu|lo[17]~497_combout\);

-- Location: LCCOMB_X72_Y31_N2
\EW|myalu|lo[17]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~498_combout\ = (\EW|myalu|lo[18]~618_combout\ & ((\EW|myalu|ShiftRight1~66_combout\) # ((\EW|myalu|lo[18]~477_combout\)))) # (!\EW|myalu|lo[18]~618_combout\ & (((!\EW|myalu|lo[18]~477_combout\ & \EW|myalu|lo[17]~497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~66_combout\,
	datab => \EW|myalu|lo[18]~618_combout\,
	datac => \EW|myalu|lo[18]~477_combout\,
	datad => \EW|myalu|lo[17]~497_combout\,
	combout => \EW|myalu|lo[17]~498_combout\);

-- Location: LCCOMB_X72_Y31_N0
\EW|myalu|lo[17]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~499_combout\ = (\EW|myalu|lo[18]~477_combout\ & ((\EW|myalu|lo[17]~498_combout\ & (\EW|myalu|Add4~168_combout\)) # (!\EW|myalu|lo[17]~498_combout\ & ((\EW|myalu|lo[17]~495_combout\))))) # (!\EW|myalu|lo[18]~477_combout\ & 
-- (((\EW|myalu|lo[17]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~168_combout\,
	datab => \EW|myalu|lo[18]~477_combout\,
	datac => \EW|myalu|lo[17]~495_combout\,
	datad => \EW|myalu|lo[17]~498_combout\,
	combout => \EW|myalu|lo[17]~499_combout\);

-- Location: LCCOMB_X74_Y31_N14
\EW|myalu|lo[17]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~500_combout\ = (!\EW|myalu|ShiftRight0~99_combout\ & (\EW|controller|alu_op[1]~14_combout\ & \EW|myalu|ShiftLeft0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~99_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|ShiftLeft0~2_combout\,
	combout => \EW|myalu|lo[17]~500_combout\);

-- Location: LCCOMB_X68_Y31_N16
\EW|myalu|lo[17]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~501_combout\ = (\EW|myalu|lo[18]~485_combout\ & ((\EW|myalu|lo[18]~484_combout\ & ((\EW|myalu|lo[17]~500_combout\))) # (!\EW|myalu|lo[18]~484_combout\ & (\EW|regis|readdata1[17]~94_combout\)))) # (!\EW|myalu|lo[18]~485_combout\ & 
-- (((\EW|myalu|lo[18]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~485_combout\,
	datab => \EW|regis|readdata1[17]~94_combout\,
	datac => \EW|myalu|lo[17]~500_combout\,
	datad => \EW|myalu|lo[18]~484_combout\,
	combout => \EW|myalu|lo[17]~501_combout\);

-- Location: LCCOMB_X68_Y31_N30
\EW|myalu|lo[17]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~502_combout\ = (\EW|myalu|lo[18]~482_combout\ & ((\EW|myalu|lo[17]~501_combout\ & (\EW|myalu|ShiftLeft0~64_combout\)) # (!\EW|myalu|lo[17]~501_combout\ & ((\EW|myalu|ShiftLeft0~37_combout\))))) # (!\EW|myalu|lo[18]~482_combout\ & 
-- (((\EW|myalu|lo[17]~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~64_combout\,
	datab => \EW|myalu|ShiftLeft0~37_combout\,
	datac => \EW|myalu|lo[18]~482_combout\,
	datad => \EW|myalu|lo[17]~501_combout\,
	combout => \EW|myalu|lo[17]~502_combout\);

-- Location: LCCOMB_X69_Y32_N2
\EW|myalu|lo[17]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~503_combout\ = (\EW|myalu|lo[18]~488_combout\ & (((\EW|myalu|lo[18]~490_combout\ & \EW|myalu|lo[17]~499_combout\)))) # (!\EW|myalu|lo[18]~488_combout\ & ((\EW|myalu|lo[17]~502_combout\) # ((!\EW|myalu|lo[18]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~488_combout\,
	datab => \EW|myalu|lo[17]~502_combout\,
	datac => \EW|myalu|lo[18]~490_combout\,
	datad => \EW|myalu|lo[17]~499_combout\,
	combout => \EW|myalu|lo[17]~503_combout\);

-- Location: LCCOMB_X69_Y32_N0
\EW|myalu|lo[17]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~504_combout\ = (\EW|regis|readdata1[17]~94_combout\ & ((\EW|myalu|lo[17]~503_combout\) # ((\EW|myalu|lo[18]~489_combout\ & \EW|regis|readdata2[17]~90_combout\)))) # (!\EW|regis|readdata1[17]~94_combout\ & (\EW|myalu|lo[17]~503_combout\ & 
-- ((\EW|regis|readdata2[17]~90_combout\) # (!\EW|myalu|lo[18]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[17]~94_combout\,
	datab => \EW|myalu|lo[18]~489_combout\,
	datac => \EW|regis|readdata2[17]~90_combout\,
	datad => \EW|myalu|lo[17]~503_combout\,
	combout => \EW|myalu|lo[17]~504_combout\);

-- Location: LCCOMB_X77_Y31_N0
\EW|myalu|lo[20]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~505_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|ShiftLeft1~69_combout\ & \EW|controller|alu_shamt[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|ShiftLeft1~69_combout\,
	datad => \EW|controller|alu_shamt[3]~3_combout\,
	combout => \EW|myalu|lo[20]~505_combout\);

-- Location: LCCOMB_X77_Y31_N14
\EW|myalu|lo[20]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~506_combout\ = (\EW|myalu|lo[18]~474_combout\ & (((\EW|myalu|lo[20]~505_combout\)) # (!\EW|myalu|lo[18]~473_combout\))) # (!\EW|myalu|lo[18]~474_combout\ & (\EW|myalu|lo[18]~473_combout\ & (\EW|myalu|ShiftRight0~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~474_combout\,
	datab => \EW|myalu|lo[18]~473_combout\,
	datac => \EW|myalu|ShiftRight0~88_combout\,
	datad => \EW|myalu|lo[20]~505_combout\,
	combout => \EW|myalu|lo[20]~506_combout\);

-- Location: LCCOMB_X77_Y31_N12
\EW|myalu|lo[20]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~517_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & \EW|controller|alu_shamt[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|controller|alu_shamt[3]~3_combout\,
	combout => \EW|myalu|lo[20]~517_combout\);

-- Location: LCCOMB_X77_Y32_N22
\EW|myalu|lo[21]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~518_combout\ = (\EW|myalu|lo[18]~473_combout\ & ((\EW|myalu|lo[18]~474_combout\ & ((\EW|myalu|lo[21]~622_combout\))) # (!\EW|myalu|lo[18]~474_combout\ & (\EW|myalu|ShiftRight0~93_combout\)))) # (!\EW|myalu|lo[18]~473_combout\ & 
-- (\EW|myalu|lo[18]~474_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~473_combout\,
	datab => \EW|myalu|lo[18]~474_combout\,
	datac => \EW|myalu|ShiftRight0~93_combout\,
	datad => \EW|myalu|lo[21]~622_combout\,
	combout => \EW|myalu|lo[21]~518_combout\);

-- Location: LCCOMB_X77_Y32_N16
\EW|myalu|lo[21]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~519_combout\ = (\EW|myalu|lo[21]~518_combout\ & ((\EW|myalu|lo[18]~471_combout\) # ((\EW|myalu|ShiftLeft1~102_combout\)))) # (!\EW|myalu|lo[21]~518_combout\ & (!\EW|myalu|lo[18]~471_combout\ & ((\EW|myalu|ShiftLeft1~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[21]~518_combout\,
	datab => \EW|myalu|lo[18]~471_combout\,
	datac => \EW|myalu|ShiftLeft1~102_combout\,
	datad => \EW|myalu|ShiftLeft1~81_combout\,
	combout => \EW|myalu|lo[21]~519_combout\);

-- Location: LCCOMB_X69_Y31_N30
\EW|myalu|lo[21]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~520_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|controller|alu_op[0]~21_combout\)) # (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|controller|alu_op[0]~21_combout\ & (!\EW|regis|readdata2[21]~89_combout\ & 
-- !\EW|regis|readdata1[21]~93_combout\)) # (!\EW|controller|alu_op[0]~21_combout\ & (\EW|regis|readdata2[21]~89_combout\ $ (\EW|regis|readdata1[21]~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|regis|readdata2[21]~89_combout\,
	datad => \EW|regis|readdata1[21]~93_combout\,
	combout => \EW|myalu|lo[21]~520_combout\);

-- Location: LCCOMB_X73_Y31_N12
\EW|myalu|lo[22]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~532_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[2]~5_combout\) # ((!\EW|regis|readdata2[22]~88_combout\ & !\EW|regis|readdata1[22]~92_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & 
-- (!\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|readdata2[22]~88_combout\ $ (\EW|regis|readdata1[22]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[22]~88_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|regis|readdata1[22]~92_combout\,
	combout => \EW|myalu|lo[22]~532_combout\);

-- Location: LCCOMB_X74_Y34_N30
\EW|controller|pcsrc_EX[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[0]~7_combout\ = (!\EW|myalu|lo\(12) & (!\EW|myalu|lo\(14) & (!\EW|myalu|lo\(13) & !\EW|myalu|lo\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo\(12),
	datab => \EW|myalu|lo\(14),
	datac => \EW|myalu|lo\(13),
	datad => \EW|myalu|lo\(15),
	combout => \EW|controller|pcsrc_EX[0]~7_combout\);

-- Location: LCCOMB_X67_Y32_N8
\EW|myalu|lo[19]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~548_combout\ = (!\EW|myalu|ShiftRight0~20_combout\ & (\EW|myalu|ShiftLeft0~4_combout\ & \EW|controller|alu_op[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftRight0~20_combout\,
	datac => \EW|myalu|ShiftLeft0~4_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[19]~548_combout\);

-- Location: LCCOMB_X68_Y31_N0
\EW|myalu|lo[19]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~549_combout\ = (\EW|myalu|lo[18]~485_combout\ & ((\EW|myalu|lo[18]~484_combout\ & ((\EW|myalu|lo[19]~548_combout\))) # (!\EW|myalu|lo[18]~484_combout\ & (\EW|regis|readdata1[19]~70_combout\)))) # (!\EW|myalu|lo[18]~485_combout\ & 
-- (((\EW|myalu|lo[18]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[19]~70_combout\,
	datab => \EW|myalu|lo[19]~548_combout\,
	datac => \EW|myalu|lo[18]~485_combout\,
	datad => \EW|myalu|lo[18]~484_combout\,
	combout => \EW|myalu|lo[19]~549_combout\);

-- Location: LCCOMB_X68_Y31_N14
\EW|myalu|lo[19]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~550_combout\ = (\EW|myalu|lo[18]~482_combout\ & ((\EW|myalu|lo[19]~549_combout\ & ((\EW|myalu|ShiftLeft0~63_combout\))) # (!\EW|myalu|lo[19]~549_combout\ & (\EW|myalu|ShiftLeft0~33_combout\)))) # (!\EW|myalu|lo[18]~482_combout\ & 
-- (((\EW|myalu|lo[19]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~33_combout\,
	datab => \EW|myalu|ShiftLeft0~63_combout\,
	datac => \EW|myalu|lo[18]~482_combout\,
	datad => \EW|myalu|lo[19]~549_combout\,
	combout => \EW|myalu|lo[19]~550_combout\);

-- Location: LCCOMB_X74_Y33_N30
\EW|myalu|lo[16]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~553_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|myalu|lo[16]~626_combout\) # ((\EW|regis|regfile~24_combout\ & \EW|myalu|lo[28]~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~24_combout\,
	datac => \EW|myalu|lo[16]~626_combout\,
	datad => \EW|myalu|lo[28]~361_combout\,
	combout => \EW|myalu|lo[16]~553_combout\);

-- Location: LCCOMB_X66_Y31_N26
\EW|myalu|lo[16]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~563_combout\ = (\EW|myalu|lo[18]~98_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftLeft0~65_combout\)) # (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|lo[16]~215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~65_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|lo[18]~98_combout\,
	datad => \EW|myalu|lo[16]~215_combout\,
	combout => \EW|myalu|lo[16]~563_combout\);

-- Location: LCCOMB_X65_Y31_N0
\EW|myalu|lo[16]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~564_combout\ = (\EW|myalu|lo[16]~563_combout\) # ((!\EW|myalu|lo[18]~98_combout\ & (\EW|myfetch|instruction_EX\(0) & !\EW|myalu|ShiftLeft1~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datab => \EW|myfetch|instruction_EX\(0),
	datac => \EW|myalu|lo[16]~563_combout\,
	datad => \EW|myalu|ShiftLeft1~65_combout\,
	combout => \EW|myalu|lo[16]~564_combout\);

-- Location: LCCOMB_X69_Y33_N10
\EW|myalu|lo[16]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~565_combout\ = (\EW|myalu|Add4~76_combout\ & (((\EW|myalu|lo[16]~627_combout\)))) # (!\EW|myalu|Add4~76_combout\ & (\EW|myalu|Add4~170_combout\ & (\EW|regis|regfile~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~170_combout\,
	datab => \EW|myalu|Add4~76_combout\,
	datac => \EW|regis|regfile~49_combout\,
	datad => \EW|myalu|lo[16]~627_combout\,
	combout => \EW|myalu|lo[16]~565_combout\);

-- Location: LCCOMB_X67_Y36_N16
\EW|myalu|lo[23]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~577_combout\ = (\EW|myalu|lo[18]~98_combout\ & (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|lo[23]~120_combout\)))) # (!\EW|myalu|lo[18]~98_combout\ & (((\EW|myalu|ShiftLeft0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftLeft0~44_combout\,
	datad => \EW|myalu|lo[23]~120_combout\,
	combout => \EW|myalu|lo[23]~577_combout\);

-- Location: LCCOMB_X69_Y33_N26
\EW|myalu|lo[23]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~578_combout\ = (\EW|myalu|Add4~76_combout\ & (((\EW|myalu|lo[23]~629_combout\)))) # (!\EW|myalu|Add4~76_combout\ & (\EW|myalu|Add4~170_combout\ & (\EW|regis|regfile~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~170_combout\,
	datab => \EW|regis|regfile~45_combout\,
	datac => \EW|myalu|Add4~76_combout\,
	datad => \EW|myalu|lo[23]~629_combout\,
	combout => \EW|myalu|lo[23]~578_combout\);

-- Location: LCCOMB_X69_Y31_N26
\EW|controller|pcsrc_EX[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[0]~8_combout\ = (!\EW|myalu|lo[16]~566_combout\ & (\EW|controller|pcsrc_EX[0]~7_combout\ & (!\EW|myalu|lo[19]~625_combout\ & !\EW|myalu|lo[23]~579_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[16]~566_combout\,
	datab => \EW|controller|pcsrc_EX[0]~7_combout\,
	datac => \EW|myalu|lo[19]~625_combout\,
	datad => \EW|myalu|lo[23]~579_combout\,
	combout => \EW|controller|pcsrc_EX[0]~8_combout\);

-- Location: LCCOMB_X66_Y40_N14
\EW|myfetch|instruction_EX~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~12_combout\ = (\EW|myfetch|pc\(4) & (((\EW|myfetch|pc\(5) & \EW|myfetch|pc\(3))) # (!\EW|myfetch|pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|instruction_EX~12_combout\);

-- Location: LCCOMB_X66_Y40_N0
\EW|myfetch|instruction_EX~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~13_combout\ = (\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(5) $ (((!\EW|myfetch|pc\(1)) # (!\EW|myfetch|pc\(6)))))) # (!\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(6) & (!\EW|myfetch|pc\(1) & \EW|myfetch|pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|instruction_EX~13_combout\);

-- Location: LCCOMB_X66_Y40_N22
\EW|myfetch|instruction_EX~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~14_combout\ = (\EW|myfetch|instruction_EX~12_combout\ & (\EW|myfetch|instruction_EX~11_combout\ $ (((!\EW|myfetch|pc\(1) & !\EW|myfetch|instruction_EX~13_combout\))))) # (!\EW|myfetch|instruction_EX~12_combout\ & 
-- (\EW|myfetch|pc\(1) & ((\EW|myfetch|instruction_EX~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(1),
	datab => \EW|myfetch|instruction_EX~11_combout\,
	datac => \EW|myfetch|instruction_EX~12_combout\,
	datad => \EW|myfetch|instruction_EX~13_combout\,
	combout => \EW|myfetch|instruction_EX~14_combout\);

-- Location: LCCOMB_X67_Y40_N26
\EW|myfetch|mem~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~31_combout\ = (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(2) $ (!\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~31_combout\);

-- Location: LCCOMB_X67_Y40_N20
\EW|myfetch|mem~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~32_combout\ = (\EW|myfetch|pc\(5)) # ((\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(3) $ (!\EW|myfetch|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~32_combout\);

-- Location: LCCOMB_X67_Y40_N30
\EW|myfetch|mem~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~33_combout\ = (\EW|myfetch|mem~30_combout\ & ((\EW|myfetch|pc\(6) & ((!\EW|myfetch|mem~32_combout\))) # (!\EW|myfetch|pc\(6) & (\EW|myfetch|mem~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~31_combout\,
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|mem~30_combout\,
	datad => \EW|myfetch|mem~32_combout\,
	combout => \EW|myfetch|mem~33_combout\);

-- Location: LCCOMB_X67_Y40_N22
\EW|myfetch|mem~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~37_combout\ = (\EW|myfetch|pc\(2)) # ((\EW|myfetch|pc\(6) & ((!\EW|myfetch|pc\(5)) # (!\EW|myfetch|pc\(0)))) # (!\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(0)) # (\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|pc\(0),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~37_combout\);

-- Location: LCCOMB_X65_Y40_N14
\EW|myfetch|mem~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~40_combout\ = (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(1) & !\EW|myfetch|pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(6),
	combout => \EW|myfetch|mem~40_combout\);

-- Location: LCCOMB_X65_Y40_N12
\EW|myfetch|mem~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~41_combout\ = (\EW|myfetch|pc\(3) & (((\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(2))))) # (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(2) & ((\EW|myfetch|pc\(6)) # (!\EW|myfetch|pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~41_combout\);

-- Location: LCCOMB_X65_Y40_N10
\EW|myfetch|mem~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~42_combout\ = (\EW|myfetch|pc\(0) & (((\EW|myfetch|pc\(5))))) # (!\EW|myfetch|pc\(0) & ((\EW|myfetch|pc\(5) & ((\EW|myfetch|mem~40_combout\))) # (!\EW|myfetch|pc\(5) & (\EW|myfetch|mem~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~41_combout\,
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|mem~40_combout\,
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~42_combout\);

-- Location: LCCOMB_X65_Y39_N12
\EW|myfetch|mem~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~45_combout\ = (\EW|myfetch|pc\(1) & (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(3) $ (!\EW|myfetch|pc\(5))))) # (!\EW|myfetch|pc\(1) & (((\EW|myfetch|pc\(3) & !\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~45_combout\);

-- Location: LCCOMB_X65_Y39_N10
\EW|myfetch|mem~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~46_combout\ = (\EW|myfetch|pc\(5) & (((\EW|myfetch|pc\(3)) # (\EW|myfetch|pc\(1))) # (!\EW|myfetch|pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~46_combout\);

-- Location: LCCOMB_X65_Y39_N24
\EW|myfetch|mem~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~47_combout\ = (\EW|myfetch|pc\(2) & ((\EW|myfetch|pc\(5) & ((\EW|myfetch|pc\(1)))) # (!\EW|myfetch|pc\(5) & (!\EW|myfetch|pc\(3))))) # (!\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(3) & ((\EW|myfetch|pc\(1)) # (\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~47_combout\);

-- Location: LCCOMB_X65_Y39_N26
\EW|myfetch|mem~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~48_combout\ = (\EW|myfetch|pc\(0) & (((\EW|myfetch|pc\(6))))) # (!\EW|myfetch|pc\(0) & ((\EW|myfetch|pc\(6) & ((!\EW|myfetch|mem~46_combout\))) # (!\EW|myfetch|pc\(6) & (\EW|myfetch|mem~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|mem~47_combout\,
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|mem~46_combout\,
	combout => \EW|myfetch|mem~48_combout\);

-- Location: LCCOMB_X65_Y39_N20
\EW|myfetch|mem~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~49_combout\ = (\EW|myfetch|pc\(5) & (((\EW|myfetch|pc\(3) & !\EW|myfetch|pc\(1))) # (!\EW|myfetch|pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~49_combout\);

-- Location: LCCOMB_X65_Y39_N30
\EW|myfetch|mem~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~50_combout\ = (\EW|myfetch|mem~48_combout\ & ((\EW|myfetch|mem~49_combout\) # ((!\EW|myfetch|pc\(0))))) # (!\EW|myfetch|mem~48_combout\ & (((\EW|myfetch|pc\(0) & \EW|myfetch|mem~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~48_combout\,
	datab => \EW|myfetch|mem~49_combout\,
	datac => \EW|myfetch|pc\(0),
	datad => \EW|myfetch|mem~45_combout\,
	combout => \EW|myfetch|mem~50_combout\);

-- Location: LCCOMB_X68_Y41_N4
\EW|myfetch|mem~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~51_combout\ = (\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(3) $ (((!\EW|myfetch|pc\(2) & !\EW|myfetch|pc\(1)))))) # (!\EW|myfetch|pc\(0) & (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(2) & \EW|myfetch|pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~51_combout\);

-- Location: LCCOMB_X68_Y41_N18
\EW|myfetch|mem~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~52_combout\ = (\EW|myfetch|pc\(0)) # ((\EW|myfetch|pc\(1)) # (\EW|myfetch|pc\(3) $ (\EW|myfetch|pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~52_combout\);

-- Location: LCCOMB_X68_Y41_N28
\EW|myfetch|mem~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~53_combout\ = (\EW|myfetch|pc\(4) & (!\EW|myfetch|mem~52_combout\ & ((!\EW|myfetch|pc\(5))))) # (!\EW|myfetch|pc\(4) & (((\EW|myfetch|mem~51_combout\ & \EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|mem~52_combout\,
	datac => \EW|myfetch|mem~51_combout\,
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~53_combout\);

-- Location: LCCOMB_X68_Y41_N2
\EW|myfetch|mem~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~54_combout\ = (\EW|myfetch|pc\(3) & ((\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(2) & \EW|myfetch|pc\(5))) # (!\EW|myfetch|pc\(4) & (!\EW|myfetch|pc\(2) & !\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~54_combout\);

-- Location: LCCOMB_X68_Y41_N24
\EW|myfetch|mem~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~55_combout\ = (\EW|myfetch|pc\(3) & (((!\EW|myfetch|pc\(2) & !\EW|myfetch|pc\(5))))) # (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(5) & ((!\EW|myfetch|pc\(2)) # (!\EW|myfetch|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~55_combout\);

-- Location: LCCOMB_X68_Y41_N22
\EW|myfetch|mem~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~56_combout\ = (\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(3) $ (\EW|myfetch|pc\(2))))) # (!\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(2) & !\EW|myfetch|pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~56_combout\);

-- Location: LCCOMB_X68_Y41_N0
\EW|myfetch|mem~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~57_combout\ = (\EW|myfetch|pc\(0) & (((\EW|myfetch|pc\(1))))) # (!\EW|myfetch|pc\(0) & ((\EW|myfetch|pc\(1) & (\EW|myfetch|mem~55_combout\)) # (!\EW|myfetch|pc\(1) & ((\EW|myfetch|mem~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|mem~55_combout\,
	datac => \EW|myfetch|mem~56_combout\,
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~57_combout\);

-- Location: LCCOMB_X68_Y41_N10
\EW|myfetch|mem~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~58_combout\ = (\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(5) & ((!\EW|myfetch|pc\(3)) # (!\EW|myfetch|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~58_combout\);

-- Location: LCCOMB_X68_Y41_N12
\EW|myfetch|mem~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~59_combout\ = (\EW|myfetch|mem~57_combout\ & ((\EW|myfetch|mem~58_combout\) # ((!\EW|myfetch|pc\(0))))) # (!\EW|myfetch|mem~57_combout\ & (((\EW|myfetch|pc\(0) & \EW|myfetch|mem~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~58_combout\,
	datab => \EW|myfetch|mem~57_combout\,
	datac => \EW|myfetch|pc\(0),
	datad => \EW|myfetch|mem~54_combout\,
	combout => \EW|myfetch|mem~59_combout\);

-- Location: LCCOMB_X68_Y41_N6
\EW|myfetch|mem~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~60_combout\ = (\EW|myfetch|pc\(6) & ((\EW|myfetch|mem~53_combout\))) # (!\EW|myfetch|pc\(6) & (\EW|myfetch|mem~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~59_combout\,
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|mem~53_combout\,
	combout => \EW|myfetch|mem~60_combout\);

-- Location: LCCOMB_X65_Y40_N0
\EW|myfetch|mem~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~69_combout\ = (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(1) & (!\EW|myfetch|pc\(2) & !\EW|myfetch|pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~69_combout\);

-- Location: LCCOMB_X65_Y40_N2
\EW|myfetch|mem~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~70_combout\ = (\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(3) & ((!\EW|myfetch|pc\(0))))) # (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(3) $ (!\EW|myfetch|pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~70_combout\);

-- Location: LCCOMB_X65_Y40_N8
\EW|myfetch|mem~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~71_combout\ = (\EW|myfetch|pc\(5) & (\EW|myfetch|mem~70_combout\ & (!\EW|myfetch|pc\(6)))) # (!\EW|myfetch|pc\(5) & (((\EW|myfetch|pc\(6) & \EW|myfetch|mem~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|mem~70_combout\,
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|mem~69_combout\,
	combout => \EW|myfetch|mem~71_combout\);

-- Location: LCCOMB_X65_Y40_N18
\EW|myfetch|mem~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~72_combout\ = (\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(2) $ (!\EW|myfetch|pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~72_combout\);

-- Location: LCCOMB_X65_Y40_N20
\EW|myfetch|mem~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~73_combout\ = (\EW|myfetch|pc\(5) & ((\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(2))) # (!\EW|myfetch|pc\(3) & ((!\EW|myfetch|pc\(0)))))) # (!\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~73_combout\);

-- Location: LCCOMB_X65_Y40_N26
\EW|myfetch|mem~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~74_combout\ = (\EW|myfetch|pc\(5) & (!\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(3) & !\EW|myfetch|pc\(0)))) # (!\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(2) $ ((\EW|myfetch|pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~74_combout\);

-- Location: LCCOMB_X65_Y40_N16
\EW|myfetch|mem~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~75_combout\ = (\EW|myfetch|pc\(6) & (((\EW|myfetch|pc\(1))))) # (!\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(1) & ((\EW|myfetch|mem~73_combout\))) # (!\EW|myfetch|pc\(1) & (\EW|myfetch|mem~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~74_combout\,
	datab => \EW|myfetch|mem~73_combout\,
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~75_combout\);

-- Location: LCCOMB_X65_Y40_N22
\EW|myfetch|mem~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~76_combout\ = (\EW|myfetch|pc\(5) & ((\EW|myfetch|pc\(2)) # ((!\EW|myfetch|pc\(0)) # (!\EW|myfetch|pc\(3))))) # (!\EW|myfetch|pc\(5) & (((\EW|myfetch|pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~76_combout\);

-- Location: LCCOMB_X65_Y40_N28
\EW|myfetch|mem~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~77_combout\ = (\EW|myfetch|mem~75_combout\ & (((!\EW|myfetch|pc\(6))) # (!\EW|myfetch|mem~76_combout\))) # (!\EW|myfetch|mem~75_combout\ & (((\EW|myfetch|pc\(6) & \EW|myfetch|mem~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~76_combout\,
	datab => \EW|myfetch|mem~75_combout\,
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|mem~72_combout\,
	combout => \EW|myfetch|mem~77_combout\);

-- Location: LCCOMB_X65_Y40_N6
\EW|myfetch|mem~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~78_combout\ = (\EW|myfetch|pc\(4) & (\EW|myfetch|mem~71_combout\)) # (!\EW|myfetch|pc\(4) & ((\EW|myfetch|mem~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|mem~71_combout\,
	datad => \EW|myfetch|mem~77_combout\,
	combout => \EW|myfetch|mem~78_combout\);

-- Location: LCCOMB_X69_Y40_N0
\EW|myfetch|mem~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~79_combout\ = (\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(5) & ((\EW|myfetch|pc\(0)) # (!\EW|myfetch|pc\(6))))) # (!\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(5) $ (\EW|myfetch|pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(5),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~79_combout\);

-- Location: LCCOMB_X69_Y40_N22
\EW|myfetch|mem~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~80_combout\ = (\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(6) & \EW|myfetch|pc\(0)))) # (!\EW|myfetch|pc\(5) & ((\EW|myfetch|pc\(6) $ (\EW|myfetch|pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(5),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~80_combout\);

-- Location: LCCOMB_X69_Y40_N4
\EW|myfetch|mem~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~81_combout\ = (\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(5) $ (!\EW|myfetch|pc\(0))))) # (!\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(5),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~81_combout\);

-- Location: LCCOMB_X69_Y40_N30
\EW|myfetch|mem~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~82_combout\ = (\EW|myfetch|pc\(1) & (((\EW|myfetch|pc\(2))))) # (!\EW|myfetch|pc\(1) & ((\EW|myfetch|pc\(2) & (\EW|myfetch|mem~80_combout\)) # (!\EW|myfetch|pc\(2) & ((\EW|myfetch|mem~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~80_combout\,
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|mem~81_combout\,
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~82_combout\);

-- Location: LCCOMB_X69_Y40_N8
\EW|myfetch|mem~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~83_combout\ = (!\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(0) & !\EW|myfetch|pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|pc\(6),
	combout => \EW|myfetch|mem~83_combout\);

-- Location: LCCOMB_X69_Y40_N2
\EW|myfetch|mem~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~84_combout\ = (\EW|myfetch|mem~82_combout\ & (((\EW|myfetch|mem~83_combout\)) # (!\EW|myfetch|pc\(1)))) # (!\EW|myfetch|mem~82_combout\ & (\EW|myfetch|pc\(1) & ((\EW|myfetch|mem~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~82_combout\,
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|mem~83_combout\,
	datad => \EW|myfetch|mem~79_combout\,
	combout => \EW|myfetch|mem~84_combout\);

-- Location: LCCOMB_X66_Y39_N12
\EW|myfetch|mem~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~85_combout\ = (!\EW|myfetch|pc\(3) & !\EW|myfetch|pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~85_combout\);

-- Location: LCCOMB_X66_Y40_N28
\EW|myfetch|mem~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~86_combout\ = (\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(5) & !\EW|myfetch|pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|pc\(6),
	combout => \EW|myfetch|mem~86_combout\);

-- Location: LCCOMB_X69_Y40_N20
\EW|myfetch|mem~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~87_combout\ = (!\EW|myfetch|pc\(0) & ((\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(6) $ (\EW|myfetch|pc\(2)))) # (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(6) & \EW|myfetch|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~87_combout\);

-- Location: LCCOMB_X69_Y40_N26
\EW|myfetch|mem~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~88_combout\ = (!\EW|myfetch|pc\(5) & ((\EW|myfetch|mem~87_combout\) # ((\EW|myfetch|mem~27_combout\ & \EW|myfetch|pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~27_combout\,
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|mem~87_combout\,
	combout => \EW|myfetch|mem~88_combout\);

-- Location: LCCOMB_X69_Y40_N16
\EW|myfetch|mem~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~89_combout\ = (\EW|myfetch|pc\(4) & ((\EW|myfetch|mem~88_combout\) # ((\EW|myfetch|mem~173_combout\)))) # (!\EW|myfetch|pc\(4) & (((\EW|myfetch|mem~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~88_combout\,
	datab => \EW|myfetch|mem~173_combout\,
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|mem~84_combout\,
	combout => \EW|myfetch|mem~89_combout\);

-- Location: FF_X74_Y35_N23
\EW|lo_WB[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[28]~580_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(28));

-- Location: LCCOMB_X66_Y39_N30
\EW|myfetch|mem~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~94_combout\ = (!\EW|myfetch|pc\(1) & (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(2) & !\EW|myfetch|pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(1),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~94_combout\);

-- Location: LCCOMB_X63_Y39_N16
\EW|myfetch|mem~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~95_combout\ = (!\EW|myfetch|pc\(0) & (!\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(1) & \EW|myfetch|pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~95_combout\);

-- Location: LCCOMB_X63_Y39_N30
\EW|myfetch|mem~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~96_combout\ = (\EW|myfetch|pc\(5) & (((\EW|myfetch|pc\(6)) # (\EW|myfetch|mem~90_combout\)))) # (!\EW|myfetch|pc\(5) & (\EW|myfetch|mem~95_combout\ & (!\EW|myfetch|pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|mem~95_combout\,
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|mem~90_combout\,
	combout => \EW|myfetch|mem~96_combout\);

-- Location: LCCOMB_X66_Y39_N24
\EW|myfetch|mem~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~97_combout\ = (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(1) $ (!\EW|myfetch|pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(1),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~97_combout\);

-- Location: LCCOMB_X66_Y39_N10
\EW|myfetch|mem~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~98_combout\ = (\EW|myfetch|pc\(6) & ((\EW|myfetch|mem~96_combout\ & ((\EW|myfetch|mem~97_combout\))) # (!\EW|myfetch|mem~96_combout\ & (\EW|myfetch|mem~94_combout\)))) # (!\EW|myfetch|pc\(6) & (((\EW|myfetch|mem~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~94_combout\,
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|mem~96_combout\,
	datad => \EW|myfetch|mem~97_combout\,
	combout => \EW|myfetch|mem~98_combout\);

-- Location: FF_X69_Y32_N23
\EW|lo_WB[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[30]~396_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(30));

-- Location: FF_X66_Y34_N11
\EW|r_WB[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[26]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(26));

-- Location: FF_X65_Y33_N31
\EW|hi_WB[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(24),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(24));

-- Location: LCCOMB_X66_Y37_N8
\EW|myfetch|instruction_EX~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~32_combout\ = (\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(6) $ (\EW|myfetch|pc\(0))))) # (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(0) & \EW|myfetch|pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(0),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|instruction_EX~32_combout\);

-- Location: FF_X69_Y31_N23
\EW|lo_WB[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[21]~623_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(21));

-- Location: FF_X69_Y32_N7
\EW|r_WB[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[21]~623_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(21));

-- Location: LCCOMB_X69_Y32_N6
\EW|regdata_WB[21]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[21]~24_combout\ = (\EW|regsel_WB\(0) & (\EW|regsel_WB\(1))) # (!\EW|regsel_WB\(0) & ((\EW|regsel_WB\(1) & ((\EW|lo_WB\(21)))) # (!\EW|regsel_WB\(1) & (\EW|r_WB\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|regsel_WB\(1),
	datac => \EW|r_WB\(21),
	datad => \EW|lo_WB\(21),
	combout => \EW|regdata_WB[21]~24_combout\);

-- Location: FF_X79_Y32_N19
\EW|hi_WB[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(20),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(20));

-- Location: FF_X73_Y31_N21
\EW|r_WB[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[20]~621_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(20));

-- Location: LCCOMB_X73_Y31_N20
\EW|regdata_WB[20]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[20]~30_combout\ = (\EW|regsel_WB\(0) & ((\EW|hi_WB\(20)) # ((\EW|regsel_WB\(1))))) # (!\EW|regsel_WB\(0) & (((\EW|r_WB\(20) & !\EW|regsel_WB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|hi_WB\(20),
	datab => \EW|regsel_WB\(0),
	datac => \EW|r_WB\(20),
	datad => \EW|regsel_WB\(1),
	combout => \EW|regdata_WB[20]~30_combout\);

-- Location: FF_X73_Y31_N5
\EW|r_WB[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[19]~625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(19));

-- Location: FF_X70_Y31_N15
\EW|r_WB[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[18]~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(18));

-- Location: FF_X69_Y32_N17
\EW|lo_WB[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[17]~620_combout\,
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(17));

-- Location: FF_X69_Y32_N31
\EW|r_WB[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[17]~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(17));

-- Location: LCCOMB_X69_Y32_N16
\EW|regdata_WB[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[17]~39_combout\ = (\EW|regsel_WB\(0) & (\EW|regsel_WB\(1))) # (!\EW|regsel_WB\(0) & ((\EW|regsel_WB\(1) & (\EW|lo_WB\(17))) # (!\EW|regsel_WB\(1) & ((\EW|r_WB\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|regsel_WB\(1),
	datac => \EW|lo_WB\(17),
	datad => \EW|r_WB\(17),
	combout => \EW|regdata_WB[17]~39_combout\);

-- Location: FF_X74_Y33_N27
\EW|hi_WB[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(16),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(16));

-- Location: FF_X74_Y33_N21
\EW|r_WB[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[16]~566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(16));

-- Location: LCCOMB_X74_Y33_N12
\EW|regdata_WB[16]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[16]~42_combout\ = (\EW|regsel_WB\(0) & ((\EW|hi_WB\(16)) # ((\EW|regsel_WB\(1))))) # (!\EW|regsel_WB\(0) & (((\EW|r_WB\(16) & !\EW|regsel_WB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|hi_WB\(16),
	datab => \EW|r_WB\(16),
	datac => \EW|regsel_WB\(0),
	datad => \EW|regsel_WB\(1),
	combout => \EW|regdata_WB[16]~42_combout\);

-- Location: FF_X77_Y38_N13
\EW|lo_WB[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo\(15),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(15));

-- Location: FF_X74_Y35_N9
\EW|r_WB[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(15));

-- Location: LCCOMB_X77_Y38_N12
\EW|regdata_WB[15]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[15]~45_combout\ = (\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0)) # ((\EW|lo_WB\(15))))) # (!\EW|regsel_WB\(1) & (!\EW|regsel_WB\(0) & ((\EW|r_WB\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|regsel_WB\(0),
	datac => \EW|lo_WB\(15),
	datad => \EW|r_WB\(15),
	combout => \EW|regdata_WB[15]~45_combout\);

-- Location: LCCOMB_X66_Y40_N18
\EW|myfetch|mem~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~99_combout\ = (\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(0) $ (!\EW|myfetch|pc\(5))))) # (!\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(1) & (!\EW|myfetch|pc\(0) & \EW|myfetch|pc\(5))) # (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(0) & 
-- !\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(1),
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|pc\(6),
	combout => \EW|myfetch|mem~99_combout\);

-- Location: LCCOMB_X66_Y40_N4
\EW|myfetch|mem~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~100_combout\ = (\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(0))) # (!\EW|myfetch|pc\(1) & ((\EW|myfetch|pc\(0) & ((!\EW|myfetch|pc\(6)) # (!\EW|myfetch|pc\(5)))) # (!\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(1),
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|pc\(6),
	combout => \EW|myfetch|mem~100_combout\);

-- Location: LCCOMB_X66_Y40_N10
\EW|myfetch|mem~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~101_combout\ = (\EW|myfetch|mem~100_combout\ & (((!\EW|myfetch|pc\(2) & \EW|myfetch|pc\(1))) # (!\EW|myfetch|mem~99_combout\))) # (!\EW|myfetch|mem~100_combout\ & (\EW|myfetch|pc\(1) $ (((\EW|myfetch|pc\(2)) # 
-- (\EW|myfetch|mem~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|mem~99_combout\,
	datac => \EW|myfetch|mem~100_combout\,
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~101_combout\);

-- Location: LCCOMB_X66_Y40_N24
\EW|myfetch|mem~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~102_combout\ = (\EW|myfetch|pc\(2) & ((\EW|myfetch|mem~100_combout\ & (\EW|myfetch|mem~99_combout\ & !\EW|myfetch|pc\(1))) # (!\EW|myfetch|mem~100_combout\ & ((\EW|myfetch|pc\(1)))))) # (!\EW|myfetch|pc\(2) & (\EW|myfetch|mem~99_combout\ & 
-- (!\EW|myfetch|mem~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|mem~99_combout\,
	datac => \EW|myfetch|mem~100_combout\,
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~102_combout\);

-- Location: LCCOMB_X66_Y40_N6
\EW|myfetch|mem~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~103_combout\ = \EW|myfetch|mem~102_combout\ $ (((\EW|myfetch|pc\(3) & !\EW|myfetch|mem~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|mem~102_combout\,
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|mem~101_combout\,
	combout => \EW|myfetch|mem~103_combout\);

-- Location: LCCOMB_X66_Y40_N8
\EW|myfetch|mem~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~104_combout\ = (\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(2) & !\EW|myfetch|pc\(6)))) # (!\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(2)) # (!\EW|myfetch|pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(5),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(6),
	combout => \EW|myfetch|mem~104_combout\);

-- Location: LCCOMB_X66_Y40_N30
\EW|myfetch|mem~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~105_combout\ = (\EW|myfetch|pc\(4) & (\EW|myfetch|mem~174_combout\ & (!\EW|myfetch|pc\(1)))) # (!\EW|myfetch|pc\(4) & (((\EW|myfetch|mem~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~174_combout\,
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|mem~103_combout\,
	combout => \EW|myfetch|mem~105_combout\);

-- Location: LCCOMB_X66_Y40_N16
\EW|myfetch|mem~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~110_combout\ = (\EW|myfetch|pc\(5) & (!\EW|myfetch|pc\(4))) # (!\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(2) & ((\EW|myfetch|pc\(0)) # (!\EW|myfetch|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~110_combout\);

-- Location: LCCOMB_X66_Y40_N2
\EW|myfetch|mem~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~111_combout\ = (\EW|myfetch|pc\(4) & ((\EW|myfetch|pc\(0) & ((!\EW|myfetch|pc\(2)))) # (!\EW|myfetch|pc\(0) & ((\EW|myfetch|pc\(2)) # (!\EW|myfetch|pc\(5)))))) # (!\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(0) & (!\EW|myfetch|pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~111_combout\);

-- Location: LCCOMB_X66_Y40_N12
\EW|myfetch|mem~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~112_combout\ = (\EW|myfetch|pc\(1) & (\EW|myfetch|mem~110_combout\ & (\EW|myfetch|pc\(3) $ (!\EW|myfetch|mem~111_combout\)))) # (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(3) & (\EW|myfetch|mem~110_combout\ $ (!\EW|myfetch|mem~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|mem~110_combout\,
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|mem~111_combout\,
	combout => \EW|myfetch|mem~112_combout\);

-- Location: LCCOMB_X63_Y39_N8
\EW|myfetch|mem~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~118_combout\ = (\EW|myfetch|pc\(3) & ((\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(0))) # (!\EW|myfetch|pc\(2) & ((!\EW|myfetch|pc\(1)))))) # (!\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(0) & ((\EW|myfetch|pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~118_combout\);

-- Location: LCCOMB_X63_Y39_N14
\EW|myfetch|mem~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~119_combout\ = (\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(1) $ (\EW|myfetch|pc\(3))))) # (!\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(2) $ (((!\EW|myfetch|pc\(1) & \EW|myfetch|pc\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~119_combout\);

-- Location: LCCOMB_X63_Y39_N4
\EW|myfetch|mem~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~120_combout\ = (\EW|myfetch|mem~175_combout\ & (\EW|myfetch|mem~118_combout\ $ (((!\EW|myfetch|pc\(5) & \EW|myfetch|mem~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|mem~118_combout\,
	datac => \EW|myfetch|mem~119_combout\,
	datad => \EW|myfetch|mem~175_combout\,
	combout => \EW|myfetch|mem~120_combout\);

-- Location: LCCOMB_X63_Y38_N18
\EW|myfetch|instruction_EX~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~39_combout\ = (\EW|myfetch|pc\(3) & (((\EW|myfetch|instruction_EX~38_combout\)) # (!\EW|myfetch|pc\(6)))) # (!\EW|myfetch|pc\(3) & ((\EW|myfetch|instruction_EX~37_combout\ & (\EW|myfetch|pc\(6))) # 
-- (!\EW|myfetch|instruction_EX~37_combout\ & ((\EW|myfetch|instruction_EX~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|instruction_EX~37_combout\,
	datad => \EW|myfetch|instruction_EX~38_combout\,
	combout => \EW|myfetch|instruction_EX~39_combout\);

-- Location: LCCOMB_X63_Y39_N0
\EW|myfetch|mem~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~122_combout\ = (\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(4) $ (((\EW|myfetch|pc\(1) & \EW|myfetch|pc\(3)))))) # (!\EW|myfetch|pc\(5) & (!\EW|myfetch|pc\(1) & (!\EW|myfetch|pc\(4) & \EW|myfetch|pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~122_combout\);

-- Location: LCCOMB_X63_Y39_N22
\EW|myfetch|mem~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~123_combout\ = (\EW|myfetch|mem~122_combout\ & (\EW|myfetch|pc\(2) $ (((\EW|myfetch|pc\(1)) # (!\EW|myfetch|pc\(0)))))) # (!\EW|myfetch|mem~122_combout\ & (\EW|myfetch|pc\(0) & ((\EW|myfetch|pc\(1)) # (\EW|myfetch|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~122_combout\,
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~123_combout\);

-- Location: LCCOMB_X65_Y38_N4
\EW|myfetch|mem~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~125_combout\ = (\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(2) & ((\EW|myfetch|pc\(0))))) # (!\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(2) $ (\EW|myfetch|pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~125_combout\);

-- Location: LCCOMB_X65_Y38_N6
\EW|myfetch|mem~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~126_combout\ = (\EW|myfetch|mem~124_combout\ & ((\EW|myfetch|pc\(5) & (\EW|myfetch|mem~125_combout\)) # (!\EW|myfetch|pc\(5) & ((\EW|myfetch|mem~94_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|mem~124_combout\,
	datac => \EW|myfetch|mem~125_combout\,
	datad => \EW|myfetch|mem~94_combout\,
	combout => \EW|myfetch|mem~126_combout\);

-- Location: LCCOMB_X65_Y38_N22
\EW|myfetch|mem~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~137_combout\ = (\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(3) $ (!\EW|myfetch|pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~137_combout\);

-- Location: LCCOMB_X67_Y40_N6
\EW|myfetch|mem~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~138_combout\ = (!\EW|myfetch|pc\(2) & ((\EW|myfetch|pc\(6) & (!\EW|myfetch|pc\(3) & !\EW|myfetch|pc\(5))) # (!\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(3) $ (\EW|myfetch|pc\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~138_combout\);

-- Location: LCCOMB_X67_Y40_N10
\EW|myfetch|mem~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~142_combout\ = (\EW|myfetch|pc\(4) & (((!\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(0))))) # (!\EW|myfetch|pc\(4) & (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(6) & \EW|myfetch|pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~142_combout\);

-- Location: LCCOMB_X67_Y38_N6
\EW|myfetch|instruction_EX~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~56_combout\ = (\EW|myfetch|pc\(5) & (!\EW|myfetch|pc\(6) & ((\EW|myfetch|instruction_EX~54_combout\) # (!\EW|myfetch|instruction_EX~53_combout\)))) # (!\EW|myfetch|pc\(5) & (\EW|myfetch|instruction_EX~54_combout\ & 
-- (\EW|myfetch|pc\(6) $ (!\EW|myfetch|instruction_EX~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|instruction_EX~54_combout\,
	datad => \EW|myfetch|instruction_EX~53_combout\,
	combout => \EW|myfetch|instruction_EX~56_combout\);

-- Location: LCCOMB_X63_Y40_N26
\EW|myfetch|mem~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~147_combout\ = (\EW|myfetch|pc\(6) & (!\EW|myfetch|pc\(4) & ((\EW|myfetch|pc\(2)) # (!\EW|myfetch|pc\(5))))) # (!\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(2) $ (!\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~147_combout\);

-- Location: LCCOMB_X63_Y40_N24
\EW|myfetch|mem~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~148_combout\ = (\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(4) & \EW|myfetch|pc\(5))) # (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(4) & !\EW|myfetch|pc\(5))))) # (!\EW|myfetch|pc\(6) & (((\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~148_combout\);

-- Location: LCCOMB_X63_Y40_N6
\EW|myfetch|mem~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~149_combout\ = (\EW|myfetch|mem~148_combout\ & (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(1) $ (\EW|myfetch|mem~147_combout\)))) # (!\EW|myfetch|mem~148_combout\ & (\EW|myfetch|pc\(1) & (\EW|myfetch|mem~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(1),
	datab => \EW|myfetch|mem~148_combout\,
	datac => \EW|myfetch|mem~147_combout\,
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~149_combout\);

-- Location: LCCOMB_X63_Y40_N2
\EW|myfetch|mem~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~151_combout\ = (\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(2)))) # (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(3) $ (!\EW|myfetch|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~151_combout\);

-- Location: LCCOMB_X63_Y40_N12
\EW|myfetch|mem~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~152_combout\ = (\EW|myfetch|pc\(3) & (\EW|myfetch|mem~151_combout\ & ((\EW|myfetch|pc\(5))))) # (!\EW|myfetch|pc\(3) & ((\EW|myfetch|instruction_EX~47_combout\) # ((\EW|myfetch|mem~151_combout\ & \EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|mem~151_combout\,
	datac => \EW|myfetch|instruction_EX~47_combout\,
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~152_combout\);

-- Location: FF_X69_Y35_N19
\EW|lo_WB[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[31]~412_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(31));

-- Location: FF_X69_Y35_N13
\EW|r_WB[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[31]~412_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(31));

-- Location: LCCOMB_X69_Y35_N12
\EW|regdata_WB[31]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[31]~48_combout\ = (\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0)) # ((\EW|lo_WB\(31))))) # (!\EW|regsel_WB\(1) & (!\EW|regsel_WB\(0) & (\EW|r_WB\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|regsel_WB\(0),
	datac => \EW|r_WB\(31),
	datad => \EW|lo_WB\(31),
	combout => \EW|regdata_WB[31]~48_combout\);

-- Location: FF_X74_Y40_N29
\EW|lo_WB[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|lo_WB[9]~feeder_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(9));

-- Location: FF_X74_Y40_N27
\EW|r_WB[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(9));

-- Location: LCCOMB_X74_Y40_N26
\EW|regdata_WB[9]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[9]~57_combout\ = (\EW|regsel_WB\(1) & ((\EW|lo_WB\(9)) # ((\EW|regsel_WB\(0))))) # (!\EW|regsel_WB\(1) & (((\EW|r_WB\(9) & !\EW|regsel_WB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|lo_WB\(9),
	datac => \EW|r_WB\(9),
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[9]~57_combout\);

-- Location: FF_X79_Y32_N29
\EW|hi_WB[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(14),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(14));

-- Location: FF_X79_Y32_N31
\EW|r_WB[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(14));

-- Location: LCCOMB_X79_Y32_N30
\EW|regdata_WB[14]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[14]~63_combout\ = (\EW|regsel_WB\(1) & (((\EW|regsel_WB\(0))))) # (!\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0) & (\EW|hi_WB\(14))) # (!\EW|regsel_WB\(0) & ((\EW|r_WB\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|hi_WB\(14),
	datac => \EW|r_WB\(14),
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[14]~63_combout\);

-- Location: FF_X73_Y36_N31
\EW|hi_WB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(6),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(6));

-- Location: FF_X68_Y36_N31
\EW|r_WB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[6]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(6));

-- Location: LCCOMB_X73_Y36_N30
\EW|regdata_WB[6]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[6]~72_combout\ = (\EW|regsel_WB\(0) & (((\EW|hi_WB\(6)) # (\EW|regsel_WB\(1))))) # (!\EW|regsel_WB\(0) & (\EW|r_WB\(6) & ((!\EW|regsel_WB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|r_WB\(6),
	datab => \EW|regsel_WB\(0),
	datac => \EW|hi_WB\(6),
	datad => \EW|regsel_WB\(1),
	combout => \EW|regdata_WB[6]~72_combout\);

-- Location: FF_X76_Y39_N13
\EW|lo_WB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[2]~341_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(2));

-- Location: FF_X73_Y36_N27
\EW|lo_WB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|lo_WB[3]~feeder_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(3));

-- Location: FF_X73_Y36_N7
\EW|lo_WB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[1]~245_combout\,
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(1));

-- Location: FF_X73_Y36_N19
\EW|r_WB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[1]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(1));

-- Location: LCCOMB_X73_Y36_N6
\EW|regdata_WB[1]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[1]~93_combout\ = (\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0)) # ((\EW|lo_WB\(1))))) # (!\EW|regsel_WB\(1) & (!\EW|regsel_WB\(0) & ((\EW|r_WB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|regsel_WB\(0),
	datac => \EW|lo_WB\(1),
	datad => \EW|r_WB\(1),
	combout => \EW|regdata_WB[1]~93_combout\);

-- Location: LCCOMB_X66_Y39_N6
\EW|myfetch|mem~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~159_combout\ = (\EW|myfetch|mem~85_combout\ & (\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(5) & !\EW|myfetch|pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~85_combout\,
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~159_combout\);

-- Location: LCCOMB_X65_Y38_N12
\EW|myfetch|mem~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~165_combout\ = (\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(1) & (!\EW|myfetch|pc\(3) & !\EW|myfetch|pc\(0)))) # (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(3) & \EW|myfetch|pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~165_combout\);

-- Location: LCCOMB_X66_Y37_N30
\EW|myfetch|mem~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~169_combout\ = (\EW|myfetch|pc\(1) & ((\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(2) $ (\EW|myfetch|pc\(3)))) # (!\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(2) & \EW|myfetch|pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~169_combout\);

-- Location: LCCOMB_X66_Y37_N12
\EW|myfetch|mem~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~170_combout\ = (\EW|myfetch|mem~106_combout\ & ((\EW|myfetch|pc\(6) & ((\EW|myfetch|mem~158_combout\))) # (!\EW|myfetch|pc\(6) & (\EW|myfetch|mem~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|mem~106_combout\,
	datac => \EW|myfetch|mem~169_combout\,
	datad => \EW|myfetch|mem~158_combout\,
	combout => \EW|myfetch|mem~170_combout\);

-- Location: LCCOMB_X75_Y39_N14
\EW|datMem|regfile~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|regfile~0_combout\ = (\EW|controller|memwrite_EX~0_combout\ & !\EW|datMem|always0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|memwrite_EX~0_combout\,
	datad => \EW|datMem|always0~7_combout\,
	combout => \EW|datMem|regfile~0_combout\);

-- Location: LCCOMB_X65_Y32_N12
\EW|controller|regwrite~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|regwrite~1_combout\ = ((!\EW|myfetch|instruction_EX\(4) & \EW|myfetch|instruction_EX\(0))) # (!\EW|controller|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(4),
	datab => \EW|controller|Equal1~0_combout\,
	datad => \EW|myfetch|instruction_EX\(0),
	combout => \EW|controller|regwrite~1_combout\);

-- Location: LCCOMB_X74_Y35_N26
\EW|myalu|hi[29]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[29]~33_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~86_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|op_1~86_combout\,
	datac => \EW|myalu|Decoder0~0_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~86_combout\,
	combout => \EW|myalu|hi[29]~33_combout\);

-- Location: LCCOMB_X74_Y32_N28
\EW|myalu|hi[27]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[27]~34_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~82_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|op_1~82_combout\,
	datac => \EW|myalu|Decoder0~0_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~82_combout\,
	combout => \EW|myalu|hi[27]~34_combout\);

-- Location: LCCOMB_X72_Y31_N14
\EW|myalu|hi[25]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[25]~35_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~78_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Decoder0~0_combout\,
	datab => \EW|myalu|Mult1|auto_generated|op_1~78_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~78_combout\,
	combout => \EW|myalu|hi[25]~35_combout\);

-- Location: LCCOMB_X74_Y35_N12
\EW|myalu|hi[26]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[26]~36_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~80_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Decoder0~0_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~80_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~80_combout\,
	combout => \EW|myalu|hi[26]~36_combout\);

-- Location: LCCOMB_X73_Y36_N12
\EW|myalu|hi[23]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[23]~37_combout\ = (\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~74_combout\)) # (!\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Decoder0~0_combout\,
	datac => \EW|myalu|Mult0|auto_generated|op_1~74_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~74_combout\,
	combout => \EW|myalu|hi[23]~37_combout\);

-- Location: LCCOMB_X65_Y33_N28
\EW|myalu|hi[24]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[24]~38_combout\ = (\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~76_combout\)) # (!\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|op_1~76_combout\,
	datac => \EW|myalu|Decoder0~0_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~76_combout\,
	combout => \EW|myalu|hi[24]~38_combout\);

-- Location: LCCOMB_X65_Y33_N26
\EW|myalu|hi[22]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[22]~40_combout\ = (\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~72_combout\)) # (!\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|op_1~72_combout\,
	datac => \EW|myalu|Decoder0~0_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~72_combout\,
	combout => \EW|myalu|hi[22]~40_combout\);

-- Location: LCCOMB_X74_Y32_N14
\EW|myalu|hi[20]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[20]~41_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~68_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|op_1~68_combout\,
	datac => \EW|myalu|Decoder0~0_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~68_combout\,
	combout => \EW|myalu|hi[20]~41_combout\);

-- Location: LCCOMB_X73_Y32_N22
\EW|myalu|hi[19]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[19]~42_combout\ = (\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~66_combout\)) # (!\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|op_1~66_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~66_combout\,
	datad => \EW|myalu|Decoder0~0_combout\,
	combout => \EW|myalu|hi[19]~42_combout\);

-- Location: LCCOMB_X67_Y39_N10
\EW|myalu|hi[18]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[18]~43_combout\ = (\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~64_combout\)) # (!\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Decoder0~0_combout\,
	datac => \EW|myalu|Mult0|auto_generated|op_1~64_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~64_combout\,
	combout => \EW|myalu|hi[18]~43_combout\);

-- Location: LCCOMB_X74_Y33_N2
\EW|myalu|hi[16]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[16]~45_combout\ = (\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~60_combout\)) # (!\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|op_1~60_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~60_combout\,
	datad => \EW|myalu|Decoder0~0_combout\,
	combout => \EW|myalu|hi[16]~45_combout\);

-- Location: LCCOMB_X77_Y38_N22
\EW|myalu|hi[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[15]~46_combout\ = (\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~58_combout\)) # (!\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Decoder0~0_combout\,
	datab => \EW|myalu|Mult0|auto_generated|op_1~58_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~58_combout\,
	combout => \EW|myalu|hi[15]~46_combout\);

-- Location: LCCOMB_X73_Y34_N26
\EW|myalu|hi[11]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[11]~51_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~50_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|op_1~50_combout\,
	datac => \EW|myalu|Decoder0~0_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~50_combout\,
	combout => \EW|myalu|hi[11]~51_combout\);

-- Location: LCCOMB_X79_Y34_N16
\EW|myalu|hi[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[14]~52_combout\ = (\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~56_combout\)) # (!\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|op_1~56_combout\,
	datac => \EW|myalu|Decoder0~0_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~56_combout\,
	combout => \EW|myalu|hi[14]~52_combout\);

-- Location: LCCOMB_X70_Y36_N14
\EW|myalu|hi[12]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[12]~53_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~52_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|op_1~52_combout\,
	datab => \EW|myalu|Decoder0~0_combout\,
	datac => \EW|myalu|Mult0|auto_generated|op_1~52_combout\,
	combout => \EW|myalu|hi[12]~53_combout\);

-- Location: LCCOMB_X73_Y32_N18
\EW|myalu|hi[6]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[6]~55_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~40_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|op_1~40_combout\,
	datab => \EW|myalu|Decoder0~0_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~40_combout\,
	combout => \EW|myalu|hi[6]~55_combout\);

-- Location: LCCOMB_X74_Y36_N10
\EW|myalu|hi[5]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[5]~58_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~38_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|op_1~38_combout\,
	datab => \EW|myalu|Mult0|auto_generated|op_1~38_combout\,
	datac => \EW|myalu|Decoder0~0_combout\,
	combout => \EW|myalu|hi[5]~58_combout\);

-- Location: LCCOMB_X73_Y32_N26
\EW|myalu|hi[0]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[0]~61_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~28_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Decoder0~0_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~28_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~28_combout\,
	combout => \EW|myalu|hi[0]~61_combout\);

-- Location: LCCOMB_X67_Y36_N8
\EW|myalu|lo~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~582_combout\ = \EW|myfetch|instruction_EX\(15) $ (((\EW|regis|readdata1[15]~46_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(15),
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|readdata1[15]~46_combout\,
	combout => \EW|myalu|lo~582_combout\);

-- Location: LCCOMB_X70_Y36_N24
\EW|myalu|lo[15]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[15]~583_combout\ = (\EW|myalu|lo[15]~123_combout\ & (\EW|controller|alu_op[2]~5_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # (\EW|controller|rdrt[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[15]~123_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|controller|rdrt[0]~2_combout\,
	combout => \EW|myalu|lo[15]~583_combout\);

-- Location: LCCOMB_X66_Y30_N24
\EW|myalu|lo~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~584_combout\ = \EW|myfetch|instruction_EX\(14) $ (((\EW|regis|readdata1[14]~47_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[14]~47_combout\,
	datab => \EW|myfetch|instruction_EX\(21),
	datac => \EW|myfetch|instruction_EX\(14),
	datad => \EW|regis|Equal2~0_combout\,
	combout => \EW|myalu|lo~584_combout\);

-- Location: LCCOMB_X73_Y30_N0
\EW|myalu|lo[14]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[14]~585_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[14]~136_combout\ & ((\EW|controller|rdrt[0]~2_combout\) # (\EW|controller|alu_op[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|lo[14]~136_combout\,
	combout => \EW|myalu|lo[14]~585_combout\);

-- Location: LCCOMB_X68_Y30_N22
\EW|myalu|lo~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~586_combout\ = \EW|myfetch|instruction_EX\(10) $ (((\EW|regis|readdata1[10]~51_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~0_combout\,
	datab => \EW|myfetch|instruction_EX\(10),
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|readdata1[10]~51_combout\,
	combout => \EW|myalu|lo~586_combout\);

-- Location: LCCOMB_X74_Y32_N16
\EW|myalu|lo[10]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~587_combout\ = (\EW|myalu|lo[10]~186_combout\ & (\EW|controller|alu_op[2]~5_combout\ & ((\EW|controller|rdrt[0]~2_combout\) # (\EW|controller|alu_op[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|lo[10]~186_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|lo[10]~587_combout\);

-- Location: LCCOMB_X69_Y37_N22
\EW|myalu|lo~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~588_combout\ = \EW|myfetch|instruction_EX\(11) $ (((\EW|regis|readdata1[11]~50_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~0_combout\,
	datab => \EW|myfetch|instruction_EX\(21),
	datac => \EW|regis|readdata1[11]~50_combout\,
	datad => \EW|myfetch|instruction_EX\(11),
	combout => \EW|myalu|lo~588_combout\);

-- Location: LCCOMB_X69_Y38_N4
\EW|myalu|lo[11]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[11]~589_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[11]~197_combout\ & ((\EW|controller|rdrt[0]~2_combout\) # (\EW|controller|alu_op[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|lo[11]~197_combout\,
	combout => \EW|myalu|lo[11]~589_combout\);

-- Location: LCCOMB_X69_Y30_N10
\EW|myalu|lo[9]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[9]~592_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[9]~207_combout\ & ((\EW|controller|rdrt[0]~2_combout\) # (\EW|controller|alu_op[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|lo[9]~207_combout\,
	combout => \EW|myalu|lo[9]~592_combout\);

-- Location: LCCOMB_X76_Y30_N4
\EW|myalu|lo~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~594_combout\ = (\EW|regis|readdata1[8]~55_combout\) # ((\EW|regis|regfile~26_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[8]~55_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~26_combout\,
	combout => \EW|myalu|lo~594_combout\);

-- Location: LCCOMB_X77_Y39_N10
\EW|myalu|ShiftLeft1~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~127_combout\ = (\EW|myalu|ShiftLeft1~8_combout\ & (\EW|regis|regfile~34_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(16),
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~34_combout\,
	combout => \EW|myalu|ShiftLeft1~127_combout\);

-- Location: LCCOMB_X67_Y36_N6
\EW|myalu|lo~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~599_combout\ = \EW|myfetch|instruction_EX\(7) $ (((\EW|regis|readdata1[7]~56_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[7]~56_combout\,
	datab => \EW|myfetch|instruction_EX\(21),
	datac => \EW|regis|Equal2~0_combout\,
	datad => \EW|myfetch|instruction_EX\(7),
	combout => \EW|myalu|lo~599_combout\);

-- Location: LCCOMB_X77_Y30_N26
\EW|myalu|lo~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~600_combout\ = \EW|regis|readdata1[5]~60_combout\ $ (((\EW|regis|regfile~35_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[5]~60_combout\,
	datab => \EW|regis|regfile~35_combout\,
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|myfetch|instruction_EX\(16),
	combout => \EW|myalu|lo~600_combout\);

-- Location: LCCOMB_X77_Y31_N10
\EW|myalu|lo~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~603_combout\ = (\EW|regis|readdata1[6]~58_combout\) # ((\EW|regis|regfile~32_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~32_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|readdata1[6]~58_combout\,
	combout => \EW|myalu|lo~603_combout\);

-- Location: LCCOMB_X69_Y37_N10
\EW|myalu|lo~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~605_combout\ = \EW|myfetch|instruction_EX\(12) $ (((\EW|regis|readdata1[12]~49_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~0_combout\,
	datab => \EW|myfetch|instruction_EX\(21),
	datac => \EW|regis|readdata1[12]~49_combout\,
	datad => \EW|myfetch|instruction_EX\(12),
	combout => \EW|myalu|lo~605_combout\);

-- Location: LCCOMB_X69_Y30_N28
\EW|myalu|lo~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~607_combout\ = \EW|myfetch|instruction_EX\(13) $ (((\EW|regis|readdata1[13]~48_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(21),
	datab => \EW|myfetch|instruction_EX\(13),
	datac => \EW|regis|Equal2~0_combout\,
	datad => \EW|regis|readdata1[13]~48_combout\,
	combout => \EW|myalu|lo~607_combout\);

-- Location: LCCOMB_X69_Y30_N26
\EW|myalu|lo[13]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[13]~608_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[13]~338_combout\ & ((\EW|controller|rdrt[0]~2_combout\) # (\EW|controller|alu_op[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|lo[13]~338_combout\,
	combout => \EW|myalu|lo[13]~608_combout\);

-- Location: LCCOMB_X79_Y35_N10
\EW|myalu|ShiftLeft1~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~129_combout\ = (\EW|myalu|ShiftLeft1~11_combout\ & (\EW|regis|regfile~11_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~11_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~11_combout\,
	combout => \EW|myalu|ShiftLeft1~129_combout\);

-- Location: LCCOMB_X69_Y33_N18
\EW|myalu|lo[27]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~615_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|regfile~41_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myfetch|instruction_EX\(21),
	datac => \EW|regis|regfile~41_combout\,
	datad => \EW|regis|Equal2~0_combout\,
	combout => \EW|myalu|lo[27]~615_combout\);

-- Location: LCCOMB_X67_Y33_N30
\EW|myalu|lo[24]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~617_combout\ = (\EW|regis|regfile~44_combout\ & (\EW|controller|alu_op[2]~5_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~44_combout\,
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|lo[24]~617_combout\);

-- Location: LCCOMB_X69_Y32_N30
\EW|myalu|lo[17]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[17]~620_combout\ = (\EW|myalu|lo[18]~119_combout\ & (((\EW|myalu|Add4~120_combout\)))) # (!\EW|myalu|lo[18]~119_combout\ & ((\EW|myalu|lo[18]~363_combout\ & (\EW|myalu|Add4~120_combout\)) # (!\EW|myalu|lo[18]~363_combout\ & 
-- ((\EW|myalu|lo[17]~504_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~119_combout\,
	datab => \EW|myalu|lo[18]~363_combout\,
	datac => \EW|myalu|Add4~120_combout\,
	datad => \EW|myalu|lo[17]~504_combout\,
	combout => \EW|myalu|lo[17]~620_combout\);

-- Location: LCCOMB_X77_Y32_N18
\EW|myalu|lo[21]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~622_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (!\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|ShiftLeft1~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|ShiftLeft1~70_combout\,
	combout => \EW|myalu|lo[21]~622_combout\);

-- Location: LCCOMB_X79_Y34_N30
\EW|myalu|lo[16]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~626_combout\ = (\EW|myalu|lo[18]~98_combout\ & (\EW|myalu|ShiftRight0~73_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # (!\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|myalu|lo[18]~98_combout\,
	datad => \EW|myalu|ShiftRight0~73_combout\,
	combout => \EW|myalu|lo[16]~626_combout\);

-- Location: LCCOMB_X69_Y33_N12
\EW|myalu|lo[16]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~627_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|controller|alu_op[1]~14_combout\ & (\EW|myalu|lo[16]~564_combout\))) # (!\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Add4~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|lo[16]~564_combout\,
	datad => \EW|myalu|Add4~118_combout\,
	combout => \EW|myalu|lo[16]~627_combout\);

-- Location: LCCOMB_X69_Y33_N6
\EW|myalu|lo[23]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~629_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[23]~577_combout\ & ((\EW|controller|alu_op[1]~14_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Add4~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[23]~577_combout\,
	datac => \EW|myalu|Add4~132_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[23]~629_combout\);

-- Location: LCCOMB_X69_Y40_N14
\EW|myfetch|mem~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~173_combout\ = (!\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(0) & (\EW|myfetch|mem~86_combout\ & !\EW|myfetch|pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|mem~86_combout\,
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~173_combout\);

-- Location: LCCOMB_X66_Y40_N26
\EW|myfetch|mem~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~174_combout\ = (\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(3) & ((\EW|myfetch|mem~86_combout\)))) # (!\EW|myfetch|pc\(0) & (((\EW|myfetch|mem~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|mem~104_combout\,
	datad => \EW|myfetch|mem~86_combout\,
	combout => \EW|myfetch|mem~174_combout\);

-- Location: LCCOMB_X63_Y39_N12
\EW|myfetch|mem~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~175_combout\ = (!\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(4) & (\EW|myfetch|mem~119_combout\)) # (!\EW|myfetch|pc\(4) & (!\EW|myfetch|mem~119_combout\ & !\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|mem~119_combout\,
	datac => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|pc\(6),
	combout => \EW|myfetch|mem~175_combout\);

-- Location: LCCOMB_X65_Y38_N0
\EW|myfetch|mem~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~178_combout\ = (\EW|myfetch|mem~137_combout\ & (\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(5) & !\EW|myfetch|pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~137_combout\,
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|pc\(4),
	combout => \EW|myfetch|mem~178_combout\);

-- Location: LCCOMB_X66_Y39_N22
\EW|myfetch|mem~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~179_combout\ = (\EW|myfetch|pc\(5) & (!\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(6) & \EW|myfetch|mem~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|mem~97_combout\,
	combout => \EW|myfetch|mem~179_combout\);

-- Location: LCCOMB_X65_Y33_N22
\EW|myalu|hi[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(24) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[24]~38_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[24]~38_combout\,
	datac => \EW|myalu|hi\(24),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(24));

-- Location: LCCOMB_X79_Y32_N8
\EW|myalu|hi[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(20) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[20]~41_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[20]~41_combout\,
	datac => \EW|myalu|hi\(20),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(20));

-- Location: LCCOMB_X74_Y33_N14
\EW|myalu|hi[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(16) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[16]~45_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[16]~45_combout\,
	datac => \EW|myalu|hi\(16),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(16));

-- Location: LCCOMB_X79_Y32_N26
\EW|myalu|hi[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(14) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[14]~52_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[14]~52_combout\,
	datac => \EW|myalu|hi\(14),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(14));

-- Location: LCCOMB_X73_Y32_N14
\EW|myalu|hi[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(6) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[6]~55_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[6]~55_combout\,
	datac => \EW|myalu|hi\(6),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(6));

-- Location: LCCOMB_X73_Y36_N26
\EW|lo_WB[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|lo_WB[3]~feeder_combout\ = \EW|myalu|lo[3]~175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|lo[3]~175_combout\,
	combout => \EW|lo_WB[3]~feeder_combout\);

-- Location: LCCOMB_X74_Y40_N28
\EW|lo_WB[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|lo_WB[9]~feeder_combout\ = \EW|myalu|lo\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myalu|lo\(9),
	combout => \EW|lo_WB[9]~feeder_combout\);

-- Location: LCCOMB_X73_Y39_N10
\EW|regis|regfile_rtl_1_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[3]~feeder_combout\ = \EW|regdest_WB\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regdest_WB\(1),
	combout => \EW|regis|regfile_rtl_1_bypass[3]~feeder_combout\);

-- Location: LCCOMB_X73_Y39_N22
\EW|regis|regfile_rtl_1_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[9]~feeder_combout\ = \EW|regdest_WB\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regdest_WB\(4),
	combout => \EW|regis|regfile_rtl_1_bypass[9]~feeder_combout\);

-- Location: LCCOMB_X75_Y38_N30
\EW|regis|regfile_rtl_1_bypass[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[62]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[62]~feeder_combout\);

-- Location: LCCOMB_X74_Y36_N6
\EW|regis|regfile_rtl_1_bypass[64]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[64]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[64]~feeder_combout\);

-- Location: LCCOMB_X79_Y39_N26
\EW|regis|regfile_rtl_1_bypass[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[58]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[58]~feeder_combout\);

-- Location: LCCOMB_X79_Y39_N2
\EW|regis|regfile_rtl_1_bypass[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[60]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[60]~feeder_combout\);

-- Location: LCCOMB_X79_Y39_N24
\EW|regis|regfile_rtl_1_bypass[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[56]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[56]~feeder_combout\);

-- Location: LCCOMB_X70_Y36_N26
\EW|regis|regfile_rtl_1_bypass[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[44]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[44]~feeder_combout\);

-- Location: LCCOMB_X75_Y38_N26
\EW|regis|regfile_rtl_1_bypass[74]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[74]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[74]~feeder_combout\);

-- Location: LCCOMB_X72_Y39_N30
\EW|regis|regfile_rtl_1_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[30]~feeder_combout\);

-- Location: LCCOMB_X72_Y39_N22
\EW|regis|regfile_rtl_1_bypass[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[40]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[40]~feeder_combout\);

-- Location: LCCOMB_X72_Y39_N4
\EW|regis|regfile_rtl_1_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[12]~feeder_combout\);

-- Location: LCCOMB_X72_Y39_N8
\EW|regis|regfile_rtl_1_bypass[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[14]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[14]~feeder_combout\);

-- Location: LCCOMB_X67_Y35_N26
\EW|regis|regfile_rtl_0_bypass[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[40]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[40]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N4
\EW|regis|regfile_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[30]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N2
\EW|regis|regfile_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[28]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N24
\EW|regis|regfile_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[24]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N18
\EW|regis|regfile_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[22]~feeder_combout\);

-- Location: LCCOMB_X68_Y37_N22
\EW|regis|regfile_rtl_0_bypass[74]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[74]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[74]~feeder_combout\);

-- Location: LCCOMB_X69_Y38_N22
\EW|regis|regfile_rtl_0_bypass[66]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[66]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[66]~feeder_combout\);

-- Location: LCCOMB_X67_Y37_N30
\EW|regis|regfile_rtl_0_bypass[64]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[64]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[64]~feeder_combout\);

-- Location: LCCOMB_X68_Y37_N30
\EW|regis|regfile_rtl_0_bypass[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[58]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[58]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N6
\EW|regis|regfile_rtl_0_bypass[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[50]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[50]~feeder_combout\);

-- Location: LCCOMB_X70_Y36_N22
\EW|regis|regfile_rtl_0_bypass[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[44]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[44]~feeder_combout\);

-- Location: IOOBUF_X33_Y73_N2
\VGA_R[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_R\(0),
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X31_Y73_N2
\VGA_R[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_R\(1),
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X35_Y73_N23
\VGA_R[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_R\(2),
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X33_Y73_N9
\VGA_R[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_R\(3),
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X20_Y73_N9
\VGA_R[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_R\(4),
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X40_Y73_N9
\VGA_R[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_R\(5),
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X11_Y73_N23
\VGA_R[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_R\(6),
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X20_Y73_N16
\VGA_R[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_R\(7),
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X79_Y0_N2
\VGA_R[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(8));

-- Location: IOOBUF_X38_Y0_N2
\VGA_R[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(9));

-- Location: IOOBUF_X11_Y73_N16
\VGA_G[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_G\(0),
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X25_Y73_N16
\VGA_G[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_G\(1),
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X11_Y73_N9
\VGA_G[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_G\(2),
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X25_Y73_N23
\VGA_G[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_G\(3),
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X16_Y73_N9
\VGA_G[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_G\(4),
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X16_Y73_N2
\VGA_G[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_G\(5),
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X20_Y73_N2
\VGA_G[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_G\(6),
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X23_Y73_N16
\VGA_G[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_G\(7),
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X0_Y15_N16
\VGA_G[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(8));

-- Location: IOOBUF_X89_Y0_N2
\VGA_G[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(9));

-- Location: IOOBUF_X38_Y73_N9
\VGA_B[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_B\(0),
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X38_Y73_N2
\VGA_B[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_B\(1),
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X23_Y73_N2
\VGA_B[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_B\(2),
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X42_Y73_N9
\VGA_B[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_B\(3),
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X42_Y73_N2
\VGA_B[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_B\(4),
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X52_Y73_N16
\VGA_B[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_B\(5),
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X23_Y73_N9
\VGA_B[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_B\(6),
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X52_Y73_N23
\VGA_B[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_B\(7),
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X111_Y73_N2
\VGA_B[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(8));

-- Location: IOOBUF_X18_Y73_N23
\VGA_B[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(9));

-- Location: IOOBUF_X115_Y17_N2
\VGA_SYNC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_SYNC);

-- Location: IOOBUF_X47_Y0_N9
\VGA_BLANK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_BLANK~combout\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK);

-- Location: IOOBUF_X47_Y73_N2
\VGA_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mypll|altpll_component|_clk1~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X38_Y73_N16
\VGA_HS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_H_SYNC~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X54_Y73_N2
\VGA_VS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mydisplay|mysync|VGA_V_SYNC~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(0));

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(1));

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(2));

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(3));

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(4));

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(5));

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX6(6));

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex7_display|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(0));

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex7_display|ALT_INV_WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(1));

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex7_display|ALT_INV_WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(2));

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex7_display|ALT_INV_WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(3));

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex7_display|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(4));

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex7_display|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(5));

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex7_display|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(6));

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(10));

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(11));

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(12));

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(13));

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(14));

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(15));

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(16));

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(17));

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_1
\mydisplay|mypll|altpll_component|pll\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 12,
	c0_initial => 7,
	c0_low => 12,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 12,
	c1_initial => 1,
	c1_low => 12,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 2,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 2,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "-10000",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 7,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 6204,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "manual",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \mydisplay|mypll|altpll_component|pll~FBOUT\,
	inclk => \mydisplay|mypll|altpll_component|pll_INCLK_bus\,
	fbout => \mydisplay|mypll|altpll_component|pll~FBOUT\,
	clk => \mydisplay|mypll|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G3
\mydisplay|mypll|altpll_component|_clk0~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\);

-- Location: LCCOMB_X49_Y46_N14
\mydisplay|mysync|v_count[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|v_count[1]~12_combout\ = (\mydisplay|mysync|v_count\(1) & (!\mydisplay|mysync|v_count[0]~11\)) # (!\mydisplay|mysync|v_count\(1) & ((\mydisplay|mysync|v_count[0]~11\) # (GND)))
-- \mydisplay|mysync|v_count[1]~13\ = CARRY((!\mydisplay|mysync|v_count[0]~11\) # (!\mydisplay|mysync|v_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|v_count\(1),
	datad => VCC,
	cin => \mydisplay|mysync|v_count[0]~11\,
	combout => \mydisplay|mysync|v_count[1]~12_combout\,
	cout => \mydisplay|mysync|v_count[1]~13\);

-- Location: LCCOMB_X49_Y46_N24
\mydisplay|mysync|v_count[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|v_count[6]~22_combout\ = (\mydisplay|mysync|v_count\(6) & (\mydisplay|mysync|v_count[5]~21\ $ (GND))) # (!\mydisplay|mysync|v_count\(6) & (!\mydisplay|mysync|v_count[5]~21\ & VCC))
-- \mydisplay|mysync|v_count[6]~23\ = CARRY((\mydisplay|mysync|v_count\(6) & !\mydisplay|mysync|v_count[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|v_count\(6),
	datad => VCC,
	cin => \mydisplay|mysync|v_count[5]~21\,
	combout => \mydisplay|mysync|v_count[6]~22_combout\,
	cout => \mydisplay|mysync|v_count[6]~23\);

-- Location: LCCOMB_X49_Y46_N26
\mydisplay|mysync|v_count[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|v_count[7]~24_combout\ = (\mydisplay|mysync|v_count\(7) & (!\mydisplay|mysync|v_count[6]~23\)) # (!\mydisplay|mysync|v_count\(7) & ((\mydisplay|mysync|v_count[6]~23\) # (GND)))
-- \mydisplay|mysync|v_count[7]~25\ = CARRY((!\mydisplay|mysync|v_count[6]~23\) # (!\mydisplay|mysync|v_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|v_count\(7),
	datad => VCC,
	cin => \mydisplay|mysync|v_count[6]~23\,
	combout => \mydisplay|mysync|v_count[7]~24_combout\,
	cout => \mydisplay|mysync|v_count[7]~25\);

-- Location: LCCOMB_X47_Y46_N8
\mydisplay|mysync|h_count[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|h_count[0]~10_combout\ = \mydisplay|mysync|h_count\(0) $ (VCC)
-- \mydisplay|mysync|h_count[0]~11\ = CARRY(\mydisplay|mysync|h_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|h_count\(0),
	datad => VCC,
	combout => \mydisplay|mysync|h_count[0]~10_combout\,
	cout => \mydisplay|mysync|h_count[0]~11\);

-- Location: LCCOMB_X47_Y46_N20
\mydisplay|mysync|h_count[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|h_count[6]~22_combout\ = (\mydisplay|mysync|h_count\(6) & (\mydisplay|mysync|h_count[5]~21\ $ (GND))) # (!\mydisplay|mysync|h_count\(6) & (!\mydisplay|mysync|h_count[5]~21\ & VCC))
-- \mydisplay|mysync|h_count[6]~23\ = CARRY((\mydisplay|mysync|h_count\(6) & !\mydisplay|mysync|h_count[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|h_count\(6),
	datad => VCC,
	cin => \mydisplay|mysync|h_count[5]~21\,
	combout => \mydisplay|mysync|h_count[6]~22_combout\,
	cout => \mydisplay|mysync|h_count[6]~23\);

-- Location: LCCOMB_X47_Y46_N22
\mydisplay|mysync|h_count[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|h_count[7]~24_combout\ = (\mydisplay|mysync|h_count\(7) & (!\mydisplay|mysync|h_count[6]~23\)) # (!\mydisplay|mysync|h_count\(7) & ((\mydisplay|mysync|h_count[6]~23\) # (GND)))
-- \mydisplay|mysync|h_count[7]~25\ = CARRY((!\mydisplay|mysync|h_count[6]~23\) # (!\mydisplay|mysync|h_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(7),
	datad => VCC,
	cin => \mydisplay|mysync|h_count[6]~23\,
	combout => \mydisplay|mysync|h_count[7]~24_combout\,
	cout => \mydisplay|mysync|h_count[7]~25\);

-- Location: LCCOMB_X47_Y46_N24
\mydisplay|mysync|h_count[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|h_count[8]~26_combout\ = (\mydisplay|mysync|h_count\(8) & (\mydisplay|mysync|h_count[7]~25\ $ (GND))) # (!\mydisplay|mysync|h_count\(8) & (!\mydisplay|mysync|h_count[7]~25\ & VCC))
-- \mydisplay|mysync|h_count[8]~27\ = CARRY((\mydisplay|mysync|h_count\(8) & !\mydisplay|mysync|h_count[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|h_count\(8),
	datad => VCC,
	cin => \mydisplay|mysync|h_count[7]~25\,
	combout => \mydisplay|mysync|h_count[8]~26_combout\,
	cout => \mydisplay|mysync|h_count[8]~27\);

-- Location: FF_X47_Y46_N25
\mydisplay|mysync|h_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|h_count[8]~26_combout\,
	sclr => \mydisplay|mysync|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|h_count\(8));

-- Location: LCCOMB_X47_Y46_N26
\mydisplay|mysync|h_count[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|h_count[9]~28_combout\ = \mydisplay|mysync|h_count\(9) $ (\mydisplay|mysync|h_count[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(9),
	cin => \mydisplay|mysync|h_count[8]~27\,
	combout => \mydisplay|mysync|h_count[9]~28_combout\);

-- Location: FF_X47_Y46_N27
\mydisplay|mysync|h_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|h_count[9]~28_combout\,
	sclr => \mydisplay|mysync|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|h_count\(9));

-- Location: LCCOMB_X47_Y46_N14
\mydisplay|mysync|h_count[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|h_count[3]~16_combout\ = (\mydisplay|mysync|h_count\(3) & (!\mydisplay|mysync|h_count[2]~15\)) # (!\mydisplay|mysync|h_count\(3) & ((\mydisplay|mysync|h_count[2]~15\) # (GND)))
-- \mydisplay|mysync|h_count[3]~17\ = CARRY((!\mydisplay|mysync|h_count[2]~15\) # (!\mydisplay|mysync|h_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(3),
	datad => VCC,
	cin => \mydisplay|mysync|h_count[2]~15\,
	combout => \mydisplay|mysync|h_count[3]~16_combout\,
	cout => \mydisplay|mysync|h_count[3]~17\);

-- Location: FF_X47_Y46_N15
\mydisplay|mysync|h_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|h_count[3]~16_combout\,
	sclr => \mydisplay|mysync|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|h_count\(3));

-- Location: LCCOMB_X47_Y46_N2
\mydisplay|mysync|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|Equal0~0_combout\ = (\mydisplay|mysync|h_count\(1) & (\mydisplay|mysync|h_count\(3) & (\mydisplay|mysync|h_count\(0) & \mydisplay|mysync|h_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(1),
	datab => \mydisplay|mysync|h_count\(3),
	datac => \mydisplay|mysync|h_count\(0),
	datad => \mydisplay|mysync|h_count\(4),
	combout => \mydisplay|mysync|Equal0~0_combout\);

-- Location: FF_X47_Y46_N23
\mydisplay|mysync|h_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|h_count[7]~24_combout\,
	sclr => \mydisplay|mysync|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|h_count\(7));

-- Location: LCCOMB_X47_Y46_N12
\mydisplay|mysync|h_count[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|h_count[2]~14_combout\ = (\mydisplay|mysync|h_count\(2) & (\mydisplay|mysync|h_count[1]~13\ $ (GND))) # (!\mydisplay|mysync|h_count\(2) & (!\mydisplay|mysync|h_count[1]~13\ & VCC))
-- \mydisplay|mysync|h_count[2]~15\ = CARRY((\mydisplay|mysync|h_count\(2) & !\mydisplay|mysync|h_count[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(2),
	datad => VCC,
	cin => \mydisplay|mysync|h_count[1]~13\,
	combout => \mydisplay|mysync|h_count[2]~14_combout\,
	cout => \mydisplay|mysync|h_count[2]~15\);

-- Location: FF_X47_Y46_N13
\mydisplay|mysync|h_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|h_count[2]~14_combout\,
	sclr => \mydisplay|mysync|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|h_count\(2));

-- Location: LCCOMB_X47_Y46_N0
\mydisplay|mysync|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|LessThan0~0_combout\ = (\mydisplay|mysync|h_count\(5)) # ((\mydisplay|mysync|h_count\(7)) # ((\mydisplay|mysync|Equal0~0_combout\ & \mydisplay|mysync|h_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(5),
	datab => \mydisplay|mysync|Equal0~0_combout\,
	datac => \mydisplay|mysync|h_count\(7),
	datad => \mydisplay|mysync|h_count\(2),
	combout => \mydisplay|mysync|LessThan0~0_combout\);

-- Location: LCCOMB_X47_Y46_N30
\mydisplay|mysync|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|LessThan0~1_combout\ = (\mydisplay|mysync|h_count\(8) & (\mydisplay|mysync|h_count\(9) & ((\mydisplay|mysync|h_count\(6)) # (\mydisplay|mysync|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(6),
	datab => \mydisplay|mysync|h_count\(8),
	datac => \mydisplay|mysync|h_count\(9),
	datad => \mydisplay|mysync|LessThan0~0_combout\,
	combout => \mydisplay|mysync|LessThan0~1_combout\);

-- Location: FF_X47_Y46_N9
\mydisplay|mysync|h_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|h_count[0]~10_combout\,
	sclr => \mydisplay|mysync|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|h_count\(0));

-- Location: LCCOMB_X47_Y46_N16
\mydisplay|mysync|h_count[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|h_count[4]~18_combout\ = (\mydisplay|mysync|h_count\(4) & (\mydisplay|mysync|h_count[3]~17\ $ (GND))) # (!\mydisplay|mysync|h_count\(4) & (!\mydisplay|mysync|h_count[3]~17\ & VCC))
-- \mydisplay|mysync|h_count[4]~19\ = CARRY((\mydisplay|mysync|h_count\(4) & !\mydisplay|mysync|h_count[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|h_count\(4),
	datad => VCC,
	cin => \mydisplay|mysync|h_count[3]~17\,
	combout => \mydisplay|mysync|h_count[4]~18_combout\,
	cout => \mydisplay|mysync|h_count[4]~19\);

-- Location: FF_X47_Y46_N17
\mydisplay|mysync|h_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|h_count[4]~18_combout\,
	sclr => \mydisplay|mysync|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|h_count\(4));

-- Location: LCCOMB_X47_Y46_N18
\mydisplay|mysync|h_count[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|h_count[5]~20_combout\ = (\mydisplay|mysync|h_count\(5) & (!\mydisplay|mysync|h_count[4]~19\)) # (!\mydisplay|mysync|h_count\(5) & ((\mydisplay|mysync|h_count[4]~19\) # (GND)))
-- \mydisplay|mysync|h_count[5]~21\ = CARRY((!\mydisplay|mysync|h_count[4]~19\) # (!\mydisplay|mysync|h_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(5),
	datad => VCC,
	cin => \mydisplay|mysync|h_count[4]~19\,
	combout => \mydisplay|mysync|h_count[5]~20_combout\,
	cout => \mydisplay|mysync|h_count[5]~21\);

-- Location: FF_X47_Y46_N21
\mydisplay|mysync|h_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|h_count[6]~22_combout\,
	sclr => \mydisplay|mysync|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|h_count\(6));

-- Location: FF_X47_Y46_N19
\mydisplay|mysync|h_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|h_count[5]~20_combout\,
	sclr => \mydisplay|mysync|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|h_count\(5));

-- Location: LCCOMB_X47_Y46_N4
\mydisplay|mysync|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|Equal0~1_combout\ = (\mydisplay|mysync|h_count\(9) & (!\mydisplay|mysync|h_count\(8) & (\mydisplay|mysync|h_count\(7) & \mydisplay|mysync|h_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(9),
	datab => \mydisplay|mysync|h_count\(8),
	datac => \mydisplay|mysync|h_count\(7),
	datad => \mydisplay|mysync|h_count\(5),
	combout => \mydisplay|mysync|Equal0~1_combout\);

-- Location: LCCOMB_X47_Y46_N6
\mydisplay|mysync|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|Equal0~2_combout\ = (!\mydisplay|mysync|h_count\(2) & (!\mydisplay|mysync|h_count\(6) & (\mydisplay|mysync|Equal0~1_combout\ & \mydisplay|mysync|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(2),
	datab => \mydisplay|mysync|h_count\(6),
	datac => \mydisplay|mysync|Equal0~1_combout\,
	datad => \mydisplay|mysync|Equal0~0_combout\,
	combout => \mydisplay|mysync|Equal0~2_combout\);

-- Location: FF_X49_Y46_N27
\mydisplay|mysync|v_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|v_count[7]~24_combout\,
	sclr => \mydisplay|mysync|LessThan3~2_combout\,
	ena => \mydisplay|mysync|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|v_count\(7));

-- Location: LCCOMB_X49_Y46_N28
\mydisplay|mysync|v_count[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|v_count[8]~26_combout\ = (\mydisplay|mysync|v_count\(8) & (\mydisplay|mysync|v_count[7]~25\ $ (GND))) # (!\mydisplay|mysync|v_count\(8) & (!\mydisplay|mysync|v_count[7]~25\ & VCC))
-- \mydisplay|mysync|v_count[8]~27\ = CARRY((\mydisplay|mysync|v_count\(8) & !\mydisplay|mysync|v_count[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|v_count\(8),
	datad => VCC,
	cin => \mydisplay|mysync|v_count[7]~25\,
	combout => \mydisplay|mysync|v_count[8]~26_combout\,
	cout => \mydisplay|mysync|v_count[8]~27\);

-- Location: FF_X49_Y46_N29
\mydisplay|mysync|v_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|v_count[8]~26_combout\,
	sclr => \mydisplay|mysync|LessThan3~2_combout\,
	ena => \mydisplay|mysync|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|v_count\(8));

-- Location: LCCOMB_X49_Y46_N0
\mydisplay|mysync|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|LessThan3~1_combout\ = (!\mydisplay|mysync|v_count\(6) & (!\mydisplay|mysync|v_count\(7) & !\mydisplay|mysync|v_count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|v_count\(6),
	datac => \mydisplay|mysync|v_count\(7),
	datad => \mydisplay|mysync|v_count\(8),
	combout => \mydisplay|mysync|LessThan3~1_combout\);

-- Location: LCCOMB_X49_Y46_N30
\mydisplay|mysync|v_count[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|v_count[9]~28_combout\ = \mydisplay|mysync|v_count\(9) $ (\mydisplay|mysync|v_count[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|v_count\(9),
	cin => \mydisplay|mysync|v_count[8]~27\,
	combout => \mydisplay|mysync|v_count[9]~28_combout\);

-- Location: FF_X49_Y46_N31
\mydisplay|mysync|v_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|v_count[9]~28_combout\,
	sclr => \mydisplay|mysync|LessThan3~2_combout\,
	ena => \mydisplay|mysync|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|v_count\(9));

-- Location: LCCOMB_X49_Y46_N20
\mydisplay|mysync|v_count[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|v_count[4]~18_combout\ = (\mydisplay|mysync|v_count\(4) & (\mydisplay|mysync|v_count[3]~17\ $ (GND))) # (!\mydisplay|mysync|v_count\(4) & (!\mydisplay|mysync|v_count[3]~17\ & VCC))
-- \mydisplay|mysync|v_count[4]~19\ = CARRY((\mydisplay|mysync|v_count\(4) & !\mydisplay|mysync|v_count[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|v_count\(4),
	datad => VCC,
	cin => \mydisplay|mysync|v_count[3]~17\,
	combout => \mydisplay|mysync|v_count[4]~18_combout\,
	cout => \mydisplay|mysync|v_count[4]~19\);

-- Location: FF_X49_Y46_N21
\mydisplay|mysync|v_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|v_count[4]~18_combout\,
	sclr => \mydisplay|mysync|LessThan3~2_combout\,
	ena => \mydisplay|mysync|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|v_count\(4));

-- Location: LCCOMB_X49_Y46_N22
\mydisplay|mysync|v_count[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|v_count[5]~20_combout\ = (\mydisplay|mysync|v_count\(5) & (!\mydisplay|mysync|v_count[4]~19\)) # (!\mydisplay|mysync|v_count\(5) & ((\mydisplay|mysync|v_count[4]~19\) # (GND)))
-- \mydisplay|mysync|v_count[5]~21\ = CARRY((!\mydisplay|mysync|v_count[4]~19\) # (!\mydisplay|mysync|v_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|v_count\(5),
	datad => VCC,
	cin => \mydisplay|mysync|v_count[4]~19\,
	combout => \mydisplay|mysync|v_count[5]~20_combout\,
	cout => \mydisplay|mysync|v_count[5]~21\);

-- Location: FF_X49_Y46_N23
\mydisplay|mysync|v_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|v_count[5]~20_combout\,
	sclr => \mydisplay|mysync|LessThan3~2_combout\,
	ena => \mydisplay|mysync|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|v_count\(5));

-- Location: LCCOMB_X49_Y46_N2
\mydisplay|mysync|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|LessThan3~0_combout\ = (!\mydisplay|mysync|v_count\(4) & (!\mydisplay|mysync|v_count\(5) & ((!\mydisplay|mysync|v_count\(2)) # (!\mydisplay|mysync|v_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|v_count\(3),
	datab => \mydisplay|mysync|v_count\(4),
	datac => \mydisplay|mysync|v_count\(5),
	datad => \mydisplay|mysync|v_count\(2),
	combout => \mydisplay|mysync|LessThan3~0_combout\);

-- Location: LCCOMB_X49_Y46_N10
\mydisplay|mysync|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|LessThan3~2_combout\ = (\mydisplay|mysync|v_count\(9) & ((!\mydisplay|mysync|LessThan3~0_combout\) # (!\mydisplay|mysync|LessThan3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan3~1_combout\,
	datac => \mydisplay|mysync|v_count\(9),
	datad => \mydisplay|mysync|LessThan3~0_combout\,
	combout => \mydisplay|mysync|LessThan3~2_combout\);

-- Location: FF_X49_Y46_N15
\mydisplay|mysync|v_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|v_count[1]~12_combout\,
	sclr => \mydisplay|mysync|LessThan3~2_combout\,
	ena => \mydisplay|mysync|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|v_count\(1));

-- Location: LCCOMB_X49_Y46_N16
\mydisplay|mysync|v_count[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|v_count[2]~14_combout\ = (\mydisplay|mysync|v_count\(2) & (\mydisplay|mysync|v_count[1]~13\ $ (GND))) # (!\mydisplay|mysync|v_count\(2) & (!\mydisplay|mysync|v_count[1]~13\ & VCC))
-- \mydisplay|mysync|v_count[2]~15\ = CARRY((\mydisplay|mysync|v_count\(2) & !\mydisplay|mysync|v_count[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|v_count\(2),
	datad => VCC,
	cin => \mydisplay|mysync|v_count[1]~13\,
	combout => \mydisplay|mysync|v_count[2]~14_combout\,
	cout => \mydisplay|mysync|v_count[2]~15\);

-- Location: FF_X49_Y46_N17
\mydisplay|mysync|v_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|v_count[2]~14_combout\,
	sclr => \mydisplay|mysync|LessThan3~2_combout\,
	ena => \mydisplay|mysync|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|v_count\(2));

-- Location: LCCOMB_X49_Y46_N18
\mydisplay|mysync|v_count[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|v_count[3]~16_combout\ = (\mydisplay|mysync|v_count\(3) & (!\mydisplay|mysync|v_count[2]~15\)) # (!\mydisplay|mysync|v_count\(3) & ((\mydisplay|mysync|v_count[2]~15\) # (GND)))
-- \mydisplay|mysync|v_count[3]~17\ = CARRY((!\mydisplay|mysync|v_count[2]~15\) # (!\mydisplay|mysync|v_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|v_count\(3),
	datad => VCC,
	cin => \mydisplay|mysync|v_count[2]~15\,
	combout => \mydisplay|mysync|v_count[3]~16_combout\,
	cout => \mydisplay|mysync|v_count[3]~17\);

-- Location: FF_X49_Y46_N25
\mydisplay|mysync|v_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|v_count[6]~22_combout\,
	sclr => \mydisplay|mysync|LessThan3~2_combout\,
	ena => \mydisplay|mysync|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|v_count\(6));

-- Location: LCCOMB_X49_Y46_N8
\mydisplay|mysync|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|LessThan7~0_combout\ = (\mydisplay|mysync|v_count\(7) & (\mydisplay|mysync|v_count\(6) & (\mydisplay|mysync|v_count\(5) & \mydisplay|mysync|v_count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|v_count\(7),
	datab => \mydisplay|mysync|v_count\(6),
	datac => \mydisplay|mysync|v_count\(5),
	datad => \mydisplay|mysync|v_count\(8),
	combout => \mydisplay|mysync|LessThan7~0_combout\);

-- Location: CLKCTRL_G1
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X67_Y39_N8
\EW|myfetch|mem~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~34_combout\ = (\EW|myfetch|pc\(3) & \EW|myfetch|pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~34_combout\);

-- Location: LCCOMB_X67_Y40_N8
\EW|myfetch|mem~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~141_combout\ = (!\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(1) & \EW|myfetch|mem~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|mem~34_combout\,
	combout => \EW|myfetch|mem~141_combout\);

-- Location: LCCOMB_X67_Y40_N12
\EW|myfetch|mem~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~143_combout\ = (\EW|myfetch|pc\(5) & ((\EW|myfetch|mem~141_combout\) # ((\EW|myfetch|mem~142_combout\ & \EW|myfetch|mem~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~142_combout\,
	datab => \EW|myfetch|mem~36_combout\,
	datac => \EW|myfetch|mem~141_combout\,
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~143_combout\);

-- Location: LCCOMB_X67_Y40_N4
\EW|myfetch|mem~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~30_combout\ = (\EW|myfetch|pc\(1) & !\EW|myfetch|pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~30_combout\);

-- Location: LCCOMB_X67_Y40_N0
\EW|myfetch|mem~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~139_combout\ = (\EW|myfetch|pc\(6) & (((!\EW|myfetch|pc\(5))))) # (!\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(2) $ (\EW|myfetch|pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~139_combout\);

-- Location: LCCOMB_X67_Y40_N18
\EW|myfetch|mem~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~140_combout\ = (\EW|myfetch|mem~30_combout\ & ((\EW|myfetch|pc\(4) & (\EW|myfetch|mem~138_combout\)) # (!\EW|myfetch|pc\(4) & ((\EW|myfetch|mem~139_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~138_combout\,
	datab => \EW|myfetch|mem~30_combout\,
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|mem~139_combout\,
	combout => \EW|myfetch|mem~140_combout\);

-- Location: LCCOMB_X68_Y40_N26
\EW|myfetch|mem~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~132_combout\ = (\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(2) $ (((\EW|myfetch|pc\(3)) # (\EW|myfetch|pc\(1)))))) # (!\EW|myfetch|pc\(6) & (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(2) & \EW|myfetch|pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~132_combout\);

-- Location: LCCOMB_X68_Y40_N28
\EW|myfetch|mem~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~131_combout\ = (!\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(2) & !\EW|myfetch|pc\(1))) # (!\EW|myfetch|pc\(3) & ((\EW|myfetch|pc\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~131_combout\);

-- Location: LCCOMB_X68_Y40_N24
\EW|myfetch|mem~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~133_combout\ = (!\EW|myfetch|pc\(5) & ((\EW|myfetch|pc\(0) & ((\EW|myfetch|mem~131_combout\))) # (!\EW|myfetch|pc\(0) & (\EW|myfetch|mem~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|mem~132_combout\,
	datad => \EW|myfetch|mem~131_combout\,
	combout => \EW|myfetch|mem~133_combout\);

-- Location: LCCOMB_X68_Y40_N0
\EW|myfetch|mem~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~17_combout\ = (\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(2) $ (!\EW|myfetch|pc\(1))))) # (!\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(3) & \EW|myfetch|pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~17_combout\);

-- Location: LCCOMB_X68_Y40_N22
\EW|myfetch|mem~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~180_combout\ = (\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(6) & \EW|myfetch|mem~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|mem~17_combout\,
	combout => \EW|myfetch|mem~180_combout\);

-- Location: LCCOMB_X68_Y40_N12
\EW|myfetch|mem~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~127_combout\ = (\EW|myfetch|pc\(3) & (((\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(1))))) # (!\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(6) $ (\EW|myfetch|pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~127_combout\);

-- Location: LCCOMB_X68_Y40_N2
\EW|myfetch|mem~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~128_combout\ = (!\EW|myfetch|pc\(5) & (!\EW|myfetch|pc\(0) & \EW|myfetch|mem~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(0),
	datad => \EW|myfetch|mem~127_combout\,
	combout => \EW|myfetch|mem~128_combout\);

-- Location: LCCOMB_X68_Y40_N8
\EW|myfetch|mem~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~129_combout\ = (\EW|myfetch|pc\(6)) # ((\EW|myfetch|pc\(1)) # (\EW|myfetch|pc\(0) $ (\EW|myfetch|pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~129_combout\);

-- Location: LCCOMB_X68_Y40_N6
\EW|myfetch|mem~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~130_combout\ = (\EW|myfetch|mem~128_combout\) # ((\EW|myfetch|pc\(3) & (!\EW|myfetch|mem~129_combout\ & \EW|myfetch|pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|mem~128_combout\,
	datac => \EW|myfetch|mem~129_combout\,
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~130_combout\);

-- Location: LCCOMB_X68_Y40_N14
\EW|myfetch|mem~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~134_combout\ = (\EW|myfetch|pc\(4) & (((\EW|myfetch|mem~130_combout\)))) # (!\EW|myfetch|pc\(4) & ((\EW|myfetch|mem~133_combout\) # ((\EW|myfetch|mem~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|mem~133_combout\,
	datac => \EW|myfetch|mem~180_combout\,
	datad => \EW|myfetch|mem~130_combout\,
	combout => \EW|myfetch|mem~134_combout\);

-- Location: LCCOMB_X65_Y36_N6
\EW|myfetch|instruction_EX~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~46_combout\ = (\EW|myfetch|mem~134_combout\ & (!\EW|controller|pcsrc_EX[0]~12_combout\ & \EW|myfetch|instruction_EX~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|mem~134_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|instruction_EX~7_combout\,
	combout => \EW|myfetch|instruction_EX~46_combout\);

-- Location: FF_X65_Y36_N7
\EW|myfetch|instruction_EX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EW|myfetch|instruction_EX~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(2));

-- Location: LCCOMB_X72_Y38_N18
\EW|regis|regfile_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[16]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X72_Y38_N19
\EW|regis|regfile_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(16));

-- Location: LCCOMB_X65_Y37_N10
\EW|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|Add1~2_combout\ = (\EW|myfetch|instruction_EX\(1) & ((\EW|myfetch|pc\(1) & (\EW|Add1~1\ & VCC)) # (!\EW|myfetch|pc\(1) & (!\EW|Add1~1\)))) # (!\EW|myfetch|instruction_EX\(1) & ((\EW|myfetch|pc\(1) & (!\EW|Add1~1\)) # (!\EW|myfetch|pc\(1) & 
-- ((\EW|Add1~1\) # (GND)))))
-- \EW|Add1~3\ = CARRY((\EW|myfetch|instruction_EX\(1) & (!\EW|myfetch|pc\(1) & !\EW|Add1~1\)) # (!\EW|myfetch|instruction_EX\(1) & ((!\EW|Add1~1\) # (!\EW|myfetch|pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(1),
	datab => \EW|myfetch|pc\(1),
	datad => VCC,
	cin => \EW|Add1~1\,
	combout => \EW|Add1~2_combout\,
	cout => \EW|Add1~3\);

-- Location: LCCOMB_X65_Y37_N12
\EW|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|Add1~4_combout\ = ((\EW|myfetch|instruction_EX\(2) $ (\EW|myfetch|pc\(2) $ (!\EW|Add1~3\)))) # (GND)
-- \EW|Add1~5\ = CARRY((\EW|myfetch|instruction_EX\(2) & ((\EW|myfetch|pc\(2)) # (!\EW|Add1~3\))) # (!\EW|myfetch|instruction_EX\(2) & (\EW|myfetch|pc\(2) & !\EW|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(2),
	datab => \EW|myfetch|pc\(2),
	datad => VCC,
	cin => \EW|Add1~3\,
	combout => \EW|Add1~4_combout\,
	cout => \EW|Add1~5\);

-- Location: FF_X68_Y39_N31
\EW|branch_addr_EX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|Add1~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|branch_addr_EX\(2));

-- Location: LCCOMB_X68_Y41_N20
\EW|myfetch|mem~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~181_combout\ = (\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(3) $ (\EW|myfetch|pc\(1))))) # (!\EW|myfetch|pc\(0) & (!\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~181_combout\);

-- Location: LCCOMB_X68_Y41_N14
\EW|myfetch|mem~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~182_combout\ = (\EW|myfetch|pc\(4) & (((\EW|myfetch|pc\(2))))) # (!\EW|myfetch|pc\(4) & (\EW|myfetch|mem~181_combout\ & ((\EW|myfetch|pc\(3)) # (!\EW|myfetch|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|mem~181_combout\,
	combout => \EW|myfetch|mem~182_combout\);

-- Location: LCCOMB_X68_Y41_N26
\EW|myfetch|mem~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~21_combout\ = (!\EW|myfetch|pc\(0) & (!\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~21_combout\);

-- Location: LCCOMB_X68_Y41_N16
\EW|myfetch|mem~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~20_combout\ = (\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(6) & \EW|myfetch|pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~20_combout\);

-- Location: LCCOMB_X68_Y41_N8
\EW|myfetch|mem~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~22_combout\ = (\EW|myfetch|pc\(4) & ((\EW|myfetch|mem~182_combout\ & (\EW|myfetch|mem~21_combout\)) # (!\EW|myfetch|mem~182_combout\ & ((\EW|myfetch|mem~20_combout\))))) # (!\EW|myfetch|pc\(4) & (\EW|myfetch|mem~182_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|mem~182_combout\,
	datac => \EW|myfetch|mem~21_combout\,
	datad => \EW|myfetch|mem~20_combout\,
	combout => \EW|myfetch|mem~22_combout\);

-- Location: LCCOMB_X69_Y40_N24
\EW|myfetch|mem~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~25_combout\ = (\EW|myfetch|pc\(6) & (((\EW|myfetch|pc\(1))))) # (!\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(3) & ((\EW|myfetch|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~25_combout\);

-- Location: LCCOMB_X69_Y40_N18
\EW|myfetch|mem~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~26_combout\ = (\EW|myfetch|pc\(0) & ((\EW|myfetch|mem~24_combout\) # ((\EW|myfetch|pc\(4))))) # (!\EW|myfetch|pc\(0) & (((!\EW|myfetch|pc\(4) & !\EW|myfetch|mem~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~24_combout\,
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|mem~25_combout\,
	combout => \EW|myfetch|mem~26_combout\);

-- Location: LCCOMB_X69_Y40_N28
\EW|myfetch|mem~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~23_combout\ = (\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(1) $ (\EW|myfetch|pc\(6))))) # (!\EW|myfetch|pc\(3) & ((\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(2))) # (!\EW|myfetch|pc\(1) & 
-- ((\EW|myfetch|pc\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~23_combout\);

-- Location: LCCOMB_X69_Y40_N6
\EW|myfetch|mem~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~28_combout\ = (\EW|myfetch|mem~26_combout\ & ((\EW|myfetch|mem~27_combout\) # ((!\EW|myfetch|pc\(4))))) # (!\EW|myfetch|mem~26_combout\ & (((\EW|myfetch|pc\(4) & \EW|myfetch|mem~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~27_combout\,
	datab => \EW|myfetch|mem~26_combout\,
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|mem~23_combout\,
	combout => \EW|myfetch|mem~28_combout\);

-- Location: LCCOMB_X68_Y41_N30
\EW|myfetch|instruction_EX~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~6_combout\ = (\EW|myfetch|pc\(5) & (\EW|myfetch|mem~22_combout\)) # (!\EW|myfetch|pc\(5) & ((\EW|myfetch|mem~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|mem~22_combout\,
	datac => \EW|myfetch|mem~28_combout\,
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|instruction_EX~6_combout\);

-- Location: LCCOMB_X66_Y36_N8
\EW|myfetch|instruction_EX~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~8_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (\EW|myfetch|instruction_EX~6_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX~7_combout\,
	datac => \EW|myfetch|instruction_EX~6_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~8_combout\);

-- Location: FF_X66_Y36_N9
\EW|myfetch|instruction_EX[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EW|myfetch|instruction_EX~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(29));

-- Location: LCCOMB_X66_Y36_N24
\EW|controller|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|Equal0~0_combout\ = (!\EW|myfetch|instruction_EX\(27) & (!\EW|myfetch|instruction_EX\(29) & (!\EW|myfetch|instruction_EX\(28) & !\EW|myfetch|instruction_EX\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(27),
	datab => \EW|myfetch|instruction_EX\(29),
	datac => \EW|myfetch|instruction_EX\(28),
	datad => \EW|myfetch|instruction_EX\(26),
	combout => \EW|controller|Equal0~0_combout\);

-- Location: LCCOMB_X65_Y34_N30
\EW|controller|regsel[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|regsel[0]~1_combout\ = (\EW|myfetch|instruction_EX\(26) & (!\EW|myfetch|instruction_EX\(28) & (\EW|myfetch|instruction_EX\(27) & !\EW|myfetch|instruction_EX\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|myfetch|instruction_EX\(28),
	datac => \EW|myfetch|instruction_EX\(27),
	datad => \EW|myfetch|instruction_EX\(29),
	combout => \EW|controller|regsel[0]~1_combout\);

-- Location: LCCOMB_X63_Y38_N24
\EW|myfetch|instruction_EX~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~40_combout\ = (\EW|myfetch|pc\(2) & (((!\EW|myfetch|pc\(0)) # (!\EW|myfetch|pc\(4))))) # (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(0) & ((\EW|myfetch|pc\(5)) # (\EW|myfetch|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(5),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|instruction_EX~40_combout\);

-- Location: LCCOMB_X63_Y38_N26
\EW|myfetch|instruction_EX~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~37_combout\ = (\EW|myfetch|pc\(4) & (((\EW|myfetch|pc\(5)) # (!\EW|myfetch|pc\(0))) # (!\EW|myfetch|pc\(2)))) # (!\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(0) & ((\EW|myfetch|pc\(2)) # (!\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(5),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|instruction_EX~37_combout\);

-- Location: LCCOMB_X63_Y38_N12
\EW|myfetch|instruction_EX~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~38_combout\ = (\EW|myfetch|pc\(0) & ((\EW|myfetch|pc\(2) & ((\EW|myfetch|pc\(4)) # (!\EW|myfetch|pc\(5)))) # (!\EW|myfetch|pc\(2) & ((!\EW|myfetch|pc\(4)))))) # (!\EW|myfetch|pc\(0) & (((\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(5),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|instruction_EX~38_combout\);

-- Location: LCCOMB_X63_Y38_N10
\EW|myfetch|instruction_EX~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~41_combout\ = (\EW|myfetch|pc\(3) & (\EW|myfetch|instruction_EX~37_combout\ & (\EW|myfetch|pc\(6) $ (\EW|myfetch|instruction_EX~38_combout\)))) # (!\EW|myfetch|pc\(3) & ((\EW|myfetch|instruction_EX~37_combout\ & 
-- (!\EW|myfetch|pc\(6) & !\EW|myfetch|instruction_EX~38_combout\)) # (!\EW|myfetch|instruction_EX~37_combout\ & ((\EW|myfetch|instruction_EX~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|instruction_EX~37_combout\,
	datad => \EW|myfetch|instruction_EX~38_combout\,
	combout => \EW|myfetch|instruction_EX~41_combout\);

-- Location: LCCOMB_X63_Y38_N30
\EW|myfetch|instruction_EX~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~43_combout\ = (!\EW|myfetch|pc\(1) & (\EW|myfetch|instruction_EX~41_combout\ & (\EW|myfetch|pc\(6) $ (!\EW|myfetch|instruction_EX~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|instruction_EX~40_combout\,
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|instruction_EX~41_combout\,
	combout => \EW|myfetch|instruction_EX~43_combout\);

-- Location: LCCOMB_X63_Y38_N4
\EW|myfetch|instruction_EX~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~42_combout\ = (\EW|myfetch|instruction_EX~40_combout\ & (((\EW|myfetch|pc\(1) & !\EW|myfetch|instruction_EX~41_combout\)))) # (!\EW|myfetch|instruction_EX~40_combout\ & ((\EW|myfetch|instruction_EX~41_combout\ & 
-- ((\EW|myfetch|pc\(1)))) # (!\EW|myfetch|instruction_EX~41_combout\ & (\EW|myfetch|pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|instruction_EX~40_combout\,
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|instruction_EX~41_combout\,
	combout => \EW|myfetch|instruction_EX~42_combout\);

-- Location: LCCOMB_X66_Y35_N0
\EW|myfetch|instruction_EX~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~9_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myfetch|instruction_EX~7_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~9_combout\);

-- Location: LCCOMB_X66_Y35_N8
\EW|myfetch|instruction_EX~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~44_combout\ = (\EW|myfetch|instruction_EX~9_combout\ & ((\EW|myfetch|instruction_EX~39_combout\ & (\EW|myfetch|instruction_EX~43_combout\ & !\EW|myfetch|instruction_EX~42_combout\)) # (!\EW|myfetch|instruction_EX~39_combout\ & 
-- (!\EW|myfetch|instruction_EX~43_combout\ & \EW|myfetch|instruction_EX~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~39_combout\,
	datab => \EW|myfetch|instruction_EX~43_combout\,
	datac => \EW|myfetch|instruction_EX~42_combout\,
	datad => \EW|myfetch|instruction_EX~9_combout\,
	combout => \EW|myfetch|instruction_EX~44_combout\);

-- Location: FF_X66_Y35_N9
\EW|myfetch|instruction_EX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EW|myfetch|instruction_EX~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(1));

-- Location: LCCOMB_X65_Y36_N22
\EW|myfetch|instruction_EX~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~34_combout\ = (\EW|myfetch|mem~105_combout\ & (!\EW|controller|pcsrc_EX[0]~12_combout\ & \EW|myfetch|instruction_EX~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~105_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|instruction_EX~7_combout\,
	combout => \EW|myfetch|instruction_EX~34_combout\);

-- Location: FF_X65_Y36_N23
\EW|myfetch|instruction_EX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EW|myfetch|instruction_EX~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(3));

-- Location: LCCOMB_X63_Y39_N2
\EW|myfetch|mem~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~121_combout\ = (\EW|myfetch|pc\(1) & ((\EW|myfetch|pc\(4)) # (\EW|myfetch|pc\(5) $ (\EW|myfetch|pc\(3))))) # (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(5) $ (((\EW|myfetch|pc\(4) & \EW|myfetch|pc\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~121_combout\);

-- Location: LCCOMB_X63_Y39_N6
\EW|myfetch|mem~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~176_combout\ = (\EW|myfetch|mem~123_combout\ & (!\EW|myfetch|pc\(6) & ((!\EW|myfetch|mem~121_combout\) # (!\EW|myfetch|pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~123_combout\,
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|mem~121_combout\,
	combout => \EW|myfetch|mem~176_combout\);

-- Location: LCCOMB_X65_Y36_N16
\EW|myfetch|instruction_EX~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~45_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (!\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|mem~126_combout\) # (\EW|myfetch|mem~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~126_combout\,
	datab => \EW|myfetch|instruction_EX~7_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|mem~176_combout\,
	combout => \EW|myfetch|instruction_EX~45_combout\);

-- Location: FF_X65_Y36_N17
\EW|myfetch|instruction_EX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EW|myfetch|instruction_EX~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(5));

-- Location: LCCOMB_X65_Y32_N0
\EW|controller|regsel[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|regsel[1]~3_combout\ = (\EW|myfetch|instruction_EX\(2) & (((\EW|myfetch|instruction_EX\(3)) # (!\EW|myfetch|instruction_EX\(5))))) # (!\EW|myfetch|instruction_EX\(2) & (\EW|myfetch|instruction_EX\(3) & ((!\EW|myfetch|instruction_EX\(5)) # 
-- (!\EW|myfetch|instruction_EX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(2),
	datab => \EW|myfetch|instruction_EX\(1),
	datac => \EW|myfetch|instruction_EX\(3),
	datad => \EW|myfetch|instruction_EX\(5),
	combout => \EW|controller|regsel[1]~3_combout\);

-- Location: LCCOMB_X65_Y32_N22
\EW|controller|regsel[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|regsel[1]~2_combout\ = (\EW|myfetch|instruction_EX\(3) & (!\EW|myfetch|instruction_EX\(2) & (\EW|myfetch|instruction_EX\(1) $ (!\EW|myfetch|instruction_EX\(5))))) # (!\EW|myfetch|instruction_EX\(3) & ((\EW|myfetch|instruction_EX\(5)) # 
-- ((!\EW|myfetch|instruction_EX\(2) & \EW|myfetch|instruction_EX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(2),
	datab => \EW|myfetch|instruction_EX\(1),
	datac => \EW|myfetch|instruction_EX\(3),
	datad => \EW|myfetch|instruction_EX\(5),
	combout => \EW|controller|regsel[1]~2_combout\);

-- Location: LCCOMB_X65_Y32_N6
\EW|controller|regsel[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|regsel[1]~4_combout\ = (\EW|controller|regsel[1]~2_combout\ & (\EW|myfetch|instruction_EX\(4) $ ((\EW|controller|regsel[1]~3_combout\)))) # (!\EW|controller|regsel[1]~2_combout\ & (((\EW|controller|regsel[1]~3_combout\) # 
-- (\EW|myfetch|instruction_EX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(4),
	datab => \EW|controller|regsel[1]~3_combout\,
	datac => \EW|controller|regsel[1]~2_combout\,
	datad => \EW|myfetch|instruction_EX\(0),
	combout => \EW|controller|regsel[1]~4_combout\);

-- Location: LCCOMB_X65_Y33_N16
\EW|controller|regsel[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|regsel[1]~5_combout\ = (\EW|controller|regsel[0]~1_combout\) # ((\EW|controller|Equal0~0_combout\ & \EW|controller|regsel[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|controller|regsel[0]~1_combout\,
	datad => \EW|controller|regsel[1]~4_combout\,
	combout => \EW|controller|regsel[1]~5_combout\);

-- Location: FF_X65_Y33_N17
\EW|regsel_WB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|controller|regsel[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regsel_WB\(1));

-- Location: LCCOMB_X66_Y36_N28
\EW|controller|rdrt[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|rdrt[0]~2_combout\ = (\EW|myfetch|instruction_EX\(29)) # ((\EW|myfetch|instruction_EX\(26)) # ((\EW|myfetch|instruction_EX\(28) & \EW|myfetch|instruction_EX\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(29),
	datab => \EW|myfetch|instruction_EX\(28),
	datac => \EW|myfetch|instruction_EX\(26),
	datad => \EW|myfetch|instruction_EX\(27),
	combout => \EW|controller|rdrt[0]~2_combout\);

-- Location: LCCOMB_X66_Y36_N4
\EW|controller|alu_op[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[1]~2_combout\ = (!\EW|myfetch|instruction_EX\(29) & !\EW|myfetch|instruction_EX\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myfetch|instruction_EX\(29),
	datad => \EW|myfetch|instruction_EX\(26),
	combout => \EW|controller|alu_op[1]~2_combout\);

-- Location: LCCOMB_X65_Y36_N4
\EW|controller|alu_op~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op~11_combout\ = (\EW|myfetch|instruction_EX\(4)) # ((\EW|myfetch|instruction_EX\(2) & ((\EW|myfetch|instruction_EX\(1)) # (!\EW|myfetch|instruction_EX\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(5),
	datab => \EW|myfetch|instruction_EX\(4),
	datac => \EW|myfetch|instruction_EX\(1),
	datad => \EW|myfetch|instruction_EX\(2),
	combout => \EW|controller|alu_op~11_combout\);

-- Location: LCCOMB_X65_Y36_N2
\EW|controller|alu_op~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op~10_combout\ = (\EW|myfetch|instruction_EX\(0) & (((\EW|myfetch|instruction_EX\(3))) # (!\EW|myfetch|instruction_EX\(5)))) # (!\EW|myfetch|instruction_EX\(0) & (\EW|myfetch|instruction_EX\(3) & ((!\EW|myfetch|instruction_EX\(1)) # 
-- (!\EW|myfetch|instruction_EX\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(0),
	datab => \EW|myfetch|instruction_EX\(5),
	datac => \EW|myfetch|instruction_EX\(1),
	datad => \EW|myfetch|instruction_EX\(3),
	combout => \EW|controller|alu_op~10_combout\);

-- Location: LCCOMB_X65_Y36_N24
\EW|controller|alu_op~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op~12_combout\ = (\EW|controller|alu_op~11_combout\) # (\EW|controller|alu_op~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|controller|alu_op~11_combout\,
	datad => \EW|controller|alu_op~10_combout\,
	combout => \EW|controller|alu_op~12_combout\);

-- Location: LCCOMB_X66_Y36_N20
\EW|controller|alu_op[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[1]~13_combout\ = (\EW|myfetch|instruction_EX\(27) & (((\EW|myfetch|instruction_EX\(28))))) # (!\EW|myfetch|instruction_EX\(27) & (\EW|controller|alu_op[1]~2_combout\ & ((\EW|myfetch|instruction_EX\(28)) # 
-- (\EW|controller|alu_op~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(27),
	datab => \EW|controller|alu_op[1]~2_combout\,
	datac => \EW|myfetch|instruction_EX\(28),
	datad => \EW|controller|alu_op~12_combout\,
	combout => \EW|controller|alu_op[1]~13_combout\);

-- Location: LCCOMB_X66_Y36_N30
\EW|controller|alu_op[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[1]~14_combout\ = (\EW|myfetch|instruction_EX\(27) & (\EW|myfetch|instruction_EX\(29) & ((!\EW|controller|alu_op[1]~13_combout\) # (!\EW|myfetch|instruction_EX\(26))))) # (!\EW|myfetch|instruction_EX\(27) & 
-- (((\EW|controller|alu_op[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(27),
	datab => \EW|myfetch|instruction_EX\(29),
	datac => \EW|myfetch|instruction_EX\(26),
	datad => \EW|controller|alu_op[1]~13_combout\,
	combout => \EW|controller|alu_op[1]~14_combout\);

-- Location: LCCOMB_X70_Y32_N10
\EW|myalu|lo[18]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~119_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (!\EW|controller|alu_op[2]~5_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (\EW|controller|alu_op[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|lo[18]~119_combout\);

-- Location: LCCOMB_X73_Y32_N28
\EW|myalu|lo[2]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~157_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|myalu|lo[10]~124_combout\ & !\EW|myalu|lo[18]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|myalu|lo[10]~124_combout\,
	datad => \EW|myalu|lo[18]~119_combout\,
	combout => \EW|myalu|lo[2]~157_combout\);

-- Location: LCCOMB_X70_Y32_N20
\EW|myalu|lo[5]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~138_combout\ = (\EW|myalu|lo[18]~119_combout\) # ((!\EW|controller|alu_op[3]~9_combout\ & !\EW|myalu|lo[10]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[10]~124_combout\,
	datad => \EW|myalu|lo[18]~119_combout\,
	combout => \EW|myalu|lo[5]~138_combout\);

-- Location: LCCOMB_X74_Y32_N26
\EW|myalu|lo[2]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~158_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[10]~124_combout\ & !\EW|myalu|lo[5]~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|lo[10]~124_combout\,
	datad => \EW|myalu|lo[5]~138_combout\,
	combout => \EW|myalu|lo[2]~158_combout\);

-- Location: LCCOMB_X65_Y36_N8
\EW|controller|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|Equal1~0_combout\ = (\EW|myfetch|instruction_EX\(3) & (!\EW|myfetch|instruction_EX\(5) & (!\EW|myfetch|instruction_EX\(1) & !\EW|myfetch|instruction_EX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(3),
	datab => \EW|myfetch|instruction_EX\(5),
	datac => \EW|myfetch|instruction_EX\(1),
	datad => \EW|myfetch|instruction_EX\(2),
	combout => \EW|controller|Equal1~0_combout\);

-- Location: LCCOMB_X65_Y36_N18
\EW|controller|alu_op[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[0]~15_combout\ = (\EW|myfetch|instruction_EX\(0) & (!\EW|myfetch|instruction_EX\(3) & \EW|myfetch|instruction_EX\(2))) # (!\EW|myfetch|instruction_EX\(0) & (\EW|myfetch|instruction_EX\(3) & !\EW|myfetch|instruction_EX\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(0),
	datac => \EW|myfetch|instruction_EX\(3),
	datad => \EW|myfetch|instruction_EX\(2),
	combout => \EW|controller|alu_op[0]~15_combout\);

-- Location: LCCOMB_X65_Y36_N28
\EW|controller|alu_op[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[0]~16_combout\ = (\EW|myfetch|instruction_EX\(5) & ((\EW|myfetch|instruction_EX\(1) & ((\EW|controller|alu_op[0]~15_combout\))) # (!\EW|myfetch|instruction_EX\(1) & (!\EW|myfetch|instruction_EX\(3) & 
-- !\EW|controller|alu_op[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(5),
	datab => \EW|myfetch|instruction_EX\(1),
	datac => \EW|myfetch|instruction_EX\(3),
	datad => \EW|controller|alu_op[0]~15_combout\,
	combout => \EW|controller|alu_op[0]~16_combout\);

-- Location: LCCOMB_X65_Y36_N14
\EW|controller|alu_op[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[0]~18_combout\ = (\EW|controller|alu_op[0]~17_combout\ & (!\EW|myfetch|instruction_EX\(4))) # (!\EW|controller|alu_op[0]~17_combout\ & ((\EW|myfetch|instruction_EX\(4) & (\EW|controller|Equal1~0_combout\)) # 
-- (!\EW|myfetch|instruction_EX\(4) & ((\EW|controller|alu_op[0]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~17_combout\,
	datab => \EW|myfetch|instruction_EX\(4),
	datac => \EW|controller|Equal1~0_combout\,
	datad => \EW|controller|alu_op[0]~16_combout\,
	combout => \EW|controller|alu_op[0]~18_combout\);

-- Location: LCCOMB_X66_Y36_N16
\EW|controller|alu_op[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[0]~19_combout\ = (\EW|myfetch|instruction_EX\(26) & (\EW|myfetch|instruction_EX\(28))) # (!\EW|myfetch|instruction_EX\(26) & (!\EW|myfetch|instruction_EX\(28) & \EW|controller|alu_op[0]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datac => \EW|myfetch|instruction_EX\(28),
	datad => \EW|controller|alu_op[0]~18_combout\,
	combout => \EW|controller|alu_op[0]~19_combout\);

-- Location: LCCOMB_X66_Y36_N0
\EW|controller|alu_op[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[0]~21_combout\ = (!\EW|myfetch|instruction_EX\(26) & ((\EW|myfetch|instruction_EX\(29)) # ((\EW|controller|alu_op[0]~19_combout\ & !\EW|myfetch|instruction_EX\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(29),
	datab => \EW|controller|alu_op[0]~19_combout\,
	datac => \EW|myfetch|instruction_EX\(26),
	datad => \EW|myfetch|instruction_EX\(27),
	combout => \EW|controller|alu_op[0]~21_combout\);

-- Location: LCCOMB_X63_Y40_N0
\EW|myfetch|mem~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~135_combout\ = (\EW|myfetch|pc\(5) & (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(1) $ (!\EW|myfetch|pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~135_combout\);

-- Location: LCCOMB_X63_Y40_N22
\EW|myfetch|instruction_EX~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~47_combout\ = (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(1),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|instruction_EX~47_combout\);

-- Location: LCCOMB_X63_Y40_N20
\EW|myfetch|instruction_EX~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~48_combout\ = (\EW|myfetch|pc\(6) & ((\EW|myfetch|mem~135_combout\) # ((\EW|myfetch|instruction_EX~47_combout\ & \EW|myfetch|pc\(3))))) # (!\EW|myfetch|pc\(6) & (((\EW|myfetch|instruction_EX~47_combout\ & \EW|myfetch|pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|mem~135_combout\,
	datac => \EW|myfetch|instruction_EX~47_combout\,
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|instruction_EX~48_combout\);

-- Location: LCCOMB_X63_Y40_N30
\EW|myfetch|instruction_EX~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~49_combout\ = (\EW|myfetch|pc\(0) & \EW|myfetch|instruction_EX~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(0),
	datad => \EW|myfetch|instruction_EX~48_combout\,
	combout => \EW|myfetch|instruction_EX~49_combout\);

-- Location: LCCOMB_X66_Y39_N20
\EW|myfetch|instruction_EX~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~50_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (!\EW|myfetch|pc\(4) & (\EW|myfetch|instruction_EX~49_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~7_combout\,
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|instruction_EX~49_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~50_combout\);

-- Location: FF_X66_Y39_N21
\EW|myfetch|instruction_EX[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(10));

-- Location: LCCOMB_X66_Y33_N12
\EW|myalu|lo[18]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~98_combout\ = (!\EW|myfetch|instruction_EX\(27) & (\EW|controller|alu_op[1]~2_combout\ & (!\EW|myfetch|instruction_EX\(10) & !\EW|myfetch|instruction_EX\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(27),
	datab => \EW|controller|alu_op[1]~2_combout\,
	datac => \EW|myfetch|instruction_EX\(10),
	datad => \EW|myfetch|instruction_EX\(28),
	combout => \EW|myalu|lo[18]~98_combout\);

-- Location: LCCOMB_X74_Y32_N0
\EW|myalu|lo[5]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~99_combout\ = (\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|lo[18]~98_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # (!\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~9_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|myalu|lo[18]~98_combout\,
	combout => \EW|myalu|lo[5]~99_combout\);

-- Location: LCCOMB_X75_Y35_N8
\EW|myalu|lo[2]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~154_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|controller|alu_op[0]~21_combout\)) # (!\EW|controller|alu_op[2]~5_combout\ & ((!\EW|myalu|lo[5]~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|myalu|lo[5]~99_combout\,
	combout => \EW|myalu|lo[2]~154_combout\);

-- Location: LCCOMB_X65_Y40_N4
\EW|myfetch|mem~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~43_combout\ = (\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(1) & (!\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~43_combout\);

-- Location: LCCOMB_X65_Y40_N24
\EW|myfetch|mem~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~39_combout\ = (\EW|myfetch|pc\(2) & ((\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(1) & \EW|myfetch|pc\(6))) # (!\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(1) & !\EW|myfetch|pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~39_combout\);

-- Location: LCCOMB_X65_Y40_N30
\EW|myfetch|mem~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~44_combout\ = (\EW|myfetch|mem~42_combout\ & (((\EW|myfetch|mem~43_combout\)) # (!\EW|myfetch|pc\(0)))) # (!\EW|myfetch|mem~42_combout\ & (\EW|myfetch|pc\(0) & ((\EW|myfetch|mem~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~42_combout\,
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|mem~43_combout\,
	datad => \EW|myfetch|mem~39_combout\,
	combout => \EW|myfetch|mem~44_combout\);

-- Location: LCCOMB_X65_Y39_N16
\EW|myfetch|instruction_EX~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~20_combout\ = (\EW|myfetch|pc\(4) & ((\EW|myfetch|mem~44_combout\))) # (!\EW|myfetch|pc\(4) & (\EW|myfetch|mem~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~50_combout\,
	datac => \EW|myfetch|mem~44_combout\,
	datad => \EW|myfetch|pc\(4),
	combout => \EW|myfetch|instruction_EX~20_combout\);

-- Location: LCCOMB_X70_Y39_N10
\EW|myfetch|instruction_EX~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~21_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (\EW|myfetch|instruction_EX~20_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~7_combout\,
	datab => \EW|myfetch|instruction_EX~20_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~21_combout\);

-- Location: LCCOMB_X70_Y39_N4
\EW|myfetch|instruction_EX[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX[16]~feeder_combout\ = \EW|myfetch|instruction_EX~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myfetch|instruction_EX~21_combout\,
	combout => \EW|myfetch|instruction_EX[16]~feeder_combout\);

-- Location: FF_X70_Y39_N5
\EW|myfetch|instruction_EX[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(16));

-- Location: LCCOMB_X65_Y39_N4
\EW|myfetch|mem~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~62_combout\ = (\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(1) & \EW|myfetch|pc\(4)))) # (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(5) & (!\EW|myfetch|pc\(1) & !\EW|myfetch|pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(5),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(4),
	combout => \EW|myfetch|mem~62_combout\);

-- Location: LCCOMB_X68_Y40_N16
\EW|myfetch|mem~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~67_combout\ = (!\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(6) & \EW|myfetch|pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~67_combout\);

-- Location: LCCOMB_X68_Y40_N4
\EW|myfetch|mem~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~63_combout\ = (\EW|myfetch|pc\(4) & (!\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~63_combout\);

-- Location: LCCOMB_X68_Y40_N20
\EW|myfetch|mem~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~65_combout\ = (\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(2))) # (!\EW|myfetch|pc\(4) & ((!\EW|myfetch|pc\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~65_combout\);

-- Location: LCCOMB_X68_Y40_N18
\EW|myfetch|mem~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~64_combout\ = (\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(4) & (!\EW|myfetch|pc\(2))) # (!\EW|myfetch|pc\(4) & ((!\EW|myfetch|pc\(1)))))) # (!\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(1) & ((\EW|myfetch|pc\(4)) # (!\EW|myfetch|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~64_combout\);

-- Location: LCCOMB_X68_Y40_N10
\EW|myfetch|mem~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~66_combout\ = (\EW|myfetch|pc\(5) & (((\EW|myfetch|pc\(3))))) # (!\EW|myfetch|pc\(5) & ((\EW|myfetch|pc\(3) & ((\EW|myfetch|mem~64_combout\))) # (!\EW|myfetch|pc\(3) & (\EW|myfetch|mem~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|mem~65_combout\,
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|mem~64_combout\,
	combout => \EW|myfetch|mem~66_combout\);

-- Location: LCCOMB_X68_Y40_N30
\EW|myfetch|mem~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~68_combout\ = (\EW|myfetch|pc\(5) & ((\EW|myfetch|mem~66_combout\ & (\EW|myfetch|mem~67_combout\)) # (!\EW|myfetch|mem~66_combout\ & ((\EW|myfetch|mem~63_combout\))))) # (!\EW|myfetch|pc\(5) & (((\EW|myfetch|mem~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|mem~67_combout\,
	datac => \EW|myfetch|mem~63_combout\,
	datad => \EW|myfetch|mem~66_combout\,
	combout => \EW|myfetch|mem~68_combout\);

-- Location: LCCOMB_X65_Y39_N18
\EW|myfetch|mem~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~61_combout\ = (\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(0) & \EW|myfetch|pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(0),
	datad => \EW|myfetch|pc\(6),
	combout => \EW|myfetch|mem~61_combout\);

-- Location: LCCOMB_X65_Y39_N22
\EW|myfetch|instruction_EX~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~23_combout\ = (\EW|myfetch|pc\(0) & (\EW|myfetch|mem~62_combout\ & ((\EW|myfetch|mem~61_combout\)))) # (!\EW|myfetch|pc\(0) & ((\EW|myfetch|mem~68_combout\) # ((\EW|myfetch|mem~62_combout\ & \EW|myfetch|mem~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|mem~62_combout\,
	datac => \EW|myfetch|mem~68_combout\,
	datad => \EW|myfetch|mem~61_combout\,
	combout => \EW|myfetch|instruction_EX~23_combout\);

-- Location: LCCOMB_X73_Y39_N28
\EW|myfetch|instruction_EX~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~24_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (\EW|myfetch|instruction_EX~23_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~7_combout\,
	datab => \EW|myfetch|instruction_EX~23_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~24_combout\);

-- Location: LCCOMB_X74_Y39_N8
\EW|myfetch|instruction_EX[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX[19]~feeder_combout\ = \EW|myfetch|instruction_EX~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myfetch|instruction_EX~24_combout\,
	combout => \EW|myfetch|instruction_EX[19]~feeder_combout\);

-- Location: FF_X74_Y39_N9
\EW|myfetch|instruction_EX[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(19));

-- Location: LCCOMB_X74_Y39_N12
\EW|myfetch|instruction_EX~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~22_combout\ = (\EW|myfetch|mem~60_combout\ & (\EW|myfetch|instruction_EX~7_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~60_combout\,
	datab => \EW|myfetch|instruction_EX~7_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~22_combout\);

-- Location: FF_X74_Y39_N23
\EW|myfetch|instruction_EX[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myfetch|instruction_EX~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(20));

-- Location: LCCOMB_X73_Y39_N14
\EW|myfetch|instruction_EX~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~25_combout\ = (\EW|myfetch|mem~78_combout\ & (\EW|myfetch|instruction_EX~7_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~78_combout\,
	datab => \EW|myfetch|instruction_EX~7_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~25_combout\);

-- Location: LCCOMB_X74_Y39_N18
\EW|myfetch|instruction_EX[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX[18]~feeder_combout\ = \EW|myfetch|instruction_EX~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myfetch|instruction_EX~25_combout\,
	combout => \EW|myfetch|instruction_EX[18]~feeder_combout\);

-- Location: FF_X74_Y39_N19
\EW|myfetch|instruction_EX[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(18));

-- Location: LCCOMB_X74_Y39_N22
\EW|regis|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|Equal3~0_combout\ = (((!\EW|myfetch|instruction_EX\(18)) # (!\EW|myfetch|instruction_EX\(20))) # (!\EW|myfetch|instruction_EX\(19))) # (!\EW|myfetch|instruction_EX\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(17),
	datab => \EW|myfetch|instruction_EX\(19),
	datac => \EW|myfetch|instruction_EX\(20),
	datad => \EW|myfetch|instruction_EX\(18),
	combout => \EW|regis|Equal3~0_combout\);

-- Location: LCCOMB_X74_Y39_N30
\EW|regis|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|Equal3~1_combout\ = (\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|Equal3~0_combout\,
	combout => \EW|regis|Equal3~1_combout\);

-- Location: LCCOMB_X66_Y37_N22
\EW|myfetch|instruction_EX~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~31_combout\ = (\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(6) $ (!\EW|myfetch|pc\(0))))) # (!\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(0) & !\EW|myfetch|pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(0),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|instruction_EX~31_combout\);

-- Location: LCCOMB_X66_Y37_N2
\EW|myfetch|instruction_EX~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~29_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (!\EW|myfetch|pc\(4) & !\EW|controller|pcsrc_EX[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX~7_combout\,
	datac => \EW|myfetch|pc\(4),
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~29_combout\);

-- Location: LCCOMB_X66_Y37_N24
\EW|myfetch|instruction_EX~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~30_combout\ = (\EW|myfetch|instruction_EX~29_combout\ & (\EW|myfetch|pc\(6) $ (\EW|myfetch|pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|instruction_EX~29_combout\,
	combout => \EW|myfetch|instruction_EX~30_combout\);

-- Location: LCCOMB_X66_Y37_N10
\EW|myfetch|instruction_EX~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~33_combout\ = (\EW|myfetch|instruction_EX~30_combout\ & ((\EW|myfetch|instruction_EX~32_combout\ & (!\EW|myfetch|pc\(1) & !\EW|myfetch|instruction_EX~31_combout\)) # (!\EW|myfetch|instruction_EX~32_combout\ & (\EW|myfetch|pc\(1) 
-- & \EW|myfetch|instruction_EX~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~32_combout\,
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|instruction_EX~31_combout\,
	datad => \EW|myfetch|instruction_EX~30_combout\,
	combout => \EW|myfetch|instruction_EX~33_combout\);

-- Location: FF_X66_Y37_N11
\EW|myfetch|instruction_EX[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(8));

-- Location: LCCOMB_X69_Y36_N16
\EW|controller|alu_shamt[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_shamt[2]~2_combout\ = (!\EW|myfetch|instruction_EX\(28) & (!\EW|myfetch|instruction_EX\(27) & (\EW|myfetch|instruction_EX\(8) & \EW|controller|alu_op[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(28),
	datab => \EW|myfetch|instruction_EX\(27),
	datac => \EW|myfetch|instruction_EX\(8),
	datad => \EW|controller|alu_op[1]~2_combout\,
	combout => \EW|controller|alu_shamt[2]~2_combout\);

-- Location: LCCOMB_X65_Y34_N6
\EW|controller|rdrt[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|rdrt[1]~3_combout\ = (\EW|myfetch|instruction_EX\(27) & (\EW|myfetch|instruction_EX\(28) & ((\EW|myfetch|instruction_EX\(26)) # (!\EW|myfetch|instruction_EX\(29))))) # (!\EW|myfetch|instruction_EX\(27) & (\EW|myfetch|instruction_EX\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|myfetch|instruction_EX\(28),
	datac => \EW|myfetch|instruction_EX\(27),
	datad => \EW|myfetch|instruction_EX\(29),
	combout => \EW|controller|rdrt[1]~3_combout\);

-- Location: LCCOMB_X66_Y37_N26
\EW|myfetch|mem~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~171_combout\ = (\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(0) & !\EW|myfetch|pc\(5)))) # (!\EW|myfetch|pc\(2) & (((!\EW|myfetch|pc\(0) & \EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(0),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~171_combout\);

-- Location: LCCOMB_X66_Y37_N4
\EW|myfetch|mem~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~172_combout\ = (!\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(4) & (\EW|myfetch|mem~171_combout\ & !\EW|myfetch|pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|mem~171_combout\,
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~172_combout\);

-- Location: LCCOMB_X66_Y37_N18
\EW|myfetch|instruction_EX~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~67_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (!\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|mem~170_combout\) # (\EW|myfetch|mem~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~170_combout\,
	datab => \EW|myfetch|mem~172_combout\,
	datac => \EW|myfetch|instruction_EX~7_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~67_combout\);

-- Location: FF_X66_Y37_N19
\EW|myfetch|instruction_EX[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(11));

-- Location: LCCOMB_X66_Y37_N16
\EW|regdest_WB~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdest_WB~4_combout\ = (\EW|controller|rdrt[1]~3_combout\) # ((\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(16))) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|myfetch|instruction_EX\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(16),
	datab => \EW|controller|rdrt[1]~3_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|myfetch|instruction_EX\(11),
	combout => \EW|regdest_WB~4_combout\);

-- Location: FF_X66_Y37_N17
\EW|regdest_WB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regdest_WB~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regdest_WB\(0));

-- Location: FF_X73_Y39_N9
\EW|regis|regfile_rtl_1_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdest_WB\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(1));

-- Location: LCCOMB_X74_Y39_N0
\EW|myfetch|instruction_EX~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~26_combout\ = (\EW|myfetch|mem~89_combout\ & (\EW|myfetch|instruction_EX~7_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~89_combout\,
	datab => \EW|myfetch|instruction_EX~7_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~26_combout\);

-- Location: FF_X73_Y39_N5
\EW|regis|regfile_rtl_1_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myfetch|instruction_EX~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(4));

-- Location: LCCOMB_X73_Y39_N6
\EW|regis|regfile_rtl_1_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[2]~feeder_combout\ = \EW|myfetch|instruction_EX~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myfetch|instruction_EX~21_combout\,
	combout => \EW|regis|regfile_rtl_1_bypass[2]~feeder_combout\);

-- Location: FF_X73_Y39_N7
\EW|regis|regfile_rtl_1_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(2));

-- Location: LCCOMB_X73_Y39_N4
\EW|regis|regfile~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~0_combout\ = (\EW|regis|regfile_rtl_1_bypass\(3) & (\EW|regis|regfile_rtl_1_bypass\(4) & (\EW|regis|regfile_rtl_1_bypass\(1) $ (!\EW|regis|regfile_rtl_1_bypass\(2))))) # (!\EW|regis|regfile_rtl_1_bypass\(3) & 
-- (!\EW|regis|regfile_rtl_1_bypass\(4) & (\EW|regis|regfile_rtl_1_bypass\(1) $ (!\EW|regis|regfile_rtl_1_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(3),
	datab => \EW|regis|regfile_rtl_1_bypass\(1),
	datac => \EW|regis|regfile_rtl_1_bypass\(4),
	datad => \EW|regis|regfile_rtl_1_bypass\(2),
	combout => \EW|regis|regfile~0_combout\);

-- Location: FF_X73_Y39_N1
\EW|regis|regfile_rtl_1_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myfetch|instruction_EX~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(10));

-- Location: LCCOMB_X65_Y34_N4
\EW|controller|regwrite~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|regwrite~0_combout\ = (\EW|myfetch|instruction_EX\(27) & ((\EW|myfetch|instruction_EX\(28)) # (\EW|myfetch|instruction_EX\(26) $ (\EW|myfetch|instruction_EX\(29))))) # (!\EW|myfetch|instruction_EX\(27) & ((\EW|myfetch|instruction_EX\(26)) # 
-- ((\EW|myfetch|instruction_EX\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|myfetch|instruction_EX\(28),
	datac => \EW|myfetch|instruction_EX\(27),
	datad => \EW|myfetch|instruction_EX\(29),
	combout => \EW|controller|regwrite~0_combout\);

-- Location: LCCOMB_X65_Y34_N26
\EW|controller|regwrite~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|regwrite~2_combout\ = (\EW|controller|regwrite~0_combout\) # ((\EW|controller|regwrite~1_combout\ & (!\EW|myfetch|instruction_EX\(27) & !\EW|myfetch|instruction_EX\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|regwrite~1_combout\,
	datab => \EW|myfetch|instruction_EX\(27),
	datac => \EW|controller|regwrite~0_combout\,
	datad => \EW|myfetch|instruction_EX\(28),
	combout => \EW|controller|regwrite~2_combout\);

-- Location: FF_X65_Y38_N17
\EW|regwrite_WB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|controller|regwrite~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regwrite_WB~q\);

-- Location: LCCOMB_X74_Y39_N24
\EW|regdest_WB~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdest_WB~2_combout\ = (\EW|controller|rdrt[1]~3_combout\) # ((\EW|controller|rdrt[0]~2_combout\ & ((\EW|myfetch|instruction_EX\(19)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(14),
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|myfetch|instruction_EX\(19),
	datad => \EW|controller|rdrt[1]~3_combout\,
	combout => \EW|regdest_WB~2_combout\);

-- Location: FF_X74_Y39_N25
\EW|regdest_WB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regdest_WB~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regdest_WB\(3));

-- Location: FF_X74_Y39_N21
\EW|myfetch|instruction_EX[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myfetch|instruction_EX~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(17));

-- Location: LCCOMB_X74_Y39_N4
\EW|regdest_WB~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdest_WB~0_combout\ = (\EW|controller|rdrt[1]~3_combout\) # ((\EW|controller|rdrt[0]~2_combout\ & ((\EW|myfetch|instruction_EX\(17)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(12),
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|myfetch|instruction_EX\(17),
	datad => \EW|controller|rdrt[1]~3_combout\,
	combout => \EW|regdest_WB~0_combout\);

-- Location: FF_X74_Y39_N5
\EW|regdest_WB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regdest_WB~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regdest_WB\(1));

-- Location: LCCOMB_X66_Y39_N0
\EW|myfetch|mem~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~158_combout\ = (\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(2) & \EW|myfetch|pc\(0)))) # (!\EW|myfetch|pc\(1) & (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(2) $ (\EW|myfetch|pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(1),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~158_combout\);

-- Location: LCCOMB_X66_Y37_N14
\EW|myfetch|instruction_EX~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~68_combout\ = (\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(5) & \EW|myfetch|mem~158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|mem~158_combout\,
	combout => \EW|myfetch|instruction_EX~68_combout\);

-- Location: LCCOMB_X66_Y37_N28
\EW|myfetch|instruction_EX~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~62_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (!\EW|myfetch|pc\(4) & (\EW|myfetch|instruction_EX~68_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~7_combout\,
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|instruction_EX~68_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~62_combout\);

-- Location: FF_X66_Y37_N29
\EW|myfetch|instruction_EX[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(15));

-- Location: LCCOMB_X74_Y39_N2
\EW|regdest_WB~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdest_WB~3_combout\ = (\EW|controller|rdrt[1]~3_combout\) # ((\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(20))) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|myfetch|instruction_EX\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(20),
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|controller|rdrt[1]~3_combout\,
	datad => \EW|myfetch|instruction_EX\(15),
	combout => \EW|regdest_WB~3_combout\);

-- Location: FF_X74_Y39_N3
\EW|regdest_WB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regdest_WB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regdest_WB\(4));

-- Location: LCCOMB_X66_Y38_N28
\EW|regis|regfile~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~53_combout\ = (\EW|regdest_WB\(2) & (\EW|regdest_WB\(3) & (\EW|regdest_WB\(1) & \EW|regdest_WB\(4)))) # (!\EW|regdest_WB\(2) & (!\EW|regdest_WB\(3) & (!\EW|regdest_WB\(1) & !\EW|regdest_WB\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regdest_WB\(2),
	datab => \EW|regdest_WB\(3),
	datac => \EW|regdest_WB\(1),
	datad => \EW|regdest_WB\(4),
	combout => \EW|regis|regfile~53_combout\);

-- Location: LCCOMB_X65_Y38_N16
\EW|regis|regfile~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~54_combout\ = (\EW|regwrite_WB~q\ & ((\EW|regdest_WB\(0)) # (!\EW|regis|regfile~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regdest_WB\(0),
	datac => \EW|regwrite_WB~q\,
	datad => \EW|regis|regfile~53_combout\,
	combout => \EW|regis|regfile~54_combout\);

-- Location: LCCOMB_X73_Y39_N16
\EW|regis|regfile_rtl_1_bypass[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[0]~feeder_combout\ = \EW|regis|regfile~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regis|regfile~54_combout\,
	combout => \EW|regis|regfile_rtl_1_bypass[0]~feeder_combout\);

-- Location: FF_X73_Y39_N17
\EW|regis|regfile_rtl_1_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(0));

-- Location: LCCOMB_X73_Y39_N0
\EW|regis|regfile~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~2_combout\ = (\EW|regis|regfile_rtl_1_bypass\(0) & (\EW|regis|regfile_rtl_1_bypass\(9) $ (!\EW|regis|regfile_rtl_1_bypass\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(9),
	datac => \EW|regis|regfile_rtl_1_bypass\(10),
	datad => \EW|regis|regfile_rtl_1_bypass\(0),
	combout => \EW|regis|regfile~2_combout\);

-- Location: LCCOMB_X73_Y39_N8
\EW|regis|regfile~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~3_combout\ = (\EW|regis|regfile~1_combout\ & (\EW|regis|regfile~0_combout\ & \EW|regis|regfile~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~1_combout\,
	datab => \EW|regis|regfile~0_combout\,
	datad => \EW|regis|regfile~2_combout\,
	combout => \EW|regis|regfile~3_combout\);

-- Location: LCCOMB_X66_Y33_N22
\EW|controller|enhilo~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|enhilo~1_combout\ = (!\EW|myfetch|instruction_EX\(27) & (\EW|controller|alu_op[1]~2_combout\ & (\EW|myfetch|instruction_EX\(4) & !\EW|myfetch|instruction_EX\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(27),
	datab => \EW|controller|alu_op[1]~2_combout\,
	datac => \EW|myfetch|instruction_EX\(4),
	datad => \EW|myfetch|instruction_EX\(28),
	combout => \EW|controller|enhilo~1_combout\);

-- Location: LCCOMB_X65_Y36_N0
\EW|controller|regsel[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|regsel[0]~0_combout\ = (!\EW|myfetch|instruction_EX\(3) & (!\EW|myfetch|instruction_EX\(0) & (!\EW|myfetch|instruction_EX\(1) & !\EW|myfetch|instruction_EX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(3),
	datab => \EW|myfetch|instruction_EX\(0),
	datac => \EW|myfetch|instruction_EX\(1),
	datad => \EW|myfetch|instruction_EX\(2),
	combout => \EW|controller|regsel[0]~0_combout\);

-- Location: LCCOMB_X65_Y33_N14
\EW|controller|regsel[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|regsel[0]~6_combout\ = (\EW|controller|regsel[0]~1_combout\) # ((\EW|controller|enhilo~1_combout\ & (\EW|controller|regsel[0]~0_combout\ & !\EW|myfetch|instruction_EX\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|regsel[0]~1_combout\,
	datab => \EW|controller|enhilo~1_combout\,
	datac => \EW|controller|regsel[0]~0_combout\,
	datad => \EW|myfetch|instruction_EX\(5),
	combout => \EW|controller|regsel[0]~6_combout\);

-- Location: FF_X65_Y33_N11
\EW|regsel_WB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|controller|regsel[0]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regsel_WB\(0));

-- Location: LCCOMB_X70_Y32_N28
\EW|myalu|lo[18]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~363_combout\ = (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|controller|rdrt[0]~2_combout\) # ((\EW|controller|alu_op[2]~5_combout\ & !\EW|controller|alu_op[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~9_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[18]~363_combout\);

-- Location: LCCOMB_X67_Y32_N4
\EW|myalu|lo[18]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~364_combout\ = (\EW|myalu|lo[18]~119_combout\) # (\EW|myalu|lo[18]~363_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|lo[18]~119_combout\,
	datad => \EW|myalu|lo[18]~363_combout\,
	combout => \EW|myalu|lo[18]~364_combout\);

-- Location: LCCOMB_X67_Y37_N2
\EW|regis|regfile_rtl_0_bypass[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[60]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[60]~feeder_combout\);

-- Location: FF_X67_Y37_N3
\EW|regis|regfile_rtl_0_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(60));

-- Location: FF_X67_Y37_N1
\EW|regis|regfile_rtl_0_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[24]~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(59));

-- Location: LCCOMB_X65_Y37_N8
\EW|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|Add1~0_combout\ = (\EW|myfetch|instruction_EX\(0) & (\EW|myfetch|pc\(0) $ (VCC))) # (!\EW|myfetch|instruction_EX\(0) & (\EW|myfetch|pc\(0) & VCC))
-- \EW|Add1~1\ = CARRY((\EW|myfetch|instruction_EX\(0) & \EW|myfetch|pc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(0),
	datab => \EW|myfetch|pc\(0),
	datad => VCC,
	combout => \EW|Add1~0_combout\,
	cout => \EW|Add1~1\);

-- Location: FF_X68_Y39_N29
\EW|branch_addr_EX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|Add1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|branch_addr_EX\(0));

-- Location: LCCOMB_X65_Y36_N30
\EW|controller|alu_op[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[3]~7_combout\ = (\EW|myfetch|instruction_EX\(5) & (((\EW|myfetch|instruction_EX\(1) & \EW|myfetch|instruction_EX\(3))))) # (!\EW|myfetch|instruction_EX\(5) & (!\EW|myfetch|instruction_EX\(3) & ((\EW|myfetch|instruction_EX\(1)) # 
-- (!\EW|myfetch|instruction_EX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(0),
	datab => \EW|myfetch|instruction_EX\(5),
	datac => \EW|myfetch|instruction_EX\(1),
	datad => \EW|myfetch|instruction_EX\(3),
	combout => \EW|controller|alu_op[3]~7_combout\);

-- Location: LCCOMB_X66_Y33_N4
\EW|controller|alu_op[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[3]~8_combout\ = (!\EW|myfetch|instruction_EX\(4) & (!\EW|myfetch|instruction_EX\(28) & (!\EW|myfetch|instruction_EX\(2) & !\EW|myfetch|instruction_EX\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(4),
	datab => \EW|myfetch|instruction_EX\(28),
	datac => \EW|myfetch|instruction_EX\(2),
	datad => \EW|myfetch|instruction_EX\(26),
	combout => \EW|controller|alu_op[3]~8_combout\);

-- Location: LCCOMB_X66_Y36_N6
\EW|controller|alu_op[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[3]~6_combout\ = (\EW|myfetch|instruction_EX\(29)) # ((\EW|myfetch|instruction_EX\(27) & ((\EW|myfetch|instruction_EX\(28)) # (!\EW|myfetch|instruction_EX\(26)))) # (!\EW|myfetch|instruction_EX\(27) & 
-- ((\EW|myfetch|instruction_EX\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(27),
	datab => \EW|myfetch|instruction_EX\(29),
	datac => \EW|myfetch|instruction_EX\(28),
	datad => \EW|myfetch|instruction_EX\(26),
	combout => \EW|controller|alu_op[3]~6_combout\);

-- Location: LCCOMB_X66_Y33_N10
\EW|controller|alu_op[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[3]~9_combout\ = (\EW|controller|alu_op[3]~6_combout\) # ((\EW|controller|alu_op[3]~7_combout\ & \EW|controller|alu_op[3]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[3]~7_combout\,
	datac => \EW|controller|alu_op[3]~8_combout\,
	datad => \EW|controller|alu_op[3]~6_combout\,
	combout => \EW|controller|alu_op[3]~9_combout\);

-- Location: LCCOMB_X67_Y38_N14
\EW|myfetch|instruction_EX~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~54_combout\ = (\EW|myfetch|pc\(4) & ((\EW|myfetch|pc\(1)) # ((!\EW|myfetch|pc\(6) & \EW|myfetch|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|instruction_EX~54_combout\);

-- Location: LCCOMB_X63_Y38_N16
\EW|myfetch|instruction_EX~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~53_combout\ = (\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(4) $ (((!\EW|myfetch|pc\(6)) # (!\EW|myfetch|pc\(1)))))) # (!\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(1) $ (\EW|myfetch|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(6),
	combout => \EW|myfetch|instruction_EX~53_combout\);

-- Location: LCCOMB_X67_Y38_N16
\EW|myfetch|instruction_EX~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~55_combout\ = (\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(6) & (!\EW|myfetch|instruction_EX~54_combout\ & \EW|myfetch|instruction_EX~53_combout\))) # (!\EW|myfetch|pc\(5) & (((\EW|myfetch|instruction_EX~54_combout\ & 
-- !\EW|myfetch|instruction_EX~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|instruction_EX~54_combout\,
	datad => \EW|myfetch|instruction_EX~53_combout\,
	combout => \EW|myfetch|instruction_EX~55_combout\);

-- Location: LCCOMB_X67_Y38_N0
\EW|myfetch|instruction_EX~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~70_combout\ = (\EW|myfetch|instruction_EX~9_combout\ & (\EW|myfetch|pc\(0) $ (((!\EW|myfetch|pc\(3)) # (!\EW|myfetch|pc\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|instruction_EX~9_combout\,
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|instruction_EX~70_combout\);

-- Location: LCCOMB_X67_Y38_N26
\EW|myfetch|instruction_EX~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~71_combout\ = (\EW|myfetch|instruction_EX~70_combout\ & (\EW|myfetch|instruction_EX~55_combout\ $ (((\EW|myfetch|instruction_EX~56_combout\ & !\EW|myfetch|pc\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~56_combout\,
	datab => \EW|myfetch|instruction_EX~55_combout\,
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|instruction_EX~70_combout\,
	combout => \EW|myfetch|instruction_EX~71_combout\);

-- Location: LCCOMB_X66_Y38_N8
\EW|regis|regfile_rtl_0_bypass[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[6]~feeder_combout\ = \EW|myfetch|instruction_EX~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myfetch|instruction_EX~71_combout\,
	combout => \EW|regis|regfile_rtl_0_bypass[6]~feeder_combout\);

-- Location: FF_X66_Y38_N9
\EW|regis|regfile_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(6));

-- Location: FF_X66_Y38_N19
\EW|regis|regfile_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myfetch|instruction_EX~52_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(8));

-- Location: FF_X66_Y38_N17
\EW|regis|regfile_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdest_WB\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(7));

-- Location: LCCOMB_X66_Y38_N18
\EW|regis|regfile~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~21_combout\ = (\EW|regis|regfile_rtl_0_bypass\(5) & (\EW|regis|regfile_rtl_0_bypass\(6) & (\EW|regis|regfile_rtl_0_bypass\(8) $ (!\EW|regis|regfile_rtl_0_bypass\(7))))) # (!\EW|regis|regfile_rtl_0_bypass\(5) & 
-- (!\EW|regis|regfile_rtl_0_bypass\(6) & (\EW|regis|regfile_rtl_0_bypass\(8) $ (!\EW|regis|regfile_rtl_0_bypass\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(5),
	datab => \EW|regis|regfile_rtl_0_bypass\(6),
	datac => \EW|regis|regfile_rtl_0_bypass\(8),
	datad => \EW|regis|regfile_rtl_0_bypass\(7),
	combout => \EW|regis|regfile~21_combout\);

-- Location: FF_X66_Y38_N1
\EW|regis|regfile_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(2));

-- Location: FF_X66_Y38_N15
\EW|regis|regfile_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdest_WB\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(1));

-- Location: FF_X66_Y38_N29
\EW|regis|regfile_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdest_WB\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(3));

-- Location: LCCOMB_X66_Y38_N14
\EW|regis|regfile~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~20_combout\ = (\EW|regis|regfile_rtl_0_bypass\(4) & (\EW|regis|regfile_rtl_0_bypass\(3) & (\EW|regis|regfile_rtl_0_bypass\(2) $ (!\EW|regis|regfile_rtl_0_bypass\(1))))) # (!\EW|regis|regfile_rtl_0_bypass\(4) & 
-- (!\EW|regis|regfile_rtl_0_bypass\(3) & (\EW|regis|regfile_rtl_0_bypass\(2) $ (!\EW|regis|regfile_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(4),
	datab => \EW|regis|regfile_rtl_0_bypass\(2),
	datac => \EW|regis|regfile_rtl_0_bypass\(1),
	datad => \EW|regis|regfile_rtl_0_bypass\(3),
	combout => \EW|regis|regfile~20_combout\);

-- Location: LCCOMB_X65_Y38_N8
\EW|myfetch|mem~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~136_combout\ = (\EW|myfetch|pc\(1) & ((\EW|myfetch|pc\(5) & (!\EW|myfetch|pc\(6) & \EW|myfetch|pc\(2))) # (!\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~136_combout\);

-- Location: LCCOMB_X65_Y38_N26
\EW|myfetch|mem~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~177_combout\ = (!\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(0) & (\EW|myfetch|mem~136_combout\ & \EW|myfetch|pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|mem~136_combout\,
	datad => \EW|myfetch|pc\(4),
	combout => \EW|myfetch|mem~177_combout\);

-- Location: LCCOMB_X66_Y38_N4
\EW|myfetch|instruction_EX~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~51_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (!\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|mem~178_combout\) # (\EW|myfetch|mem~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~178_combout\,
	datab => \EW|myfetch|instruction_EX~7_combout\,
	datac => \EW|myfetch|mem~177_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~51_combout\);

-- Location: FF_X66_Y38_N11
\EW|regis|regfile_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myfetch|instruction_EX~51_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(10));

-- Location: LCCOMB_X66_Y38_N20
\EW|regis|regfile_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[9]~feeder_combout\ = \EW|regdest_WB\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regdest_WB\(4),
	combout => \EW|regis|regfile_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X66_Y38_N21
\EW|regis|regfile_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(9));

-- Location: LCCOMB_X66_Y38_N10
\EW|regis|regfile~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~22_combout\ = (\EW|regis|regfile_rtl_0_bypass\(0) & (\EW|regis|regfile_rtl_0_bypass\(10) $ (!\EW|regis|regfile_rtl_0_bypass\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(0),
	datac => \EW|regis|regfile_rtl_0_bypass\(10),
	datad => \EW|regis|regfile_rtl_0_bypass\(9),
	combout => \EW|regis|regfile~22_combout\);

-- Location: LCCOMB_X66_Y38_N12
\EW|regis|regfile~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~23_combout\ = (\EW|regis|regfile~21_combout\ & (\EW|regis|regfile~20_combout\ & \EW|regis|regfile~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|regfile~21_combout\,
	datac => \EW|regis|regfile~20_combout\,
	datad => \EW|regis|regfile~22_combout\,
	combout => \EW|regis|regfile~23_combout\);

-- Location: LCCOMB_X74_Y37_N12
\EW|regis|regfile_rtl_1_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[32]~feeder_combout\);

-- Location: FF_X74_Y37_N13
\EW|regis|regfile_rtl_1_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(32));

-- Location: LCCOMB_X70_Y32_N8
\EW|myalu|lo[10]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~116_combout\ = (\EW|controller|rdrt[0]~2_combout\) # ((!\EW|controller|alu_op[1]~14_combout\ & \EW|controller|alu_op[2]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|lo[10]~116_combout\);

-- Location: LCCOMB_X76_Y38_N18
\EW|myalu|lo[10]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~115_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (!\EW|controller|alu_op[2]~5_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (\EW|controller|alu_op[1]~14_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & 
-- (!\EW|controller|alu_op[0]~21_combout\ & (\EW|controller|alu_op[2]~5_combout\ & \EW|controller|alu_op[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[10]~115_combout\);

-- Location: LCCOMB_X76_Y38_N28
\EW|myalu|lo[10]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~117_combout\ = (!\EW|myalu|lo[10]~116_combout\ & ((!\EW|myalu|lo[10]~115_combout\) # (!\EW|controller|alu_op[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[10]~116_combout\,
	datad => \EW|myalu|lo[10]~115_combout\,
	combout => \EW|myalu|lo[10]~117_combout\);

-- Location: LCCOMB_X70_Y39_N6
\EW|regis|regfile_rtl_1_bypass[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[48]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[48]~feeder_combout\);

-- Location: FF_X70_Y39_N7
\EW|regis|regfile_rtl_1_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(48));

-- Location: FF_X72_Y39_N13
\EW|regis|regfile_rtl_1_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[18]~38_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(47));

-- Location: LCCOMB_X72_Y39_N26
\EW|regis|regfile~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~16_combout\ = (\EW|regis|regfile_rtl_1_bypass\(48) & ((\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(47)))) # (!\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1|auto_generated|ram_block1a18\)))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(48) & (((\EW|regis|regfile_rtl_1_bypass\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a18\,
	datab => \EW|regis|regfile_rtl_1_bypass\(48),
	datac => \EW|regis|regfile~3_combout\,
	datad => \EW|regis|regfile_rtl_1_bypass\(47),
	combout => \EW|regis|regfile~16_combout\);

-- Location: LCCOMB_X66_Y37_N20
\EW|myfetch|instruction_EX~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~28_combout\ = (\EW|myfetch|mem~98_combout\ & (!\EW|myfetch|pc\(4) & (\EW|myfetch|instruction_EX~7_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~98_combout\,
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|instruction_EX~7_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~28_combout\);

-- Location: FF_X66_Y37_N21
\EW|myfetch|instruction_EX[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(7));

-- Location: LCCOMB_X63_Y39_N24
\EW|myfetch|mem~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~92_combout\ = (\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(1) & (!\EW|myfetch|pc\(6)))) # (!\EW|myfetch|pc\(0) & (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|mem~92_combout\);

-- Location: LCCOMB_X63_Y39_N28
\EW|myfetch|mem~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~90_combout\ = (!\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(1) & \EW|myfetch|pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~90_combout\);

-- Location: LCCOMB_X63_Y39_N26
\EW|myfetch|mem~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~91_combout\ = (\EW|myfetch|pc\(5) & (!\EW|myfetch|pc\(6) & \EW|myfetch|mem~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(5),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|mem~90_combout\,
	combout => \EW|myfetch|mem~91_combout\);

-- Location: LCCOMB_X63_Y39_N18
\EW|myfetch|mem~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~93_combout\ = (\EW|myfetch|mem~91_combout\) # ((!\EW|myfetch|pc\(5) & (\EW|myfetch|mem~92_combout\ & !\EW|myfetch|pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|mem~92_combout\,
	datac => \EW|myfetch|mem~91_combout\,
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~93_combout\);

-- Location: LCCOMB_X65_Y36_N12
\EW|myfetch|instruction_EX~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~27_combout\ = (!\EW|myfetch|pc\(4) & (\EW|myfetch|mem~93_combout\ & (!\EW|controller|pcsrc_EX[0]~12_combout\ & \EW|myfetch|instruction_EX~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|mem~93_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|instruction_EX~7_combout\,
	combout => \EW|myfetch|instruction_EX~27_combout\);

-- Location: FF_X65_Y36_N13
\EW|myfetch|instruction_EX[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(6));

-- Location: LCCOMB_X76_Y36_N24
\EW|myalu|ShiftLeft1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~8_combout\ = ((!\EW|myfetch|instruction_EX\(7) & !\EW|myfetch|instruction_EX\(6))) # (!\EW|controller|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(7),
	datac => \EW|myfetch|instruction_EX\(6),
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft1~8_combout\);

-- Location: LCCOMB_X79_Y36_N8
\EW|myalu|ShiftLeft1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~9_combout\ = (\EW|myfetch|instruction_EX\(7) & (\EW|myfetch|instruction_EX\(6) & \EW|controller|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datac => \EW|myfetch|instruction_EX\(6),
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft1~9_combout\);

-- Location: LCCOMB_X79_Y36_N30
\EW|myalu|ShiftLeft1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~10_combout\ = (\EW|myfetch|instruction_EX\(7) & (!\EW|myfetch|instruction_EX\(6) & \EW|controller|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datac => \EW|myfetch|instruction_EX\(6),
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft1~10_combout\);

-- Location: FF_X68_Y39_N17
\EW|regis|regfile_rtl_0_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[20]~32_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(51));

-- Location: LCCOMB_X68_Y39_N26
\EW|regis|regfile_rtl_0_bypass[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[52]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[52]~feeder_combout\);

-- Location: FF_X68_Y39_N27
\EW|regis|regfile_rtl_0_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(52));

-- Location: LCCOMB_X68_Y39_N16
\EW|regis|regfile~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~50_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(51))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(52) & (\EW|regis|regfile_rtl_0|auto_generated|ram_block1a20\)) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(52) & ((\EW|regis|regfile_rtl_0_bypass\(51))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a20\,
	datab => \EW|regis|regfile~23_combout\,
	datac => \EW|regis|regfile_rtl_0_bypass\(51),
	datad => \EW|regis|regfile_rtl_0_bypass\(52),
	combout => \EW|regis|regfile~50_combout\);

-- Location: LCCOMB_X69_Y39_N16
\EW|myalu|Add4~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~103_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~14_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|Add4~103_combout\);

-- Location: LCCOMB_X69_Y39_N6
\EW|myalu|Add4~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~104_combout\ = (\EW|myalu|Add4~103_combout\) # ((\EW|myalu|Add4~78_combout\ & \EW|regis|regfile~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~78_combout\,
	datac => \EW|regis|regfile~50_combout\,
	datad => \EW|myalu|Add4~103_combout\,
	combout => \EW|myalu|Add4~104_combout\);

-- Location: LCCOMB_X66_Y33_N2
\EW|myalu|ShiftLeft0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~2_combout\ = (\EW|myfetch|instruction_EX\(6) & ((\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(0))) # (!\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(1)))))) # (!\EW|myfetch|instruction_EX\(6) & 
-- (((\EW|myfetch|instruction_EX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(6),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(0),
	datad => \EW|myfetch|instruction_EX\(1),
	combout => \EW|myalu|ShiftLeft0~2_combout\);

-- Location: LCCOMB_X72_Y31_N8
\EW|myalu|lo[1]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~240_combout\ = (!\EW|myalu|ShiftRight0~99_combout\ & (\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|ShiftLeft0~2_combout\ & \EW|myalu|lo[18]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~99_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|ShiftLeft0~2_combout\,
	datad => \EW|myalu|lo[18]~98_combout\,
	combout => \EW|myalu|lo[1]~240_combout\);

-- Location: LCCOMB_X72_Y31_N20
\EW|myalu|lo[1]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~242_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & (\EW|myalu|lo[1]~241_combout\ & (\EW|controller|alu_op[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[1]~241_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[1]~242_combout\);

-- Location: LCCOMB_X72_Y31_N28
\EW|myalu|lo[1]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~244_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|lo[1]~242_combout\ & (\EW|myalu|lo[1]~243_combout\)) # (!\EW|myalu|lo[1]~242_combout\ & ((\EW|myalu|lo[1]~240_combout\))))) # (!\EW|controller|alu_op[1]~14_combout\ & 
-- (((\EW|myalu|lo[1]~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[1]~243_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|lo[1]~240_combout\,
	datad => \EW|myalu|lo[1]~242_combout\,
	combout => \EW|myalu|lo[1]~244_combout\);

-- Location: LCCOMB_X69_Y36_N8
\EW|myalu|lo[1]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~597_combout\ = (!\EW|controller|alu_op[3]~6_combout\ & (!\EW|controller|alu_op[1]~14_combout\ & ((!\EW|controller|alu_op[3]~7_combout\) # (!\EW|controller|alu_op[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~8_combout\,
	datab => \EW|controller|alu_op[3]~6_combout\,
	datac => \EW|controller|alu_op[3]~7_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[1]~597_combout\);

-- Location: FF_X65_Y37_N31
\EW|branch_addr_EX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|Add1~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|branch_addr_EX\(1));

-- Location: LCCOMB_X65_Y37_N16
\EW|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|Add1~8_combout\ = ((\EW|myfetch|pc\(4) $ (\EW|myfetch|instruction_EX\(4) $ (!\EW|Add1~7\)))) # (GND)
-- \EW|Add1~9\ = CARRY((\EW|myfetch|pc\(4) & ((\EW|myfetch|instruction_EX\(4)) # (!\EW|Add1~7\))) # (!\EW|myfetch|pc\(4) & (\EW|myfetch|instruction_EX\(4) & !\EW|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|instruction_EX\(4),
	datad => VCC,
	cin => \EW|Add1~7\,
	combout => \EW|Add1~8_combout\,
	cout => \EW|Add1~9\);

-- Location: FF_X67_Y37_N9
\EW|branch_addr_EX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|Add1~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|branch_addr_EX\(4));

-- Location: LCCOMB_X68_Y36_N8
\EW|regis|regfile_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[19]~feeder_combout\ = \EW|regdata_WB[4]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regdata_WB[4]~80_combout\,
	combout => \EW|regis|regfile_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X68_Y36_N9
\EW|regis|regfile_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(19));

-- Location: LCCOMB_X74_Y39_N26
\EW|regdest_WB~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdest_WB~1_combout\ = (\EW|controller|rdrt[1]~3_combout\) # ((\EW|controller|rdrt[0]~2_combout\ & ((\EW|myfetch|instruction_EX\(18)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(13),
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|controller|rdrt[1]~3_combout\,
	datad => \EW|myfetch|instruction_EX\(18),
	combout => \EW|regdest_WB~1_combout\);

-- Location: FF_X74_Y39_N27
\EW|regdest_WB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regdest_WB~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regdest_WB\(2));

-- Location: LCCOMB_X63_Y40_N18
\EW|myfetch|mem~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~145_combout\ = (\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(2) $ (\EW|myfetch|pc\(1)))) # (!\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(2) & !\EW|myfetch|pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~145_combout\);

-- Location: LCCOMB_X63_Y40_N4
\EW|myfetch|mem~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~146_combout\ = (\EW|myfetch|pc\(3) & (\EW|myfetch|mem~145_combout\ & ((\EW|myfetch|pc\(5))))) # (!\EW|myfetch|pc\(3) & ((\EW|myfetch|instruction_EX~47_combout\) # ((\EW|myfetch|mem~145_combout\ & \EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(3),
	datab => \EW|myfetch|mem~145_combout\,
	datac => \EW|myfetch|instruction_EX~47_combout\,
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~146_combout\);

-- Location: LCCOMB_X63_Y40_N16
\EW|myfetch|mem~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~144_combout\ = (\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(5) $ (\EW|myfetch|pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~144_combout\);

-- Location: LCCOMB_X63_Y40_N28
\EW|myfetch|mem~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~150_combout\ = (\EW|myfetch|mem~149_combout\ & (((\EW|myfetch|mem~146_combout\ & \EW|myfetch|mem~144_combout\)) # (!\EW|myfetch|pc\(0)))) # (!\EW|myfetch|mem~149_combout\ & (((\EW|myfetch|mem~146_combout\ & \EW|myfetch|mem~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~149_combout\,
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|mem~146_combout\,
	datad => \EW|myfetch|mem~144_combout\,
	combout => \EW|myfetch|mem~150_combout\);

-- Location: LCCOMB_X66_Y38_N6
\EW|myfetch|instruction_EX~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~57_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (\EW|myfetch|mem~150_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX~7_combout\,
	datac => \EW|myfetch|mem~150_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~57_combout\);

-- Location: LCCOMB_X65_Y37_N14
\EW|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|Add1~6_combout\ = (\EW|myfetch|instruction_EX\(3) & ((\EW|myfetch|pc\(3) & (\EW|Add1~5\ & VCC)) # (!\EW|myfetch|pc\(3) & (!\EW|Add1~5\)))) # (!\EW|myfetch|instruction_EX\(3) & ((\EW|myfetch|pc\(3) & (!\EW|Add1~5\)) # (!\EW|myfetch|pc\(3) & 
-- ((\EW|Add1~5\) # (GND)))))
-- \EW|Add1~7\ = CARRY((\EW|myfetch|instruction_EX\(3) & (!\EW|myfetch|pc\(3) & !\EW|Add1~5\)) # (!\EW|myfetch|instruction_EX\(3) & ((!\EW|Add1~5\) # (!\EW|myfetch|pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(3),
	datab => \EW|myfetch|pc\(3),
	datad => VCC,
	cin => \EW|Add1~5\,
	combout => \EW|Add1~6_combout\,
	cout => \EW|Add1~7\);

-- Location: FF_X73_Y36_N21
\EW|branch_addr_EX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|Add1~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|branch_addr_EX\(3));

-- Location: LCCOMB_X77_Y37_N14
\EW|myalu|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Decoder0~0_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (\EW|controller|alu_op[2]~5_combout\ & (!\EW|controller|alu_op[3]~9_combout\ & \EW|controller|alu_op[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|Decoder0~0_combout\);

-- Location: LCCOMB_X72_Y38_N24
\EW|regis|regfile_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X72_Y38_N25
\EW|regis|regfile_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(12));

-- Location: FF_X72_Y38_N3
\EW|regis|regfile_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[0]~92_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(11));

-- Location: LCCOMB_X65_Y37_N18
\EW|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|Add1~10_combout\ = (\EW|myfetch|instruction_EX\(5) & ((\EW|myfetch|pc\(5) & (\EW|Add1~9\ & VCC)) # (!\EW|myfetch|pc\(5) & (!\EW|Add1~9\)))) # (!\EW|myfetch|instruction_EX\(5) & ((\EW|myfetch|pc\(5) & (!\EW|Add1~9\)) # (!\EW|myfetch|pc\(5) & 
-- ((\EW|Add1~9\) # (GND)))))
-- \EW|Add1~11\ = CARRY((\EW|myfetch|instruction_EX\(5) & (!\EW|myfetch|pc\(5) & !\EW|Add1~9\)) # (!\EW|myfetch|instruction_EX\(5) & ((!\EW|Add1~9\) # (!\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(5),
	datab => \EW|myfetch|pc\(5),
	datad => VCC,
	cin => \EW|Add1~9\,
	combout => \EW|Add1~10_combout\,
	cout => \EW|Add1~11\);

-- Location: FF_X69_Y39_N9
\EW|branch_addr_EX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|Add1~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|branch_addr_EX\(5));

-- Location: LCCOMB_X66_Y38_N24
\EW|regis|regfile_rtl_0_bypass[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[14]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[14]~feeder_combout\);

-- Location: FF_X66_Y38_N25
\EW|regis|regfile_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(14));

-- Location: FF_X66_Y38_N3
\EW|regis|regfile_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[1]~95_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(13));

-- Location: LCCOMB_X65_Y37_N20
\EW|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|Add1~12_combout\ = ((\EW|myfetch|instruction_EX\(6) $ (\EW|myfetch|pc\(6) $ (!\EW|Add1~11\)))) # (GND)
-- \EW|Add1~13\ = CARRY((\EW|myfetch|instruction_EX\(6) & ((\EW|myfetch|pc\(6)) # (!\EW|Add1~11\))) # (!\EW|myfetch|instruction_EX\(6) & (\EW|myfetch|pc\(6) & !\EW|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(6),
	datab => \EW|myfetch|pc\(6),
	datad => VCC,
	cin => \EW|Add1~11\,
	combout => \EW|Add1~12_combout\,
	cout => \EW|Add1~13\);

-- Location: LCCOMB_X65_Y37_N22
\EW|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|Add1~14_combout\ = (\EW|myfetch|pc\(7) & ((\EW|myfetch|instruction_EX\(7) & (\EW|Add1~13\ & VCC)) # (!\EW|myfetch|instruction_EX\(7) & (!\EW|Add1~13\)))) # (!\EW|myfetch|pc\(7) & ((\EW|myfetch|instruction_EX\(7) & (!\EW|Add1~13\)) # 
-- (!\EW|myfetch|instruction_EX\(7) & ((\EW|Add1~13\) # (GND)))))
-- \EW|Add1~15\ = CARRY((\EW|myfetch|pc\(7) & (!\EW|myfetch|instruction_EX\(7) & !\EW|Add1~13\)) # (!\EW|myfetch|pc\(7) & ((!\EW|Add1~13\) # (!\EW|myfetch|instruction_EX\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(7),
	datab => \EW|myfetch|instruction_EX\(7),
	datad => VCC,
	cin => \EW|Add1~13\,
	combout => \EW|Add1~14_combout\,
	cout => \EW|Add1~15\);

-- Location: FF_X69_Y39_N27
\EW|branch_addr_EX[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|Add1~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|branch_addr_EX\(7));

-- Location: LCCOMB_X67_Y36_N14
\EW|regis|regfile_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X67_Y36_N15
\EW|regis|regfile_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(26));

-- Location: FF_X67_Y36_N21
\EW|regis|regfile_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[7]~77_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(25));

-- Location: LCCOMB_X65_Y37_N24
\EW|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|Add1~16_combout\ = ((\EW|myfetch|pc\(8) $ (\EW|myfetch|instruction_EX\(8) $ (!\EW|Add1~15\)))) # (GND)
-- \EW|Add1~17\ = CARRY((\EW|myfetch|pc\(8) & ((\EW|myfetch|instruction_EX\(8)) # (!\EW|Add1~15\))) # (!\EW|myfetch|pc\(8) & (\EW|myfetch|instruction_EX\(8) & !\EW|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(8),
	datab => \EW|myfetch|instruction_EX\(8),
	datad => VCC,
	cin => \EW|Add1~15\,
	combout => \EW|Add1~16_combout\,
	cout => \EW|Add1~17\);

-- Location: FF_X69_Y37_N25
\EW|branch_addr_EX[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|Add1~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|branch_addr_EX\(8));

-- Location: FF_X72_Y39_N19
\EW|regis|regfile_rtl_1_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[0]~92_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(11));

-- Location: LCCOMB_X75_Y33_N0
\EW|myalu|lo[10]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~100_combout\ = (\EW|controller|alu_op[2]~5_combout\) # (!\EW|myalu|lo[5]~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|lo[5]~99_combout\,
	combout => \EW|myalu|lo[10]~100_combout\);

-- Location: LCCOMB_X75_Y37_N20
\EW|regis|regfile_rtl_1_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[38]~feeder_combout\);

-- Location: FF_X75_Y37_N21
\EW|regis|regfile_rtl_1_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(38));

-- Location: FF_X68_Y38_N29
\EW|regis|regfile_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[8]~56_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(27));

-- Location: LCCOMB_X69_Y39_N12
\EW|myalu|Add4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~34_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|readdata1[3]~80_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|regis|readdata2[3]~66_combout\ $ ((!\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[3]~66_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|regis|readdata1[3]~80_combout\,
	combout => \EW|myalu|Add4~34_combout\);

-- Location: LCCOMB_X68_Y35_N14
\EW|myalu|Add4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~37_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(2))) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|regis|readdata1[2]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(2),
	datac => \EW|regis|readdata1[2]~81_combout\,
	datad => \EW|controller|rdrt[0]~2_combout\,
	combout => \EW|myalu|Add4~37_combout\);

-- Location: LCCOMB_X68_Y35_N4
\EW|myalu|Add4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~40_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|readdata1[0]~83_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|regis|readdata2[0]~67_combout\ $ ((!\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|regis|readdata2[0]~67_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|regis|readdata1[0]~83_combout\,
	combout => \EW|myalu|Add4~40_combout\);

-- Location: LCCOMB_X68_Y35_N16
\EW|myalu|Add4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~43_cout\ = CARRY((!\EW|controller|rdrt[0]~2_combout\ & !\EW|controller|alu_op[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datad => VCC,
	cout => \EW|myalu|Add4~43_cout\);

-- Location: LCCOMB_X68_Y35_N18
\EW|myalu|Add4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~44_combout\ = (\EW|myalu|Add4~41_combout\ & ((\EW|myalu|Add4~40_combout\ & (\EW|myalu|Add4~43_cout\ & VCC)) # (!\EW|myalu|Add4~40_combout\ & (!\EW|myalu|Add4~43_cout\)))) # (!\EW|myalu|Add4~41_combout\ & ((\EW|myalu|Add4~40_combout\ & 
-- (!\EW|myalu|Add4~43_cout\)) # (!\EW|myalu|Add4~40_combout\ & ((\EW|myalu|Add4~43_cout\) # (GND)))))
-- \EW|myalu|Add4~45\ = CARRY((\EW|myalu|Add4~41_combout\ & (!\EW|myalu|Add4~40_combout\ & !\EW|myalu|Add4~43_cout\)) # (!\EW|myalu|Add4~41_combout\ & ((!\EW|myalu|Add4~43_cout\) # (!\EW|myalu|Add4~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~41_combout\,
	datab => \EW|myalu|Add4~40_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~43_cout\,
	combout => \EW|myalu|Add4~44_combout\,
	cout => \EW|myalu|Add4~45\);

-- Location: LCCOMB_X68_Y35_N20
\EW|myalu|Add4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~46_combout\ = ((\EW|myalu|Add4~39_combout\ $ (\EW|myalu|Add4~38_combout\ $ (!\EW|myalu|Add4~45\)))) # (GND)
-- \EW|myalu|Add4~47\ = CARRY((\EW|myalu|Add4~39_combout\ & ((\EW|myalu|Add4~38_combout\) # (!\EW|myalu|Add4~45\))) # (!\EW|myalu|Add4~39_combout\ & (\EW|myalu|Add4~38_combout\ & !\EW|myalu|Add4~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~39_combout\,
	datab => \EW|myalu|Add4~38_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~45\,
	combout => \EW|myalu|Add4~46_combout\,
	cout => \EW|myalu|Add4~47\);

-- Location: LCCOMB_X68_Y35_N24
\EW|myalu|Add4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~50_combout\ = ((\EW|myalu|Add4~35_combout\ $ (\EW|myalu|Add4~34_combout\ $ (!\EW|myalu|Add4~49\)))) # (GND)
-- \EW|myalu|Add4~51\ = CARRY((\EW|myalu|Add4~35_combout\ & ((\EW|myalu|Add4~34_combout\) # (!\EW|myalu|Add4~49\))) # (!\EW|myalu|Add4~35_combout\ & (\EW|myalu|Add4~34_combout\ & !\EW|myalu|Add4~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~35_combout\,
	datab => \EW|myalu|Add4~34_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~49\,
	combout => \EW|myalu|Add4~50_combout\,
	cout => \EW|myalu|Add4~51\);

-- Location: LCCOMB_X68_Y30_N18
\EW|myalu|lo[3]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~172_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myfetch|instruction_EX\(3) & ((\EW|regis|readdata1[3]~80_combout\) # 
-- (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|myfetch|instruction_EX\(3) & (\EW|regis|readdata1[3]~80_combout\ & !\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(3),
	datab => \EW|regis|readdata1[3]~80_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[3]~172_combout\);

-- Location: LCCOMB_X68_Y30_N12
\EW|myalu|lo[10]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~121_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((\EW|controller|alu_op[0]~21_combout\) # (\EW|myalu|lo[18]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|myalu|lo[18]~98_combout\,
	combout => \EW|myalu|lo[10]~121_combout\);

-- Location: LCCOMB_X68_Y30_N28
\EW|myalu|lo~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~171_combout\ = \EW|myfetch|instruction_EX\(3) $ (\EW|regis|readdata1[3]~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myfetch|instruction_EX\(3),
	datad => \EW|regis|readdata1[3]~80_combout\,
	combout => \EW|myalu|lo~171_combout\);

-- Location: LCCOMB_X68_Y30_N0
\EW|myalu|lo[3]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~173_combout\ = (\EW|myalu|lo[3]~172_combout\ & (((\EW|myalu|lo~171_combout\) # (!\EW|myalu|lo[10]~121_combout\)))) # (!\EW|myalu|lo[3]~172_combout\ & (\EW|myalu|ShiftLeft0~30_combout\ & (\EW|myalu|lo[10]~121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~30_combout\,
	datab => \EW|myalu|lo[3]~172_combout\,
	datac => \EW|myalu|lo[10]~121_combout\,
	datad => \EW|myalu|lo~171_combout\,
	combout => \EW|myalu|lo[3]~173_combout\);

-- Location: LCCOMB_X67_Y38_N28
\EW|regis|regfile_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X67_Y38_N29
\EW|regis|regfile_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(32));

-- Location: FF_X67_Y38_N3
\EW|regis|regfile_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[10]~53_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(31));

-- Location: LCCOMB_X65_Y39_N2
\EW|myfetch|instruction_EX~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~60_combout\ = (\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(6) & (\EW|myfetch|pc\(3) $ (!\EW|myfetch|pc\(1))))) # (!\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(1) & !\EW|myfetch|pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(6),
	combout => \EW|myfetch|instruction_EX~60_combout\);

-- Location: LCCOMB_X65_Y39_N0
\EW|myfetch|instruction_EX~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~59_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (!\EW|myfetch|pc\(4) & (!\EW|controller|pcsrc_EX[0]~12_combout\ & !\EW|myfetch|pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~7_combout\,
	datab => \EW|myfetch|pc\(4),
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|pc\(2),
	combout => \EW|myfetch|instruction_EX~59_combout\);

-- Location: LCCOMB_X65_Y39_N28
\EW|myfetch|instruction_EX~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~61_combout\ = (\EW|myfetch|instruction_EX~60_combout\ & (\EW|myfetch|instruction_EX~59_combout\ & (\EW|myfetch|pc\(0) $ (!\EW|myfetch|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|instruction_EX~60_combout\,
	datac => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|instruction_EX~59_combout\,
	combout => \EW|myfetch|instruction_EX~61_combout\);

-- Location: FF_X65_Y39_N29
\EW|myfetch|instruction_EX[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(9));

-- Location: LCCOMB_X66_Y33_N18
\EW|controller|alu_shamt[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_shamt[3]~3_combout\ = (\EW|myfetch|instruction_EX\(27)) # ((\EW|myfetch|instruction_EX\(28)) # ((!\EW|controller|alu_op[1]~2_combout\) # (!\EW|myfetch|instruction_EX\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(27),
	datab => \EW|myfetch|instruction_EX\(28),
	datac => \EW|myfetch|instruction_EX\(9),
	datad => \EW|controller|alu_op[1]~2_combout\,
	combout => \EW|controller|alu_shamt[3]~3_combout\);

-- Location: LCCOMB_X66_Y33_N24
\EW|controller|alu_shamt[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_shamt[1]~0_combout\ = (!\EW|myfetch|instruction_EX\(27) & (\EW|myfetch|instruction_EX\(7) & (!\EW|myfetch|instruction_EX\(28) & \EW|controller|alu_op[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(27),
	datab => \EW|myfetch|instruction_EX\(7),
	datac => \EW|myfetch|instruction_EX\(28),
	datad => \EW|controller|alu_op[1]~2_combout\,
	combout => \EW|controller|alu_shamt[1]~0_combout\);

-- Location: LCCOMB_X65_Y31_N14
\EW|myalu|ShiftLeft0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~15_combout\ = (\EW|myfetch|instruction_EX\(6) & ((\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(7))) # (!\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(8)))))) # (!\EW|myfetch|instruction_EX\(6) & 
-- (((\EW|myfetch|instruction_EX\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(6),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(7),
	datad => \EW|myfetch|instruction_EX\(8),
	combout => \EW|myalu|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X66_Y31_N18
\EW|myalu|ShiftLeft0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~42_combout\ = (\EW|myfetch|instruction_EX\(5) & ((\EW|myalu|ShiftLeft1~9_combout\) # ((!\EW|controller|alu_shamt[1]~0_combout\ & \EW|myalu|ShiftLeft0~15_combout\)))) # (!\EW|myfetch|instruction_EX\(5) & 
-- (((!\EW|controller|alu_shamt[1]~0_combout\ & \EW|myalu|ShiftLeft0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(5),
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftLeft0~15_combout\,
	combout => \EW|myalu|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X65_Y35_N14
\EW|myalu|ShiftLeft0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~25_combout\ = (\EW|myfetch|instruction_EX\(6) & ((\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(3))) # (!\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(4)))))) # (!\EW|myfetch|instruction_EX\(6) & 
-- (((\EW|myfetch|instruction_EX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(6),
	datab => \EW|myfetch|instruction_EX\(3),
	datac => \EW|controller|Equal0~0_combout\,
	datad => \EW|myfetch|instruction_EX\(4),
	combout => \EW|myalu|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X66_Y33_N16
\EW|myalu|ShiftLeft0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~40_combout\ = (\EW|myfetch|instruction_EX\(6) & ((\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(1))) # (!\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(2)))))) # (!\EW|myfetch|instruction_EX\(6) & 
-- (((\EW|myfetch|instruction_EX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(1),
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|myfetch|instruction_EX\(2),
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X66_Y33_N28
\EW|myalu|ShiftLeft0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~41_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft0~40_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftLeft0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftLeft0~25_combout\,
	datad => \EW|myalu|ShiftLeft0~40_combout\,
	combout => \EW|myalu|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X66_Y31_N28
\EW|myalu|lo[16]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~215_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft0~41_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftLeft0~42_combout\,
	datac => \EW|controller|alu_shamt[2]~2_combout\,
	datad => \EW|myalu|ShiftLeft0~41_combout\,
	combout => \EW|myalu|lo[16]~215_combout\);

-- Location: LCCOMB_X66_Y31_N22
\EW|myalu|ShiftLeft0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~43_combout\ = (\EW|myalu|ShiftLeft0~39_combout\ & ((\EW|myfetch|instruction_EX\(0)) # ((\EW|controller|alu_shamt[3]~3_combout\ & \EW|myalu|lo[16]~215_combout\)))) # (!\EW|myalu|ShiftLeft0~39_combout\ & 
-- (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|lo[16]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~39_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myfetch|instruction_EX\(0),
	datad => \EW|myalu|lo[16]~215_combout\,
	combout => \EW|myalu|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X69_Y37_N4
\EW|myalu|lo~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~216_combout\ = \EW|regis|readdata1[8]~55_combout\ $ (\EW|myfetch|instruction_EX\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regis|readdata1[8]~55_combout\,
	datad => \EW|myfetch|instruction_EX\(8),
	combout => \EW|myalu|lo~216_combout\);

-- Location: LCCOMB_X69_Y37_N6
\EW|myalu|lo[8]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[8]~217_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|regis|readdata1[8]~55_combout\ & ((\EW|myfetch|instruction_EX\(8)) # 
-- (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|regis|readdata1[8]~55_combout\ & (!\EW|controller|alu_op[0]~21_combout\ & \EW|myfetch|instruction_EX\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[8]~55_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|myfetch|instruction_EX\(8),
	combout => \EW|myalu|lo[8]~217_combout\);

-- Location: LCCOMB_X69_Y37_N12
\EW|myalu|lo[8]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[8]~218_combout\ = (\EW|myalu|lo[10]~121_combout\ & ((\EW|myalu|lo[8]~217_combout\ & ((\EW|myalu|lo~216_combout\))) # (!\EW|myalu|lo[8]~217_combout\ & (\EW|myalu|ShiftLeft0~43_combout\)))) # (!\EW|myalu|lo[10]~121_combout\ & 
-- (((\EW|myalu|lo[8]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~121_combout\,
	datab => \EW|myalu|ShiftLeft0~43_combout\,
	datac => \EW|myalu|lo~216_combout\,
	datad => \EW|myalu|lo[8]~217_combout\,
	combout => \EW|myalu|lo[8]~218_combout\);

-- Location: LCCOMB_X69_Y37_N16
\EW|myalu|lo[8]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[8]~596_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[8]~218_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # (\EW|controller|rdrt[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|myalu|lo[8]~218_combout\,
	combout => \EW|myalu|lo[8]~596_combout\);

-- Location: LCCOMB_X76_Y31_N12
\EW|myalu|lo[10]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~125_combout\ = (\EW|myalu|lo[10]~115_combout\) # ((!\EW|controller|alu_op[3]~9_combout\ & !\EW|myalu|lo[10]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[10]~124_combout\,
	datad => \EW|myalu|lo[10]~115_combout\,
	combout => \EW|myalu|lo[10]~125_combout\);

-- Location: LCCOMB_X69_Y34_N8
\EW|myalu|Add4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~25_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(8))) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|regis|readdata1[8]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(8),
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|regis|readdata1[8]~55_combout\,
	combout => \EW|myalu|Add4~25_combout\);

-- Location: LCCOMB_X75_Y37_N0
\EW|regis|regfile_rtl_1_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[24]~feeder_combout\);

-- Location: FF_X75_Y37_N1
\EW|regis|regfile_rtl_1_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(24));

-- Location: FF_X75_Y37_N3
\EW|regis|regfile_rtl_1_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[6]~74_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(23));

-- Location: LCCOMB_X66_Y36_N22
\EW|myalu|hi[30]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[30]~63_combout\ = (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|controller|rdrt[0]~2_combout\) # ((\EW|controller|alu_op[1]~14_combout\ & \EW|controller|alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|hi[30]~63_combout\);

-- Location: LCCOMB_X66_Y36_N2
\EW|myalu|hi[30]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[30]~64_combout\ = (\EW|myalu|hi[30]~63_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # ((\EW|controller|alu_op[2]~5_combout\) # (\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|hi[30]~63_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|hi[30]~64_combout\);

-- Location: CLKCTRL_G6
\EW|myalu|hi[30]~64clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \EW|myalu|hi[30]~64clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \EW|myalu|hi[30]~64clkctrl_outclk\);

-- Location: LCCOMB_X77_Y38_N26
\EW|myalu|hi[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(15) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[15]~46_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[15]~46_combout\,
	datac => \EW|myalu|hi\(15),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(15));

-- Location: LCCOMB_X65_Y32_N20
\EW|controller|enhilo~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|enhilo~0_combout\ = (\EW|myfetch|instruction_EX\(4) & (\EW|controller|Equal1~0_combout\ & \EW|controller|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(4),
	datac => \EW|controller|Equal1~0_combout\,
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|controller|enhilo~0_combout\);

-- Location: FF_X77_Y38_N11
\EW|hi_WB[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(15),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(15));

-- Location: LCCOMB_X74_Y37_N4
\EW|regis|regfile_rtl_1_bypass[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[42]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[42]~feeder_combout\);

-- Location: FF_X74_Y37_N5
\EW|regis|regfile_rtl_1_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(42));

-- Location: FF_X74_Y37_N7
\EW|regis|regfile_rtl_1_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[15]~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(41));

-- Location: LCCOMB_X76_Y33_N16
\EW|myalu|ShiftLeft1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~18_combout\ = (\EW|myfetch|instruction_EX\(8) & (!\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\)))) # (!\EW|myfetch|instruction_EX\(8) & ((\EW|myfetch|instruction_EX\(16)) # 
-- ((\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(8),
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft1~18_combout\);

-- Location: LCCOMB_X74_Y37_N20
\EW|regis|regfile_rtl_1_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[28]~feeder_combout\);

-- Location: FF_X74_Y37_N21
\EW|regis|regfile_rtl_1_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(28));

-- Location: FF_X74_Y37_N3
\EW|regis|regfile_rtl_1_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[8]~56_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(27));

-- Location: LCCOMB_X74_Y37_N2
\EW|regis|regfile~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~26_combout\ = (\EW|regis|regfile_rtl_1_bypass\(28) & ((\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(27)))) # (!\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1|auto_generated|ram_block1a8\)))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(28) & (((\EW|regis|regfile_rtl_1_bypass\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a8\,
	datab => \EW|regis|regfile_rtl_1_bypass\(28),
	datac => \EW|regis|regfile_rtl_1_bypass\(27),
	datad => \EW|regis|regfile~3_combout\,
	combout => \EW|regis|regfile~26_combout\);

-- Location: LCCOMB_X75_Y37_N28
\EW|regis|regfile_rtl_1_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[26]~feeder_combout\);

-- Location: FF_X75_Y37_N29
\EW|regis|regfile_rtl_1_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(26));

-- Location: FF_X75_Y37_N27
\EW|regis|regfile_rtl_1_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[7]~77_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(25));

-- Location: FF_X70_Y36_N13
\EW|regis|regfile_rtl_1_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[16]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(43));

-- Location: LCCOMB_X74_Y38_N26
\EW|regis|regfile_rtl_1_bypass[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[46]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[46]~feeder_combout\);

-- Location: FF_X74_Y38_N27
\EW|regis|regfile_rtl_1_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(46));

-- Location: FF_X74_Y38_N21
\EW|regis|regfile_rtl_1_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[17]~41_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(45));

-- Location: LCCOMB_X73_Y36_N10
\EW|myalu|hi[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(23) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[23]~37_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[23]~37_combout\,
	datac => \EW|myalu|hi[30]~64clkctrl_outclk\,
	datad => \EW|myalu|hi\(23),
	combout => \EW|myalu|hi\(23));

-- Location: LCCOMB_X73_Y36_N28
\EW|hi_WB[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|hi_WB[23]~feeder_combout\ = \EW|myalu|hi\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myalu|hi\(23),
	combout => \EW|hi_WB[23]~feeder_combout\);

-- Location: FF_X73_Y36_N29
\EW|hi_WB[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|hi_WB[23]~feeder_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(23));

-- Location: LCCOMB_X70_Y32_N24
\EW|myalu|lo[27]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~360_combout\ = ((\EW|controller|alu_op[1]~14_combout\) # (!\EW|controller|alu_op[0]~21_combout\)) # (!\EW|controller|rdrt[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[27]~360_combout\);

-- Location: LCCOMB_X67_Y32_N6
\EW|myalu|lo[24]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~413_combout\ = (!\EW|myalu|lo[18]~363_combout\ & (!\EW|myalu|lo[18]~119_combout\ & \EW|myalu|lo[27]~360_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|lo[18]~363_combout\,
	datac => \EW|myalu|lo[18]~119_combout\,
	datad => \EW|myalu|lo[27]~360_combout\,
	combout => \EW|myalu|lo[24]~413_combout\);

-- Location: LCCOMB_X66_Y39_N16
\EW|myfetch|mem~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~160_combout\ = (\EW|myfetch|pc\(1) & ((\EW|myfetch|pc\(3) & ((!\EW|myfetch|pc\(0)) # (!\EW|myfetch|pc\(2)))) # (!\EW|myfetch|pc\(3) & ((\EW|myfetch|pc\(0)))))) # (!\EW|myfetch|pc\(1) & (((\EW|myfetch|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(1),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~160_combout\);

-- Location: LCCOMB_X66_Y39_N18
\EW|myfetch|mem~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~161_combout\ = (\EW|myfetch|mem~160_combout\ & ((\EW|myfetch|pc\(5) & ((\EW|myfetch|pc\(1)))) # (!\EW|myfetch|pc\(5) & (\EW|myfetch|mem~34_combout\ & !\EW|myfetch|pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|mem~34_combout\,
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|mem~160_combout\,
	combout => \EW|myfetch|mem~161_combout\);

-- Location: LCCOMB_X66_Y39_N4
\EW|myfetch|mem~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~162_combout\ = (!\EW|myfetch|pc\(6) & ((\EW|myfetch|mem~159_combout\) # ((!\EW|myfetch|pc\(4) & \EW|myfetch|mem~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~159_combout\,
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|mem~161_combout\,
	combout => \EW|myfetch|mem~162_combout\);

-- Location: LCCOMB_X66_Y39_N26
\EW|myfetch|instruction_EX~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~63_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (!\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|mem~179_combout\) # (\EW|myfetch|mem~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~179_combout\,
	datab => \EW|myfetch|mem~162_combout\,
	datac => \EW|myfetch|instruction_EX~7_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~63_combout\);

-- Location: FF_X66_Y39_N27
\EW|myfetch|instruction_EX[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(14));

-- Location: LCCOMB_X66_Y30_N16
\EW|myalu|ShiftLeft0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~19_combout\ = (\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(6) & (\EW|myfetch|instruction_EX\(13))) # (!\EW|myfetch|instruction_EX\(6) & ((\EW|myfetch|instruction_EX\(14)))))) # (!\EW|controller|Equal0~0_combout\ & 
-- (((\EW|myfetch|instruction_EX\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(13),
	datab => \EW|myfetch|instruction_EX\(14),
	datac => \EW|controller|Equal0~0_combout\,
	datad => \EW|myfetch|instruction_EX\(6),
	combout => \EW|myalu|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X66_Y30_N30
\EW|myalu|ShiftLeft0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~20_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftLeft0~18_combout\)) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~18_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftLeft0~19_combout\,
	combout => \EW|myalu|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X66_Y30_N8
\EW|myalu|ShiftLeft0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~62_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (((\EW|myalu|ShiftLeft0~20_combout\)))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & (\EW|myfetch|instruction_EX\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~9_combout\,
	datab => \EW|myfetch|instruction_EX\(15),
	datac => \EW|myalu|ShiftLeft0~20_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X70_Y32_N6
\EW|myalu|lo[27]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~343_combout\ = (\EW|controller|rdrt[0]~2_combout\ & ((\EW|controller|alu_op[1]~14_combout\ $ (!\EW|controller|alu_op[0]~21_combout\)) # (!\EW|myalu|lo[18]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|lo[18]~98_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[27]~343_combout\);

-- Location: LCCOMB_X66_Y35_N22
\EW|myalu|lo[27]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~344_combout\ = (\EW|myalu|lo[27]~342_combout\ & ((\EW|myalu|lo[27]~343_combout\) # (!\EW|controller|alu_shamt[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~342_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datad => \EW|myalu|lo[27]~343_combout\,
	combout => \EW|myalu|lo[27]~344_combout\);

-- Location: FF_X67_Y37_N17
\EW|regis|regfile_rtl_0_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[26]~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(63));

-- Location: LCCOMB_X65_Y33_N8
\EW|myalu|hi[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(25) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[25]~35_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[25]~35_combout\,
	datac => \EW|myalu|hi\(25),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(25));

-- Location: FF_X65_Y33_N25
\EW|hi_WB[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(25),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(25));

-- Location: LCCOMB_X69_Y39_N22
\EW|myalu|Add4~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~78_combout\ = (!\EW|controller|alu_op[1]~14_combout\ & (\EW|controller|alu_op[3]~9_combout\ & (\EW|controller|rdrt[0]~2_combout\ & !\EW|regis|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|regis|Equal2~1_combout\,
	combout => \EW|myalu|Add4~78_combout\);

-- Location: LCCOMB_X69_Y33_N4
\EW|myalu|Add4~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~88_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~8_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|controller|rdrt[0]~2_combout\,
	combout => \EW|myalu|Add4~88_combout\);

-- Location: LCCOMB_X68_Y33_N24
\EW|myalu|Add4~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~89_combout\ = (\EW|myalu|Add4~88_combout\) # ((\EW|regis|regfile~43_combout\ & \EW|myalu|Add4~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~43_combout\,
	datac => \EW|myalu|Add4~78_combout\,
	datad => \EW|myalu|Add4~88_combout\,
	combout => \EW|myalu|Add4~89_combout\);

-- Location: FF_X68_Y37_N29
\EW|regis|regfile_rtl_0_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[23]~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(57));

-- Location: LCCOMB_X75_Y39_N8
\EW|regis|regfile_rtl_1_bypass[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[49]~feeder_combout\ = \EW|regdata_WB[19]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regdata_WB[19]~35_combout\,
	combout => \EW|regis|regfile_rtl_1_bypass[49]~feeder_combout\);

-- Location: FF_X75_Y39_N9
\EW|regis|regfile_rtl_1_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(49));

-- Location: LCCOMB_X74_Y38_N4
\EW|regis|regfile_rtl_1_bypass[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[52]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[52]~feeder_combout\);

-- Location: FF_X74_Y38_N5
\EW|regis|regfile_rtl_1_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(52));

-- Location: LCCOMB_X79_Y35_N16
\EW|myalu|ShiftLeft1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~11_combout\ = (\EW|myfetch|instruction_EX\(6) & (\EW|controller|Equal0~0_combout\ & !\EW|myfetch|instruction_EX\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|controller|Equal0~0_combout\,
	datad => \EW|myfetch|instruction_EX\(7),
	combout => \EW|myalu|ShiftLeft1~11_combout\);

-- Location: LCCOMB_X74_Y39_N28
\EW|regis|regfile_rtl_1_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[16]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[16]~feeder_combout\);

-- Location: FF_X74_Y39_N29
\EW|regis|regfile_rtl_1_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(16));

-- Location: FF_X74_Y39_N15
\EW|regis|regfile_rtl_1_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[2]~86_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(15));

-- Location: LCCOMB_X74_Y39_N14
\EW|regis|readdata2[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[2]~52_combout\ = (\EW|regis|Equal3~1_combout\ & (\EW|regis|regfile_rtl_1_bypass\(15) & ((\EW|regis|regfile~3_combout\) # (!\EW|regis|regfile_rtl_1_bypass\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(16),
	datac => \EW|regis|regfile_rtl_1_bypass\(15),
	datad => \EW|regis|regfile~3_combout\,
	combout => \EW|regis|readdata2[2]~52_combout\);

-- Location: LCCOMB_X74_Y39_N10
\EW|regis|readdata2[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[2]~53_combout\ = (!\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(16) & (\EW|regis|Equal3~1_combout\ & \EW|regis|regfile_rtl_1|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(16),
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a2\,
	combout => \EW|regis|readdata2[2]~53_combout\);

-- Location: LCCOMB_X74_Y39_N16
\EW|regis|readdata2[2]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[2]~54_combout\ = (\EW|regis|readdata2[2]~52_combout\) # ((\EW|regis|readdata2[2]~53_combout\) # ((!\KEY[2]~input_o\ & !\EW|regis|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \EW|regis|readdata2[2]~52_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|regis|readdata2[2]~53_combout\,
	combout => \EW|regis|readdata2[2]~54_combout\);

-- Location: LCCOMB_X75_Y36_N22
\EW|myalu|ShiftLeft1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~34_combout\ = (\EW|regis|readdata2[1]~68_combout\ & ((\EW|myalu|ShiftLeft1~11_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|readdata2[2]~54_combout\)))) # (!\EW|regis|readdata2[1]~68_combout\ & 
-- (\EW|myalu|ShiftLeft1~8_combout\ & ((\EW|regis|readdata2[2]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[1]~68_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftLeft1~11_combout\,
	datad => \EW|regis|readdata2[2]~54_combout\,
	combout => \EW|myalu|ShiftLeft1~34_combout\);

-- Location: LCCOMB_X76_Y36_N4
\EW|myalu|ShiftLeft1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~35_combout\ = (\EW|myalu|ShiftLeft1~34_combout\) # ((\EW|myalu|ShiftLeft1~10_combout\ & \EW|regis|readdata2[0]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftLeft1~10_combout\,
	datac => \EW|regis|readdata2[0]~67_combout\,
	datad => \EW|myalu|ShiftLeft1~34_combout\,
	combout => \EW|myalu|ShiftLeft1~35_combout\);

-- Location: LCCOMB_X77_Y33_N26
\EW|myalu|ShiftLeft1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~36_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & (\EW|regis|readdata2[4]~58_combout\ & ((!\EW|myfetch|instruction_EX\(6)) # (!\EW|controller|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(6),
	datad => \EW|regis|readdata2[4]~58_combout\,
	combout => \EW|myalu|ShiftLeft1~36_combout\);

-- Location: LCCOMB_X77_Y33_N8
\EW|myalu|ShiftLeft1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~37_combout\ = (\EW|myfetch|instruction_EX\(16) & (((!\EW|myfetch|instruction_EX\(7))) # (!\EW|controller|Equal0~0_combout\))) # (!\EW|myfetch|instruction_EX\(16) & (\EW|regis|Equal3~0_combout\ & ((!\EW|myfetch|instruction_EX\(7)) # 
-- (!\EW|controller|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(16),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(7),
	datad => \EW|regis|Equal3~0_combout\,
	combout => \EW|myalu|ShiftLeft1~37_combout\);

-- Location: LCCOMB_X75_Y37_N16
\EW|regis|regfile_rtl_1_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[22]~feeder_combout\);

-- Location: FF_X75_Y37_N17
\EW|regis|regfile_rtl_1_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(22));

-- Location: FF_X75_Y37_N23
\EW|regis|regfile_rtl_1_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[5]~83_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(21));

-- Location: LCCOMB_X75_Y37_N22
\EW|regis|regfile~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~35_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(21))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(22) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a5\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(22) & (\EW|regis|regfile_rtl_1_bypass\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(22),
	datac => \EW|regis|regfile_rtl_1_bypass\(21),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a5\,
	combout => \EW|regis|regfile~35_combout\);

-- Location: LCCOMB_X77_Y33_N18
\EW|myalu|ShiftLeft1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~38_combout\ = (\EW|myalu|ShiftLeft1~37_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~35_combout\))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[0]~1_combout\,
	datab => \EW|myalu|ShiftLeft1~37_combout\,
	datac => \EW|regis|regfile~32_combout\,
	datad => \EW|regis|regfile~35_combout\,
	combout => \EW|myalu|ShiftLeft1~38_combout\);

-- Location: LCCOMB_X77_Y33_N20
\EW|myalu|ShiftLeft1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~39_combout\ = (\EW|myalu|ShiftLeft1~36_combout\) # ((\EW|myalu|ShiftLeft1~38_combout\) # ((\EW|regis|readdata2[3]~66_combout\ & \EW|myalu|ShiftLeft1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[3]~66_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|myalu|ShiftLeft1~36_combout\,
	datad => \EW|myalu|ShiftLeft1~38_combout\,
	combout => \EW|myalu|ShiftLeft1~39_combout\);

-- Location: LCCOMB_X77_Y33_N14
\EW|myalu|ShiftLeft1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~40_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~35_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~35_combout\,
	datad => \EW|myalu|ShiftLeft1~39_combout\,
	combout => \EW|myalu|ShiftLeft1~40_combout\);

-- Location: LCCOMB_X77_Y37_N22
\EW|myalu|ShiftLeft1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~27_combout\ = (\EW|regis|regfile~33_combout\ & ((\EW|myalu|ShiftLeft1~9_combout\) # ((\EW|regis|regfile~26_combout\ & \EW|myalu|ShiftLeft1~10_combout\)))) # (!\EW|regis|regfile~33_combout\ & (((\EW|regis|regfile~26_combout\ & 
-- \EW|myalu|ShiftLeft1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~33_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~26_combout\,
	datad => \EW|myalu|ShiftLeft1~10_combout\,
	combout => \EW|myalu|ShiftLeft1~27_combout\);

-- Location: FF_X72_Y39_N29
\EW|regis|regfile_rtl_1_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[9]~59_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(29));

-- Location: LCCOMB_X72_Y39_N28
\EW|regis|regfile~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~27_combout\ = (\EW|regis|regfile_rtl_1_bypass\(30) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(29))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a9\))))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(30) & (((\EW|regis|regfile_rtl_1_bypass\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(30),
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|regfile_rtl_1_bypass\(29),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a9\,
	combout => \EW|regis|regfile~27_combout\);

-- Location: LCCOMB_X77_Y37_N24
\EW|myalu|ShiftLeft1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~28_combout\ = (\EW|myalu|ShiftLeft1~8_combout\ & ((\EW|regis|regfile~25_combout\) # ((\EW|regis|regfile~27_combout\ & \EW|myalu|ShiftLeft1~11_combout\)))) # (!\EW|myalu|ShiftLeft1~8_combout\ & (\EW|regis|regfile~27_combout\ & 
-- ((\EW|myalu|ShiftLeft1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~8_combout\,
	datab => \EW|regis|regfile~27_combout\,
	datac => \EW|regis|regfile~25_combout\,
	datad => \EW|myalu|ShiftLeft1~11_combout\,
	combout => \EW|myalu|ShiftLeft1~28_combout\);

-- Location: LCCOMB_X77_Y37_N30
\EW|myalu|ShiftLeft1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~29_combout\ = (\EW|myalu|ShiftLeft1~27_combout\) # (\EW|myalu|ShiftLeft1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|ShiftLeft1~27_combout\,
	datad => \EW|myalu|ShiftLeft1~28_combout\,
	combout => \EW|myalu|ShiftLeft1~29_combout\);

-- Location: FF_X72_Y39_N21
\EW|regis|regfile_rtl_1_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[14]~65_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(39));

-- Location: LCCOMB_X72_Y39_N20
\EW|regis|regfile~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~29_combout\ = (\EW|regis|regfile_rtl_1_bypass\(40) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(39))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a14\))))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(40) & (((\EW|regis|regfile_rtl_1_bypass\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(40),
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|regfile_rtl_1_bypass\(39),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a14\,
	combout => \EW|regis|regfile~29_combout\);

-- Location: LCCOMB_X76_Y33_N30
\EW|myalu|ShiftLeft1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~30_combout\ = (\EW|regis|regfile~28_combout\ & ((\EW|myalu|ShiftLeft1~9_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~29_combout\)))) # (!\EW|regis|regfile~28_combout\ & (\EW|myalu|ShiftLeft1~8_combout\ & 
-- ((\EW|regis|regfile~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~28_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftLeft1~9_combout\,
	datad => \EW|regis|regfile~29_combout\,
	combout => \EW|myalu|ShiftLeft1~30_combout\);

-- Location: LCCOMB_X74_Y37_N28
\EW|regis|regfile_rtl_1_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[36]~feeder_combout\);

-- Location: FF_X74_Y37_N29
\EW|regis|regfile_rtl_1_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(36));

-- Location: FF_X74_Y37_N19
\EW|regis|regfile_rtl_1_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[12]~68_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(35));

-- Location: LCCOMB_X74_Y37_N18
\EW|regis|regfile~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~30_combout\ = (\EW|regis|regfile_rtl_1_bypass\(36) & ((\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(35)))) # (!\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1|auto_generated|ram_block1a12\)))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(36) & (((\EW|regis|regfile_rtl_1_bypass\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a12\,
	datab => \EW|regis|regfile_rtl_1_bypass\(36),
	datac => \EW|regis|regfile_rtl_1_bypass\(35),
	datad => \EW|regis|regfile~3_combout\,
	combout => \EW|regis|regfile~30_combout\);

-- Location: LCCOMB_X76_Y33_N28
\EW|myalu|ShiftLeft1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~31_combout\ = (\EW|myalu|ShiftLeft1~11_combout\ & ((\EW|regis|regfile~31_combout\) # ((\EW|myalu|ShiftLeft1~10_combout\ & \EW|regis|regfile~30_combout\)))) # (!\EW|myalu|ShiftLeft1~11_combout\ & (((\EW|myalu|ShiftLeft1~10_combout\ & 
-- \EW|regis|regfile~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~11_combout\,
	datab => \EW|regis|regfile~31_combout\,
	datac => \EW|myalu|ShiftLeft1~10_combout\,
	datad => \EW|regis|regfile~30_combout\,
	combout => \EW|myalu|ShiftLeft1~31_combout\);

-- Location: LCCOMB_X76_Y33_N14
\EW|myalu|ShiftLeft1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~32_combout\ = (\EW|myalu|ShiftLeft1~30_combout\) # (\EW|myalu|ShiftLeft1~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|ShiftLeft1~30_combout\,
	datad => \EW|myalu|ShiftLeft1~31_combout\,
	combout => \EW|myalu|ShiftLeft1~32_combout\);

-- Location: LCCOMB_X77_Y33_N12
\EW|myalu|ShiftLeft1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~33_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~29_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftLeft1~29_combout\,
	datad => \EW|myalu|ShiftLeft1~32_combout\,
	combout => \EW|myalu|ShiftLeft1~33_combout\);

-- Location: LCCOMB_X77_Y33_N24
\EW|myalu|ShiftLeft1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~41_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftLeft1~33_combout\))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftLeft1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftLeft1~40_combout\,
	datad => \EW|myalu|ShiftLeft1~33_combout\,
	combout => \EW|myalu|ShiftLeft1~41_combout\);

-- Location: LCCOMB_X73_Y30_N2
\EW|myalu|lo[30]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~612_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (!\EW|controller|alu_op[1]~14_combout\ & (!\EW|myalu|lo[18]~98_combout\ & \EW|myalu|ShiftLeft1~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|lo[18]~98_combout\,
	datad => \EW|myalu|ShiftLeft1~41_combout\,
	combout => \EW|myalu|lo[30]~612_combout\);

-- Location: LCCOMB_X65_Y34_N14
\EW|controller|alu_op[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[0]~20_combout\ = (\EW|myfetch|instruction_EX\(29) & (((!\EW|myfetch|instruction_EX\(27) & !\EW|controller|alu_op[0]~19_combout\)) # (!\EW|myfetch|instruction_EX\(26)))) # (!\EW|myfetch|instruction_EX\(29) & 
-- (((!\EW|myfetch|instruction_EX\(27) & \EW|controller|alu_op[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|myfetch|instruction_EX\(27),
	datac => \EW|controller|alu_op[0]~19_combout\,
	datad => \EW|myfetch|instruction_EX\(29),
	combout => \EW|controller|alu_op[0]~20_combout\);

-- Location: LCCOMB_X77_Y33_N0
\EW|myalu|lo[30]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~385_combout\ = (\EW|myalu|lo[18]~98_combout\ & (!\EW|myfetch|instruction_EX\(26) & \EW|controller|alu_op[0]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datab => \EW|myfetch|instruction_EX\(26),
	datad => \EW|controller|alu_op[0]~20_combout\,
	combout => \EW|myalu|lo[30]~385_combout\);

-- Location: LCCOMB_X76_Y35_N26
\EW|myalu|ShiftLeft1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~104_combout\ = (\EW|myalu|ShiftLeft1~8_combout\ & ((\EW|regis|regfile~16_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~19_combout\)))) # (!\EW|myalu|ShiftLeft1~8_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~8_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~19_combout\,
	datad => \EW|regis|regfile~16_combout\,
	combout => \EW|myalu|ShiftLeft1~104_combout\);

-- Location: LCCOMB_X76_Y35_N0
\EW|myalu|ShiftLeft1~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~105_combout\ = (\EW|myalu|ShiftLeft1~103_combout\) # (\EW|myalu|ShiftLeft1~104_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~103_combout\,
	datac => \EW|myalu|ShiftLeft1~104_combout\,
	combout => \EW|myalu|ShiftLeft1~105_combout\);

-- Location: FF_X79_Y39_N11
\EW|regis|regfile_rtl_1_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[21]~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(53));

-- Location: LCCOMB_X79_Y39_N8
\EW|regis|regfile_rtl_1_bypass[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[54]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[54]~feeder_combout\);

-- Location: FF_X79_Y39_N9
\EW|regis|regfile_rtl_1_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(54));

-- Location: LCCOMB_X79_Y39_N10
\EW|regis|regfile~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~12_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(53))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(54) & (\EW|regis|regfile_rtl_1|auto_generated|ram_block1a21\)) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(54) & ((\EW|regis|regfile_rtl_1_bypass\(53))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a21\,
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|regfile_rtl_1_bypass\(53),
	datad => \EW|regis|regfile_rtl_1_bypass\(54),
	combout => \EW|regis|regfile~12_combout\);

-- Location: LCCOMB_X79_Y36_N0
\EW|myalu|ShiftRight0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~101_combout\ = (!\EW|myfetch|instruction_EX\(7) & (\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(6) & \EW|regis|regfile~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(6),
	datad => \EW|regis|regfile~12_combout\,
	combout => \EW|myalu|ShiftRight0~101_combout\);

-- Location: FF_X79_Y39_N7
\EW|regis|regfile_rtl_1_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[22]~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(55));

-- Location: LCCOMB_X79_Y39_N6
\EW|regis|regfile~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~13_combout\ = (\EW|regis|regfile_rtl_1_bypass\(56) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(55))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a22\))))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(56) & (((\EW|regis|regfile_rtl_1_bypass\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(56),
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|regfile_rtl_1_bypass\(55),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a22\,
	combout => \EW|regis|regfile~13_combout\);

-- Location: LCCOMB_X75_Y39_N10
\EW|regis|regfile_rtl_1_bypass[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[50]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[50]~feeder_combout\);

-- Location: FF_X75_Y39_N11
\EW|regis|regfile_rtl_1_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(50));

-- Location: LCCOMB_X77_Y39_N6
\EW|regis|regfile~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~15_combout\ = (\EW|regis|regfile_rtl_1_bypass\(50) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(49))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a19\))))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(50) & (\EW|regis|regfile_rtl_1_bypass\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(49),
	datab => \EW|regis|regfile_rtl_1_bypass\(50),
	datac => \EW|regis|regfile~3_combout\,
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a19\,
	combout => \EW|regis|regfile~15_combout\);

-- Location: LCCOMB_X77_Y36_N6
\EW|myalu|ShiftLeft1~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~106_combout\ = (\EW|regis|regfile~14_combout\ & ((\EW|myalu|ShiftLeft1~10_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~15_combout\)))) # (!\EW|regis|regfile~14_combout\ & (((\EW|myalu|ShiftLeft1~9_combout\ & 
-- \EW|regis|regfile~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~14_combout\,
	datab => \EW|myalu|ShiftLeft1~10_combout\,
	datac => \EW|myalu|ShiftLeft1~9_combout\,
	datad => \EW|regis|regfile~15_combout\,
	combout => \EW|myalu|ShiftLeft1~106_combout\);

-- Location: LCCOMB_X77_Y36_N28
\EW|myalu|ShiftLeft1~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~107_combout\ = (\EW|myalu|ShiftRight0~101_combout\) # ((\EW|myalu|ShiftLeft1~106_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~8_combout\,
	datab => \EW|myalu|ShiftRight0~101_combout\,
	datac => \EW|regis|regfile~13_combout\,
	datad => \EW|myalu|ShiftLeft1~106_combout\,
	combout => \EW|myalu|ShiftLeft1~107_combout\);

-- Location: LCCOMB_X77_Y33_N30
\EW|myalu|ShiftLeft1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~108_combout\ = (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~105_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftLeft1~105_combout\,
	datad => \EW|myalu|ShiftLeft1~107_combout\,
	combout => \EW|myalu|ShiftLeft1~108_combout\);

-- Location: LCCOMB_X66_Y33_N20
\EW|controller|alu_shamt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_shamt[0]~1_combout\ = (!\EW|myfetch|instruction_EX\(27) & (\EW|myfetch|instruction_EX\(6) & (!\EW|myfetch|instruction_EX\(28) & \EW|controller|alu_op[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(27),
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|myfetch|instruction_EX\(28),
	datad => \EW|controller|alu_op[1]~2_combout\,
	combout => \EW|controller|alu_shamt[0]~1_combout\);

-- Location: LCCOMB_X74_Y36_N18
\EW|regis|regfile_rtl_1_bypass[70]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[70]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[70]~feeder_combout\);

-- Location: FF_X74_Y36_N19
\EW|regis|regfile_rtl_1_bypass[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(70));

-- Location: FF_X74_Y36_N13
\EW|regis|regfile_rtl_1_bypass[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[29]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(69));

-- Location: LCCOMB_X74_Y36_N12
\EW|regis|regfile~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~6_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(69))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(70) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a29\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(70) & (\EW|regis|regfile_rtl_1_bypass\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(70),
	datac => \EW|regis|regfile_rtl_1_bypass\(69),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a29\,
	combout => \EW|regis|regfile~6_combout\);

-- Location: LCCOMB_X76_Y36_N30
\EW|myalu|ShiftLeft1~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~111_combout\ = (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~6_combout\))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~5_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|regis|regfile~6_combout\,
	combout => \EW|myalu|ShiftLeft1~111_combout\);

-- Location: LCCOMB_X75_Y38_N14
\EW|regis|regfile_rtl_1_bypass[68]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[68]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[68]~feeder_combout\);

-- Location: FF_X75_Y38_N15
\EW|regis|regfile_rtl_1_bypass[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(68));

-- Location: FF_X75_Y38_N1
\EW|regis|regfile_rtl_1_bypass[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[28]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(67));

-- Location: LCCOMB_X75_Y38_N0
\EW|regis|regfile~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~4_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(67))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(68) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a28\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(68) & (\EW|regis|regfile_rtl_1_bypass\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(68),
	datac => \EW|regis|regfile_rtl_1_bypass\(67),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a28\,
	combout => \EW|regis|regfile~4_combout\);

-- Location: LCCOMB_X74_Y36_N2
\EW|regis|regfile_rtl_1_bypass[66]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[66]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[66]~feeder_combout\);

-- Location: FF_X74_Y36_N3
\EW|regis|regfile_rtl_1_bypass[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(66));

-- Location: FF_X74_Y36_N25
\EW|regis|regfile_rtl_1_bypass[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[27]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(65));

-- Location: LCCOMB_X74_Y36_N24
\EW|regis|regfile~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~7_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(65))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(66) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a27\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(66) & (\EW|regis|regfile_rtl_1_bypass\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(66),
	datac => \EW|regis|regfile_rtl_1_bypass\(65),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a27\,
	combout => \EW|regis|regfile~7_combout\);

-- Location: LCCOMB_X77_Y30_N16
\EW|myalu|ShiftLeft1~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~112_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~7_combout\))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[0]~1_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|regis|regfile~4_combout\,
	datad => \EW|regis|regfile~7_combout\,
	combout => \EW|myalu|ShiftLeft1~112_combout\);

-- Location: FF_X79_Y39_N13
\EW|regis|regfile_rtl_1_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[23]~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(57));

-- Location: LCCOMB_X79_Y39_N12
\EW|regis|regfile~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~10_combout\ = (\EW|regis|regfile_rtl_1_bypass\(58) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(57))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a23\))))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(58) & (((\EW|regis|regfile_rtl_1_bypass\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(58),
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|regfile_rtl_1_bypass\(57),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a23\,
	combout => \EW|regis|regfile~10_combout\);

-- Location: LCCOMB_X79_Y36_N14
\EW|myalu|ShiftLeft1~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~109_combout\ = (\EW|myalu|ShiftLeft1~8_combout\ & ((\EW|regis|regfile~9_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~10_combout\)))) # (!\EW|myalu|ShiftLeft1~8_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~8_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~10_combout\,
	datad => \EW|regis|regfile~9_combout\,
	combout => \EW|myalu|ShiftLeft1~109_combout\);

-- Location: FF_X75_Y38_N25
\EW|regis|regfile_rtl_1_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[25]~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(61));

-- Location: LCCOMB_X75_Y38_N24
\EW|regis|regfile~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~8_combout\ = (\EW|regis|regfile_rtl_1_bypass\(62) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(61))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a25\))))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(62) & (((\EW|regis|regfile_rtl_1_bypass\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(62),
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|regfile_rtl_1_bypass\(61),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a25\,
	combout => \EW|regis|regfile~8_combout\);

-- Location: LCCOMB_X79_Y36_N6
\EW|myalu|ShiftRight0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~102_combout\ = (!\EW|myfetch|instruction_EX\(7) & (\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(6) & \EW|regis|regfile~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(6),
	datad => \EW|regis|regfile~8_combout\,
	combout => \EW|myalu|ShiftRight0~102_combout\);

-- Location: LCCOMB_X79_Y36_N12
\EW|myalu|ShiftLeft1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~110_combout\ = (\EW|myalu|ShiftLeft1~109_combout\) # ((\EW|myalu|ShiftRight0~102_combout\) # ((\EW|myalu|ShiftLeft1~10_combout\ & \EW|regis|regfile~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|regis|regfile~11_combout\,
	datac => \EW|myalu|ShiftLeft1~109_combout\,
	datad => \EW|myalu|ShiftRight0~102_combout\,
	combout => \EW|myalu|ShiftLeft1~110_combout\);

-- Location: LCCOMB_X77_Y33_N16
\EW|myalu|ShiftLeft1~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~113_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (((\EW|myalu|ShiftLeft1~110_combout\)))) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~111_combout\) # ((\EW|myalu|ShiftLeft1~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftLeft1~111_combout\,
	datac => \EW|myalu|ShiftLeft1~112_combout\,
	datad => \EW|myalu|ShiftLeft1~110_combout\,
	combout => \EW|myalu|ShiftLeft1~113_combout\);

-- Location: LCCOMB_X77_Y33_N22
\EW|myalu|lo[30]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~386_combout\ = (\EW|myalu|lo[30]~385_combout\ & ((\EW|myalu|ShiftLeft1~108_combout\) # ((\EW|controller|alu_shamt[3]~3_combout\ & \EW|myalu|ShiftLeft1~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myalu|lo[30]~385_combout\,
	datac => \EW|myalu|ShiftLeft1~108_combout\,
	datad => \EW|myalu|ShiftLeft1~113_combout\,
	combout => \EW|myalu|lo[30]~386_combout\);

-- Location: FF_X75_Y38_N17
\EW|regis|regfile_rtl_1_bypass[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[31]~50_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(73));

-- Location: LCCOMB_X75_Y38_N16
\EW|regis|regfile~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~24_combout\ = (\EW|regis|regfile_rtl_1_bypass\(74) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(73))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a31\))))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(74) & (((\EW|regis|regfile_rtl_1_bypass\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(74),
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|regfile_rtl_1_bypass\(73),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a31\,
	combout => \EW|regis|regfile~24_combout\);

-- Location: LCCOMB_X74_Y36_N14
\EW|regis|regfile_rtl_1_bypass[72]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[72]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[72]~feeder_combout\);

-- Location: FF_X74_Y36_N15
\EW|regis|regfile_rtl_1_bypass[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(72));

-- Location: FF_X74_Y36_N21
\EW|regis|regfile_rtl_1_bypass[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[30]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(71));

-- Location: LCCOMB_X74_Y36_N20
\EW|regis|regfile~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~5_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(71))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(72) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a30\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(72) & (\EW|regis|regfile_rtl_1_bypass\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(72),
	datac => \EW|regis|regfile_rtl_1_bypass\(71),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a30\,
	combout => \EW|regis|regfile~5_combout\);

-- Location: LCCOMB_X76_Y32_N16
\EW|myalu|ShiftRight1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~38_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~24_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|regfile~24_combout\,
	datad => \EW|regis|regfile~5_combout\,
	combout => \EW|myalu|ShiftRight1~38_combout\);

-- Location: LCCOMB_X76_Y32_N18
\EW|myalu|ShiftRight1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~39_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|regis|regfile~24_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & (\EW|regis|regfile~24_combout\)) # 
-- (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftRight1~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|regis|regfile~24_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftRight1~38_combout\,
	combout => \EW|myalu|ShiftRight1~39_combout\);

-- Location: LCCOMB_X73_Y30_N28
\EW|myalu|lo[30]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~383_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|lo[18]~98_combout\ & ((\EW|myalu|ShiftRight1~39_combout\))) # (!\EW|myalu|lo[18]~98_combout\ & (\EW|regis|regfile~24_combout\)))) # 
-- (!\EW|controller|alu_shamt[3]~3_combout\ & (((\EW|regis|regfile~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myalu|lo[18]~98_combout\,
	datac => \EW|regis|regfile~24_combout\,
	datad => \EW|myalu|ShiftRight1~39_combout\,
	combout => \EW|myalu|lo[30]~383_combout\);

-- Location: LCCOMB_X73_Y30_N4
\EW|myalu|lo[30]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~387_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|myalu|lo[30]~383_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|lo[30]~384_combout\) # ((\EW|myalu|lo[30]~386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[30]~384_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|lo[30]~386_combout\,
	datad => \EW|myalu|lo[30]~383_combout\,
	combout => \EW|myalu|lo[30]~387_combout\);

-- Location: LCCOMB_X73_Y30_N26
\EW|myalu|lo[30]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~388_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[30]~612_combout\) # ((\EW|regis|Equal3~1_combout\ & \EW|myalu|lo[30]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|myalu|lo[30]~612_combout\,
	datac => \EW|myalu|lo[30]~387_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|lo[30]~388_combout\);

-- Location: LCCOMB_X70_Y36_N2
\EW|myalu|Add4~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~170_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(21),
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|regis|Equal2~0_combout\,
	combout => \EW|myalu|Add4~170_combout\);

-- Location: LCCOMB_X67_Y37_N14
\EW|regis|regfile_rtl_0_bypass[72]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[72]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[72]~feeder_combout\);

-- Location: FF_X67_Y37_N15
\EW|regis|regfile_rtl_0_bypass[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(72));

-- Location: FF_X67_Y37_N13
\EW|regis|regfile_rtl_0_bypass[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[30]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(71));

-- Location: M9K_X64_Y38_N0
\EW|regis|regfile_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_0|altsyncram_hdh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|regis|regfile~54_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y37_N12
\EW|regis|regfile~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~38_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(71))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(72) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a30\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(72) & (\EW|regis|regfile_rtl_0_bypass\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(72),
	datac => \EW|regis|regfile_rtl_0_bypass\(71),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a30\,
	combout => \EW|regis|regfile~38_combout\);

-- Location: LCCOMB_X68_Y37_N14
\EW|myalu|Add4~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~151_combout\ = (\EW|myalu|Add4~80_combout\ & (((\EW|myfetch|instruction_EX\(15))))) # (!\EW|myalu|Add4~80_combout\ & (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|regfile~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~80_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|myfetch|instruction_EX\(15),
	datad => \EW|regis|regfile~38_combout\,
	combout => \EW|myalu|Add4~151_combout\);

-- Location: LCCOMB_X67_Y35_N18
\EW|regis|regfile_rtl_0_bypass[70]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[70]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[70]~feeder_combout\);

-- Location: FF_X67_Y35_N19
\EW|regis|regfile_rtl_0_bypass[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(70));

-- Location: FF_X67_Y35_N1
\EW|regis|regfile_rtl_0_bypass[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[29]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(69));

-- Location: LCCOMB_X67_Y35_N0
\EW|regis|regfile~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~39_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(69))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(70) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a29\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(70) & (\EW|regis|regfile_rtl_0_bypass\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(70),
	datac => \EW|regis|regfile_rtl_0_bypass\(69),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a29\,
	combout => \EW|regis|regfile~39_combout\);

-- Location: LCCOMB_X68_Y33_N28
\EW|myalu|Add4~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~146_combout\ = (\EW|myalu|Add4~80_combout\ & (((\EW|myfetch|instruction_EX\(15))))) # (!\EW|myalu|Add4~80_combout\ & (!\EW|regis|Equal2~1_combout\ & (\EW|regis|regfile~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~80_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|regfile~39_combout\,
	datad => \EW|myfetch|instruction_EX\(15),
	combout => \EW|myalu|Add4~146_combout\);

-- Location: LCCOMB_X67_Y37_N18
\EW|regis|regfile_rtl_0_bypass[68]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[68]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[68]~feeder_combout\);

-- Location: FF_X67_Y37_N19
\EW|regis|regfile_rtl_0_bypass[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(68));

-- Location: FF_X67_Y37_N21
\EW|regis|regfile_rtl_0_bypass[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[28]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(67));

-- Location: LCCOMB_X67_Y37_N20
\EW|regis|regfile~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~40_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(67))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(68) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a28\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(68) & (\EW|regis|regfile_rtl_0_bypass\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(68),
	datac => \EW|regis|regfile_rtl_0_bypass\(67),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a28\,
	combout => \EW|regis|regfile~40_combout\);

-- Location: LCCOMB_X68_Y37_N8
\EW|myalu|Add4~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~81_combout\ = (\EW|myalu|Add4~80_combout\ & (\EW|myfetch|instruction_EX\(15))) # (!\EW|myalu|Add4~80_combout\ & (((!\EW|regis|Equal2~1_combout\ & \EW|regis|regfile~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~80_combout\,
	datab => \EW|myfetch|instruction_EX\(15),
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|regfile~40_combout\,
	combout => \EW|myalu|Add4~81_combout\);

-- Location: FF_X69_Y38_N13
\EW|regis|regfile_rtl_0_bypass[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[27]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(65));

-- Location: LCCOMB_X69_Y38_N12
\EW|regis|regfile~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~41_combout\ = (\EW|regis|regfile_rtl_0_bypass\(66) & ((\EW|regis|regfile~23_combout\ & (\EW|regis|regfile_rtl_0_bypass\(65))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a27\))))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(66) & (((\EW|regis|regfile_rtl_0_bypass\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(66),
	datab => \EW|regis|regfile~23_combout\,
	datac => \EW|regis|regfile_rtl_0_bypass\(65),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a27\,
	combout => \EW|regis|regfile~41_combout\);

-- Location: LCCOMB_X76_Y35_N18
\EW|myalu|Add4~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~82_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|regfile~7_combout\) # (!\EW|regis|Equal3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|regis|regfile~7_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|Add4~82_combout\);

-- Location: LCCOMB_X76_Y35_N12
\EW|myalu|Add4~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~83_combout\ = (\EW|myalu|Add4~82_combout\) # ((\EW|myalu|Add4~78_combout\ & \EW|regis|regfile~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Add4~78_combout\,
	datac => \EW|regis|regfile~41_combout\,
	datad => \EW|myalu|Add4~82_combout\,
	combout => \EW|myalu|Add4~83_combout\);

-- Location: LCCOMB_X69_Y35_N10
\EW|myalu|Add4~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~85_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|regfile~9_combout\) # (!\EW|regis|Equal3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|regfile~9_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|Add4~85_combout\);

-- Location: LCCOMB_X68_Y33_N20
\EW|myalu|Add4~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~86_combout\ = (\EW|myalu|Add4~85_combout\) # ((\EW|regis|regfile~42_combout\ & \EW|myalu|Add4~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|regfile~42_combout\,
	datac => \EW|myalu|Add4~78_combout\,
	datad => \EW|myalu|Add4~85_combout\,
	combout => \EW|myalu|Add4~86_combout\);

-- Location: LCCOMB_X68_Y33_N4
\EW|myalu|Add4~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~136_combout\ = ((\EW|myalu|Add4~90_combout\ $ (\EW|myalu|Add4~89_combout\ $ (!\EW|myalu|Add4~135\)))) # (GND)
-- \EW|myalu|Add4~137\ = CARRY((\EW|myalu|Add4~90_combout\ & ((\EW|myalu|Add4~89_combout\) # (!\EW|myalu|Add4~135\))) # (!\EW|myalu|Add4~90_combout\ & (\EW|myalu|Add4~89_combout\ & !\EW|myalu|Add4~135\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~90_combout\,
	datab => \EW|myalu|Add4~89_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~135\,
	combout => \EW|myalu|Add4~136_combout\,
	cout => \EW|myalu|Add4~137\);

-- Location: LCCOMB_X68_Y33_N8
\EW|myalu|Add4~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~140_combout\ = ((\EW|myalu|Add4~84_combout\ $ (\EW|myalu|Add4~83_combout\ $ (!\EW|myalu|Add4~139\)))) # (GND)
-- \EW|myalu|Add4~141\ = CARRY((\EW|myalu|Add4~84_combout\ & ((\EW|myalu|Add4~83_combout\) # (!\EW|myalu|Add4~139\))) # (!\EW|myalu|Add4~84_combout\ & (\EW|myalu|Add4~83_combout\ & !\EW|myalu|Add4~139\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~84_combout\,
	datab => \EW|myalu|Add4~83_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~139\,
	combout => \EW|myalu|Add4~140_combout\,
	cout => \EW|myalu|Add4~141\);

-- Location: LCCOMB_X68_Y33_N10
\EW|myalu|Add4~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~142_combout\ = (\EW|myalu|Add4~79_combout\ & ((\EW|myalu|Add4~81_combout\ & (\EW|myalu|Add4~141\ & VCC)) # (!\EW|myalu|Add4~81_combout\ & (!\EW|myalu|Add4~141\)))) # (!\EW|myalu|Add4~79_combout\ & ((\EW|myalu|Add4~81_combout\ & 
-- (!\EW|myalu|Add4~141\)) # (!\EW|myalu|Add4~81_combout\ & ((\EW|myalu|Add4~141\) # (GND)))))
-- \EW|myalu|Add4~143\ = CARRY((\EW|myalu|Add4~79_combout\ & (!\EW|myalu|Add4~81_combout\ & !\EW|myalu|Add4~141\)) # (!\EW|myalu|Add4~79_combout\ & ((!\EW|myalu|Add4~141\) # (!\EW|myalu|Add4~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~79_combout\,
	datab => \EW|myalu|Add4~81_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~141\,
	combout => \EW|myalu|Add4~142_combout\,
	cout => \EW|myalu|Add4~143\);

-- Location: LCCOMB_X68_Y33_N12
\EW|myalu|Add4~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~147_combout\ = ((\EW|myalu|Add4~145_combout\ $ (\EW|myalu|Add4~146_combout\ $ (!\EW|myalu|Add4~143\)))) # (GND)
-- \EW|myalu|Add4~148\ = CARRY((\EW|myalu|Add4~145_combout\ & ((\EW|myalu|Add4~146_combout\) # (!\EW|myalu|Add4~143\))) # (!\EW|myalu|Add4~145_combout\ & (\EW|myalu|Add4~146_combout\ & !\EW|myalu|Add4~143\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~145_combout\,
	datab => \EW|myalu|Add4~146_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~143\,
	combout => \EW|myalu|Add4~147_combout\,
	cout => \EW|myalu|Add4~148\);

-- Location: LCCOMB_X68_Y33_N14
\EW|myalu|Add4~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~152_combout\ = (\EW|myalu|Add4~150_combout\ & ((\EW|myalu|Add4~151_combout\ & (\EW|myalu|Add4~148\ & VCC)) # (!\EW|myalu|Add4~151_combout\ & (!\EW|myalu|Add4~148\)))) # (!\EW|myalu|Add4~150_combout\ & ((\EW|myalu|Add4~151_combout\ & 
-- (!\EW|myalu|Add4~148\)) # (!\EW|myalu|Add4~151_combout\ & ((\EW|myalu|Add4~148\) # (GND)))))
-- \EW|myalu|Add4~153\ = CARRY((\EW|myalu|Add4~150_combout\ & (!\EW|myalu|Add4~151_combout\ & !\EW|myalu|Add4~148\)) # (!\EW|myalu|Add4~150_combout\ & ((!\EW|myalu|Add4~148\) # (!\EW|myalu|Add4~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~150_combout\,
	datab => \EW|myalu|Add4~151_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~148\,
	combout => \EW|myalu|Add4~152_combout\,
	cout => \EW|myalu|Add4~153\);

-- Location: LCCOMB_X69_Y35_N16
\EW|myalu|lo[30]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~613_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[30]~394_combout\ & (\EW|controller|alu_op[1]~14_combout\))) # (!\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Add4~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[30]~394_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|Add4~152_combout\,
	combout => \EW|myalu|lo[30]~613_combout\);

-- Location: LCCOMB_X69_Y35_N20
\EW|myalu|lo[30]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~395_combout\ = (\EW|myalu|Add4~76_combout\ & (((\EW|myalu|lo[30]~613_combout\)))) # (!\EW|myalu|Add4~76_combout\ & (\EW|myalu|Add4~170_combout\ & (\EW|regis|regfile~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~76_combout\,
	datab => \EW|myalu|Add4~170_combout\,
	datac => \EW|regis|regfile~38_combout\,
	datad => \EW|myalu|lo[30]~613_combout\,
	combout => \EW|myalu|lo[30]~395_combout\);

-- Location: LCCOMB_X69_Y32_N8
\EW|myalu|lo[30]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~389_combout\ = (\EW|myalu|lo[0]~118_combout\ & \EW|myalu|Add4~152_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[0]~118_combout\,
	datad => \EW|myalu|Add4~152_combout\,
	combout => \EW|myalu|lo[30]~389_combout\);

-- Location: LCCOMB_X67_Y37_N6
\EW|regis|readdata1[30]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[30]~84_combout\ = (\EW|regis|regfile~38_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(21),
	datab => \EW|regis|Equal2~0_combout\,
	datad => \EW|regis|regfile~38_combout\,
	combout => \EW|regis|readdata1[30]~84_combout\);

-- Location: LCCOMB_X74_Y36_N8
\EW|regis|readdata2[30]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[30]~80_combout\ = (\EW|regis|regfile~5_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|regfile~5_combout\,
	combout => \EW|regis|readdata2[30]~80_combout\);

-- Location: LCCOMB_X69_Y32_N4
\EW|myalu|lo[30]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~390_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|regis|readdata1[30]~84_combout\ & ((\EW|regis|readdata2[30]~80_combout\) # 
-- (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|regis|readdata1[30]~84_combout\ & (!\EW|controller|alu_op[0]~21_combout\ & \EW|regis|readdata2[30]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|regis|readdata1[30]~84_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|regis|readdata2[30]~80_combout\,
	combout => \EW|myalu|lo[30]~390_combout\);

-- Location: LCCOMB_X69_Y32_N14
\EW|myalu|lo[30]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~391_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|myalu|lo[30]~390_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|Add4~152_combout\))) # 
-- (!\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[30]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|lo[30]~390_combout\,
	datad => \EW|myalu|Add4~152_combout\,
	combout => \EW|myalu|lo[30]~391_combout\);

-- Location: LCCOMB_X67_Y38_N30
\EW|regis|regfile_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X67_Y38_N31
\EW|regis|regfile_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(34));

-- Location: FF_X67_Y38_N13
\EW|regis|regfile_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[11]~62_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(33));

-- Location: LCCOMB_X67_Y38_N12
\EW|regis|readdata1[11]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[11]~50_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(33))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(34) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a11\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(34) & (\EW|regis|regfile_rtl_0_bypass\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(34),
	datac => \EW|regis|regfile_rtl_0_bypass\(33),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a11\,
	combout => \EW|regis|readdata1[11]~50_combout\);

-- Location: LCCOMB_X67_Y38_N4
\EW|regis|readdata1[11]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[11]~77_combout\ = (\EW|regis|readdata1[11]~50_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|readdata1[11]~50_combout\,
	combout => \EW|regis|readdata1[11]~77_combout\);

-- Location: LCCOMB_X69_Y38_N20
\EW|regis|regfile_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X69_Y38_N21
\EW|regis|regfile_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(36));

-- Location: FF_X69_Y38_N7
\EW|regis|regfile_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[12]~68_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(35));

-- Location: LCCOMB_X69_Y38_N6
\EW|regis|readdata1[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[12]~49_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(35))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(36) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a12\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(36) & (\EW|regis|regfile_rtl_0_bypass\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(36),
	datac => \EW|regis|regfile_rtl_0_bypass\(35),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a12\,
	combout => \EW|regis|readdata1[12]~49_combout\);

-- Location: LCCOMB_X69_Y38_N26
\EW|regis|readdata1[12]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[12]~76_combout\ = (\EW|regis|readdata1[12]~49_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|readdata1[12]~49_combout\,
	combout => \EW|regis|readdata1[12]~76_combout\);

-- Location: LCCOMB_X69_Y38_N0
\EW|regis|regfile_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X69_Y38_N1
\EW|regis|regfile_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(38));

-- Location: FF_X69_Y38_N11
\EW|regis|regfile_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[13]~71_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(37));

-- Location: LCCOMB_X69_Y38_N10
\EW|regis|readdata1[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[13]~48_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(37))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(38) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a13\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(38) & (\EW|regis|regfile_rtl_0_bypass\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(38),
	datac => \EW|regis|regfile_rtl_0_bypass\(37),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a13\,
	combout => \EW|regis|readdata1[13]~48_combout\);

-- Location: LCCOMB_X69_Y38_N8
\EW|regis|readdata1[13]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[13]~75_combout\ = (\EW|regis|readdata1[13]~48_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|readdata1[13]~48_combout\,
	combout => \EW|regis|readdata1[13]~75_combout\);

-- Location: FF_X67_Y35_N13
\EW|regis|regfile_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[14]~65_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(39));

-- Location: LCCOMB_X67_Y35_N12
\EW|regis|readdata1[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[14]~47_combout\ = (\EW|regis|regfile_rtl_0_bypass\(40) & ((\EW|regis|regfile~23_combout\ & (\EW|regis|regfile_rtl_0_bypass\(39))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a14\))))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(40) & (((\EW|regis|regfile_rtl_0_bypass\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(40),
	datab => \EW|regis|regfile~23_combout\,
	datac => \EW|regis|regfile_rtl_0_bypass\(39),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a14\,
	combout => \EW|regis|readdata1[14]~47_combout\);

-- Location: LCCOMB_X67_Y35_N2
\EW|regis|readdata1[14]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[14]~74_combout\ = (\EW|regis|readdata1[14]~47_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|readdata1[14]~47_combout\,
	combout => \EW|regis|readdata1[14]~74_combout\);

-- Location: FF_X69_Y38_N29
\EW|regis|regfile_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[15]~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(41));

-- Location: LCCOMB_X69_Y38_N2
\EW|regis|regfile_rtl_0_bypass[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[42]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[42]~feeder_combout\);

-- Location: FF_X69_Y38_N3
\EW|regis|regfile_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(42));

-- Location: LCCOMB_X69_Y38_N28
\EW|regis|readdata1[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[15]~46_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(41))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(42) & (\EW|regis|regfile_rtl_0|auto_generated|ram_block1a15\)) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(42) & ((\EW|regis|regfile_rtl_0_bypass\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a15\,
	datac => \EW|regis|regfile_rtl_0_bypass\(41),
	datad => \EW|regis|regfile_rtl_0_bypass\(42),
	combout => \EW|regis|readdata1[15]~46_combout\);

-- Location: LCCOMB_X69_Y38_N14
\EW|regis|readdata1[15]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[15]~73_combout\ = (\EW|regis|readdata1[15]~46_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|readdata1[15]~46_combout\,
	combout => \EW|regis|readdata1[15]~73_combout\);

-- Location: FF_X70_Y36_N1
\EW|regis|regfile_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[16]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(43));

-- Location: LCCOMB_X70_Y36_N0
\EW|regis|regfile~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~49_combout\ = (\EW|regis|regfile_rtl_0_bypass\(44) & ((\EW|regis|regfile~23_combout\ & (\EW|regis|regfile_rtl_0_bypass\(43))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a16\))))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(44) & (((\EW|regis|regfile_rtl_0_bypass\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(44),
	datab => \EW|regis|regfile~23_combout\,
	datac => \EW|regis|regfile_rtl_0_bypass\(43),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a16\,
	combout => \EW|regis|regfile~49_combout\);

-- Location: LCCOMB_X70_Y36_N10
\EW|regis|readdata1[16]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[16]~95_combout\ = (\EW|regis|regfile~49_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|regfile~49_combout\,
	combout => \EW|regis|readdata1[16]~95_combout\);

-- Location: LCCOMB_X74_Y38_N16
\EW|regis|regfile_rtl_0_bypass[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[46]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[46]~feeder_combout\);

-- Location: FF_X74_Y38_N17
\EW|regis|regfile_rtl_0_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(46));

-- Location: FF_X74_Y38_N19
\EW|regis|regfile_rtl_0_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[17]~41_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(45));

-- Location: LCCOMB_X74_Y38_N18
\EW|regis|regfile~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~48_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(45))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(46) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a17\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(46) & (\EW|regis|regfile_rtl_0_bypass\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(46),
	datac => \EW|regis|regfile_rtl_0_bypass\(45),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a17\,
	combout => \EW|regis|regfile~48_combout\);

-- Location: LCCOMB_X74_Y38_N2
\EW|regis|readdata1[17]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[17]~94_combout\ = (\EW|regis|regfile~48_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|regfile~48_combout\,
	combout => \EW|regis|readdata1[17]~94_combout\);

-- Location: LCCOMB_X79_Y39_N4
\EW|regis|readdata2[21]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[21]~89_combout\ = (\EW|regis|regfile~12_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|regfile~12_combout\,
	combout => \EW|regis|readdata2[21]~89_combout\);

-- Location: LCCOMB_X79_Y39_N30
\EW|regis|readdata2[22]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[22]~88_combout\ = (\EW|regis|regfile~13_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|regfile~13_combout\,
	combout => \EW|regis|readdata2[22]~88_combout\);

-- Location: LCCOMB_X79_Y39_N16
\EW|regis|readdata2[23]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[23]~87_combout\ = (\EW|regis|regfile~10_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|regfile~10_combout\,
	combout => \EW|regis|readdata2[23]~87_combout\);

-- Location: LCCOMB_X79_Y39_N14
\EW|regis|readdata2[24]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[24]~86_combout\ = (\EW|regis|regfile~11_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|regfile~11_combout\,
	combout => \EW|regis|readdata2[24]~86_combout\);

-- Location: LCCOMB_X75_Y38_N20
\EW|regis|readdata2[25]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[25]~85_combout\ = (\EW|regis|regfile~8_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~8_combout\,
	combout => \EW|regis|readdata2[25]~85_combout\);

-- Location: LCCOMB_X74_Y36_N22
\EW|regis|readdata2[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[26]~84_combout\ = (\EW|regis|regfile~9_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|regfile~9_combout\,
	combout => \EW|regis|readdata2[26]~84_combout\);

-- Location: LCCOMB_X74_Y36_N0
\EW|regis|readdata2[27]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[27]~83_combout\ = (\EW|regis|regfile~7_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|regfile~7_combout\,
	combout => \EW|regis|readdata2[27]~83_combout\);

-- Location: LCCOMB_X75_Y38_N18
\EW|regis|readdata2[28]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[28]~82_combout\ = (\EW|regis|regfile~4_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~4_combout\,
	combout => \EW|regis|readdata2[28]~82_combout\);

-- Location: LCCOMB_X74_Y36_N26
\EW|regis|readdata2[29]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[29]~81_combout\ = (\EW|regis|regfile~6_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|regfile~6_combout\,
	combout => \EW|regis|readdata2[29]~81_combout\);

-- Location: LCCOMB_X75_Y38_N28
\EW|myalu|Add4~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~168_combout\ = (\EW|regis|regfile~24_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~24_combout\,
	combout => \EW|myalu|Add4~168_combout\);

-- Location: DSPMULT_X71_Y38_N0
\EW|myalu|Mult1|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \EW|myalu|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \EW|myalu|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X75_Y37_N30
\EW|regis|readdata2[5]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[5]~79_combout\ = (\EW|regis|regfile~35_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~0_combout\,
	datac => \EW|regis|regfile~35_combout\,
	datad => \EW|myfetch|instruction_EX\(16),
	combout => \EW|regis|readdata2[5]~79_combout\);

-- Location: LCCOMB_X75_Y37_N12
\EW|regis|readdata2[7]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[7]~77_combout\ = (\EW|regis|regfile~33_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~0_combout\,
	datac => \EW|regis|regfile~33_combout\,
	datad => \EW|myfetch|instruction_EX\(16),
	combout => \EW|regis|readdata2[7]~77_combout\);

-- Location: LCCOMB_X74_Y37_N22
\EW|regis|readdata2[8]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[8]~76_combout\ = (\EW|regis|regfile~26_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|regfile~26_combout\,
	combout => \EW|regis|readdata2[8]~76_combout\);

-- Location: LCCOMB_X72_Y39_N0
\EW|regis|readdata2[9]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[9]~75_combout\ = (\EW|regis|regfile~27_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~27_combout\,
	combout => \EW|regis|readdata2[9]~75_combout\);

-- Location: LCCOMB_X75_Y37_N4
\EW|regis|regfile_rtl_1_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[34]~feeder_combout\);

-- Location: FF_X75_Y37_N5
\EW|regis|regfile_rtl_1_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(34));

-- Location: FF_X75_Y37_N11
\EW|regis|regfile_rtl_1_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[11]~62_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(33));

-- Location: LCCOMB_X75_Y37_N10
\EW|regis|regfile~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~28_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(33))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(34) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a11\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(34) & (\EW|regis|regfile_rtl_1_bypass\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(34),
	datac => \EW|regis|regfile_rtl_1_bypass\(33),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a11\,
	combout => \EW|regis|regfile~28_combout\);

-- Location: LCCOMB_X75_Y37_N8
\EW|regis|readdata2[11]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[11]~73_combout\ = (\EW|regis|regfile~28_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~28_combout\,
	combout => \EW|regis|readdata2[11]~73_combout\);

-- Location: LCCOMB_X74_Y37_N30
\EW|regis|readdata2[12]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[12]~72_combout\ = (\EW|regis|regfile~30_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|regfile~30_combout\,
	combout => \EW|regis|readdata2[12]~72_combout\);

-- Location: LCCOMB_X75_Y37_N24
\EW|regis|readdata2[13]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[13]~71_combout\ = (\EW|regis|regfile~31_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~31_combout\,
	combout => \EW|regis|readdata2[13]~71_combout\);

-- Location: LCCOMB_X72_Y39_N6
\EW|regis|readdata2[14]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[14]~70_combout\ = (\EW|regis|regfile~29_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~29_combout\,
	combout => \EW|regis|readdata2[14]~70_combout\);

-- Location: LCCOMB_X68_Y39_N20
\EW|regis|readdata1[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[20]~67_combout\ = (\EW|regis|regfile_rtl_0_bypass\(52) & (\EW|regis|regfile_rtl_0|auto_generated|ram_block1a20\)) # (!\EW|regis|regfile_rtl_0_bypass\(52) & ((\EW|regis|regfile_rtl_0_bypass\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(52),
	datac => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a20\,
	datad => \EW|regis|regfile_rtl_0_bypass\(51),
	combout => \EW|regis|readdata1[20]~67_combout\);

-- Location: LCCOMB_X68_Y39_N22
\EW|regis|readdata1[20]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[20]~68_combout\ = (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|regfile~23_combout\ & (\EW|regis|regfile_rtl_0_bypass\(51))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|readdata1[20]~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(51),
	datac => \EW|regis|regfile~23_combout\,
	datad => \EW|regis|readdata1[20]~67_combout\,
	combout => \EW|regis|readdata1[20]~68_combout\);

-- Location: LCCOMB_X68_Y37_N18
\EW|regis|regfile_rtl_0_bypass[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[54]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[54]~feeder_combout\);

-- Location: FF_X68_Y37_N19
\EW|regis|regfile_rtl_0_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(54));

-- Location: FF_X68_Y37_N13
\EW|regis|regfile_rtl_0_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[21]~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(53));

-- Location: LCCOMB_X68_Y37_N12
\EW|regis|regfile~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~47_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(53))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(54) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a21\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(54) & (\EW|regis|regfile_rtl_0_bypass\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(54),
	datac => \EW|regis|regfile_rtl_0_bypass\(53),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a21\,
	combout => \EW|regis|regfile~47_combout\);

-- Location: LCCOMB_X68_Y37_N6
\EW|regis|readdata1[21]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[21]~93_combout\ = (\EW|regis|regfile~47_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|regfile~47_combout\,
	combout => \EW|regis|readdata1[21]~93_combout\);

-- Location: LCCOMB_X68_Y37_N2
\EW|regis|regfile_rtl_0_bypass[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[56]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[56]~feeder_combout\);

-- Location: FF_X68_Y37_N3
\EW|regis|regfile_rtl_0_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(56));

-- Location: FF_X68_Y37_N1
\EW|regis|regfile_rtl_0_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[22]~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(55));

-- Location: LCCOMB_X68_Y37_N0
\EW|regis|regfile~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~46_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(55))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(56) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a22\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(56) & (\EW|regis|regfile_rtl_0_bypass\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(56),
	datac => \EW|regis|regfile_rtl_0_bypass\(55),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a22\,
	combout => \EW|regis|regfile~46_combout\);

-- Location: LCCOMB_X68_Y37_N4
\EW|regis|readdata1[22]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[22]~92_combout\ = (\EW|regis|regfile~46_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|regfile~46_combout\,
	combout => \EW|regis|readdata1[22]~92_combout\);

-- Location: LCCOMB_X68_Y37_N26
\EW|regis|readdata1[23]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[23]~91_combout\ = (\EW|regis|regfile~45_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|regfile~45_combout\,
	combout => \EW|regis|readdata1[23]~91_combout\);

-- Location: LCCOMB_X67_Y37_N24
\EW|regis|readdata1[24]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[24]~90_combout\ = (\EW|regis|regfile~44_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(21),
	datab => \EW|regis|Equal2~0_combout\,
	datad => \EW|regis|regfile~44_combout\,
	combout => \EW|regis|readdata1[24]~90_combout\);

-- Location: LCCOMB_X67_Y35_N14
\EW|regis|regfile_rtl_0_bypass[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[62]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[62]~feeder_combout\);

-- Location: FF_X67_Y35_N15
\EW|regis|regfile_rtl_0_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(62));

-- Location: FF_X67_Y35_N25
\EW|regis|regfile_rtl_0_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[25]~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(61));

-- Location: LCCOMB_X67_Y35_N24
\EW|regis|regfile~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~43_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(61))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(62) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a25\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(62) & (\EW|regis|regfile_rtl_0_bypass\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(62),
	datac => \EW|regis|regfile_rtl_0_bypass\(61),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a25\,
	combout => \EW|regis|regfile~43_combout\);

-- Location: LCCOMB_X67_Y35_N22
\EW|regis|readdata1[25]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[25]~89_combout\ = (\EW|regis|regfile~43_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|regfile~43_combout\,
	combout => \EW|regis|readdata1[25]~89_combout\);

-- Location: LCCOMB_X67_Y37_N10
\EW|regis|readdata1[26]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[26]~88_combout\ = (\EW|regis|regfile~42_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(21),
	datab => \EW|regis|Equal2~0_combout\,
	datad => \EW|regis|regfile~42_combout\,
	combout => \EW|regis|readdata1[26]~88_combout\);

-- Location: LCCOMB_X69_Y38_N30
\EW|regis|readdata1[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[27]~87_combout\ = (\EW|regis|regfile~41_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|regfile~41_combout\,
	combout => \EW|regis|readdata1[27]~87_combout\);

-- Location: LCCOMB_X67_Y37_N28
\EW|regis|readdata1[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[28]~86_combout\ = (\EW|regis|regfile~40_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(21),
	datab => \EW|regis|Equal2~0_combout\,
	datad => \EW|regis|regfile~40_combout\,
	combout => \EW|regis|readdata1[28]~86_combout\);

-- Location: LCCOMB_X67_Y35_N4
\EW|regis|readdata1[29]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[29]~85_combout\ = (\EW|regis|regfile~39_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|regfile~39_combout\,
	combout => \EW|regis|readdata1[29]~85_combout\);

-- Location: LCCOMB_X73_Y39_N30
\EW|regis|regfile_rtl_1_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[18]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[18]~feeder_combout\);

-- Location: FF_X73_Y39_N31
\EW|regis|regfile_rtl_1_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(18));

-- Location: FF_X73_Y39_N25
\EW|regis|regfile_rtl_1_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[3]~89_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(17));

-- Location: LCCOMB_X73_Y39_N24
\EW|regis|readdata2[3]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[3]~55_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(17))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(18) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a3\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(18) & (\EW|regis|regfile_rtl_1_bypass\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(18),
	datac => \EW|regis|regfile_rtl_1_bypass\(17),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a3\,
	combout => \EW|regis|readdata2[3]~55_combout\);

-- Location: LCCOMB_X73_Y39_N2
\EW|regis|readdata2[3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[3]~66_combout\ = (\EW|regis|Equal3~0_combout\ & (((\EW|regis|readdata2[3]~55_combout\)))) # (!\EW|regis|Equal3~0_combout\ & ((\EW|myfetch|instruction_EX\(16) & ((\EW|regis|readdata2[3]~55_combout\))) # (!\EW|myfetch|instruction_EX\(16) 
-- & (!\KEY[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|readdata2[3]~55_combout\,
	combout => \EW|regis|readdata2[3]~66_combout\);

-- Location: DSPMULT_X71_Y39_N0
\EW|myalu|Mult1|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \EW|myalu|Mult1|auto_generated|mac_mult5_DATAA_bus\,
	datab => \EW|myalu|Mult1|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: LCCOMB_X70_Y39_N16
\EW|myalu|Mult1|auto_generated|add9_result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[0]~0_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out6~dataout\ & (\EW|myalu|Mult1|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\EW|myalu|Mult1|auto_generated|mac_out6~dataout\ & 
-- (\EW|myalu|Mult1|auto_generated|mac_out4~dataout\ & VCC))
-- \EW|myalu|Mult1|auto_generated|add9_result[0]~1\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~dataout\ & \EW|myalu|Mult1|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~dataout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[0]~0_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X70_Y39_N20
\EW|myalu|Mult1|auto_generated|add9_result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[2]~4_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT2\ $ (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[1]~3\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[2]~5\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT2\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT2\) # (!\EW|myalu|Mult1|auto_generated|add9_result[1]~3\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT2\ & (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT2\ & !\EW|myalu|Mult1|auto_generated|add9_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT2\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[1]~3\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[2]~4_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X70_Y39_N30
\EW|myalu|Mult1|auto_generated|add9_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[7]~14_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT7\ & (\EW|myalu|Mult1|auto_generated|add9_result[6]~13\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT7\ & (!\EW|myalu|Mult1|auto_generated|add9_result[6]~13\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT7\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[6]~13\)) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT7\ & ((\EW|myalu|Mult1|auto_generated|add9_result[6]~13\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[7]~15\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT7\ & !\EW|myalu|Mult1|auto_generated|add9_result[6]~13\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[6]~13\) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT7\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[6]~13\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[7]~14_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X70_Y38_N2
\EW|myalu|Mult1|auto_generated|add9_result[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[9]~18_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT9\ & (\EW|myalu|Mult1|auto_generated|add9_result[8]~17\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT9\ & (!\EW|myalu|Mult1|auto_generated|add9_result[8]~17\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT9\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[8]~17\)) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT9\ & ((\EW|myalu|Mult1|auto_generated|add9_result[8]~17\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[9]~19\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT9\ & !\EW|myalu|Mult1|auto_generated|add9_result[8]~17\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[8]~17\) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT9\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[8]~17\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[9]~18_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X70_Y38_N8
\EW|myalu|Mult1|auto_generated|add9_result[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[12]~24_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT12\ $ (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[11]~23\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[12]~25\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT12\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT12\) # (!\EW|myalu|Mult1|auto_generated|add9_result[11]~23\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT12\ & (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT12\ & !\EW|myalu|Mult1|auto_generated|add9_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT12\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[11]~23\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[12]~24_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[12]~25\);

-- Location: DSPMULT_X71_Y35_N0
\EW|myalu|Mult1|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \EW|myalu|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \EW|myalu|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X70_Y35_N2
\EW|myalu|Mult1|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~0_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT18\ & (\EW|myalu|Mult1|auto_generated|add9_result[0]~0_combout\ $ (VCC))) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT18\ & 
-- (\EW|myalu|Mult1|auto_generated|add9_result[0]~0_combout\ & VCC))
-- \EW|myalu|Mult1|auto_generated|op_1~1\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT18\ & \EW|myalu|Mult1|auto_generated|add9_result[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datab => \EW|myalu|Mult1|auto_generated|add9_result[0]~0_combout\,
	datad => VCC,
	combout => \EW|myalu|Mult1|auto_generated|op_1~0_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X70_Y35_N4
\EW|myalu|Mult1|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~2_combout\ = (\EW|myalu|Mult1|auto_generated|add9_result[1]~2_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT19\ & (\EW|myalu|Mult1|auto_generated|op_1~1\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\EW|myalu|Mult1|auto_generated|op_1~1\)))) # (!\EW|myalu|Mult1|auto_generated|add9_result[1]~2_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~1\)) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\EW|myalu|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~3\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[1]~2_combout\ & (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT19\ & !\EW|myalu|Mult1|auto_generated|op_1~1\)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[1]~2_combout\ & ((!\EW|myalu|Mult1|auto_generated|op_1~1\) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[1]~2_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~1\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~2_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X70_Y35_N8
\EW|myalu|Mult1|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~6_combout\ = (\EW|myalu|Mult1|auto_generated|add9_result[3]~6_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT21\ & (\EW|myalu|Mult1|auto_generated|op_1~5\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\EW|myalu|Mult1|auto_generated|op_1~5\)))) # (!\EW|myalu|Mult1|auto_generated|add9_result[3]~6_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~5\)) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\EW|myalu|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~7\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[3]~6_combout\ & (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT21\ & !\EW|myalu|Mult1|auto_generated|op_1~5\)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[3]~6_combout\ & ((!\EW|myalu|Mult1|auto_generated|op_1~5\) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[3]~6_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~5\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~6_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X70_Y35_N10
\EW|myalu|Mult1|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~8_combout\ = ((\EW|myalu|Mult1|auto_generated|add9_result[4]~8_combout\ $ (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (!\EW|myalu|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~9\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[4]~8_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT22\) # (!\EW|myalu|Mult1|auto_generated|op_1~7\))) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[4]~8_combout\ & (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT22\ & !\EW|myalu|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[4]~8_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~7\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~8_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X70_Y35_N12
\EW|myalu|Mult1|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~10_combout\ = (\EW|myalu|Mult1|auto_generated|add9_result[5]~10_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT23\ & (\EW|myalu|Mult1|auto_generated|op_1~9\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\EW|myalu|Mult1|auto_generated|op_1~9\)))) # (!\EW|myalu|Mult1|auto_generated|add9_result[5]~10_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~9\)) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\EW|myalu|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~11\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[5]~10_combout\ & (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT23\ & !\EW|myalu|Mult1|auto_generated|op_1~9\)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[5]~10_combout\ & ((!\EW|myalu|Mult1|auto_generated|op_1~9\) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[5]~10_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~9\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~10_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X70_Y35_N14
\EW|myalu|Mult1|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~12_combout\ = ((\EW|myalu|Mult1|auto_generated|add9_result[6]~12_combout\ $ (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (!\EW|myalu|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~13\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[6]~12_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT24\) # (!\EW|myalu|Mult1|auto_generated|op_1~11\))) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[6]~12_combout\ & (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\EW|myalu|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[6]~12_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~11\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~12_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X70_Y35_N16
\EW|myalu|Mult1|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~14_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\EW|myalu|Mult1|auto_generated|add9_result[7]~14_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~13\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[7]~14_combout\ & (!\EW|myalu|Mult1|auto_generated|op_1~13\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\EW|myalu|Mult1|auto_generated|add9_result[7]~14_combout\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~13\)) # (!\EW|myalu|Mult1|auto_generated|add9_result[7]~14_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~15\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\EW|myalu|Mult1|auto_generated|add9_result[7]~14_combout\ & !\EW|myalu|Mult1|auto_generated|op_1~13\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((!\EW|myalu|Mult1|auto_generated|op_1~13\) # (!\EW|myalu|Mult1|auto_generated|add9_result[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datab => \EW|myalu|Mult1|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~13\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~14_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X70_Y35_N18
\EW|myalu|Mult1|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~16_combout\ = ((\EW|myalu|Mult1|auto_generated|add9_result[8]~16_combout\ $ (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (!\EW|myalu|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~17\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[8]~16_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT26\) # (!\EW|myalu|Mult1|auto_generated|op_1~15\))) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[8]~16_combout\ & (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT26\ & !\EW|myalu|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[8]~16_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~15\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~16_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X70_Y35_N20
\EW|myalu|Mult1|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~18_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\EW|myalu|Mult1|auto_generated|add9_result[9]~18_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~17\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[9]~18_combout\ & (!\EW|myalu|Mult1|auto_generated|op_1~17\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\EW|myalu|Mult1|auto_generated|add9_result[9]~18_combout\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~17\)) # (!\EW|myalu|Mult1|auto_generated|add9_result[9]~18_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~19\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\EW|myalu|Mult1|auto_generated|add9_result[9]~18_combout\ & !\EW|myalu|Mult1|auto_generated|op_1~17\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((!\EW|myalu|Mult1|auto_generated|op_1~17\) # (!\EW|myalu|Mult1|auto_generated|add9_result[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datab => \EW|myalu|Mult1|auto_generated|add9_result[9]~18_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~17\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~18_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X70_Y35_N22
\EW|myalu|Mult1|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~20_combout\ = ((\EW|myalu|Mult1|auto_generated|add9_result[10]~20_combout\ $ (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (!\EW|myalu|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~21\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[10]~20_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT28\) # (!\EW|myalu|Mult1|auto_generated|op_1~19\))) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[10]~20_combout\ & (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT28\ & !\EW|myalu|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[10]~20_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~19\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~20_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X70_Y35_N24
\EW|myalu|Mult1|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~22_combout\ = (\EW|myalu|Mult1|auto_generated|add9_result[11]~22_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT29\ & (\EW|myalu|Mult1|auto_generated|op_1~21\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\EW|myalu|Mult1|auto_generated|op_1~21\)))) # (!\EW|myalu|Mult1|auto_generated|add9_result[11]~22_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~21\)) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\EW|myalu|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~23\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[11]~22_combout\ & (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT29\ & !\EW|myalu|Mult1|auto_generated|op_1~21\)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[11]~22_combout\ & ((!\EW|myalu|Mult1|auto_generated|op_1~21\) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[11]~22_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~21\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~22_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X70_Y35_N26
\EW|myalu|Mult1|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~24_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (\EW|myalu|Mult1|auto_generated|add9_result[12]~24_combout\ $ (!\EW|myalu|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~25\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT30\ & ((\EW|myalu|Mult1|auto_generated|add9_result[12]~24_combout\) # (!\EW|myalu|Mult1|auto_generated|op_1~23\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT30\ & (\EW|myalu|Mult1|auto_generated|add9_result[12]~24_combout\ & !\EW|myalu|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datab => \EW|myalu|Mult1|auto_generated|add9_result[12]~24_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~23\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~24_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~25\);

-- Location: LCCOMB_X69_Y32_N26
\EW|myalu|Add4~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~154_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult1|auto_generated|op_1~24_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|readdata2[30]~80_combout\ $ ((\EW|regis|readdata1[30]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[30]~80_combout\,
	datab => \EW|regis|readdata1[30]~84_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~24_combout\,
	combout => \EW|myalu|Add4~154_combout\);

-- Location: DSPMULT_X71_Y37_N0
\EW|myalu|Mult0|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	dataa => \EW|myalu|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \EW|myalu|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPMULT_X71_Y36_N0
\EW|myalu|Mult0|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	dataa => \EW|myalu|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \EW|myalu|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X72_Y37_N2
\EW|myalu|Mult0|auto_generated|add9_result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[0]~0_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out6~dataout\ & (\EW|myalu|Mult0|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\EW|myalu|Mult0|auto_generated|mac_out6~dataout\ & 
-- (\EW|myalu|Mult0|auto_generated|mac_out4~dataout\ & VCC))
-- \EW|myalu|Mult0|auto_generated|add9_result[0]~1\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~dataout\ & \EW|myalu|Mult0|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~dataout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[0]~0_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X72_Y37_N4
\EW|myalu|Mult0|auto_generated|add9_result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[1]~2_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT1\ & (\EW|myalu|Mult0|auto_generated|add9_result[0]~1\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\EW|myalu|Mult0|auto_generated|add9_result[0]~1\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[0]~1\)) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\EW|myalu|Mult0|auto_generated|add9_result[0]~1\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[1]~3\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT1\ & !\EW|myalu|Mult0|auto_generated|add9_result[0]~1\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[0]~1\) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[0]~1\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[1]~2_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X72_Y37_N8
\EW|myalu|Mult0|auto_generated|add9_result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[3]~6_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT3\ & (\EW|myalu|Mult0|auto_generated|add9_result[2]~5\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\EW|myalu|Mult0|auto_generated|add9_result[2]~5\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT3\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[2]~5\)) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\EW|myalu|Mult0|auto_generated|add9_result[2]~5\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[3]~7\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT3\ & !\EW|myalu|Mult0|auto_generated|add9_result[2]~5\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[2]~5\) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[2]~5\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[3]~6_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X72_Y37_N10
\EW|myalu|Mult0|auto_generated|add9_result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[4]~8_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[3]~7\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[4]~9\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT4\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\EW|myalu|Mult0|auto_generated|add9_result[3]~7\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT4\ & (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\EW|myalu|Mult0|auto_generated|add9_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[3]~7\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[4]~8_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X72_Y37_N12
\EW|myalu|Mult0|auto_generated|add9_result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[5]~10_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT5\ & (\EW|myalu|Mult0|auto_generated|add9_result[4]~9\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\EW|myalu|Mult0|auto_generated|add9_result[4]~9\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT5\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[4]~9\)) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\EW|myalu|Mult0|auto_generated|add9_result[4]~9\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[5]~11\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT5\ & !\EW|myalu|Mult0|auto_generated|add9_result[4]~9\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[4]~9\) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[4]~9\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[5]~10_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X72_Y37_N14
\EW|myalu|Mult0|auto_generated|add9_result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[6]~12_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[5]~11\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[6]~13\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT6\) # (!\EW|myalu|Mult0|auto_generated|add9_result[5]~11\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT6\ & (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT6\ & !\EW|myalu|Mult0|auto_generated|add9_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[5]~11\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[6]~12_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X72_Y37_N16
\EW|myalu|Mult0|auto_generated|add9_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[7]~14_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT7\ & (\EW|myalu|Mult0|auto_generated|add9_result[6]~13\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\EW|myalu|Mult0|auto_generated|add9_result[6]~13\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[6]~13\)) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\EW|myalu|Mult0|auto_generated|add9_result[6]~13\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[7]~15\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT7\ & !\EW|myalu|Mult0|auto_generated|add9_result[6]~13\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[6]~13\) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[6]~13\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[7]~14_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X72_Y37_N22
\EW|myalu|Mult0|auto_generated|add9_result[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[10]~20_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[9]~19\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[10]~21\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT10\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT10\) # (!\EW|myalu|Mult0|auto_generated|add9_result[9]~19\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT10\ & (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT10\ & !\EW|myalu|Mult0|auto_generated|add9_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[9]~19\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[10]~20_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X72_Y37_N26
\EW|myalu|Mult0|auto_generated|add9_result[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[12]~24_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[11]~23\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[12]~25\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT12\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT12\) # (!\EW|myalu|Mult0|auto_generated|add9_result[11]~23\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT12\ & (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT12\ & !\EW|myalu|Mult0|auto_generated|add9_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[11]~23\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[12]~24_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[12]~25\);

-- Location: DSPMULT_X71_Y34_N0
\EW|myalu|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \EW|myalu|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \EW|myalu|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X72_Y34_N2
\EW|myalu|Mult0|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~0_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\EW|myalu|Mult0|auto_generated|add9_result[0]~0_combout\ $ (VCC))) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- (\EW|myalu|Mult0|auto_generated|add9_result[0]~0_combout\ & VCC))
-- \EW|myalu|Mult0|auto_generated|op_1~1\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT18\ & \EW|myalu|Mult0|auto_generated|add9_result[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[0]~0_combout\,
	datad => VCC,
	combout => \EW|myalu|Mult0|auto_generated|op_1~0_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X72_Y34_N4
\EW|myalu|Mult0|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~2_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\EW|myalu|Mult0|auto_generated|add9_result[1]~2_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~1\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[1]~2_combout\ & (!\EW|myalu|Mult0|auto_generated|op_1~1\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\EW|myalu|Mult0|auto_generated|add9_result[1]~2_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~1\)) # (!\EW|myalu|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~3\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\EW|myalu|Mult0|auto_generated|add9_result[1]~2_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~1\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((!\EW|myalu|Mult0|auto_generated|op_1~1\) # (!\EW|myalu|Mult0|auto_generated|add9_result[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[1]~2_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~1\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~2_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X72_Y34_N6
\EW|myalu|Mult0|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~4_combout\ = ((\EW|myalu|Mult0|auto_generated|add9_result[2]~4_combout\ $ (\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (!\EW|myalu|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~5\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[2]~4_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\EW|myalu|Mult0|auto_generated|op_1~3\))) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[2]~4_combout\ & (\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\EW|myalu|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[2]~4_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~3\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~4_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X72_Y34_N8
\EW|myalu|Mult0|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~6_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\EW|myalu|Mult0|auto_generated|add9_result[3]~6_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~5\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[3]~6_combout\ & (!\EW|myalu|Mult0|auto_generated|op_1~5\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\EW|myalu|Mult0|auto_generated|add9_result[3]~6_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~5\)) # (!\EW|myalu|Mult0|auto_generated|add9_result[3]~6_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~7\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\EW|myalu|Mult0|auto_generated|add9_result[3]~6_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~5\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((!\EW|myalu|Mult0|auto_generated|op_1~5\) # (!\EW|myalu|Mult0|auto_generated|add9_result[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~5\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~6_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X72_Y34_N10
\EW|myalu|Mult0|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~8_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\EW|myalu|Mult0|auto_generated|add9_result[4]~8_combout\ $ (!\EW|myalu|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~9\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\EW|myalu|Mult0|auto_generated|add9_result[4]~8_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~7\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\EW|myalu|Mult0|auto_generated|add9_result[4]~8_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[4]~8_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~7\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~8_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X72_Y34_N12
\EW|myalu|Mult0|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~10_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\EW|myalu|Mult0|auto_generated|add9_result[5]~10_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~9\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[5]~10_combout\ & (!\EW|myalu|Mult0|auto_generated|op_1~9\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\EW|myalu|Mult0|auto_generated|add9_result[5]~10_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~9\)) # (!\EW|myalu|Mult0|auto_generated|add9_result[5]~10_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~11\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\EW|myalu|Mult0|auto_generated|add9_result[5]~10_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~9\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((!\EW|myalu|Mult0|auto_generated|op_1~9\) # (!\EW|myalu|Mult0|auto_generated|add9_result[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~9\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~10_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X72_Y34_N14
\EW|myalu|Mult0|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~12_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\EW|myalu|Mult0|auto_generated|add9_result[6]~12_combout\ $ (!\EW|myalu|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~13\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\EW|myalu|Mult0|auto_generated|add9_result[6]~12_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~11\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT24\ & (\EW|myalu|Mult0|auto_generated|add9_result[6]~12_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~11\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~12_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X72_Y34_N16
\EW|myalu|Mult0|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~14_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\EW|myalu|Mult0|auto_generated|add9_result[7]~14_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[7]~14_combout\ & (!\EW|myalu|Mult0|auto_generated|op_1~13\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\EW|myalu|Mult0|auto_generated|add9_result[7]~14_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~13\)) # (!\EW|myalu|Mult0|auto_generated|add9_result[7]~14_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~15\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\EW|myalu|Mult0|auto_generated|add9_result[7]~14_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~13\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((!\EW|myalu|Mult0|auto_generated|op_1~13\) # (!\EW|myalu|Mult0|auto_generated|add9_result[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~13\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~14_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X72_Y34_N18
\EW|myalu|Mult0|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~16_combout\ = ((\EW|myalu|Mult0|auto_generated|add9_result[8]~16_combout\ $ (\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (!\EW|myalu|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~17\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[8]~16_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT26\) # (!\EW|myalu|Mult0|auto_generated|op_1~15\))) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[8]~16_combout\ & (\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\EW|myalu|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[8]~16_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~15\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~16_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X72_Y34_N20
\EW|myalu|Mult0|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~18_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT27\ & (\EW|myalu|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\EW|myalu|Mult0|auto_generated|op_1~17\)))) # (!\EW|myalu|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~17\)) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\EW|myalu|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~19\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[9]~18_combout\ & (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\EW|myalu|Mult0|auto_generated|op_1~17\)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[9]~18_combout\ & ((!\EW|myalu|Mult0|auto_generated|op_1~17\) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[9]~18_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~17\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~18_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X72_Y34_N22
\EW|myalu|Mult0|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~20_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\EW|myalu|Mult0|auto_generated|add9_result[10]~20_combout\ $ (!\EW|myalu|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~21\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\EW|myalu|Mult0|auto_generated|add9_result[10]~20_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~19\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT28\ & (\EW|myalu|Mult0|auto_generated|add9_result[10]~20_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[10]~20_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~19\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~20_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X72_Y34_N24
\EW|myalu|Mult0|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~22_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT29\ & (\EW|myalu|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\EW|myalu|Mult0|auto_generated|op_1~21\)))) # (!\EW|myalu|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~21\)) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\EW|myalu|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~23\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[11]~22_combout\ & (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT29\ & !\EW|myalu|Mult0|auto_generated|op_1~21\)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[11]~22_combout\ & ((!\EW|myalu|Mult0|auto_generated|op_1~21\) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[11]~22_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~21\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~22_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X72_Y34_N26
\EW|myalu|Mult0|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~24_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\EW|myalu|Mult0|auto_generated|add9_result[12]~24_combout\ $ (!\EW|myalu|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~25\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\EW|myalu|Mult0|auto_generated|add9_result[12]~24_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~23\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT30\ & (\EW|myalu|Mult0|auto_generated|add9_result[12]~24_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[12]~24_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~23\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~24_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X69_Y32_N20
\EW|myalu|Add4~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~155_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult0|auto_generated|op_1~24_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & (!\EW|regis|readdata2[30]~80_combout\ & (!\EW|regis|readdata1[30]~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[30]~80_combout\,
	datab => \EW|regis|readdata1[30]~84_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~24_combout\,
	combout => \EW|myalu|Add4~155_combout\);

-- Location: LCCOMB_X69_Y32_N10
\EW|myalu|lo[30]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~392_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|lo[30]~391_combout\ & ((\EW|myalu|Add4~155_combout\))) # (!\EW|myalu|lo[30]~391_combout\ & (\EW|myalu|Add4~154_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & 
-- (\EW|myalu|lo[30]~391_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|myalu|lo[30]~391_combout\,
	datac => \EW|myalu|Add4~154_combout\,
	datad => \EW|myalu|Add4~155_combout\,
	combout => \EW|myalu|lo[30]~392_combout\);

-- Location: LCCOMB_X69_Y32_N28
\EW|myalu|lo[30]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~393_combout\ = (\EW|controller|rdrt[0]~2_combout\ & ((\EW|myalu|lo[30]~389_combout\) # ((\EW|controller|alu_op[3]~9_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (((!\EW|controller|alu_op[3]~9_combout\ & 
-- \EW|myalu|lo[30]~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|myalu|lo[30]~389_combout\,
	datac => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|myalu|lo[30]~392_combout\,
	combout => \EW|myalu|lo[30]~393_combout\);

-- Location: LCCOMB_X69_Y32_N22
\EW|myalu|lo[30]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[30]~396_combout\ = (\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|lo[30]~393_combout\ & ((\EW|myalu|lo[30]~395_combout\))) # (!\EW|myalu|lo[30]~393_combout\ & (\EW|myalu|lo[30]~388_combout\)))) # (!\EW|controller|alu_op[3]~9_combout\ & 
-- (((\EW|myalu|lo[30]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~9_combout\,
	datab => \EW|myalu|lo[30]~388_combout\,
	datac => \EW|myalu|lo[30]~395_combout\,
	datad => \EW|myalu|lo[30]~393_combout\,
	combout => \EW|myalu|lo[30]~396_combout\);

-- Location: FF_X69_Y32_N19
\EW|r_WB[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[30]~396_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(30));

-- Location: LCCOMB_X70_Y33_N22
\EW|myalu|Mult1|auto_generated|op_1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~84_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT24\ & (\EW|myalu|Mult1|auto_generated|op_1~83\ $ (GND))) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT24\ & (!\EW|myalu|Mult1|auto_generated|op_1~83\ & 
-- VCC))
-- \EW|myalu|Mult1|auto_generated|op_1~85\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT24\ & !\EW|myalu|Mult1|auto_generated|op_1~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT24\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~83\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~84_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~85\);

-- Location: LCCOMB_X70_Y33_N26
\EW|myalu|Mult1|auto_generated|op_1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~88_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT26\ & (\EW|myalu|Mult1|auto_generated|op_1~87\ $ (GND))) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT26\ & (!\EW|myalu|Mult1|auto_generated|op_1~87\ & 
-- VCC))
-- \EW|myalu|Mult1|auto_generated|op_1~89\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT26\ & !\EW|myalu|Mult1|auto_generated|op_1~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT26\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~87\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~88_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~89\);

-- Location: DSPMULT_X71_Y32_N0
\EW|myalu|Mult0|auto_generated|mac_mult7\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \EW|myalu|Mult0|auto_generated|mac_mult7_DATAA_bus\,
	datab => \EW|myalu|Mult0|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult0|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: LCCOMB_X72_Y37_N30
\EW|myalu|Mult0|auto_generated|add9_result[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[14]~28_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT14\ $ (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT14\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[13]~27\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[14]~29\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT14\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT14\) # (!\EW|myalu|Mult0|auto_generated|add9_result[13]~27\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT14\ & (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT14\ & !\EW|myalu|Mult0|auto_generated|add9_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT14\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[13]~27\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[14]~28_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[14]~29\);

-- Location: LCCOMB_X72_Y36_N2
\EW|myalu|Mult0|auto_generated|add9_result[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[16]~32_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT16\ $ (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT16\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[15]~31\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[16]~33\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT16\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT16\) # (!\EW|myalu|Mult0|auto_generated|add9_result[15]~31\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT16\ & (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT16\ & !\EW|myalu|Mult0|auto_generated|add9_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT16\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[15]~31\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[16]~32_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[16]~33\);

-- Location: LCCOMB_X72_Y36_N8
\EW|myalu|Mult0|auto_generated|add9_result[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[19]~38_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT1\ & (\EW|myalu|Mult0|auto_generated|add9_result[18]~37\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT1\ & (!\EW|myalu|Mult0|auto_generated|add9_result[18]~37\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT1\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[18]~37\)) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\EW|myalu|Mult0|auto_generated|add9_result[18]~37\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[19]~39\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT19\ & (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT1\ & !\EW|myalu|Mult0|auto_generated|add9_result[18]~37\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[18]~37\) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT19\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT1\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[18]~37\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[19]~38_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[19]~39\);

-- Location: LCCOMB_X72_Y36_N12
\EW|myalu|Mult0|auto_generated|add9_result[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[21]~42_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT21\ & (\EW|myalu|Mult0|auto_generated|add9_result[20]~41\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT21\ & (!\EW|myalu|Mult0|auto_generated|add9_result[20]~41\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT21\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[20]~41\)) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\EW|myalu|Mult0|auto_generated|add9_result[20]~41\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[21]~43\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT3\ & (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT21\ & !\EW|myalu|Mult0|auto_generated|add9_result[20]~41\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[20]~41\) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT3\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT21\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[20]~41\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[21]~42_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[21]~43\);

-- Location: LCCOMB_X72_Y36_N14
\EW|myalu|Mult0|auto_generated|add9_result[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[22]~44_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT4\ $ (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT22\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[21]~43\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[22]~45\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT4\ & ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT22\) # (!\EW|myalu|Mult0|auto_generated|add9_result[21]~43\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT4\ & (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT22\ & !\EW|myalu|Mult0|auto_generated|add9_result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT4\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT22\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[21]~43\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[22]~44_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[22]~45\);

-- Location: LCCOMB_X72_Y36_N16
\EW|myalu|Mult0|auto_generated|add9_result[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[23]~46_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT5\ & (\EW|myalu|Mult0|auto_generated|add9_result[22]~45\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT5\ & (!\EW|myalu|Mult0|auto_generated|add9_result[22]~45\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT5\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[22]~45\)) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\EW|myalu|Mult0|auto_generated|add9_result[22]~45\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|add9_result[23]~47\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT5\ & !\EW|myalu|Mult0|auto_generated|add9_result[22]~45\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((!\EW|myalu|Mult0|auto_generated|add9_result[22]~45\) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT23\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT5\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[22]~45\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[23]~46_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[23]~47\);

-- Location: LCCOMB_X72_Y36_N22
\EW|myalu|Mult0|auto_generated|add9_result[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[26]~52_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT26\ $ (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT8\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[25]~51\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[26]~53\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT26\ & ((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT8\) # (!\EW|myalu|Mult0|auto_generated|add9_result[25]~51\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT26\ & (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT8\ & !\EW|myalu|Mult0|auto_generated|add9_result[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT26\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT8\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[25]~51\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[26]~52_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[26]~53\);

-- Location: LCCOMB_X72_Y36_N30
\EW|myalu|Mult0|auto_generated|add9_result[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[30]~60_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT30\ $ (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT12\ $ (!\EW|myalu|Mult0|auto_generated|add9_result[29]~59\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|add9_result[30]~61\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT30\ & ((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT12\) # (!\EW|myalu|Mult0|auto_generated|add9_result[29]~59\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT30\ & (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT12\ & !\EW|myalu|Mult0|auto_generated|add9_result[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out6~DATAOUT30\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT12\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[29]~59\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[30]~60_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[30]~61\);

-- Location: LCCOMB_X72_Y35_N2
\EW|myalu|Mult0|auto_generated|add9_result[32]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[32]~64_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT14\ & (\EW|myalu|Mult0|auto_generated|add9_result[31]~63\ $ (GND))) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT14\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[31]~63\ & VCC))
-- \EW|myalu|Mult0|auto_generated|add9_result[32]~65\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT14\ & !\EW|myalu|Mult0|auto_generated|add9_result[31]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT14\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[31]~63\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[32]~64_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[32]~65\);

-- Location: LCCOMB_X72_Y35_N4
\EW|myalu|Mult0|auto_generated|add9_result[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[33]~66_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT15\ & (!\EW|myalu|Mult0|auto_generated|add9_result[32]~65\)) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT15\ & 
-- ((\EW|myalu|Mult0|auto_generated|add9_result[32]~65\) # (GND)))
-- \EW|myalu|Mult0|auto_generated|add9_result[33]~67\ = CARRY((!\EW|myalu|Mult0|auto_generated|add9_result[32]~65\) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT15\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[32]~65\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[33]~66_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[33]~67\);

-- Location: LCCOMB_X72_Y35_N10
\EW|myalu|Mult0|auto_generated|add9_result[36]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[36]~72_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT18\ & (\EW|myalu|Mult0|auto_generated|add9_result[35]~71\ $ (GND))) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT18\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[35]~71\ & VCC))
-- \EW|myalu|Mult0|auto_generated|add9_result[36]~73\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT18\ & !\EW|myalu|Mult0|auto_generated|add9_result[35]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT18\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[35]~71\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[36]~72_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[36]~73\);

-- Location: LCCOMB_X72_Y35_N12
\EW|myalu|Mult0|auto_generated|add9_result[37]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[37]~74_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT19\ & (!\EW|myalu|Mult0|auto_generated|add9_result[36]~73\)) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT19\ & 
-- ((\EW|myalu|Mult0|auto_generated|add9_result[36]~73\) # (GND)))
-- \EW|myalu|Mult0|auto_generated|add9_result[37]~75\ = CARRY((!\EW|myalu|Mult0|auto_generated|add9_result[36]~73\) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT19\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[36]~73\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[37]~74_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[37]~75\);

-- Location: LCCOMB_X72_Y35_N14
\EW|myalu|Mult0|auto_generated|add9_result[38]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[38]~76_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT20\ & (\EW|myalu|Mult0|auto_generated|add9_result[37]~75\ $ (GND))) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT20\ & 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[37]~75\ & VCC))
-- \EW|myalu|Mult0|auto_generated|add9_result[38]~77\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT20\ & !\EW|myalu|Mult0|auto_generated|add9_result[37]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT20\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[37]~75\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[38]~76_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[38]~77\);

-- Location: LCCOMB_X72_Y35_N16
\EW|myalu|Mult0|auto_generated|add9_result[39]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[39]~78_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT21\ & (!\EW|myalu|Mult0|auto_generated|add9_result[38]~77\)) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT21\ & 
-- ((\EW|myalu|Mult0|auto_generated|add9_result[38]~77\) # (GND)))
-- \EW|myalu|Mult0|auto_generated|add9_result[39]~79\ = CARRY((!\EW|myalu|Mult0|auto_generated|add9_result[38]~77\) # (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT21\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|add9_result[38]~77\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[39]~78_combout\,
	cout => \EW|myalu|Mult0|auto_generated|add9_result[39]~79\);

-- Location: LCCOMB_X72_Y34_N28
\EW|myalu|Mult0|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~26_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT31\ & (\EW|myalu|Mult0|auto_generated|op_1~25\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\EW|myalu|Mult0|auto_generated|op_1~25\)))) # (!\EW|myalu|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT31\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~25\)) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\EW|myalu|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~27\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[13]~26_combout\ & (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT31\ & !\EW|myalu|Mult0|auto_generated|op_1~25\)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[13]~26_combout\ & ((!\EW|myalu|Mult0|auto_generated|op_1~25\) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[13]~26_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~25\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~26_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~27\);

-- Location: LCCOMB_X72_Y33_N0
\EW|myalu|Mult0|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~30_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT33\ & (\EW|myalu|Mult0|auto_generated|op_1~29\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\EW|myalu|Mult0|auto_generated|op_1~29\)))) # (!\EW|myalu|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT33\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~29\)) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\EW|myalu|Mult0|auto_generated|op_1~29\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~31\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[15]~30_combout\ & (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT33\ & !\EW|myalu|Mult0|auto_generated|op_1~29\)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[15]~30_combout\ & ((!\EW|myalu|Mult0|auto_generated|op_1~29\) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[15]~30_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~29\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~30_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X72_Y33_N2
\EW|myalu|Mult0|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~32_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT34\ $ (\EW|myalu|Mult0|auto_generated|add9_result[16]~32_combout\ $ (!\EW|myalu|Mult0|auto_generated|op_1~31\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~33\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT34\ & ((\EW|myalu|Mult0|auto_generated|add9_result[16]~32_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~31\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT34\ & (\EW|myalu|Mult0|auto_generated|add9_result[16]~32_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT34\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[16]~32_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~31\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~32_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X72_Y33_N4
\EW|myalu|Mult0|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~34_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT35\ & (\EW|myalu|Mult0|auto_generated|op_1~33\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\EW|myalu|Mult0|auto_generated|op_1~33\)))) # (!\EW|myalu|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT35\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~33\)) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((\EW|myalu|Mult0|auto_generated|op_1~33\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~35\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[17]~34_combout\ & (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT35\ & !\EW|myalu|Mult0|auto_generated|op_1~33\)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[17]~34_combout\ & ((!\EW|myalu|Mult0|auto_generated|op_1~33\) # (!\EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[17]~34_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out2~DATAOUT35\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~33\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~34_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X72_Y33_N6
\EW|myalu|Mult0|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~36_combout\ = ((\EW|myalu|Mult0|auto_generated|add9_result[18]~36_combout\ $ (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT18\ $ (!\EW|myalu|Mult0|auto_generated|op_1~35\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~37\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[18]~36_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT18\) # (!\EW|myalu|Mult0|auto_generated|op_1~35\))) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[18]~36_combout\ & (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT18\ & !\EW|myalu|Mult0|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[18]~36_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~35\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~36_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X72_Y33_N14
\EW|myalu|Mult0|auto_generated|op_1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~44_combout\ = ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT22\ $ (\EW|myalu|Mult0|auto_generated|add9_result[22]~44_combout\ $ (!\EW|myalu|Mult0|auto_generated|op_1~43\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~45\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT22\ & ((\EW|myalu|Mult0|auto_generated|add9_result[22]~44_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~43\))) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT22\ & (\EW|myalu|Mult0|auto_generated|add9_result[22]~44_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT22\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[22]~44_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~43\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~44_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~45\);

-- Location: LCCOMB_X72_Y33_N16
\EW|myalu|Mult0|auto_generated|op_1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~46_combout\ = (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\EW|myalu|Mult0|auto_generated|add9_result[23]~46_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~45\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[23]~46_combout\ & (!\EW|myalu|Mult0|auto_generated|op_1~45\)))) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\EW|myalu|Mult0|auto_generated|add9_result[23]~46_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~45\)) # (!\EW|myalu|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~45\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~47\ = CARRY((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT23\ & (!\EW|myalu|Mult0|auto_generated|add9_result[23]~46_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~45\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((!\EW|myalu|Mult0|auto_generated|op_1~45\) # (!\EW|myalu|Mult0|auto_generated|add9_result[23]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT23\,
	datab => \EW|myalu|Mult0|auto_generated|add9_result[23]~46_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~45\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~46_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~47\);

-- Location: LCCOMB_X72_Y33_N18
\EW|myalu|Mult0|auto_generated|op_1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~48_combout\ = ((\EW|myalu|Mult0|auto_generated|add9_result[24]~48_combout\ $ (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT24\ $ (!\EW|myalu|Mult0|auto_generated|op_1~47\)))) # (GND)
-- \EW|myalu|Mult0|auto_generated|op_1~49\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[24]~48_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT24\) # (!\EW|myalu|Mult0|auto_generated|op_1~47\))) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[24]~48_combout\ & (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT24\ & !\EW|myalu|Mult0|auto_generated|op_1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[24]~48_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT24\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~47\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~48_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~49\);

-- Location: LCCOMB_X72_Y33_N24
\EW|myalu|Mult0|auto_generated|op_1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~54_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[27]~54_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT27\ & (\EW|myalu|Mult0|auto_generated|op_1~53\ & VCC)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT27\ & (!\EW|myalu|Mult0|auto_generated|op_1~53\)))) # (!\EW|myalu|Mult0|auto_generated|add9_result[27]~54_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT27\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~53\)) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT27\ & ((\EW|myalu|Mult0|auto_generated|op_1~53\) # (GND)))))
-- \EW|myalu|Mult0|auto_generated|op_1~55\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[27]~54_combout\ & (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT27\ & !\EW|myalu|Mult0|auto_generated|op_1~53\)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[27]~54_combout\ & ((!\EW|myalu|Mult0|auto_generated|op_1~53\) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[27]~54_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT27\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~53\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~54_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~55\);

-- Location: LCCOMB_X72_Y32_N0
\EW|myalu|Mult0|auto_generated|op_1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~62_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[31]~62_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT31\ & (!\EW|myalu|Mult0|auto_generated|op_1~61\)) # 
-- (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT31\ & (\EW|myalu|Mult0|auto_generated|op_1~61\ & VCC)))) # (!\EW|myalu|Mult0|auto_generated|add9_result[31]~62_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT31\ & 
-- ((\EW|myalu|Mult0|auto_generated|op_1~61\) # (GND))) # (!\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT31\ & (!\EW|myalu|Mult0|auto_generated|op_1~61\))))
-- \EW|myalu|Mult0|auto_generated|op_1~63\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[31]~62_combout\ & (\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT31\ & !\EW|myalu|Mult0|auto_generated|op_1~61\)) # 
-- (!\EW|myalu|Mult0|auto_generated|add9_result[31]~62_combout\ & ((\EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT31\) # (!\EW|myalu|Mult0|auto_generated|op_1~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[31]~62_combout\,
	datab => \EW|myalu|Mult0|auto_generated|mac_out4~DATAOUT31\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~61\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~62_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~63\);

-- Location: LCCOMB_X72_Y32_N8
\EW|myalu|Mult0|auto_generated|op_1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~70_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[35]~70_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~69\ & VCC)) # (!\EW|myalu|Mult0|auto_generated|add9_result[35]~70_combout\ & 
-- (!\EW|myalu|Mult0|auto_generated|op_1~69\))
-- \EW|myalu|Mult0|auto_generated|op_1~71\ = CARRY((!\EW|myalu|Mult0|auto_generated|add9_result[35]~70_combout\ & !\EW|myalu|Mult0|auto_generated|op_1~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[35]~70_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~69\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~70_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~71\);

-- Location: LCCOMB_X72_Y32_N22
\EW|myalu|Mult0|auto_generated|op_1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~84_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[42]~84_combout\ & ((GND) # (!\EW|myalu|Mult0|auto_generated|op_1~83\))) # (!\EW|myalu|Mult0|auto_generated|add9_result[42]~84_combout\ & 
-- (\EW|myalu|Mult0|auto_generated|op_1~83\ $ (GND)))
-- \EW|myalu|Mult0|auto_generated|op_1~85\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[42]~84_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[42]~84_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~83\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~84_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~85\);

-- Location: LCCOMB_X72_Y32_N26
\EW|myalu|Mult0|auto_generated|op_1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~88_combout\ = (\EW|myalu|Mult0|auto_generated|add9_result[44]~88_combout\ & ((GND) # (!\EW|myalu|Mult0|auto_generated|op_1~87\))) # (!\EW|myalu|Mult0|auto_generated|add9_result[44]~88_combout\ & 
-- (\EW|myalu|Mult0|auto_generated|op_1~87\ $ (GND)))
-- \EW|myalu|Mult0|auto_generated|op_1~89\ = CARRY((\EW|myalu|Mult0|auto_generated|add9_result[44]~88_combout\) # (!\EW|myalu|Mult0|auto_generated|op_1~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|add9_result[44]~88_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult0|auto_generated|op_1~87\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~88_combout\,
	cout => \EW|myalu|Mult0|auto_generated|op_1~89\);

-- Location: LCCOMB_X74_Y32_N18
\EW|myalu|hi[30]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[30]~32_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~88_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Decoder0~0_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~88_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~88_combout\,
	combout => \EW|myalu|hi[30]~32_combout\);

-- Location: LCCOMB_X74_Y32_N10
\EW|myalu|hi[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(30) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi[30]~32_combout\))) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi\(30),
	datab => \EW|myalu|hi[30]~32_combout\,
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(30));

-- Location: FF_X69_Y32_N9
\EW|hi_WB[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(30),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(30));

-- Location: LCCOMB_X69_Y32_N18
\EW|regdata_WB[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[30]~3_combout\ = (\EW|regsel_WB\(0) & ((\EW|regsel_WB\(1)) # ((\EW|hi_WB\(30))))) # (!\EW|regsel_WB\(0) & (!\EW|regsel_WB\(1) & (\EW|r_WB\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|regsel_WB\(1),
	datac => \EW|r_WB\(30),
	datad => \EW|hi_WB\(30),
	combout => \EW|regdata_WB[30]~3_combout\);

-- Location: LCCOMB_X69_Y32_N12
\EW|regdata_WB[30]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[30]~4_combout\ = (\EW|regdata_WB[30]~3_combout\ & (((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a30\) # (!\EW|regsel_WB\(1))))) # (!\EW|regdata_WB[30]~3_combout\ & (\EW|lo_WB\(30) & ((\EW|regsel_WB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|lo_WB\(30),
	datab => \EW|regdata_WB[30]~3_combout\,
	datac => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a30\,
	datad => \EW|regsel_WB\(1),
	combout => \EW|regdata_WB[30]~4_combout\);

-- Location: LCCOMB_X70_Y32_N16
\EW|regdata_WB[30]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[30]~5_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[30]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[30]~4_combout\,
	combout => \EW|regdata_WB[30]~5_combout\);

-- Location: LCCOMB_X74_Y38_N22
\EW|regis|readdata2[20]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[20]~60_combout\ = (\EW|regis|regfile_rtl_1_bypass\(52) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a20\))) # (!\EW|regis|regfile_rtl_1_bypass\(52) & (\EW|regis|regfile_rtl_1_bypass\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|regfile_rtl_1_bypass\(52),
	datac => \EW|regis|regfile_rtl_1_bypass\(51),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a20\,
	combout => \EW|regis|readdata2[20]~60_combout\);

-- Location: LCCOMB_X74_Y38_N8
\EW|regis|readdata2[20]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[20]~61_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(51)))) # (!\EW|regis|regfile~3_combout\ & (\EW|regis|readdata2[20]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|readdata2[20]~60_combout\,
	datad => \EW|regis|regfile_rtl_1_bypass\(51),
	combout => \EW|regis|readdata2[20]~61_combout\);

-- Location: LCCOMB_X74_Y35_N30
\EW|myalu|hi[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(29) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[29]~33_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[29]~33_combout\,
	datac => \EW|myalu|hi\(29),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(29));

-- Location: FF_X74_Y35_N7
\EW|hi_WB[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(29),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(29));

-- Location: LCCOMB_X70_Y32_N18
\EW|myalu|lo[28]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~365_combout\ = (!\EW|myalu|lo[18]~364_combout\ & ((\EW|myalu|lo[28]~362_combout\ & ((\EW|regis|Equal3~1_combout\))) # (!\EW|myalu|lo[28]~362_combout\ & (\EW|myalu|lo[27]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[28]~362_combout\,
	datab => \EW|myalu|lo[27]~360_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|myalu|lo[18]~364_combout\,
	combout => \EW|myalu|lo[28]~365_combout\);

-- Location: LCCOMB_X70_Y32_N12
\EW|myalu|lo[28]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~366_combout\ = (\EW|myalu|lo[28]~362_combout\ & (\EW|regis|regfile~24_combout\ & \EW|myalu|lo[28]~365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[28]~362_combout\,
	datab => \EW|regis|regfile~24_combout\,
	datad => \EW|myalu|lo[28]~365_combout\,
	combout => \EW|myalu|lo[28]~366_combout\);

-- Location: LCCOMB_X74_Y32_N2
\EW|myalu|lo[28]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~361_combout\ = (\EW|controller|alu_op[1]~14_combout\ & !\EW|myalu|lo[18]~98_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|lo[18]~98_combout\,
	combout => \EW|myalu|lo[28]~361_combout\);

-- Location: LCCOMB_X70_Y32_N22
\EW|myalu|lo[28]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~362_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|myalu|lo[28]~361_combout\ & (\EW|controller|alu_op[3]~9_combout\ & !\EW|controller|alu_op[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|myalu|lo[28]~361_combout\,
	datac => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|lo[28]~362_combout\);

-- Location: LCCOMB_X66_Y37_N6
\EW|myfetch|mem~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~168_combout\ = (\EW|myfetch|pc\(0) & (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(3) $ (\EW|myfetch|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~168_combout\);

-- Location: LCCOMB_X66_Y37_N0
\EW|myfetch|instruction_EX~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~65_combout\ = (!\EW|myfetch|pc\(6) & (!\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(2) & \EW|myfetch|mem~168_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|pc\(5),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|mem~168_combout\,
	combout => \EW|myfetch|instruction_EX~65_combout\);

-- Location: LCCOMB_X65_Y38_N24
\EW|myfetch|mem~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~163_combout\ = (\EW|myfetch|pc\(0) & (!\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(1)))) # (!\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(4) & (!\EW|myfetch|pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(0),
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~163_combout\);

-- Location: LCCOMB_X65_Y38_N14
\EW|myfetch|mem~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~164_combout\ = (!\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(3) & \EW|myfetch|mem~163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|mem~163_combout\,
	combout => \EW|myfetch|mem~164_combout\);

-- Location: LCCOMB_X65_Y38_N18
\EW|myfetch|mem~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~124_combout\ = (\EW|myfetch|pc\(6) & !\EW|myfetch|pc\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(4),
	combout => \EW|myfetch|mem~124_combout\);

-- Location: LCCOMB_X65_Y38_N30
\EW|myfetch|mem~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~166_combout\ = (\EW|myfetch|pc\(5) & ((\EW|myfetch|mem~164_combout\) # ((\EW|myfetch|mem~165_combout\ & \EW|myfetch|mem~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~165_combout\,
	datab => \EW|myfetch|mem~164_combout\,
	datac => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|mem~124_combout\,
	combout => \EW|myfetch|mem~166_combout\);

-- Location: LCCOMB_X65_Y38_N10
\EW|myfetch|instruction_EX~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~66_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (!\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|instruction_EX~65_combout\) # (\EW|myfetch|mem~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~7_combout\,
	datab => \EW|myfetch|instruction_EX~65_combout\,
	datac => \EW|myfetch|mem~166_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~66_combout\);

-- Location: FF_X65_Y38_N11
\EW|myfetch|instruction_EX[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(12));

-- Location: LCCOMB_X65_Y31_N8
\EW|myalu|ShiftLeft0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~8_combout\ = (\EW|myfetch|instruction_EX\(6) & ((\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(12)))) # (!\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(13))))) # (!\EW|myfetch|instruction_EX\(6) & 
-- (\EW|myfetch|instruction_EX\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(13),
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|myfetch|instruction_EX\(12),
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X68_Y31_N18
\EW|myalu|ShiftLeft0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~54_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftLeft0~12_combout\)) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~12_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftLeft0~8_combout\,
	combout => \EW|myalu|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X65_Y31_N24
\EW|myalu|ShiftLeft0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~11_combout\ = (\EW|myfetch|instruction_EX\(6) & ((\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(8))) # (!\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(9)))))) # (!\EW|myfetch|instruction_EX\(6) & 
-- (((\EW|myfetch|instruction_EX\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(8),
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|myfetch|instruction_EX\(9),
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X68_Y31_N12
\EW|myalu|ShiftLeft0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~55_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (((\EW|controller|alu_shamt[1]~0_combout\) # (\EW|myalu|ShiftLeft0~11_combout\)))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftLeft0~54_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftLeft0~11_combout\,
	combout => \EW|myalu|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X65_Y35_N26
\EW|myalu|ShiftLeft0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~3_combout\ = (\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(6) & (\EW|myfetch|instruction_EX\(2))) # (!\EW|myfetch|instruction_EX\(6) & ((\EW|myfetch|instruction_EX\(3)))))) # (!\EW|controller|Equal0~0_combout\ & 
-- (((\EW|myfetch|instruction_EX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(2),
	datab => \EW|myfetch|instruction_EX\(3),
	datac => \EW|controller|Equal0~0_combout\,
	datad => \EW|myfetch|instruction_EX\(6),
	combout => \EW|myalu|ShiftLeft0~3_combout\);

-- Location: LCCOMB_X66_Y33_N0
\EW|myalu|ShiftLeft0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~36_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft0~3_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftLeft0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~35_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftLeft0~3_combout\,
	combout => \EW|myalu|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X66_Y33_N30
\EW|myalu|ShiftLeft0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~48_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftLeft0~2_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (((\EW|myalu|ShiftLeft0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftLeft0~2_combout\,
	datad => \EW|myalu|ShiftLeft0~36_combout\,
	combout => \EW|myalu|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X69_Y30_N30
\EW|myalu|ShiftLeft0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~56_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftLeft0~55_combout\)) # (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftLeft0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftLeft0~55_combout\,
	datad => \EW|myalu|ShiftLeft0~48_combout\,
	combout => \EW|myalu|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X69_Y34_N26
\EW|myalu|lo[27]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~342_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (\EW|controller|alu_op[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[27]~342_combout\);

-- Location: LCCOMB_X67_Y35_N20
\EW|myalu|lo[29]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~611_combout\ = (\EW|regis|regfile~39_combout\ & (\EW|controller|alu_op[2]~5_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~39_combout\,
	datab => \EW|myfetch|instruction_EX\(21),
	datac => \EW|regis|Equal2~0_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|lo[29]~611_combout\);

-- Location: LCCOMB_X70_Y36_N20
\EW|myalu|lo[28]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~354_combout\ = (\EW|controller|alu_op[1]~14_combout\) # ((\EW|controller|alu_op[3]~9_combout\ & ((!\EW|controller|alu_op[0]~21_combout\) # (!\EW|controller|alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~9_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[28]~354_combout\);

-- Location: LCCOMB_X67_Y33_N22
\EW|myalu|lo[27]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~355_combout\ = (\EW|controller|alu_op[3]~9_combout\) # ((!\EW|controller|alu_op[1]~14_combout\ & !\EW|controller|alu_op[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[27]~355_combout\);

-- Location: LCCOMB_X73_Y35_N12
\EW|myalu|lo[29]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~630_combout\ = (\EW|myalu|lo[29]~372_combout\ & (((\EW|myalu|Mult0|auto_generated|op_1~22_combout\)) # (!\EW|controller|alu_op[2]~5_combout\))) # (!\EW|myalu|lo[29]~372_combout\ & (\EW|controller|alu_op[2]~5_combout\ & 
-- (\EW|myalu|Mult1|auto_generated|op_1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[29]~372_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~22_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~22_combout\,
	combout => \EW|myalu|lo[29]~630_combout\);

-- Location: LCCOMB_X73_Y35_N18
\EW|myalu|lo[29]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~631_combout\ = (\EW|myalu|lo[28]~354_combout\ & ((\EW|myalu|lo[27]~355_combout\ & (\EW|myalu|lo[29]~377_combout\)) # (!\EW|myalu|lo[27]~355_combout\ & ((\EW|myalu|lo[29]~630_combout\))))) # (!\EW|myalu|lo[28]~354_combout\ & 
-- (((!\EW|myalu|lo[27]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[29]~377_combout\,
	datab => \EW|myalu|lo[28]~354_combout\,
	datac => \EW|myalu|lo[27]~355_combout\,
	datad => \EW|myalu|lo[29]~630_combout\,
	combout => \EW|myalu|lo[29]~631_combout\);

-- Location: LCCOMB_X73_Y35_N16
\EW|myalu|lo[29]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~378_combout\ = (\EW|myalu|lo[1]~597_combout\ & ((\EW|regis|readdata1[29]~85_combout\ & ((\EW|regis|readdata2[29]~81_combout\) # (!\EW|myalu|lo[29]~631_combout\))) # (!\EW|regis|readdata1[29]~85_combout\ & 
-- (\EW|regis|readdata2[29]~81_combout\ & !\EW|myalu|lo[29]~631_combout\)))) # (!\EW|myalu|lo[1]~597_combout\ & (((\EW|myalu|lo[29]~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[29]~85_combout\,
	datab => \EW|regis|readdata2[29]~81_combout\,
	datac => \EW|myalu|lo[1]~597_combout\,
	datad => \EW|myalu|lo[29]~631_combout\,
	combout => \EW|myalu|lo[29]~378_combout\);

-- Location: LCCOMB_X66_Y35_N6
\EW|myalu|lo[29]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~379_combout\ = (\EW|myalu|lo[27]~343_combout\ & ((\EW|myalu|lo[27]~342_combout\) # ((\EW|myalu|lo[29]~611_combout\)))) # (!\EW|myalu|lo[27]~343_combout\ & (!\EW|myalu|lo[27]~342_combout\ & ((\EW|myalu|lo[29]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~343_combout\,
	datab => \EW|myalu|lo[27]~342_combout\,
	datac => \EW|myalu|lo[29]~611_combout\,
	datad => \EW|myalu|lo[29]~378_combout\,
	combout => \EW|myalu|lo[29]~379_combout\);

-- Location: LCCOMB_X66_Y35_N16
\EW|myalu|lo[29]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~380_combout\ = (\EW|myalu|lo[27]~344_combout\ & ((\EW|myalu|lo[29]~379_combout\ & ((\EW|myalu|ShiftLeft0~56_combout\))) # (!\EW|myalu|lo[29]~379_combout\ & (\EW|myalu|ShiftLeft0~60_combout\)))) # (!\EW|myalu|lo[27]~344_combout\ & 
-- (((\EW|myalu|lo[29]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~60_combout\,
	datab => \EW|myalu|lo[27]~344_combout\,
	datac => \EW|myalu|ShiftLeft0~56_combout\,
	datad => \EW|myalu|lo[29]~379_combout\,
	combout => \EW|myalu|lo[29]~380_combout\);

-- Location: LCCOMB_X66_Y35_N18
\EW|myalu|lo[29]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~381_combout\ = (\EW|myalu|lo[28]~365_combout\ & (!\EW|myalu|lo[28]~362_combout\ & \EW|myalu|lo[29]~380_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[28]~365_combout\,
	datab => \EW|myalu|lo[28]~362_combout\,
	datad => \EW|myalu|lo[29]~380_combout\,
	combout => \EW|myalu|lo[29]~381_combout\);

-- Location: LCCOMB_X66_Y35_N12
\EW|myalu|lo[29]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[29]~382_combout\ = (\EW|myalu|lo[28]~366_combout\) # ((\EW|myalu|lo[29]~381_combout\) # ((\EW|myalu|lo[18]~364_combout\ & \EW|myalu|Add4~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~364_combout\,
	datab => \EW|myalu|lo[28]~366_combout\,
	datac => \EW|myalu|Add4~147_combout\,
	datad => \EW|myalu|lo[29]~381_combout\,
	combout => \EW|myalu|lo[29]~382_combout\);

-- Location: FF_X65_Y35_N23
\EW|r_WB[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[29]~382_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(29));

-- Location: FF_X66_Y35_N13
\EW|lo_WB[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[29]~382_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(29));

-- Location: LCCOMB_X65_Y35_N22
\EW|regdata_WB[29]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[29]~6_combout\ = (\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0)) # ((\EW|lo_WB\(29))))) # (!\EW|regsel_WB\(1) & (!\EW|regsel_WB\(0) & (\EW|r_WB\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|regsel_WB\(0),
	datac => \EW|r_WB\(29),
	datad => \EW|lo_WB\(29),
	combout => \EW|regdata_WB[29]~6_combout\);

-- Location: LCCOMB_X74_Y35_N6
\EW|regdata_WB[29]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[29]~7_combout\ = (\EW|regsel_WB\(0) & ((\EW|regdata_WB[29]~6_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a29\)) # (!\EW|regdata_WB[29]~6_combout\ & ((\EW|hi_WB\(29)))))) # (!\EW|regsel_WB\(0) & 
-- (((\EW|regdata_WB[29]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a29\,
	datac => \EW|hi_WB\(29),
	datad => \EW|regdata_WB[29]~6_combout\,
	combout => \EW|regdata_WB[29]~7_combout\);

-- Location: LCCOMB_X74_Y35_N20
\EW|regdata_WB[29]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[29]~8_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[29]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[29]~7_combout\,
	combout => \EW|regdata_WB[29]~8_combout\);

-- Location: LCCOMB_X68_Y39_N0
\EW|regis|readdata1[19]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[19]~69_combout\ = (\EW|regis|regfile_rtl_0_bypass\(50) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a19\))) # (!\EW|regis|regfile_rtl_0_bypass\(50) & (\EW|regis|regfile_rtl_0_bypass\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(50),
	datac => \EW|regis|regfile_rtl_0_bypass\(49),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a19\,
	combout => \EW|regis|readdata1[19]~69_combout\);

-- Location: LCCOMB_X68_Y39_N2
\EW|regis|readdata1[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[19]~70_combout\ = (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|regfile~23_combout\ & (\EW|regis|regfile_rtl_0_bypass\(49))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|readdata1[19]~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(49),
	datac => \EW|regis|regfile~23_combout\,
	datad => \EW|regis|readdata1[19]~69_combout\,
	combout => \EW|regis|readdata1[19]~70_combout\);

-- Location: DSPMULT_X71_Y33_N0
\EW|myalu|Mult1|auto_generated|mac_mult7\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \EW|myalu|Mult1|auto_generated|mac_mult7_DATAA_bus\,
	datab => \EW|myalu|Mult1|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EW|myalu|Mult1|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: LCCOMB_X70_Y38_N14
\EW|myalu|Mult1|auto_generated|add9_result[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[15]~30_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT15\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT15\ & (\EW|myalu|Mult1|auto_generated|add9_result[14]~29\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT15\ & (!\EW|myalu|Mult1|auto_generated|add9_result[14]~29\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT15\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT15\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[14]~29\)) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT15\ & ((\EW|myalu|Mult1|auto_generated|add9_result[14]~29\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[15]~31\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT15\ & (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT15\ & !\EW|myalu|Mult1|auto_generated|add9_result[14]~29\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT15\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[14]~29\) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT15\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT15\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[14]~29\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[15]~30_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[15]~31\);

-- Location: LCCOMB_X70_Y38_N16
\EW|myalu|Mult1|auto_generated|add9_result[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[16]~32_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT16\ $ (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT16\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[15]~31\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[16]~33\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT16\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT16\) # (!\EW|myalu|Mult1|auto_generated|add9_result[15]~31\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT16\ & (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT16\ & !\EW|myalu|Mult1|auto_generated|add9_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT16\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[15]~31\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[16]~32_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[16]~33\);

-- Location: LCCOMB_X70_Y38_N22
\EW|myalu|Mult1|auto_generated|add9_result[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[19]~38_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT19\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT1\ & (\EW|myalu|Mult1|auto_generated|add9_result[18]~37\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT1\ & (!\EW|myalu|Mult1|auto_generated|add9_result[18]~37\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT19\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT1\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[18]~37\)) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT1\ & ((\EW|myalu|Mult1|auto_generated|add9_result[18]~37\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[19]~39\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT19\ & (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT1\ & !\EW|myalu|Mult1|auto_generated|add9_result[18]~37\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT19\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[18]~37\) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT19\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT1\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[18]~37\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[19]~38_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[19]~39\);

-- Location: LCCOMB_X70_Y38_N28
\EW|myalu|Mult1|auto_generated|add9_result[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[22]~44_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT22\ $ (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT4\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[21]~43\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[22]~45\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT22\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT4\) # (!\EW|myalu|Mult1|auto_generated|add9_result[21]~43\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT22\ & (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT4\ & !\EW|myalu|Mult1|auto_generated|add9_result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT22\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT4\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[21]~43\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[22]~44_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[22]~45\);

-- Location: LCCOMB_X70_Y38_N30
\EW|myalu|Mult1|auto_generated|add9_result[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[23]~46_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT5\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT23\ & (\EW|myalu|Mult1|auto_generated|add9_result[22]~45\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT23\ & (!\EW|myalu|Mult1|auto_generated|add9_result[22]~45\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT5\ & ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT23\ & 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[22]~45\)) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT23\ & ((\EW|myalu|Mult1|auto_generated|add9_result[22]~45\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|add9_result[23]~47\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT5\ & (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT23\ & !\EW|myalu|Mult1|auto_generated|add9_result[22]~45\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT5\ & ((!\EW|myalu|Mult1|auto_generated|add9_result[22]~45\) # (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT5\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT23\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[22]~45\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[23]~46_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[23]~47\);

-- Location: LCCOMB_X70_Y37_N8
\EW|myalu|Mult1|auto_generated|add9_result[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|add9_result[28]~56_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT28\ $ (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT10\ $ (!\EW|myalu|Mult1|auto_generated|add9_result[27]~55\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|add9_result[28]~57\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT28\ & ((\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT10\) # (!\EW|myalu|Mult1|auto_generated|add9_result[27]~55\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT28\ & (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT10\ & !\EW|myalu|Mult1|auto_generated|add9_result[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out6~DATAOUT28\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT10\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|add9_result[27]~55\,
	combout => \EW|myalu|Mult1|auto_generated|add9_result[28]~56_combout\,
	cout => \EW|myalu|Mult1|auto_generated|add9_result[28]~57\);

-- Location: LCCOMB_X70_Y35_N28
\EW|myalu|Mult1|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~26_combout\ = (\EW|myalu|Mult1|auto_generated|add9_result[13]~26_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT31\ & (\EW|myalu|Mult1|auto_generated|op_1~25\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT31\ & (!\EW|myalu|Mult1|auto_generated|op_1~25\)))) # (!\EW|myalu|Mult1|auto_generated|add9_result[13]~26_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT31\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~25\)) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((\EW|myalu|Mult1|auto_generated|op_1~25\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~27\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[13]~26_combout\ & (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT31\ & !\EW|myalu|Mult1|auto_generated|op_1~25\)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[13]~26_combout\ & ((!\EW|myalu|Mult1|auto_generated|op_1~25\) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[13]~26_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~25\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~26_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~27\);

-- Location: LCCOMB_X70_Y34_N0
\EW|myalu|Mult1|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~30_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT33\ & ((\EW|myalu|Mult1|auto_generated|add9_result[15]~30_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~29\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[15]~30_combout\ & (!\EW|myalu|Mult1|auto_generated|op_1~29\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT33\ & ((\EW|myalu|Mult1|auto_generated|add9_result[15]~30_combout\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~29\)) # (!\EW|myalu|Mult1|auto_generated|add9_result[15]~30_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~29\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~31\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT33\ & (!\EW|myalu|Mult1|auto_generated|add9_result[15]~30_combout\ & !\EW|myalu|Mult1|auto_generated|op_1~29\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT33\ & ((!\EW|myalu|Mult1|auto_generated|op_1~29\) # (!\EW|myalu|Mult1|auto_generated|add9_result[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT33\,
	datab => \EW|myalu|Mult1|auto_generated|add9_result[15]~30_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~29\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~30_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~31\);

-- Location: LCCOMB_X70_Y34_N2
\EW|myalu|Mult1|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~32_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT34\ $ (\EW|myalu|Mult1|auto_generated|add9_result[16]~32_combout\ $ (!\EW|myalu|Mult1|auto_generated|op_1~31\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~33\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT34\ & ((\EW|myalu|Mult1|auto_generated|add9_result[16]~32_combout\) # (!\EW|myalu|Mult1|auto_generated|op_1~31\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT34\ & (\EW|myalu|Mult1|auto_generated|add9_result[16]~32_combout\ & !\EW|myalu|Mult1|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT34\,
	datab => \EW|myalu|Mult1|auto_generated|add9_result[16]~32_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~31\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~32_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~33\);

-- Location: LCCOMB_X70_Y34_N4
\EW|myalu|Mult1|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~34_combout\ = (\EW|myalu|Mult1|auto_generated|add9_result[17]~34_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT35\ & (\EW|myalu|Mult1|auto_generated|op_1~33\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT35\ & (!\EW|myalu|Mult1|auto_generated|op_1~33\)))) # (!\EW|myalu|Mult1|auto_generated|add9_result[17]~34_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT35\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~33\)) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT35\ & ((\EW|myalu|Mult1|auto_generated|op_1~33\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~35\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[17]~34_combout\ & (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT35\ & !\EW|myalu|Mult1|auto_generated|op_1~33\)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[17]~34_combout\ & ((!\EW|myalu|Mult1|auto_generated|op_1~33\) # (!\EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[17]~34_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out2~DATAOUT35\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~33\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~34_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~35\);

-- Location: LCCOMB_X70_Y34_N6
\EW|myalu|Mult1|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~36_combout\ = ((\EW|myalu|Mult1|auto_generated|add9_result[18]~36_combout\ $ (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT18\ $ (!\EW|myalu|Mult1|auto_generated|op_1~35\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~37\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[18]~36_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT18\) # (!\EW|myalu|Mult1|auto_generated|op_1~35\))) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[18]~36_combout\ & (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT18\ & !\EW|myalu|Mult1|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[18]~36_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~35\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~36_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~37\);

-- Location: LCCOMB_X70_Y34_N12
\EW|myalu|Mult1|auto_generated|op_1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~42_combout\ = (\EW|myalu|Mult1|auto_generated|add9_result[21]~42_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT21\ & (\EW|myalu|Mult1|auto_generated|op_1~41\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT21\ & (!\EW|myalu|Mult1|auto_generated|op_1~41\)))) # (!\EW|myalu|Mult1|auto_generated|add9_result[21]~42_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT21\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~41\)) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT21\ & ((\EW|myalu|Mult1|auto_generated|op_1~41\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~43\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[21]~42_combout\ & (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT21\ & !\EW|myalu|Mult1|auto_generated|op_1~41\)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[21]~42_combout\ & ((!\EW|myalu|Mult1|auto_generated|op_1~41\) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[21]~42_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~41\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~42_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~43\);

-- Location: LCCOMB_X70_Y34_N14
\EW|myalu|Mult1|auto_generated|op_1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~44_combout\ = ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT22\ $ (\EW|myalu|Mult1|auto_generated|add9_result[22]~44_combout\ $ (!\EW|myalu|Mult1|auto_generated|op_1~43\)))) # (GND)
-- \EW|myalu|Mult1|auto_generated|op_1~45\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT22\ & ((\EW|myalu|Mult1|auto_generated|add9_result[22]~44_combout\) # (!\EW|myalu|Mult1|auto_generated|op_1~43\))) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT22\ & (\EW|myalu|Mult1|auto_generated|add9_result[22]~44_combout\ & !\EW|myalu|Mult1|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT22\,
	datab => \EW|myalu|Mult1|auto_generated|add9_result[22]~44_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~43\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~44_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~45\);

-- Location: LCCOMB_X70_Y34_N16
\EW|myalu|Mult1|auto_generated|op_1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~46_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT23\ & ((\EW|myalu|Mult1|auto_generated|add9_result[23]~46_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~45\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[23]~46_combout\ & (!\EW|myalu|Mult1|auto_generated|op_1~45\)))) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT23\ & ((\EW|myalu|Mult1|auto_generated|add9_result[23]~46_combout\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~45\)) # (!\EW|myalu|Mult1|auto_generated|add9_result[23]~46_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~45\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~47\ = CARRY((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT23\ & (!\EW|myalu|Mult1|auto_generated|add9_result[23]~46_combout\ & !\EW|myalu|Mult1|auto_generated|op_1~45\)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT23\ & ((!\EW|myalu|Mult1|auto_generated|op_1~45\) # (!\EW|myalu|Mult1|auto_generated|add9_result[23]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT23\,
	datab => \EW|myalu|Mult1|auto_generated|add9_result[23]~46_combout\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~45\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~46_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~47\);

-- Location: LCCOMB_X70_Y34_N24
\EW|myalu|Mult1|auto_generated|op_1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~54_combout\ = (\EW|myalu|Mult1|auto_generated|add9_result[27]~54_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT27\ & (\EW|myalu|Mult1|auto_generated|op_1~53\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT27\ & (!\EW|myalu|Mult1|auto_generated|op_1~53\)))) # (!\EW|myalu|Mult1|auto_generated|add9_result[27]~54_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT27\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~53\)) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT27\ & ((\EW|myalu|Mult1|auto_generated|op_1~53\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~55\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[27]~54_combout\ & (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT27\ & !\EW|myalu|Mult1|auto_generated|op_1~53\)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[27]~54_combout\ & ((!\EW|myalu|Mult1|auto_generated|op_1~53\) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[27]~54_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT27\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~53\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~54_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~55\);

-- Location: LCCOMB_X70_Y33_N0
\EW|myalu|Mult1|auto_generated|op_1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~62_combout\ = (\EW|myalu|Mult1|auto_generated|add9_result[31]~62_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT31\ & (\EW|myalu|Mult1|auto_generated|op_1~61\ & VCC)) # 
-- (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT31\ & (!\EW|myalu|Mult1|auto_generated|op_1~61\)))) # (!\EW|myalu|Mult1|auto_generated|add9_result[31]~62_combout\ & ((\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT31\ & 
-- (!\EW|myalu|Mult1|auto_generated|op_1~61\)) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT31\ & ((\EW|myalu|Mult1|auto_generated|op_1~61\) # (GND)))))
-- \EW|myalu|Mult1|auto_generated|op_1~63\ = CARRY((\EW|myalu|Mult1|auto_generated|add9_result[31]~62_combout\ & (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT31\ & !\EW|myalu|Mult1|auto_generated|op_1~61\)) # 
-- (!\EW|myalu|Mult1|auto_generated|add9_result[31]~62_combout\ & ((!\EW|myalu|Mult1|auto_generated|op_1~61\) # (!\EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|add9_result[31]~62_combout\,
	datab => \EW|myalu|Mult1|auto_generated|mac_out4~DATAOUT31\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~61\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~62_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~63\);

-- Location: LCCOMB_X70_Y33_N8
\EW|myalu|Mult1|auto_generated|op_1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~70_combout\ = (\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT17\ & (!\EW|myalu|Mult1|auto_generated|op_1~69\)) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT17\ & ((\EW|myalu|Mult1|auto_generated|op_1~69\) # 
-- (GND)))
-- \EW|myalu|Mult1|auto_generated|op_1~71\ = CARRY((!\EW|myalu|Mult1|auto_generated|op_1~69\) # (!\EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT17\,
	datad => VCC,
	cin => \EW|myalu|Mult1|auto_generated|op_1~69\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~70_combout\,
	cout => \EW|myalu|Mult1|auto_generated|op_1~71\);

-- Location: LCCOMB_X73_Y32_N12
\EW|myalu|hi[28]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[28]~31_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~84_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Decoder0~0_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~84_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~84_combout\,
	combout => \EW|myalu|hi[28]~31_combout\);

-- Location: LCCOMB_X75_Y38_N22
\EW|myalu|hi[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(28) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[28]~31_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[28]~31_combout\,
	datac => \EW|myalu|hi\(28),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(28));

-- Location: FF_X75_Y38_N11
\EW|hi_WB[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(28),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(28));

-- Location: LCCOMB_X67_Y32_N0
\EW|myalu|lo[28]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~610_combout\ = (!\EW|myalu|lo[18]~119_combout\ & (!\EW|myalu|lo[18]~363_combout\ & (!\EW|myalu|lo[28]~362_combout\ & \EW|myalu|lo[27]~360_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~119_combout\,
	datab => \EW|myalu|lo[18]~363_combout\,
	datac => \EW|myalu|lo[28]~362_combout\,
	datad => \EW|myalu|lo[27]~360_combout\,
	combout => \EW|myalu|lo[28]~610_combout\);

-- Location: LCCOMB_X70_Y32_N30
\EW|myalu|lo[28]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~367_combout\ = (\EW|myalu|lo[28]~366_combout\) # ((\EW|myalu|Add4~142_combout\ & ((\EW|myalu|lo[18]~119_combout\) # (\EW|myalu|lo[18]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[28]~366_combout\,
	datab => \EW|myalu|lo[18]~119_combout\,
	datac => \EW|myalu|Add4~142_combout\,
	datad => \EW|myalu|lo[18]~363_combout\,
	combout => \EW|myalu|lo[28]~367_combout\);

-- Location: LCCOMB_X66_Y30_N22
\EW|myalu|ShiftLeft0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~18_combout\ = (\EW|myfetch|instruction_EX\(6) & ((\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(11)))) # (!\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(12))))) # (!\EW|myfetch|instruction_EX\(6) & 
-- (\EW|myfetch|instruction_EX\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(6),
	datab => \EW|myfetch|instruction_EX\(12),
	datac => \EW|controller|Equal0~0_combout\,
	datad => \EW|myfetch|instruction_EX\(11),
	combout => \EW|myalu|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X67_Y32_N12
\EW|myalu|ShiftLeft0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~16_combout\ = (\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(6) & ((\EW|myfetch|instruction_EX\(9)))) # (!\EW|myfetch|instruction_EX\(6) & (\EW|myfetch|instruction_EX\(10))))) # (!\EW|controller|Equal0~0_combout\ & 
-- (\EW|myfetch|instruction_EX\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(10),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(6),
	datad => \EW|myfetch|instruction_EX\(9),
	combout => \EW|myalu|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X66_Y30_N26
\EW|myalu|ShiftLeft0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~51_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft0~16_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftLeft0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftLeft0~18_combout\,
	datad => \EW|myalu|ShiftLeft0~16_combout\,
	combout => \EW|myalu|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X66_Y31_N30
\EW|myalu|ShiftLeft0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~52_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft0~42_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft0~51_combout\,
	datad => \EW|myalu|ShiftLeft0~42_combout\,
	combout => \EW|myalu|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X65_Y31_N2
\EW|myalu|ShiftLeft0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~45_combout\ = (\EW|myfetch|instruction_EX\(8) & (!\EW|myfetch|instruction_EX\(6) & (!\EW|myfetch|instruction_EX\(7) & \EW|controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(8),
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|myfetch|instruction_EX\(7),
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X66_Y31_N20
\EW|myalu|ShiftLeft0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~46_combout\ = (\EW|myfetch|instruction_EX\(0) & ((\EW|myalu|ShiftLeft0~45_combout\) # ((!\EW|controller|alu_shamt[2]~2_combout\ & \EW|myalu|ShiftLeft0~41_combout\)))) # (!\EW|myfetch|instruction_EX\(0) & 
-- (((!\EW|controller|alu_shamt[2]~2_combout\ & \EW|myalu|ShiftLeft0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(0),
	datab => \EW|myalu|ShiftLeft0~45_combout\,
	datac => \EW|controller|alu_shamt[2]~2_combout\,
	datad => \EW|myalu|ShiftLeft0~41_combout\,
	combout => \EW|myalu|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X66_Y31_N24
\EW|myalu|ShiftLeft0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~53_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftLeft0~52_combout\)) # (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftLeft0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftLeft0~52_combout\,
	datad => \EW|myalu|ShiftLeft0~46_combout\,
	combout => \EW|myalu|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X73_Y35_N14
\EW|myalu|lo[28]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~609_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|regfile~40_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myfetch|instruction_EX\(21),
	datac => \EW|regis|Equal2~0_combout\,
	datad => \EW|regis|regfile~40_combout\,
	combout => \EW|myalu|lo[28]~609_combout\);

-- Location: LCCOMB_X73_Y35_N24
\EW|myalu|lo[28]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~352_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|controller|alu_op[0]~21_combout\)) # (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|controller|alu_op[0]~21_combout\ & (!\EW|regis|readdata2[28]~82_combout\ & 
-- !\EW|regis|readdata1[28]~86_combout\)) # (!\EW|controller|alu_op[0]~21_combout\ & (\EW|regis|readdata2[28]~82_combout\ $ (\EW|regis|readdata1[28]~86_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|regis|readdata2[28]~82_combout\,
	datad => \EW|regis|readdata1[28]~86_combout\,
	combout => \EW|myalu|lo[28]~352_combout\);

-- Location: LCCOMB_X73_Y35_N2
\EW|myalu|lo[28]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~353_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[28]~352_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~20_combout\))) # (!\EW|myalu|lo[28]~352_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~20_combout\)))) # 
-- (!\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[28]~352_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[28]~352_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~20_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~20_combout\,
	combout => \EW|myalu|lo[28]~353_combout\);

-- Location: LCCOMB_X73_Y35_N20
\EW|myalu|lo[28]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~356_combout\ = (\EW|myalu|lo[27]~355_combout\ & (\EW|myalu|lo[28]~351_combout\ & (\EW|myalu|lo[28]~354_combout\))) # (!\EW|myalu|lo[27]~355_combout\ & (((\EW|myalu|lo[28]~353_combout\) # (!\EW|myalu|lo[28]~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[28]~351_combout\,
	datab => \EW|myalu|lo[27]~355_combout\,
	datac => \EW|myalu|lo[28]~354_combout\,
	datad => \EW|myalu|lo[28]~353_combout\,
	combout => \EW|myalu|lo[28]~356_combout\);

-- Location: LCCOMB_X73_Y35_N6
\EW|myalu|lo[28]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~357_combout\ = (\EW|myalu|lo[1]~597_combout\ & ((\EW|regis|readdata1[28]~86_combout\ & ((\EW|regis|readdata2[28]~82_combout\) # (!\EW|myalu|lo[28]~356_combout\))) # (!\EW|regis|readdata1[28]~86_combout\ & 
-- (\EW|regis|readdata2[28]~82_combout\ & !\EW|myalu|lo[28]~356_combout\)))) # (!\EW|myalu|lo[1]~597_combout\ & (((\EW|myalu|lo[28]~356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[1]~597_combout\,
	datab => \EW|regis|readdata1[28]~86_combout\,
	datac => \EW|regis|readdata2[28]~82_combout\,
	datad => \EW|myalu|lo[28]~356_combout\,
	combout => \EW|myalu|lo[28]~357_combout\);

-- Location: LCCOMB_X73_Y35_N28
\EW|myalu|lo[28]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~358_combout\ = (\EW|myalu|lo[27]~342_combout\ & (((\EW|myalu|lo[27]~343_combout\)))) # (!\EW|myalu|lo[27]~342_combout\ & ((\EW|myalu|lo[27]~343_combout\ & (\EW|myalu|lo[28]~609_combout\)) # (!\EW|myalu|lo[27]~343_combout\ & 
-- ((\EW|myalu|lo[28]~357_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~342_combout\,
	datab => \EW|myalu|lo[28]~609_combout\,
	datac => \EW|myalu|lo[27]~343_combout\,
	datad => \EW|myalu|lo[28]~357_combout\,
	combout => \EW|myalu|lo[28]~358_combout\);

-- Location: LCCOMB_X73_Y35_N22
\EW|myalu|lo[28]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~359_combout\ = (\EW|myalu|lo[27]~344_combout\ & ((\EW|myalu|lo[28]~358_combout\ & ((\EW|myalu|ShiftLeft0~53_combout\))) # (!\EW|myalu|lo[28]~358_combout\ & (\EW|myalu|ShiftLeft0~59_combout\)))) # (!\EW|myalu|lo[27]~344_combout\ & 
-- (((\EW|myalu|lo[28]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~59_combout\,
	datab => \EW|myalu|ShiftLeft0~53_combout\,
	datac => \EW|myalu|lo[27]~344_combout\,
	datad => \EW|myalu|lo[28]~358_combout\,
	combout => \EW|myalu|lo[28]~359_combout\);

-- Location: LCCOMB_X74_Y35_N22
\EW|myalu|lo[28]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[28]~580_combout\ = (\EW|myalu|lo[28]~367_combout\) # ((\EW|myalu|lo[28]~610_combout\ & \EW|myalu|lo[28]~359_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|lo[28]~610_combout\,
	datac => \EW|myalu|lo[28]~367_combout\,
	datad => \EW|myalu|lo[28]~359_combout\,
	combout => \EW|myalu|lo[28]~580_combout\);

-- Location: FF_X74_Y35_N1
\EW|r_WB[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[28]~580_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(28));

-- Location: LCCOMB_X74_Y35_N0
\EW|regdata_WB[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[28]~0_combout\ = (\EW|regsel_WB\(0) & ((\EW|hi_WB\(28)) # ((\EW|regsel_WB\(1))))) # (!\EW|regsel_WB\(0) & (((\EW|r_WB\(28) & !\EW|regsel_WB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|hi_WB\(28),
	datac => \EW|r_WB\(28),
	datad => \EW|regsel_WB\(1),
	combout => \EW|regdata_WB[28]~0_combout\);

-- Location: LCCOMB_X74_Y35_N18
\EW|regdata_WB[28]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[28]~1_combout\ = (\EW|regdata_WB[28]~0_combout\ & (((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a28\) # (!\EW|regsel_WB\(1))))) # (!\EW|regdata_WB[28]~0_combout\ & (\EW|lo_WB\(28) & ((\EW|regsel_WB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|lo_WB\(28),
	datab => \EW|regdata_WB[28]~0_combout\,
	datac => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a28\,
	datad => \EW|regsel_WB\(1),
	combout => \EW|regdata_WB[28]~1_combout\);

-- Location: LCCOMB_X74_Y35_N28
\EW|regdata_WB[28]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[28]~2_combout\ = (\EW|regdata_WB[28]~1_combout\ & !\EW|regsel_WB\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regdata_WB[28]~1_combout\,
	datac => \EW|regsel_WB\(2),
	combout => \EW|regdata_WB[28]~2_combout\);

-- Location: LCCOMB_X75_Y39_N18
\EW|regis|readdata2[19]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[19]~62_combout\ = (\EW|regis|regfile_rtl_1_bypass\(50) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a19\))) # (!\EW|regis|regfile_rtl_1_bypass\(50) & (\EW|regis|regfile_rtl_1_bypass\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(50),
	datab => \EW|regis|regfile_rtl_1_bypass\(49),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a19\,
	combout => \EW|regis|readdata2[19]~62_combout\);

-- Location: LCCOMB_X75_Y39_N30
\EW|regis|readdata2[19]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[19]~63_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(49))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|readdata2[19]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(49),
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|regis|readdata2[19]~62_combout\,
	combout => \EW|regis|readdata2[19]~63_combout\);

-- Location: LCCOMB_X74_Y35_N4
\EW|myalu|hi[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(27) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[27]~34_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[27]~34_combout\,
	datac => \EW|myalu|hi\(27),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(27));

-- Location: FF_X74_Y35_N3
\EW|hi_WB[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(27),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(27));

-- Location: LCCOMB_X65_Y31_N22
\EW|myalu|ShiftLeft0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~9_combout\ = (\EW|myfetch|instruction_EX\(6) & ((\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(14))) # (!\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(15)))))) # (!\EW|myfetch|instruction_EX\(6) & 
-- (((\EW|myfetch|instruction_EX\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(14),
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|myfetch|instruction_EX\(15),
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X68_Y31_N20
\EW|myalu|ShiftLeft0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~63_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft0~8_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftLeft0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|myalu|ShiftLeft0~9_combout\,
	datac => \EW|controller|alu_shamt[2]~2_combout\,
	datad => \EW|myalu|ShiftLeft0~8_combout\,
	combout => \EW|myalu|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X73_Y33_N30
\EW|myalu|lo[27]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~427_combout\ = (\EW|controller|alu_op[3]~9_combout\ & ((!\EW|controller|alu_op[1]~14_combout\) # (!\EW|controller|alu_op[2]~5_combout\))) # (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|controller|alu_op[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[27]~427_combout\);

-- Location: LCCOMB_X77_Y35_N24
\EW|myalu|ShiftRight0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~37_combout\ = (\EW|myfetch|instruction_EX\(9) & (!\EW|controller|Equal0~0_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))) # (!\EW|myfetch|instruction_EX\(9) & ((\EW|regis|Equal3~0_combout\) # 
-- ((\EW|myfetch|instruction_EX\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(9),
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftRight0~37_combout\);

-- Location: LCCOMB_X76_Y36_N22
\EW|myalu|ShiftRight1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~17_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~5_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|regfile~5_combout\,
	datad => \EW|regis|regfile~6_combout\,
	combout => \EW|myalu|ShiftRight1~17_combout\);

-- Location: LCCOMB_X76_Y36_N20
\EW|myalu|ShiftRight1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~16_combout\ = (\EW|myfetch|instruction_EX\(6) & (!\EW|myfetch|instruction_EX\(7) & (\EW|controller|Equal0~0_combout\ & \EW|regis|regfile~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(6),
	datab => \EW|myfetch|instruction_EX\(7),
	datac => \EW|controller|Equal0~0_combout\,
	datad => \EW|regis|regfile~4_combout\,
	combout => \EW|myalu|ShiftRight1~16_combout\);

-- Location: LCCOMB_X76_Y36_N6
\EW|myalu|ShiftRight1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~18_combout\ = (\EW|myalu|ShiftRight1~17_combout\) # ((\EW|myalu|ShiftRight1~16_combout\) # ((\EW|regis|regfile~7_combout\ & \EW|myalu|ShiftLeft1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~7_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftRight1~17_combout\,
	datad => \EW|myalu|ShiftRight1~16_combout\,
	combout => \EW|myalu|ShiftRight1~18_combout\);

-- Location: LCCOMB_X80_Y34_N24
\EW|myalu|ShiftRight0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~31_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|regis|regfile~24_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftRight1~18_combout\,
	datad => \EW|regis|regfile~24_combout\,
	combout => \EW|myalu|ShiftRight0~31_combout\);

-- Location: LCCOMB_X80_Y34_N16
\EW|myalu|ShiftRight0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~38_combout\ = (\EW|myalu|ShiftRight0~37_combout\ & (\EW|myalu|ShiftRight0~31_combout\ & ((\EW|myalu|ShiftLeft1~8_combout\) # (!\EW|controller|alu_shamt[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftRight0~37_combout\,
	datad => \EW|myalu|ShiftRight0~31_combout\,
	combout => \EW|myalu|ShiftRight0~38_combout\);

-- Location: LCCOMB_X76_Y30_N14
\EW|myalu|lo[27]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~420_combout\ = (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|controller|alu_op[0]~21_combout\) # ((!\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|lo[18]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|myalu|lo[18]~98_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[27]~420_combout\);

-- Location: LCCOMB_X72_Y31_N22
\EW|myalu|lo[27]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~415_combout\ = ((\EW|myfetch|instruction_EX\(10)) # ((!\EW|myfetch|instruction_EX\(9) & \EW|myfetch|instruction_EX\(8)))) # (!\EW|controller|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(9),
	datab => \EW|myfetch|instruction_EX\(8),
	datac => \EW|controller|Equal0~0_combout\,
	datad => \EW|myfetch|instruction_EX\(10),
	combout => \EW|myalu|lo[27]~415_combout\);

-- Location: LCCOMB_X76_Y36_N8
\EW|myalu|ShiftLeft1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~114_combout\ = (\EW|regis|regfile~8_combout\ & ((\EW|myalu|ShiftLeft1~10_combout\) # ((\EW|regis|regfile~11_combout\ & \EW|myalu|ShiftLeft1~9_combout\)))) # (!\EW|regis|regfile~8_combout\ & (((\EW|regis|regfile~11_combout\ & 
-- \EW|myalu|ShiftLeft1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~8_combout\,
	datab => \EW|myalu|ShiftLeft1~10_combout\,
	datac => \EW|regis|regfile~11_combout\,
	datad => \EW|myalu|ShiftLeft1~9_combout\,
	combout => \EW|myalu|ShiftLeft1~114_combout\);

-- Location: LCCOMB_X76_Y36_N26
\EW|myalu|ShiftRight0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~52_combout\ = (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|controller|alu_shamt[0]~1_combout\ & \EW|regis|regfile~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|regis|regfile~9_combout\,
	combout => \EW|myalu|ShiftRight0~52_combout\);

-- Location: LCCOMB_X76_Y36_N2
\EW|myalu|ShiftLeft1~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~115_combout\ = (\EW|myalu|ShiftLeft1~114_combout\) # ((\EW|myalu|ShiftRight0~52_combout\) # ((\EW|regis|regfile~7_combout\ & \EW|myalu|ShiftLeft1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~7_combout\,
	datab => \EW|myalu|ShiftLeft1~114_combout\,
	datac => \EW|myalu|ShiftRight0~52_combout\,
	datad => \EW|myalu|ShiftLeft1~8_combout\,
	combout => \EW|myalu|ShiftLeft1~115_combout\);

-- Location: LCCOMB_X79_Y36_N26
\EW|myalu|ShiftRight0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~100_combout\ = (!\EW|myfetch|instruction_EX\(7) & (\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(6) & \EW|regis|regfile~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(6),
	datad => \EW|regis|regfile~13_combout\,
	combout => \EW|myalu|ShiftRight0~100_combout\);

-- Location: LCCOMB_X79_Y36_N2
\EW|myalu|ShiftLeft1~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~118_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~12_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~14_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~14_combout\,
	datad => \EW|regis|regfile~12_combout\,
	combout => \EW|myalu|ShiftLeft1~118_combout\);

-- Location: LCCOMB_X79_Y36_N16
\EW|myalu|ShiftLeft1~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~119_combout\ = (\EW|myalu|ShiftRight0~100_combout\) # ((\EW|myalu|ShiftLeft1~118_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~8_combout\,
	datab => \EW|regis|regfile~10_combout\,
	datac => \EW|myalu|ShiftRight0~100_combout\,
	datad => \EW|myalu|ShiftLeft1~118_combout\,
	combout => \EW|myalu|ShiftLeft1~119_combout\);

-- Location: LCCOMB_X79_Y37_N22
\EW|myalu|lo[27]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~433_combout\ = (\EW|myalu|lo[27]~415_combout\ & ((\EW|myalu|ShiftLeft1~119_combout\))) # (!\EW|myalu|lo[27]~415_combout\ & (\EW|myalu|ShiftLeft1~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|lo[27]~415_combout\,
	datac => \EW|myalu|ShiftLeft1~115_combout\,
	datad => \EW|myalu|ShiftLeft1~119_combout\,
	combout => \EW|myalu|lo[27]~433_combout\);

-- Location: LCCOMB_X75_Y33_N26
\EW|myalu|ShiftLeft1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~16_combout\ = (\EW|regis|regfile~30_combout\ & ((\EW|myalu|ShiftLeft1~9_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~19_combout\)))) # (!\EW|regis|regfile~30_combout\ & (\EW|myalu|ShiftLeft1~8_combout\ & 
-- (\EW|regis|regfile~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~30_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|regis|regfile~19_combout\,
	datad => \EW|myalu|ShiftLeft1~9_combout\,
	combout => \EW|myalu|ShiftLeft1~16_combout\);

-- Location: LCCOMB_X76_Y33_N20
\EW|myalu|ShiftLeft1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~15_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~29_combout\ & !\EW|controller|alu_shamt[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[0]~1_combout\,
	datab => \EW|regis|regfile~29_combout\,
	datad => \EW|controller|alu_shamt[1]~0_combout\,
	combout => \EW|myalu|ShiftLeft1~15_combout\);

-- Location: LCCOMB_X76_Y33_N10
\EW|myalu|ShiftLeft1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~17_combout\ = (\EW|myalu|ShiftLeft1~16_combout\) # ((\EW|myalu|ShiftLeft1~15_combout\) # ((\EW|regis|regfile~31_combout\ & \EW|myalu|ShiftLeft1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~31_combout\,
	datab => \EW|myalu|ShiftLeft1~10_combout\,
	datac => \EW|myalu|ShiftLeft1~16_combout\,
	datad => \EW|myalu|ShiftLeft1~15_combout\,
	combout => \EW|myalu|ShiftLeft1~17_combout\);

-- Location: LCCOMB_X76_Y36_N14
\EW|myalu|ShiftRight0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~41_combout\ = (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|regis|regfile~16_combout\ & \EW|controller|alu_shamt[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|regis|regfile~16_combout\,
	datad => \EW|controller|alu_shamt[0]~1_combout\,
	combout => \EW|myalu|ShiftRight0~41_combout\);

-- Location: LCCOMB_X74_Y38_N12
\EW|myalu|ShiftLeft1~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~116_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~17_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~18_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~18_combout\,
	datad => \EW|regis|regfile~17_combout\,
	combout => \EW|myalu|ShiftLeft1~116_combout\);

-- Location: LCCOMB_X76_Y37_N28
\EW|myalu|ShiftLeft1~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~117_combout\ = (\EW|myalu|ShiftRight0~41_combout\) # ((\EW|myalu|ShiftLeft1~116_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~8_combout\,
	datab => \EW|regis|regfile~15_combout\,
	datac => \EW|myalu|ShiftRight0~41_combout\,
	datad => \EW|myalu|ShiftLeft1~116_combout\,
	combout => \EW|myalu|ShiftLeft1~117_combout\);

-- Location: LCCOMB_X76_Y37_N26
\EW|myalu|ShiftLeft1~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~121_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~17_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftLeft1~17_combout\,
	datad => \EW|myalu|ShiftLeft1~117_combout\,
	combout => \EW|myalu|ShiftLeft1~121_combout\);

-- Location: LCCOMB_X75_Y39_N26
\EW|myalu|ShiftLeft1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~20_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~34_combout\) # ((!\EW|controller|alu_shamt[1]~0_combout\)))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (((\EW|regis|regfile~35_combout\ & 
-- \EW|controller|alu_shamt[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~34_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|regfile~35_combout\,
	datad => \EW|controller|alu_shamt[1]~0_combout\,
	combout => \EW|myalu|ShiftLeft1~20_combout\);

-- Location: LCCOMB_X76_Y37_N18
\EW|myalu|ShiftLeft1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~19_combout\ = (\EW|regis|regfile~33_combout\ & ((!\EW|myfetch|instruction_EX\(6)) # (!\EW|controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|Equal0~0_combout\,
	datac => \EW|regis|regfile~33_combout\,
	datad => \EW|myfetch|instruction_EX\(6),
	combout => \EW|myalu|ShiftLeft1~19_combout\);

-- Location: LCCOMB_X76_Y37_N24
\EW|myalu|ShiftLeft1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~21_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & (((\EW|myalu|ShiftLeft1~20_combout\)))) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft1~19_combout\) # ((\EW|regis|regfile~32_combout\ & 
-- \EW|myalu|ShiftLeft1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~32_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftLeft1~20_combout\,
	datad => \EW|myalu|ShiftLeft1~19_combout\,
	combout => \EW|myalu|ShiftLeft1~21_combout\);

-- Location: LCCOMB_X77_Y37_N18
\EW|myalu|ShiftLeft1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~13_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~27_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~26_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~26_combout\,
	datad => \EW|regis|regfile~27_combout\,
	combout => \EW|myalu|ShiftLeft1~13_combout\);

-- Location: LCCOMB_X77_Y37_N28
\EW|myalu|ShiftLeft1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~12_combout\ = (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|controller|alu_shamt[0]~1_combout\ & \EW|regis|regfile~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|regis|regfile~25_combout\,
	combout => \EW|myalu|ShiftLeft1~12_combout\);

-- Location: LCCOMB_X77_Y37_N4
\EW|myalu|ShiftLeft1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~14_combout\ = (\EW|myalu|ShiftLeft1~13_combout\) # ((\EW|myalu|ShiftLeft1~12_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~8_combout\,
	datab => \EW|myalu|ShiftLeft1~13_combout\,
	datac => \EW|regis|regfile~28_combout\,
	datad => \EW|myalu|ShiftLeft1~12_combout\,
	combout => \EW|myalu|ShiftLeft1~14_combout\);

-- Location: LCCOMB_X76_Y37_N14
\EW|myalu|ShiftLeft1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~46_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~21_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftLeft1~21_combout\,
	datad => \EW|myalu|ShiftLeft1~14_combout\,
	combout => \EW|myalu|ShiftLeft1~46_combout\);

-- Location: LCCOMB_X77_Y39_N26
\EW|myalu|ShiftLeft1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~23_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|readdata2[0]~67_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|readdata2[1]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|readdata2[0]~67_combout\,
	datad => \EW|regis|readdata2[1]~68_combout\,
	combout => \EW|myalu|ShiftLeft1~23_combout\);

-- Location: LCCOMB_X77_Y39_N20
\EW|myalu|ShiftLeft1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~22_combout\ = (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|readdata2[2]~54_combout\))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|readdata2[3]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|readdata2[3]~66_combout\,
	datad => \EW|regis|readdata2[2]~54_combout\,
	combout => \EW|myalu|ShiftLeft1~22_combout\);

-- Location: LCCOMB_X77_Y39_N24
\EW|myalu|ShiftLeft1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~24_combout\ = (\EW|myalu|ShiftLeft1~22_combout\) # ((\EW|controller|alu_shamt[1]~0_combout\ & \EW|myalu|ShiftLeft1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftLeft1~23_combout\,
	datad => \EW|myalu|ShiftLeft1~22_combout\,
	combout => \EW|myalu|ShiftLeft1~24_combout\);

-- Location: LCCOMB_X76_Y37_N12
\EW|myalu|ShiftLeft1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~47_combout\ = (\EW|myalu|ShiftLeft1~24_combout\ & ((!\EW|myfetch|instruction_EX\(8)) # (!\EW|controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(8),
	datad => \EW|myalu|ShiftLeft1~24_combout\,
	combout => \EW|myalu|ShiftLeft1~47_combout\);

-- Location: LCCOMB_X76_Y37_N6
\EW|myalu|ShiftLeft1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~48_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftLeft1~126_combout\ & (\EW|myalu|ShiftLeft1~46_combout\))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (((\EW|myalu|ShiftLeft1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~126_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftLeft1~46_combout\,
	datad => \EW|myalu|ShiftLeft1~47_combout\,
	combout => \EW|myalu|ShiftLeft1~48_combout\);

-- Location: LCCOMB_X76_Y37_N4
\EW|myalu|lo[27]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~434_combout\ = (\EW|myalu|lo[27]~415_combout\ & ((\EW|myalu|ShiftLeft1~48_combout\))) # (!\EW|myalu|lo[27]~415_combout\ & (\EW|myalu|ShiftLeft1~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|lo[27]~415_combout\,
	datac => \EW|myalu|ShiftLeft1~121_combout\,
	datad => \EW|myalu|ShiftLeft1~48_combout\,
	combout => \EW|myalu|lo[27]~434_combout\);

-- Location: LCCOMB_X79_Y37_N0
\EW|myalu|lo[27]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~435_combout\ = (\EW|myalu|lo[27]~414_combout\ & (((\EW|myalu|lo[27]~434_combout\)))) # (!\EW|myalu|lo[27]~414_combout\ & (\EW|regis|Equal3~1_combout\ & (\EW|myalu|lo[27]~433_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~414_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|lo[27]~433_combout\,
	datad => \EW|myalu|lo[27]~434_combout\,
	combout => \EW|myalu|lo[27]~435_combout\);

-- Location: LCCOMB_X79_Y37_N10
\EW|myalu|lo[27]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~436_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|lo[27]~435_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|lo[27]~435_combout\,
	combout => \EW|myalu|lo[27]~436_combout\);

-- Location: LCCOMB_X79_Y37_N4
\EW|myalu|lo[27]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~437_combout\ = (\EW|myalu|lo[27]~421_combout\ & (\EW|myalu|ShiftRight0~38_combout\ & (\EW|myalu|lo[27]~420_combout\))) # (!\EW|myalu|lo[27]~421_combout\ & (((\EW|myalu|lo[27]~436_combout\) # (!\EW|myalu|lo[27]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~421_combout\,
	datab => \EW|myalu|ShiftRight0~38_combout\,
	datac => \EW|myalu|lo[27]~420_combout\,
	datad => \EW|myalu|lo[27]~436_combout\,
	combout => \EW|myalu|lo[27]~437_combout\);

-- Location: LCCOMB_X80_Y34_N4
\EW|myalu|ShiftRight1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~58_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftRight0~31_combout\))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|regis|regfile~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|regis|regfile~24_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|myalu|ShiftRight0~31_combout\,
	combout => \EW|myalu|ShiftRight1~58_combout\);

-- Location: LCCOMB_X69_Y34_N30
\EW|myalu|lo[27]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~438_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|lo[27]~437_combout\ & ((\EW|myalu|ShiftRight1~58_combout\))) # (!\EW|myalu|lo[27]~437_combout\ & (\EW|myalu|Add4~168_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ 
-- & (((\EW|myalu|lo[27]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~168_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|lo[27]~437_combout\,
	datad => \EW|myalu|ShiftRight1~58_combout\,
	combout => \EW|myalu|lo[27]~438_combout\);

-- Location: LCCOMB_X69_Y34_N6
\EW|myalu|lo[27]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~440_combout\ = (\EW|myalu|lo[27]~439_combout\ & (((\EW|myalu|Mult0|auto_generated|op_1~18_combout\)) # (!\EW|controller|alu_op[2]~5_combout\))) # (!\EW|myalu|lo[27]~439_combout\ & (\EW|controller|alu_op[2]~5_combout\ & 
-- (\EW|myalu|Mult1|auto_generated|op_1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~439_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~18_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~18_combout\,
	combout => \EW|myalu|lo[27]~440_combout\);

-- Location: LCCOMB_X69_Y34_N24
\EW|myalu|lo[27]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~441_combout\ = (\EW|myalu|lo[27]~355_combout\ & (\EW|myalu|lo[27]~427_combout\ & (\EW|myalu|lo[27]~438_combout\))) # (!\EW|myalu|lo[27]~355_combout\ & (((\EW|myalu|lo[27]~440_combout\)) # (!\EW|myalu|lo[27]~427_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~355_combout\,
	datab => \EW|myalu|lo[27]~427_combout\,
	datac => \EW|myalu|lo[27]~438_combout\,
	datad => \EW|myalu|lo[27]~440_combout\,
	combout => \EW|myalu|lo[27]~441_combout\);

-- Location: LCCOMB_X69_Y34_N10
\EW|myalu|lo[27]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~442_combout\ = (\EW|myalu|lo[1]~597_combout\ & ((\EW|regis|readdata1[27]~87_combout\ & ((\EW|regis|readdata2[27]~83_combout\) # (!\EW|myalu|lo[27]~441_combout\))) # (!\EW|regis|readdata1[27]~87_combout\ & 
-- (\EW|regis|readdata2[27]~83_combout\ & !\EW|myalu|lo[27]~441_combout\)))) # (!\EW|myalu|lo[1]~597_combout\ & (((\EW|myalu|lo[27]~441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[27]~87_combout\,
	datab => \EW|regis|readdata2[27]~83_combout\,
	datac => \EW|myalu|lo[1]~597_combout\,
	datad => \EW|myalu|lo[27]~441_combout\,
	combout => \EW|myalu|lo[27]~442_combout\);

-- Location: LCCOMB_X69_Y34_N0
\EW|myalu|lo[27]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~443_combout\ = (\EW|myalu|lo[27]~343_combout\ & ((\EW|myalu|lo[27]~615_combout\) # ((\EW|myalu|lo[27]~342_combout\)))) # (!\EW|myalu|lo[27]~343_combout\ & (((!\EW|myalu|lo[27]~342_combout\ & \EW|myalu|lo[27]~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~615_combout\,
	datab => \EW|myalu|lo[27]~343_combout\,
	datac => \EW|myalu|lo[27]~342_combout\,
	datad => \EW|myalu|lo[27]~442_combout\,
	combout => \EW|myalu|lo[27]~443_combout\);

-- Location: LCCOMB_X67_Y35_N16
\EW|myalu|lo[27]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~444_combout\ = (\EW|myalu|lo[27]~344_combout\ & ((\EW|myalu|lo[27]~443_combout\ & (\EW|myalu|ShiftLeft0~34_combout\)) # (!\EW|myalu|lo[27]~443_combout\ & ((\EW|myalu|ShiftLeft0~63_combout\))))) # (!\EW|myalu|lo[27]~344_combout\ & 
-- (((\EW|myalu|lo[27]~443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~34_combout\,
	datab => \EW|myalu|ShiftLeft0~63_combout\,
	datac => \EW|myalu|lo[27]~344_combout\,
	datad => \EW|myalu|lo[27]~443_combout\,
	combout => \EW|myalu|lo[27]~444_combout\);

-- Location: LCCOMB_X66_Y35_N26
\EW|myalu|lo[27]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~445_combout\ = (\EW|myalu|lo[18]~364_combout\ & ((\EW|myalu|Add4~140_combout\) # ((\EW|myalu|lo[24]~413_combout\ & \EW|myalu|lo[27]~444_combout\)))) # (!\EW|myalu|lo[18]~364_combout\ & (\EW|myalu|lo[24]~413_combout\ & 
-- ((\EW|myalu|lo[27]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~364_combout\,
	datab => \EW|myalu|lo[24]~413_combout\,
	datac => \EW|myalu|Add4~140_combout\,
	datad => \EW|myalu|lo[27]~444_combout\,
	combout => \EW|myalu|lo[27]~445_combout\);

-- Location: FF_X65_Y35_N13
\EW|r_WB[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[27]~445_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(27));

-- Location: FF_X66_Y35_N27
\EW|lo_WB[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[27]~445_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(27));

-- Location: LCCOMB_X65_Y35_N12
\EW|regdata_WB[27]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[27]~9_combout\ = (\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0)) # ((\EW|lo_WB\(27))))) # (!\EW|regsel_WB\(1) & (!\EW|regsel_WB\(0) & (\EW|r_WB\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|regsel_WB\(0),
	datac => \EW|r_WB\(27),
	datad => \EW|lo_WB\(27),
	combout => \EW|regdata_WB[27]~9_combout\);

-- Location: LCCOMB_X74_Y35_N2
\EW|regdata_WB[27]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[27]~10_combout\ = (\EW|regsel_WB\(0) & ((\EW|regdata_WB[27]~9_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a27\)) # (!\EW|regdata_WB[27]~9_combout\ & ((\EW|hi_WB\(27)))))) # (!\EW|regsel_WB\(0) & 
-- (((\EW|regdata_WB[27]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a27\,
	datac => \EW|hi_WB\(27),
	datad => \EW|regdata_WB[27]~9_combout\,
	combout => \EW|regdata_WB[27]~10_combout\);

-- Location: LCCOMB_X74_Y35_N16
\EW|regdata_WB[27]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[27]~11_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[27]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[27]~10_combout\,
	combout => \EW|regdata_WB[27]~11_combout\);

-- Location: LCCOMB_X68_Y37_N28
\EW|regis|regfile~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~45_combout\ = (\EW|regis|regfile_rtl_0_bypass\(58) & ((\EW|regis|regfile~23_combout\ & (\EW|regis|regfile_rtl_0_bypass\(57))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a23\))))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(58) & (((\EW|regis|regfile_rtl_0_bypass\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(58),
	datab => \EW|regis|regfile~23_combout\,
	datac => \EW|regis|regfile_rtl_0_bypass\(57),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a23\,
	combout => \EW|regis|regfile~45_combout\);

-- Location: LCCOMB_X69_Y39_N10
\EW|myalu|Add4~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~94_combout\ = (\EW|myfetch|instruction_EX\(26) & (\EW|regis|Equal3~1_combout\ & (\EW|regis|regfile~10_combout\))) # (!\EW|myfetch|instruction_EX\(26) & (\EW|controller|alu_op[0]~20_combout\ $ (((\EW|regis|Equal3~1_combout\ & 
-- \EW|regis|regfile~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|regfile~10_combout\,
	datad => \EW|controller|alu_op[0]~20_combout\,
	combout => \EW|myalu|Add4~94_combout\);

-- Location: LCCOMB_X69_Y39_N0
\EW|myalu|Add4~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~95_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myalu|Add4~78_combout\ & (\EW|regis|regfile~45_combout\))) # (!\EW|controller|rdrt[0]~2_combout\ & (((\EW|myalu|Add4~78_combout\ & \EW|regis|regfile~45_combout\)) # 
-- (!\EW|myalu|Add4~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|myalu|Add4~78_combout\,
	datac => \EW|regis|regfile~45_combout\,
	datad => \EW|myalu|Add4~94_combout\,
	combout => \EW|myalu|Add4~95_combout\);

-- Location: LCCOMB_X69_Y39_N18
\EW|myalu|Add4~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~97_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|regis|readdata2[22]~88_combout\ $ (((\EW|myfetch|instruction_EX\(26)) # (!\EW|controller|alu_op[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|regis|readdata2[22]~88_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|controller|alu_op[0]~20_combout\,
	combout => \EW|myalu|Add4~97_combout\);

-- Location: LCCOMB_X69_Y39_N20
\EW|myalu|Add4~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~98_combout\ = (\EW|myalu|Add4~97_combout\) # ((\EW|myalu|Add4~78_combout\ & \EW|regis|regfile~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~78_combout\,
	datac => \EW|regis|regfile~46_combout\,
	datad => \EW|myalu|Add4~97_combout\,
	combout => \EW|myalu|Add4~98_combout\);

-- Location: LCCOMB_X67_Y38_N10
\EW|myalu|Add4~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~80_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[3]~9_combout\ & !\EW|controller|alu_op[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|Add4~80_combout\);

-- Location: LCCOMB_X69_Y39_N30
\EW|myalu|Add4~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~102_combout\ = (\EW|myalu|Add4~80_combout\ & (((\EW|myfetch|instruction_EX\(15))))) # (!\EW|myalu|Add4~80_combout\ & (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|regfile~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|myfetch|instruction_EX\(15),
	datac => \EW|myalu|Add4~80_combout\,
	datad => \EW|regis|regfile~47_combout\,
	combout => \EW|myalu|Add4~102_combout\);

-- Location: LCCOMB_X68_Y34_N26
\EW|myalu|Add4~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~126_combout\ = (\EW|myalu|Add4~105_combout\ & ((\EW|myalu|Add4~104_combout\ & (\EW|myalu|Add4~125\ & VCC)) # (!\EW|myalu|Add4~104_combout\ & (!\EW|myalu|Add4~125\)))) # (!\EW|myalu|Add4~105_combout\ & ((\EW|myalu|Add4~104_combout\ & 
-- (!\EW|myalu|Add4~125\)) # (!\EW|myalu|Add4~104_combout\ & ((\EW|myalu|Add4~125\) # (GND)))))
-- \EW|myalu|Add4~127\ = CARRY((\EW|myalu|Add4~105_combout\ & (!\EW|myalu|Add4~104_combout\ & !\EW|myalu|Add4~125\)) # (!\EW|myalu|Add4~105_combout\ & ((!\EW|myalu|Add4~125\) # (!\EW|myalu|Add4~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~105_combout\,
	datab => \EW|myalu|Add4~104_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~125\,
	combout => \EW|myalu|Add4~126_combout\,
	cout => \EW|myalu|Add4~127\);

-- Location: LCCOMB_X68_Y34_N28
\EW|myalu|Add4~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~128_combout\ = ((\EW|myalu|Add4~101_combout\ $ (\EW|myalu|Add4~102_combout\ $ (!\EW|myalu|Add4~127\)))) # (GND)
-- \EW|myalu|Add4~129\ = CARRY((\EW|myalu|Add4~101_combout\ & ((\EW|myalu|Add4~102_combout\) # (!\EW|myalu|Add4~127\))) # (!\EW|myalu|Add4~101_combout\ & (\EW|myalu|Add4~102_combout\ & !\EW|myalu|Add4~127\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~101_combout\,
	datab => \EW|myalu|Add4~102_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~127\,
	combout => \EW|myalu|Add4~128_combout\,
	cout => \EW|myalu|Add4~129\);

-- Location: LCCOMB_X68_Y34_N30
\EW|myalu|Add4~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~130_combout\ = (\EW|myalu|Add4~99_combout\ & ((\EW|myalu|Add4~98_combout\ & (\EW|myalu|Add4~129\ & VCC)) # (!\EW|myalu|Add4~98_combout\ & (!\EW|myalu|Add4~129\)))) # (!\EW|myalu|Add4~99_combout\ & ((\EW|myalu|Add4~98_combout\ & 
-- (!\EW|myalu|Add4~129\)) # (!\EW|myalu|Add4~98_combout\ & ((\EW|myalu|Add4~129\) # (GND)))))
-- \EW|myalu|Add4~131\ = CARRY((\EW|myalu|Add4~99_combout\ & (!\EW|myalu|Add4~98_combout\ & !\EW|myalu|Add4~129\)) # (!\EW|myalu|Add4~99_combout\ & ((!\EW|myalu|Add4~129\) # (!\EW|myalu|Add4~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~99_combout\,
	datab => \EW|myalu|Add4~98_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~129\,
	combout => \EW|myalu|Add4~130_combout\,
	cout => \EW|myalu|Add4~131\);

-- Location: LCCOMB_X68_Y33_N0
\EW|myalu|Add4~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~132_combout\ = ((\EW|myalu|Add4~96_combout\ $ (\EW|myalu|Add4~95_combout\ $ (!\EW|myalu|Add4~131\)))) # (GND)
-- \EW|myalu|Add4~133\ = CARRY((\EW|myalu|Add4~96_combout\ & ((\EW|myalu|Add4~95_combout\) # (!\EW|myalu|Add4~131\))) # (!\EW|myalu|Add4~96_combout\ & (\EW|myalu|Add4~95_combout\ & !\EW|myalu|Add4~131\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~96_combout\,
	datab => \EW|myalu|Add4~95_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~131\,
	combout => \EW|myalu|Add4~132_combout\,
	cout => \EW|myalu|Add4~133\);

-- Location: LCCOMB_X68_Y33_N2
\EW|myalu|Add4~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~134_combout\ = (\EW|myalu|Add4~93_combout\ & ((\EW|myalu|Add4~92_combout\ & (\EW|myalu|Add4~133\ & VCC)) # (!\EW|myalu|Add4~92_combout\ & (!\EW|myalu|Add4~133\)))) # (!\EW|myalu|Add4~93_combout\ & ((\EW|myalu|Add4~92_combout\ & 
-- (!\EW|myalu|Add4~133\)) # (!\EW|myalu|Add4~92_combout\ & ((\EW|myalu|Add4~133\) # (GND)))))
-- \EW|myalu|Add4~135\ = CARRY((\EW|myalu|Add4~93_combout\ & (!\EW|myalu|Add4~92_combout\ & !\EW|myalu|Add4~133\)) # (!\EW|myalu|Add4~93_combout\ & ((!\EW|myalu|Add4~133\) # (!\EW|myalu|Add4~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~93_combout\,
	datab => \EW|myalu|Add4~92_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~133\,
	combout => \EW|myalu|Add4~134_combout\,
	cout => \EW|myalu|Add4~135\);

-- Location: LCCOMB_X69_Y30_N0
\EW|myalu|ShiftLeft0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~66_combout\ = (!\EW|myfetch|instruction_EX\(7) & (\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(9) & !\EW|myfetch|instruction_EX\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(9),
	datad => \EW|myfetch|instruction_EX\(8),
	combout => \EW|myalu|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X69_Y30_N18
\EW|myalu|ShiftLeft0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~38_combout\ = (\EW|myalu|ShiftLeft0~37_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\) # ((\EW|myalu|ShiftLeft0~66_combout\ & \EW|myalu|ShiftLeft0~2_combout\)))) # (!\EW|myalu|ShiftLeft0~37_combout\ & 
-- (\EW|myalu|ShiftLeft0~66_combout\ & ((\EW|myalu|ShiftLeft0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~37_combout\,
	datab => \EW|myalu|ShiftLeft0~66_combout\,
	datac => \EW|controller|alu_shamt[3]~3_combout\,
	datad => \EW|myalu|ShiftLeft0~2_combout\,
	combout => \EW|myalu|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X68_Y31_N6
\EW|myalu|ShiftLeft0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~64_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~54_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & (((\EW|controller|alu_shamt[1]~0_combout\ & \EW|myalu|ShiftLeft0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftLeft0~54_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftLeft0~9_combout\,
	combout => \EW|myalu|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X67_Y35_N6
\EW|myalu|lo[25]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~616_combout\ = (\EW|regis|regfile~43_combout\ & (\EW|controller|alu_op[2]~5_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(21),
	datab => \EW|regis|regfile~43_combout\,
	datac => \EW|regis|Equal2~0_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|lo[25]~616_combout\);

-- Location: LCCOMB_X76_Y36_N0
\EW|myalu|ShiftRight0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~53_combout\ = (\EW|myalu|ShiftLeft1~9_combout\ & ((\EW|regis|regfile~4_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~8_combout\)))) # (!\EW|myalu|ShiftLeft1~9_combout\ & (\EW|myalu|ShiftLeft1~8_combout\ & 
-- (\EW|regis|regfile~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~9_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|regis|regfile~8_combout\,
	datad => \EW|regis|regfile~4_combout\,
	combout => \EW|myalu|ShiftRight0~53_combout\);

-- Location: LCCOMB_X76_Y36_N18
\EW|myalu|ShiftRight0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~54_combout\ = (\EW|myalu|ShiftRight0~52_combout\) # ((\EW|myalu|ShiftRight0~53_combout\) # ((\EW|regis|regfile~7_combout\ & \EW|myalu|ShiftLeft1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~7_combout\,
	datab => \EW|myalu|ShiftLeft1~10_combout\,
	datac => \EW|myalu|ShiftRight0~52_combout\,
	datad => \EW|myalu|ShiftRight0~53_combout\,
	combout => \EW|myalu|ShiftRight0~54_combout\);

-- Location: LCCOMB_X76_Y36_N10
\EW|myalu|ShiftRight0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~50_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|regis|regfile~24_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~6_combout\)))) # (!\EW|controller|alu_shamt[1]~0_combout\ & 
-- (\EW|myalu|ShiftLeft1~8_combout\ & ((\EW|regis|regfile~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|regis|regfile~24_combout\,
	datad => \EW|regis|regfile~6_combout\,
	combout => \EW|myalu|ShiftRight0~50_combout\);

-- Location: LCCOMB_X76_Y36_N28
\EW|myalu|ShiftRight0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~51_combout\ = (\EW|myalu|ShiftRight0~50_combout\) # ((\EW|myalu|ShiftLeft1~11_combout\ & \EW|regis|regfile~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftLeft1~11_combout\,
	datac => \EW|regis|regfile~5_combout\,
	datad => \EW|myalu|ShiftRight0~50_combout\,
	combout => \EW|myalu|ShiftRight0~51_combout\);

-- Location: LCCOMB_X75_Y33_N14
\EW|myalu|ShiftRight0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~55_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~51_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftRight0~54_combout\,
	datad => \EW|myalu|ShiftRight0~51_combout\,
	combout => \EW|myalu|ShiftRight0~55_combout\);

-- Location: LCCOMB_X73_Y33_N4
\EW|myalu|ShiftRight1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~59_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftRight0~55_combout\))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|regis|regfile~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|regis|regfile~24_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|myalu|ShiftRight0~55_combout\,
	combout => \EW|myalu|ShiftRight1~59_combout\);

-- Location: LCCOMB_X77_Y36_N14
\EW|myalu|ShiftLeft1~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~100_combout\ = (\EW|myalu|ShiftLeft1~9_combout\ & ((\EW|regis|regfile~16_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~12_combout\)))) # (!\EW|myalu|ShiftLeft1~9_combout\ & (((\EW|myalu|ShiftLeft1~8_combout\ & 
-- \EW|regis|regfile~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~9_combout\,
	datab => \EW|regis|regfile~16_combout\,
	datac => \EW|myalu|ShiftLeft1~8_combout\,
	datad => \EW|regis|regfile~12_combout\,
	combout => \EW|myalu|ShiftLeft1~100_combout\);

-- Location: LCCOMB_X77_Y36_N26
\EW|myalu|ShiftRight1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~75_combout\ = (!\EW|myfetch|instruction_EX\(7) & (\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(6) & \EW|regis|regfile~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(6),
	datad => \EW|regis|regfile~14_combout\,
	combout => \EW|myalu|ShiftRight1~75_combout\);

-- Location: LCCOMB_X77_Y36_N16
\EW|myalu|ShiftLeft1~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~101_combout\ = (\EW|myalu|ShiftLeft1~100_combout\) # ((\EW|myalu|ShiftRight1~75_combout\) # ((\EW|myalu|ShiftLeft1~10_combout\ & \EW|regis|regfile~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~100_combout\,
	datac => \EW|myalu|ShiftRight1~75_combout\,
	datad => \EW|regis|regfile~15_combout\,
	combout => \EW|myalu|ShiftLeft1~101_combout\);

-- Location: LCCOMB_X69_Y30_N4
\EW|myalu|lo[27]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[27]~414_combout\ = ((\EW|myfetch|instruction_EX\(9)) # (\EW|myfetch|instruction_EX\(10))) # (!\EW|controller|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(9),
	datad => \EW|myfetch|instruction_EX\(10),
	combout => \EW|myalu|lo[27]~414_combout\);

-- Location: LCCOMB_X79_Y35_N24
\EW|myalu|ShiftLeft1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~53_combout\ = (\EW|regis|Equal3~1_combout\ & (((!\EW|myfetch|instruction_EX\(6) & !\EW|myfetch|instruction_EX\(7))) # (!\EW|controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|controller|Equal0~0_combout\,
	datad => \EW|myfetch|instruction_EX\(7),
	combout => \EW|myalu|ShiftLeft1~53_combout\);

-- Location: LCCOMB_X79_Y35_N4
\EW|myalu|ShiftLeft1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~94_combout\ = (\EW|myalu|ShiftLeft1~9_combout\ & ((\EW|regis|readdata2[22]~88_combout\) # ((\EW|regis|readdata2[23]~87_combout\ & \EW|myalu|ShiftLeft1~10_combout\)))) # (!\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|readdata2[23]~87_combout\ & ((\EW|myalu|ShiftLeft1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~9_combout\,
	datab => \EW|regis|readdata2[23]~87_combout\,
	datac => \EW|regis|readdata2[22]~88_combout\,
	datad => \EW|myalu|ShiftLeft1~10_combout\,
	combout => \EW|myalu|ShiftLeft1~94_combout\);

-- Location: LCCOMB_X79_Y35_N26
\EW|myalu|ShiftLeft1~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~95_combout\ = (\EW|myalu|ShiftLeft1~129_combout\) # ((\EW|myalu|ShiftLeft1~94_combout\) # ((\EW|myalu|ShiftLeft1~53_combout\ & \EW|regis|regfile~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~129_combout\,
	datab => \EW|myalu|ShiftLeft1~53_combout\,
	datac => \EW|myalu|ShiftLeft1~94_combout\,
	datad => \EW|regis|regfile~8_combout\,
	combout => \EW|myalu|ShiftLeft1~95_combout\);

-- Location: LCCOMB_X76_Y33_N4
\EW|myalu|ShiftLeft1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~79_combout\ = (\EW|regis|regfile~31_combout\ & ((\EW|myalu|ShiftLeft1~8_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~25_combout\)))) # (!\EW|regis|regfile~31_combout\ & (((\EW|myalu|ShiftLeft1~9_combout\ & 
-- \EW|regis|regfile~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~31_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftLeft1~9_combout\,
	datad => \EW|regis|regfile~25_combout\,
	combout => \EW|myalu|ShiftLeft1~79_combout\);

-- Location: LCCOMB_X76_Y33_N6
\EW|myalu|ShiftLeft1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~78_combout\ = (\EW|regis|regfile~30_combout\ & (\EW|controller|alu_shamt[0]~1_combout\ & ((!\EW|controller|Equal0~0_combout\) # (!\EW|myfetch|instruction_EX\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~30_combout\,
	datab => \EW|myfetch|instruction_EX\(7),
	datac => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft1~78_combout\);

-- Location: LCCOMB_X76_Y33_N22
\EW|myalu|ShiftLeft1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~80_combout\ = (\EW|myalu|ShiftLeft1~79_combout\) # ((\EW|myalu|ShiftLeft1~78_combout\) # ((\EW|regis|regfile~28_combout\ & \EW|myalu|ShiftLeft1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~28_combout\,
	datab => \EW|myalu|ShiftLeft1~10_combout\,
	datac => \EW|myalu|ShiftLeft1~79_combout\,
	datad => \EW|myalu|ShiftLeft1~78_combout\,
	combout => \EW|myalu|ShiftLeft1~80_combout\);

-- Location: LCCOMB_X75_Y36_N2
\EW|myalu|ShiftLeft1~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~97_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & (!\EW|controller|alu_shamt[1]~0_combout\ & \EW|regis|regfile~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|regis|regfile~18_combout\,
	combout => \EW|myalu|ShiftLeft1~97_combout\);

-- Location: LCCOMB_X75_Y36_N20
\EW|myalu|ShiftLeft1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~98_combout\ = (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & (\EW|regis|regfile~19_combout\)) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|regis|regfile~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|regfile~19_combout\,
	datad => \EW|regis|regfile~17_combout\,
	combout => \EW|myalu|ShiftLeft1~98_combout\);

-- Location: LCCOMB_X75_Y36_N14
\EW|myalu|ShiftLeft1~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~99_combout\ = (\EW|myalu|ShiftLeft1~97_combout\) # ((\EW|myalu|ShiftLeft1~98_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~9_combout\,
	datab => \EW|myalu|ShiftLeft1~97_combout\,
	datac => \EW|regis|regfile~29_combout\,
	datad => \EW|myalu|ShiftLeft1~98_combout\,
	combout => \EW|myalu|ShiftLeft1~99_combout\);

-- Location: LCCOMB_X79_Y33_N12
\EW|myalu|ShiftLeft1~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~122_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~80_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~80_combout\,
	datad => \EW|myalu|ShiftLeft1~99_combout\,
	combout => \EW|myalu|ShiftLeft1~122_combout\);

-- Location: LCCOMB_X79_Y33_N22
\EW|myalu|lo[25]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~446_combout\ = (\EW|myalu|lo[27]~415_combout\ & (\EW|myalu|lo[27]~414_combout\)) # (!\EW|myalu|lo[27]~415_combout\ & ((\EW|myalu|lo[27]~414_combout\ & ((\EW|myalu|ShiftLeft1~122_combout\))) # (!\EW|myalu|lo[27]~414_combout\ & 
-- (\EW|myalu|ShiftLeft1~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~415_combout\,
	datab => \EW|myalu|lo[27]~414_combout\,
	datac => \EW|myalu|ShiftLeft1~95_combout\,
	datad => \EW|myalu|ShiftLeft1~122_combout\,
	combout => \EW|myalu|lo[25]~446_combout\);

-- Location: LCCOMB_X77_Y37_N26
\EW|myalu|ShiftLeft1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~50_combout\ = (\EW|myalu|ShiftLeft1~8_combout\ & ((\EW|regis|regfile~27_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~32_combout\)))) # (!\EW|myalu|ShiftLeft1~8_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~8_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~32_combout\,
	datad => \EW|regis|regfile~27_combout\,
	combout => \EW|myalu|ShiftLeft1~50_combout\);

-- Location: LCCOMB_X77_Y37_N0
\EW|myalu|ShiftLeft1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~49_combout\ = (\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(6) & (\EW|regis|regfile~26_combout\ & !\EW|controller|alu_shamt[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|Equal0~0_combout\,
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|regis|regfile~26_combout\,
	datad => \EW|controller|alu_shamt[1]~0_combout\,
	combout => \EW|myalu|ShiftLeft1~49_combout\);

-- Location: LCCOMB_X77_Y37_N12
\EW|myalu|ShiftLeft1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~51_combout\ = (\EW|myalu|ShiftLeft1~50_combout\) # ((\EW|myalu|ShiftLeft1~49_combout\) # ((\EW|regis|regfile~33_combout\ & \EW|myalu|ShiftLeft1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~33_combout\,
	datab => \EW|myalu|ShiftLeft1~10_combout\,
	datac => \EW|myalu|ShiftLeft1~50_combout\,
	datad => \EW|myalu|ShiftLeft1~49_combout\,
	combout => \EW|myalu|ShiftLeft1~51_combout\);

-- Location: LCCOMB_X74_Y39_N20
\EW|regis|readdata2[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[2]~59_combout\ = (!\KEY[2]~input_o\ & (!\EW|regis|Equal3~0_combout\ & !\EW|myfetch|instruction_EX\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \EW|regis|Equal3~0_combout\,
	datad => \EW|myfetch|instruction_EX\(16),
	combout => \EW|regis|readdata2[2]~59_combout\);

-- Location: LCCOMB_X74_Y39_N6
\EW|myalu|ShiftLeft1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~52_combout\ = (\EW|myalu|ShiftLeft1~9_combout\ & ((\EW|regis|readdata2[2]~53_combout\) # ((\EW|regis|readdata2[2]~59_combout\) # (\EW|regis|readdata2[2]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[2]~53_combout\,
	datab => \EW|regis|readdata2[2]~59_combout\,
	datac => \EW|regis|readdata2[2]~52_combout\,
	datad => \EW|myalu|ShiftLeft1~9_combout\,
	combout => \EW|myalu|ShiftLeft1~52_combout\);

-- Location: LCCOMB_X79_Y35_N18
\EW|myalu|ShiftLeft1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~54_combout\ = (\EW|myalu|ShiftLeft1~11_combout\ & ((\EW|regis|readdata2[4]~58_combout\) # ((\EW|myalu|ShiftLeft1~53_combout\ & \EW|regis|regfile~35_combout\)))) # (!\EW|myalu|ShiftLeft1~11_combout\ & (\EW|myalu|ShiftLeft1~53_combout\ 
-- & (\EW|regis|regfile~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~11_combout\,
	datab => \EW|myalu|ShiftLeft1~53_combout\,
	datac => \EW|regis|regfile~35_combout\,
	datad => \EW|regis|readdata2[4]~58_combout\,
	combout => \EW|myalu|ShiftLeft1~54_combout\);

-- Location: LCCOMB_X79_Y35_N20
\EW|myalu|ShiftLeft1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~55_combout\ = (\EW|myalu|ShiftLeft1~52_combout\) # ((\EW|myalu|ShiftLeft1~54_combout\) # ((\EW|myalu|ShiftLeft1~10_combout\ & \EW|regis|readdata2[3]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|regis|readdata2[3]~66_combout\,
	datac => \EW|myalu|ShiftLeft1~52_combout\,
	datad => \EW|myalu|ShiftLeft1~54_combout\,
	combout => \EW|myalu|ShiftLeft1~55_combout\);

-- Location: LCCOMB_X79_Y35_N2
\EW|myalu|ShiftLeft1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~56_combout\ = (\EW|myalu|ShiftLeft1~18_combout\ & ((\EW|myalu|ShiftLeft1~51_combout\) # ((\EW|controller|alu_shamt[2]~2_combout\ & \EW|myalu|ShiftLeft1~55_combout\)))) # (!\EW|myalu|ShiftLeft1~18_combout\ & 
-- (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~18_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~51_combout\,
	datad => \EW|myalu|ShiftLeft1~55_combout\,
	combout => \EW|myalu|ShiftLeft1~56_combout\);

-- Location: LCCOMB_X79_Y35_N12
\EW|myalu|ShiftLeft1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~57_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftLeft1~56_combout\) # ((\EW|myalu|ShiftLeft0~66_combout\ & \EW|myalu|ShiftLeft1~23_combout\)))) # (!\EW|controller|alu_shamt[3]~3_combout\ & 
-- (\EW|myalu|ShiftLeft0~66_combout\ & (\EW|myalu|ShiftLeft1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myalu|ShiftLeft0~66_combout\,
	datac => \EW|myalu|ShiftLeft1~23_combout\,
	datad => \EW|myalu|ShiftLeft1~56_combout\,
	combout => \EW|myalu|ShiftLeft1~57_combout\);

-- Location: LCCOMB_X79_Y33_N0
\EW|myalu|lo[25]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~447_combout\ = (\EW|myalu|lo[27]~415_combout\ & ((\EW|myalu|lo[25]~446_combout\ & ((!\EW|myalu|ShiftLeft1~57_combout\))) # (!\EW|myalu|lo[25]~446_combout\ & (\EW|regis|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|myalu|lo[27]~415_combout\,
	datac => \EW|myalu|lo[25]~446_combout\,
	datad => \EW|myalu|ShiftLeft1~57_combout\,
	combout => \EW|myalu|lo[25]~447_combout\);

-- Location: LCCOMB_X79_Y33_N18
\EW|myalu|lo[25]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~448_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[25]~446_combout\ & ((!\EW|myalu|lo[25]~447_combout\))) # (!\EW|myalu|lo[25]~446_combout\ & (\EW|myalu|ShiftLeft1~101_combout\ & \EW|myalu|lo[25]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|ShiftLeft1~101_combout\,
	datac => \EW|myalu|lo[25]~446_combout\,
	datad => \EW|myalu|lo[25]~447_combout\,
	combout => \EW|myalu|lo[25]~448_combout\);

-- Location: LCCOMB_X73_Y33_N10
\EW|myalu|ShiftRight0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~57_combout\ = (!\EW|myalu|ShiftRight0~56_combout\ & (\EW|myalu|ShiftRight0~37_combout\ & \EW|myalu|ShiftRight0~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~56_combout\,
	datac => \EW|myalu|ShiftRight0~37_combout\,
	datad => \EW|myalu|ShiftRight0~55_combout\,
	combout => \EW|myalu|ShiftRight0~57_combout\);

-- Location: LCCOMB_X73_Y33_N28
\EW|myalu|lo[25]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~449_combout\ = (\EW|myalu|lo[27]~421_combout\ & (\EW|myalu|lo[27]~420_combout\ & ((\EW|myalu|ShiftRight0~57_combout\)))) # (!\EW|myalu|lo[27]~421_combout\ & (((\EW|myalu|lo[25]~448_combout\)) # (!\EW|myalu|lo[27]~420_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~421_combout\,
	datab => \EW|myalu|lo[27]~420_combout\,
	datac => \EW|myalu|lo[25]~448_combout\,
	datad => \EW|myalu|ShiftRight0~57_combout\,
	combout => \EW|myalu|lo[25]~449_combout\);

-- Location: LCCOMB_X73_Y33_N22
\EW|myalu|lo[25]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~450_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|lo[25]~449_combout\ & ((\EW|myalu|ShiftRight1~59_combout\))) # (!\EW|myalu|lo[25]~449_combout\ & (\EW|myalu|Add4~168_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ 
-- & (((\EW|myalu|lo[25]~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~168_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|ShiftRight1~59_combout\,
	datad => \EW|myalu|lo[25]~449_combout\,
	combout => \EW|myalu|lo[25]~450_combout\);

-- Location: LCCOMB_X73_Y33_N18
\EW|myalu|lo[25]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~452_combout\ = (\EW|myalu|lo[25]~451_combout\ & (((\EW|myalu|Mult0|auto_generated|op_1~14_combout\)) # (!\EW|controller|alu_op[2]~5_combout\))) # (!\EW|myalu|lo[25]~451_combout\ & (\EW|controller|alu_op[2]~5_combout\ & 
-- ((\EW|myalu|Mult1|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[25]~451_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|Mult0|auto_generated|op_1~14_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~14_combout\,
	combout => \EW|myalu|lo[25]~452_combout\);

-- Location: LCCOMB_X73_Y33_N16
\EW|myalu|lo[25]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~453_combout\ = (\EW|myalu|lo[27]~427_combout\ & ((\EW|myalu|lo[27]~355_combout\ & (\EW|myalu|lo[25]~450_combout\)) # (!\EW|myalu|lo[27]~355_combout\ & ((\EW|myalu|lo[25]~452_combout\))))) # (!\EW|myalu|lo[27]~427_combout\ & 
-- (!\EW|myalu|lo[27]~355_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~427_combout\,
	datab => \EW|myalu|lo[27]~355_combout\,
	datac => \EW|myalu|lo[25]~450_combout\,
	datad => \EW|myalu|lo[25]~452_combout\,
	combout => \EW|myalu|lo[25]~453_combout\);

-- Location: LCCOMB_X73_Y33_N6
\EW|myalu|lo[25]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~454_combout\ = (\EW|myalu|lo[1]~597_combout\ & ((\EW|regis|readdata2[25]~85_combout\ & ((\EW|regis|readdata1[25]~89_combout\) # (!\EW|myalu|lo[25]~453_combout\))) # (!\EW|regis|readdata2[25]~85_combout\ & 
-- (\EW|regis|readdata1[25]~89_combout\ & !\EW|myalu|lo[25]~453_combout\)))) # (!\EW|myalu|lo[1]~597_combout\ & (((\EW|myalu|lo[25]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[25]~85_combout\,
	datab => \EW|regis|readdata1[25]~89_combout\,
	datac => \EW|myalu|lo[1]~597_combout\,
	datad => \EW|myalu|lo[25]~453_combout\,
	combout => \EW|myalu|lo[25]~454_combout\);

-- Location: LCCOMB_X67_Y33_N16
\EW|myalu|lo[25]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~455_combout\ = (\EW|myalu|lo[27]~343_combout\ & ((\EW|myalu|lo[25]~616_combout\) # ((\EW|myalu|lo[27]~342_combout\)))) # (!\EW|myalu|lo[27]~343_combout\ & (((!\EW|myalu|lo[27]~342_combout\ & \EW|myalu|lo[25]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~343_combout\,
	datab => \EW|myalu|lo[25]~616_combout\,
	datac => \EW|myalu|lo[27]~342_combout\,
	datad => \EW|myalu|lo[25]~454_combout\,
	combout => \EW|myalu|lo[25]~455_combout\);

-- Location: LCCOMB_X67_Y33_N6
\EW|myalu|lo[25]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~456_combout\ = (\EW|myalu|lo[27]~344_combout\ & ((\EW|myalu|lo[25]~455_combout\ & (\EW|myalu|ShiftLeft0~38_combout\)) # (!\EW|myalu|lo[25]~455_combout\ & ((\EW|myalu|ShiftLeft0~64_combout\))))) # (!\EW|myalu|lo[27]~344_combout\ & 
-- (((\EW|myalu|lo[25]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~344_combout\,
	datab => \EW|myalu|ShiftLeft0~38_combout\,
	datac => \EW|myalu|ShiftLeft0~64_combout\,
	datad => \EW|myalu|lo[25]~455_combout\,
	combout => \EW|myalu|lo[25]~456_combout\);

-- Location: LCCOMB_X67_Y33_N24
\EW|myalu|lo[25]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[25]~457_combout\ = (\EW|myalu|lo[24]~413_combout\ & ((\EW|myalu|lo[25]~456_combout\) # ((\EW|myalu|lo[18]~364_combout\ & \EW|myalu|Add4~136_combout\)))) # (!\EW|myalu|lo[24]~413_combout\ & (\EW|myalu|lo[18]~364_combout\ & 
-- (\EW|myalu|Add4~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[24]~413_combout\,
	datab => \EW|myalu|lo[18]~364_combout\,
	datac => \EW|myalu|Add4~136_combout\,
	datad => \EW|myalu|lo[25]~456_combout\,
	combout => \EW|myalu|lo[25]~457_combout\);

-- Location: LCCOMB_X67_Y33_N14
\EW|lo_WB[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|lo_WB[25]~feeder_combout\ = \EW|myalu|lo[25]~457_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myalu|lo[25]~457_combout\,
	combout => \EW|lo_WB[25]~feeder_combout\);

-- Location: FF_X67_Y33_N15
\EW|lo_WB[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|lo_WB[25]~feeder_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(25));

-- Location: FF_X67_Y33_N25
\EW|r_WB[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[25]~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(25));

-- Location: LCCOMB_X65_Y33_N18
\EW|regdata_WB[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[25]~12_combout\ = (\EW|regsel_WB\(0) & (\EW|regsel_WB\(1))) # (!\EW|regsel_WB\(0) & ((\EW|regsel_WB\(1) & (\EW|lo_WB\(25))) # (!\EW|regsel_WB\(1) & ((\EW|r_WB\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|regsel_WB\(1),
	datac => \EW|lo_WB\(25),
	datad => \EW|r_WB\(25),
	combout => \EW|regdata_WB[25]~12_combout\);

-- Location: LCCOMB_X65_Y33_N24
\EW|regdata_WB[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[25]~13_combout\ = (\EW|regsel_WB\(0) & ((\EW|regdata_WB[25]~12_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a25\)) # (!\EW|regdata_WB[25]~12_combout\ & ((\EW|hi_WB\(25)))))) # (!\EW|regsel_WB\(0) & 
-- (((\EW|regdata_WB[25]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a25\,
	datab => \EW|regsel_WB\(0),
	datac => \EW|hi_WB\(25),
	datad => \EW|regdata_WB[25]~12_combout\,
	combout => \EW|regdata_WB[25]~13_combout\);

-- Location: LCCOMB_X65_Y33_N20
\EW|regdata_WB[25]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[25]~14_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[25]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[25]~13_combout\,
	combout => \EW|regdata_WB[25]~14_combout\);

-- Location: LCCOMB_X67_Y37_N16
\EW|regis|regfile~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~42_combout\ = (\EW|regis|regfile_rtl_0_bypass\(64) & ((\EW|regis|regfile~23_combout\ & (\EW|regis|regfile_rtl_0_bypass\(63))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a26\))))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(64) & (((\EW|regis|regfile_rtl_0_bypass\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(64),
	datab => \EW|regis|regfile~23_combout\,
	datac => \EW|regis|regfile_rtl_0_bypass\(63),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a26\,
	combout => \EW|regis|regfile~42_combout\);

-- Location: LCCOMB_X69_Y34_N22
\EW|myalu|lo[26]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~614_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|regfile~42_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~0_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|regfile~42_combout\,
	combout => \EW|myalu|lo[26]~614_combout\);

-- Location: LCCOMB_X76_Y32_N26
\EW|myalu|ShiftRight1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~47_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & (\EW|regis|regfile~24_combout\)) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftRight1~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|regis|regfile~24_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftRight1~38_combout\,
	combout => \EW|myalu|ShiftRight1~47_combout\);

-- Location: LCCOMB_X76_Y32_N20
\EW|myalu|ShiftRight1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~26_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~4_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~6_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~6_combout\,
	datad => \EW|regis|regfile~4_combout\,
	combout => \EW|myalu|ShiftRight1~26_combout\);

-- Location: LCCOMB_X76_Y32_N6
\EW|myalu|ShiftRight1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~77_combout\ = (\EW|myalu|ShiftRight1~47_combout\) # ((!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight1~27_combout\) # (\EW|myalu|ShiftRight1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~27_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftRight1~47_combout\,
	datad => \EW|myalu|ShiftRight1~26_combout\,
	combout => \EW|myalu|ShiftRight1~77_combout\);

-- Location: LCCOMB_X76_Y32_N28
\EW|myalu|ShiftRight1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~57_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftRight1~77_combout\))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|regis|regfile~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|regfile~24_combout\,
	datad => \EW|myalu|ShiftRight1~77_combout\,
	combout => \EW|myalu|ShiftRight1~57_combout\);

-- Location: LCCOMB_X76_Y32_N8
\EW|myalu|ShiftRight0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~34_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (!\EW|controller|alu_shamt[1]~0_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|regis|Equal3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|regis|Equal3~1_combout\,
	combout => \EW|myalu|ShiftRight0~34_combout\);

-- Location: LCCOMB_X75_Y32_N26
\EW|myalu|ShiftRight1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~27_combout\ = (\EW|regis|regfile~7_combout\ & ((\EW|myalu|ShiftLeft1~11_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~9_combout\)))) # (!\EW|regis|regfile~7_combout\ & (\EW|myalu|ShiftLeft1~8_combout\ & 
-- ((\EW|regis|regfile~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~7_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftLeft1~11_combout\,
	datad => \EW|regis|regfile~9_combout\,
	combout => \EW|myalu|ShiftRight1~27_combout\);

-- Location: LCCOMB_X76_Y32_N10
\EW|myalu|ShiftRight1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~28_combout\ = (\EW|myalu|ShiftRight1~27_combout\) # (\EW|myalu|ShiftRight1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|ShiftRight1~27_combout\,
	datad => \EW|myalu|ShiftRight1~26_combout\,
	combout => \EW|myalu|ShiftRight1~28_combout\);

-- Location: LCCOMB_X76_Y32_N0
\EW|myalu|ShiftRight0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~26_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|regis|Equal3~1_combout\ & (\EW|myalu|ShiftRight1~38_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (((\EW|myalu|ShiftRight1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|myalu|ShiftRight1~38_combout\,
	datac => \EW|controller|alu_shamt[2]~2_combout\,
	datad => \EW|myalu|ShiftRight1~28_combout\,
	combout => \EW|myalu|ShiftRight0~26_combout\);

-- Location: LCCOMB_X76_Y32_N2
\EW|myalu|ShiftRight0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~35_combout\ = (\EW|myalu|ShiftRight0~34_combout\ & \EW|myalu|ShiftRight0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|ShiftRight0~34_combout\,
	datad => \EW|myalu|ShiftRight0~26_combout\,
	combout => \EW|myalu|ShiftRight0~35_combout\);

-- Location: LCCOMB_X77_Y36_N24
\EW|myalu|lo[26]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~416_combout\ = (\EW|myalu|lo[27]~415_combout\ & ((\EW|myalu|ShiftLeft1~107_combout\))) # (!\EW|myalu|lo[27]~415_combout\ & (\EW|myalu|ShiftLeft1~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|lo[27]~415_combout\,
	datac => \EW|myalu|ShiftLeft1~110_combout\,
	datad => \EW|myalu|ShiftLeft1~107_combout\,
	combout => \EW|myalu|lo[26]~416_combout\);

-- Location: LCCOMB_X76_Y30_N8
\EW|myalu|lo[26]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~417_combout\ = (\EW|myalu|lo[27]~414_combout\ & (((\EW|myalu|lo[27]~415_combout\)))) # (!\EW|myalu|lo[27]~414_combout\ & (\EW|regis|Equal3~1_combout\ & ((\EW|myalu|lo[26]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~414_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|lo[27]~415_combout\,
	datad => \EW|myalu|lo[26]~416_combout\,
	combout => \EW|myalu|lo[26]~417_combout\);

-- Location: LCCOMB_X77_Y33_N2
\EW|myalu|ShiftLeft1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~44_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~39_combout\) # ((\EW|myalu|ShiftLeft1~18_combout\ & \EW|myalu|ShiftLeft1~29_combout\)))) # (!\EW|controller|alu_shamt[2]~2_combout\ & 
-- (\EW|myalu|ShiftLeft1~18_combout\ & (\EW|myalu|ShiftLeft1~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftLeft1~18_combout\,
	datac => \EW|myalu|ShiftLeft1~29_combout\,
	datad => \EW|myalu|ShiftLeft1~39_combout\,
	combout => \EW|myalu|ShiftLeft1~44_combout\);

-- Location: LCCOMB_X76_Y30_N16
\EW|myalu|ShiftLeft1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~45_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (((\EW|myalu|ShiftLeft1~44_combout\)))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~35_combout\,
	datad => \EW|myalu|ShiftLeft1~44_combout\,
	combout => \EW|myalu|ShiftLeft1~45_combout\);

-- Location: LCCOMB_X76_Y30_N2
\EW|myalu|lo[26]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~418_combout\ = (\EW|myalu|lo[27]~414_combout\ & ((\EW|myalu|lo[26]~417_combout\ & ((\EW|myalu|ShiftLeft1~45_combout\))) # (!\EW|myalu|lo[26]~417_combout\ & (\EW|myalu|ShiftLeft1~120_combout\)))) # (!\EW|myalu|lo[27]~414_combout\ & 
-- (((\EW|myalu|lo[26]~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~120_combout\,
	datab => \EW|myalu|lo[27]~414_combout\,
	datac => \EW|myalu|lo[26]~417_combout\,
	datad => \EW|myalu|ShiftLeft1~45_combout\,
	combout => \EW|myalu|lo[26]~418_combout\);

-- Location: LCCOMB_X76_Y30_N24
\EW|myalu|lo[26]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~419_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|lo[26]~418_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|lo[26]~418_combout\,
	combout => \EW|myalu|lo[26]~419_combout\);

-- Location: LCCOMB_X76_Y30_N12
\EW|myalu|lo[26]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~422_combout\ = (\EW|myalu|lo[27]~421_combout\ & (\EW|myalu|ShiftRight0~35_combout\ & (\EW|myalu|lo[27]~420_combout\))) # (!\EW|myalu|lo[27]~421_combout\ & (((\EW|myalu|lo[26]~419_combout\) # (!\EW|myalu|lo[27]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~421_combout\,
	datab => \EW|myalu|ShiftRight0~35_combout\,
	datac => \EW|myalu|lo[27]~420_combout\,
	datad => \EW|myalu|lo[26]~419_combout\,
	combout => \EW|myalu|lo[26]~422_combout\);

-- Location: LCCOMB_X69_Y34_N4
\EW|myalu|lo[26]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~423_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|lo[26]~422_combout\ & ((\EW|myalu|ShiftRight1~57_combout\))) # (!\EW|myalu|lo[26]~422_combout\ & (\EW|myalu|Add4~168_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ 
-- & (((\EW|myalu|lo[26]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~168_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|ShiftRight1~57_combout\,
	datad => \EW|myalu|lo[26]~422_combout\,
	combout => \EW|myalu|lo[26]~423_combout\);

-- Location: LCCOMB_X69_Y34_N14
\EW|myalu|lo[26]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~424_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult1|auto_generated|op_1~16_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|regfile~42_combout\ & (!\EW|regis|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~42_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~16_combout\,
	combout => \EW|myalu|lo[26]~424_combout\);

-- Location: LCCOMB_X69_Y34_N16
\EW|myalu|lo[26]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~425_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult0|auto_generated|op_1~16_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|Equal3~1_combout\ & (\EW|regis|regfile~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|regis|regfile~9_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~16_combout\,
	combout => \EW|myalu|lo[26]~425_combout\);

-- Location: LCCOMB_X69_Y34_N2
\EW|myalu|lo[26]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~426_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[26]~425_combout\))) # (!\EW|controller|alu_op[2]~5_combout\ & (!\EW|myalu|lo[26]~424_combout\ & 
-- !\EW|myalu|lo[26]~425_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & (\EW|myalu|lo[26]~424_combout\ $ (((!\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|lo[26]~425_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|lo[26]~424_combout\,
	datad => \EW|myalu|lo[26]~425_combout\,
	combout => \EW|myalu|lo[26]~426_combout\);

-- Location: LCCOMB_X69_Y34_N28
\EW|myalu|lo[26]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~428_combout\ = (\EW|myalu|lo[27]~355_combout\ & (\EW|myalu|lo[27]~427_combout\ & (\EW|myalu|lo[26]~423_combout\))) # (!\EW|myalu|lo[27]~355_combout\ & (((\EW|myalu|lo[26]~426_combout\)) # (!\EW|myalu|lo[27]~427_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~355_combout\,
	datab => \EW|myalu|lo[27]~427_combout\,
	datac => \EW|myalu|lo[26]~423_combout\,
	datad => \EW|myalu|lo[26]~426_combout\,
	combout => \EW|myalu|lo[26]~428_combout\);

-- Location: LCCOMB_X69_Y34_N18
\EW|myalu|lo[26]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~429_combout\ = (\EW|myalu|lo[1]~597_combout\ & ((\EW|regis|readdata2[26]~84_combout\ & ((\EW|regis|readdata1[26]~88_combout\) # (!\EW|myalu|lo[26]~428_combout\))) # (!\EW|regis|readdata2[26]~84_combout\ & 
-- (\EW|regis|readdata1[26]~88_combout\ & !\EW|myalu|lo[26]~428_combout\)))) # (!\EW|myalu|lo[1]~597_combout\ & (((\EW|myalu|lo[26]~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[1]~597_combout\,
	datab => \EW|regis|readdata2[26]~84_combout\,
	datac => \EW|regis|readdata1[26]~88_combout\,
	datad => \EW|myalu|lo[26]~428_combout\,
	combout => \EW|myalu|lo[26]~429_combout\);

-- Location: LCCOMB_X69_Y34_N20
\EW|myalu|lo[26]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~430_combout\ = (\EW|myalu|lo[27]~342_combout\ & (\EW|myalu|lo[27]~343_combout\)) # (!\EW|myalu|lo[27]~342_combout\ & ((\EW|myalu|lo[27]~343_combout\ & (\EW|myalu|lo[26]~614_combout\)) # (!\EW|myalu|lo[27]~343_combout\ & 
-- ((\EW|myalu|lo[26]~429_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~342_combout\,
	datab => \EW|myalu|lo[27]~343_combout\,
	datac => \EW|myalu|lo[26]~614_combout\,
	datad => \EW|myalu|lo[26]~429_combout\,
	combout => \EW|myalu|lo[26]~430_combout\);

-- Location: LCCOMB_X66_Y34_N24
\EW|myalu|lo[26]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~431_combout\ = (\EW|myalu|lo[27]~344_combout\ & ((\EW|myalu|lo[26]~430_combout\ & (\EW|myalu|ShiftLeft0~32_combout\)) # (!\EW|myalu|lo[26]~430_combout\ & ((\EW|myalu|ShiftLeft0~62_combout\))))) # (!\EW|myalu|lo[27]~344_combout\ & 
-- (((\EW|myalu|lo[26]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~32_combout\,
	datab => \EW|myalu|ShiftLeft0~62_combout\,
	datac => \EW|myalu|lo[27]~344_combout\,
	datad => \EW|myalu|lo[26]~430_combout\,
	combout => \EW|myalu|lo[26]~431_combout\);

-- Location: LCCOMB_X66_Y34_N10
\EW|myalu|lo[26]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[26]~432_combout\ = (\EW|myalu|Add4~138_combout\ & ((\EW|myalu|lo[18]~364_combout\) # ((\EW|myalu|lo[24]~413_combout\ & \EW|myalu|lo[26]~431_combout\)))) # (!\EW|myalu|Add4~138_combout\ & (((\EW|myalu|lo[24]~413_combout\ & 
-- \EW|myalu|lo[26]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~138_combout\,
	datab => \EW|myalu|lo[18]~364_combout\,
	datac => \EW|myalu|lo[24]~413_combout\,
	datad => \EW|myalu|lo[26]~431_combout\,
	combout => \EW|myalu|lo[26]~432_combout\);

-- Location: FF_X66_Y34_N9
\EW|lo_WB[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[26]~432_combout\,
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(26));

-- Location: LCCOMB_X74_Y35_N14
\EW|myalu|hi[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(26) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[26]~36_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[26]~36_combout\,
	datac => \EW|myalu|hi\(26),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(26));

-- Location: FF_X66_Y34_N19
\EW|hi_WB[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(26),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(26));

-- Location: LCCOMB_X66_Y34_N18
\EW|regdata_WB[26]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[26]~15_combout\ = (\EW|regsel_WB\(0) & (((\EW|hi_WB\(26)) # (\EW|regsel_WB\(1))))) # (!\EW|regsel_WB\(0) & (\EW|r_WB\(26) & ((!\EW|regsel_WB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|r_WB\(26),
	datab => \EW|regsel_WB\(0),
	datac => \EW|hi_WB\(26),
	datad => \EW|regsel_WB\(1),
	combout => \EW|regdata_WB[26]~15_combout\);

-- Location: LCCOMB_X66_Y34_N8
\EW|regdata_WB[26]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[26]~16_combout\ = (\EW|regsel_WB\(1) & ((\EW|regdata_WB[26]~15_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a26\)) # (!\EW|regdata_WB[26]~15_combout\ & ((\EW|lo_WB\(26)))))) # (!\EW|regsel_WB\(1) & 
-- (((\EW|regdata_WB[26]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a26\,
	datab => \EW|regsel_WB\(1),
	datac => \EW|lo_WB\(26),
	datad => \EW|regdata_WB[26]~15_combout\,
	combout => \EW|regdata_WB[26]~16_combout\);

-- Location: LCCOMB_X66_Y34_N20
\EW|regdata_WB[26]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[26]~17_combout\ = (\EW|regdata_WB[26]~16_combout\ & !\EW|regsel_WB\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regdata_WB[26]~16_combout\,
	datac => \EW|regsel_WB\(2),
	combout => \EW|regdata_WB[26]~17_combout\);

-- Location: FF_X74_Y36_N17
\EW|regis|regfile_rtl_1_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[26]~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(63));

-- Location: LCCOMB_X74_Y36_N16
\EW|regis|regfile~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~9_combout\ = (\EW|regis|regfile_rtl_1_bypass\(64) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(63))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a26\))))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(64) & (((\EW|regis|regfile_rtl_1_bypass\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(64),
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|regfile_rtl_1_bypass\(63),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a26\,
	combout => \EW|regis|regfile~9_combout\);

-- Location: LCCOMB_X79_Y36_N24
\EW|myalu|ShiftRight1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~19_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~8_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~9_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~9_combout\,
	datad => \EW|regis|regfile~8_combout\,
	combout => \EW|myalu|ShiftRight1~19_combout\);

-- Location: LCCOMB_X80_Y36_N12
\EW|myalu|ShiftRight0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~82_combout\ = (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftRight1~20_combout\) # (\EW|myalu|ShiftRight1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~20_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|controller|alu_shamt[3]~3_combout\,
	datad => \EW|myalu|ShiftRight1~19_combout\,
	combout => \EW|myalu|ShiftRight0~82_combout\);

-- Location: LCCOMB_X80_Y36_N16
\EW|myalu|ShiftRight1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~79_combout\ = (\EW|myalu|ShiftRight0~83_combout\ & ((\EW|myfetch|instruction_EX\(16)) # ((\EW|regis|Equal3~0_combout\)))) # (!\EW|myalu|ShiftRight0~83_combout\ & (\EW|myalu|ShiftRight0~82_combout\ & ((\EW|myfetch|instruction_EX\(16)) 
-- # (\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~83_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|myalu|ShiftRight0~82_combout\,
	combout => \EW|myalu|ShiftRight1~79_combout\);

-- Location: LCCOMB_X80_Y36_N8
\EW|myalu|ShiftRight0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~84_combout\ = (\EW|myalu|ShiftRight1~79_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & !\EW|controller|alu_shamt[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~8_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|controller|alu_shamt[3]~3_combout\,
	datad => \EW|myalu|ShiftRight1~79_combout\,
	combout => \EW|myalu|ShiftRight0~84_combout\);

-- Location: LCCOMB_X76_Y37_N22
\EW|myalu|lo[31]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~400_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~117_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~119_combout\,
	datad => \EW|myalu|ShiftLeft1~117_combout\,
	combout => \EW|myalu|lo[31]~400_combout\);

-- Location: LCCOMB_X76_Y37_N0
\EW|myalu|lo[23]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~104_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~14_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~17_combout\,
	datad => \EW|myalu|ShiftLeft1~14_combout\,
	combout => \EW|myalu|lo[23]~104_combout\);

-- Location: LCCOMB_X76_Y37_N10
\EW|myalu|lo[23]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~568_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|lo[31]~400_combout\)) # (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|lo[23]~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|lo[31]~400_combout\,
	datad => \EW|myalu|lo[23]~104_combout\,
	combout => \EW|myalu|lo[23]~568_combout\);

-- Location: LCCOMB_X76_Y37_N8
\EW|myalu|ShiftLeft1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~67_combout\ = (\EW|myalu|ShiftLeft1~18_combout\ & \EW|myalu|ShiftLeft1~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|ShiftLeft1~18_combout\,
	datad => \EW|myalu|ShiftLeft1~21_combout\,
	combout => \EW|myalu|ShiftLeft1~67_combout\);

-- Location: LCCOMB_X76_Y37_N2
\EW|myalu|ShiftLeft1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~68_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftLeft1~67_combout\) # ((\EW|controller|alu_shamt[2]~2_combout\ & \EW|myalu|ShiftLeft1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftLeft1~67_combout\,
	datad => \EW|myalu|ShiftLeft1~24_combout\,
	combout => \EW|myalu|ShiftLeft1~68_combout\);

-- Location: LCCOMB_X75_Y37_N18
\EW|myalu|lo[23]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~569_combout\ = (\EW|myalu|lo[18]~98_combout\ & (\EW|regis|Equal3~1_combout\ & (\EW|myalu|lo[23]~568_combout\))) # (!\EW|myalu|lo[18]~98_combout\ & (((\EW|myalu|ShiftLeft1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|lo[23]~568_combout\,
	datad => \EW|myalu|ShiftLeft1~68_combout\,
	combout => \EW|myalu|lo[23]~569_combout\);

-- Location: LCCOMB_X74_Y36_N30
\EW|myalu|lo[23]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~570_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((\EW|myalu|lo[23]~569_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & (\EW|myalu|lo[18]~98_combout\ & (\EW|myalu|ShiftRight0~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|myalu|ShiftRight0~84_combout\,
	datad => \EW|myalu|lo[23]~569_combout\,
	combout => \EW|myalu|lo[23]~570_combout\);

-- Location: LCCOMB_X80_Y36_N6
\EW|myalu|lo[23]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~567_combout\ = (\EW|myalu|lo[18]~98_combout\ & ((\EW|myalu|ShiftRight0~83_combout\) # ((\EW|myalu|ShiftRight0~82_combout\)))) # (!\EW|myalu|lo[18]~98_combout\ & (((\EW|regis|regfile~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~83_combout\,
	datab => \EW|myalu|lo[18]~98_combout\,
	datac => \EW|regis|regfile~24_combout\,
	datad => \EW|myalu|ShiftRight0~82_combout\,
	combout => \EW|myalu|lo[23]~567_combout\);

-- Location: LCCOMB_X80_Y36_N18
\EW|myalu|lo[23]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~628_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (\EW|myalu|lo[23]~567_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~0_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|myalu|lo[23]~567_combout\,
	combout => \EW|myalu|lo[23]~628_combout\);

-- Location: LCCOMB_X74_Y36_N28
\EW|myalu|lo[23]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~571_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[23]~628_combout\) # ((!\EW|controller|alu_op[1]~14_combout\ & \EW|myalu|lo[23]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|lo[23]~570_combout\,
	datad => \EW|myalu|lo[23]~628_combout\,
	combout => \EW|myalu|lo[23]~571_combout\);

-- Location: LCCOMB_X69_Y36_N28
\EW|myalu|lo[0]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~118_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myfetch|instruction_EX\(26)) # (!\EW|controller|alu_op[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myfetch|instruction_EX\(26),
	datac => \EW|controller|alu_op[0]~20_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[0]~118_combout\);

-- Location: LCCOMB_X69_Y33_N8
\EW|myalu|lo[23]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~572_combout\ = (\EW|myalu|Add4~132_combout\ & \EW|myalu|lo[0]~118_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|Add4~132_combout\,
	datad => \EW|myalu|lo[0]~118_combout\,
	combout => \EW|myalu|lo[23]~572_combout\);

-- Location: LCCOMB_X69_Y33_N20
\EW|myalu|lo[23]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~573_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # ((\EW|regis|readdata1[23]~91_combout\ & \EW|regis|readdata2[23]~87_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & 
-- (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|regis|readdata1[23]~91_combout\) # (\EW|regis|readdata2[23]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[23]~91_combout\,
	datab => \EW|regis|readdata2[23]~87_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[23]~573_combout\);

-- Location: LCCOMB_X69_Y33_N14
\EW|myalu|lo[23]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~574_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|lo[23]~573_combout\))) # (!\EW|controller|alu_op[1]~14_combout\ & (\EW|myalu|Add4~132_combout\)))) # 
-- (!\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|lo[23]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|Add4~132_combout\,
	datad => \EW|myalu|lo[23]~573_combout\,
	combout => \EW|myalu|lo[23]~574_combout\);

-- Location: LCCOMB_X69_Y33_N22
\EW|myalu|Add4~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~166_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult1|auto_generated|op_1~10_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|readdata1[23]~91_combout\ $ ((\EW|regis|readdata2[23]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[23]~91_combout\,
	datab => \EW|regis|readdata2[23]~87_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~10_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|Add4~166_combout\);

-- Location: LCCOMB_X69_Y33_N0
\EW|myalu|Add4~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~167_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult0|auto_generated|op_1~10_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & (!\EW|regis|readdata2[23]~87_combout\ & (!\EW|regis|readdata1[23]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|regis|readdata2[23]~87_combout\,
	datac => \EW|regis|readdata1[23]~91_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~10_combout\,
	combout => \EW|myalu|Add4~167_combout\);

-- Location: LCCOMB_X69_Y33_N2
\EW|myalu|lo[23]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~575_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|lo[23]~574_combout\ & ((\EW|myalu|Add4~167_combout\))) # (!\EW|myalu|lo[23]~574_combout\ & (\EW|myalu|Add4~166_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & 
-- (\EW|myalu|lo[23]~574_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|myalu|lo[23]~574_combout\,
	datac => \EW|myalu|Add4~166_combout\,
	datad => \EW|myalu|Add4~167_combout\,
	combout => \EW|myalu|lo[23]~575_combout\);

-- Location: LCCOMB_X69_Y33_N28
\EW|myalu|lo[23]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~576_combout\ = (\EW|controller|alu_op[3]~9_combout\ & (\EW|controller|rdrt[0]~2_combout\)) # (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|controller|rdrt[0]~2_combout\ & (\EW|myalu|lo[23]~572_combout\)) # 
-- (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|myalu|lo[23]~575_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~9_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|myalu|lo[23]~572_combout\,
	datad => \EW|myalu|lo[23]~575_combout\,
	combout => \EW|myalu|lo[23]~576_combout\);

-- Location: LCCOMB_X69_Y33_N16
\EW|myalu|lo[23]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[23]~579_combout\ = (\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|lo[23]~576_combout\ & (\EW|myalu|lo[23]~578_combout\)) # (!\EW|myalu|lo[23]~576_combout\ & ((\EW|myalu|lo[23]~571_combout\))))) # (!\EW|controller|alu_op[3]~9_combout\ & 
-- (((\EW|myalu|lo[23]~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[23]~578_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[23]~571_combout\,
	datad => \EW|myalu|lo[23]~576_combout\,
	combout => \EW|myalu|lo[23]~579_combout\);

-- Location: FF_X69_Y33_N17
\EW|lo_WB[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[23]~579_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(23));

-- Location: FF_X69_Y33_N31
\EW|r_WB[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[23]~579_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(23));

-- Location: LCCOMB_X69_Y33_N30
\EW|regdata_WB[23]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[23]~18_combout\ = (\EW|regsel_WB\(1) & ((\EW|lo_WB\(23)) # ((\EW|regsel_WB\(0))))) # (!\EW|regsel_WB\(1) & (((\EW|r_WB\(23) & !\EW|regsel_WB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|lo_WB\(23),
	datac => \EW|r_WB\(23),
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[23]~18_combout\);

-- Location: LCCOMB_X70_Y36_N30
\EW|regdata_WB[23]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[23]~19_combout\ = (\EW|regsel_WB\(0) & ((\EW|regdata_WB[23]~18_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a23\)) # (!\EW|regdata_WB[23]~18_combout\ & ((\EW|hi_WB\(23)))))) # (!\EW|regsel_WB\(0) & 
-- (((\EW|regdata_WB[23]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a23\,
	datab => \EW|regsel_WB\(0),
	datac => \EW|hi_WB\(23),
	datad => \EW|regdata_WB[23]~18_combout\,
	combout => \EW|regdata_WB[23]~19_combout\);

-- Location: LCCOMB_X70_Y36_N28
\EW|regdata_WB[23]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[23]~20_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[23]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(2),
	datac => \EW|regdata_WB[23]~19_combout\,
	combout => \EW|regdata_WB[23]~20_combout\);

-- Location: LCCOMB_X72_Y39_N12
\EW|regis|readdata2[18]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[18]~64_combout\ = (\EW|regis|regfile_rtl_1_bypass\(48) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a18\))) # (!\EW|regis|regfile_rtl_1_bypass\(48) & (\EW|regis|regfile_rtl_1_bypass\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(48),
	datac => \EW|regis|regfile_rtl_1_bypass\(47),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a18\,
	combout => \EW|regis|readdata2[18]~64_combout\);

-- Location: LCCOMB_X72_Y39_N16
\EW|regis|readdata2[18]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[18]~65_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(47))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|readdata2[18]~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(47),
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|regis|readdata2[18]~64_combout\,
	combout => \EW|regis|readdata2[18]~65_combout\);

-- Location: LCCOMB_X69_Y32_N24
\EW|myalu|lo[18]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~489_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (!\EW|controller|alu_op[3]~9_combout\ & !\EW|controller|alu_op[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[18]~489_combout\);

-- Location: LCCOMB_X73_Y32_N6
\EW|myalu|lo[18]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~488_combout\ = (!\EW|myfetch|instruction_EX\(26) & (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|controller|alu_op[0]~20_combout\) # (!\EW|myalu|lo[1]~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~20_combout\,
	datab => \EW|myfetch|instruction_EX\(26),
	datac => \EW|myalu|lo[1]~597_combout\,
	datad => \EW|controller|rdrt[0]~2_combout\,
	combout => \EW|myalu|lo[18]~488_combout\);

-- Location: LCCOMB_X70_Y30_N20
\EW|myalu|lo[18]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~482_combout\ = (!\EW|controller|alu_op[0]~21_combout\ & (\EW|controller|alu_op[1]~14_combout\ & \EW|myalu|lo[18]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|lo[18]~98_combout\,
	combout => \EW|myalu|lo[18]~482_combout\);

-- Location: LCCOMB_X66_Y30_N4
\EW|myalu|ShiftLeft0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~17_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft0~15_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftLeft0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftLeft0~16_combout\,
	datac => \EW|myalu|ShiftLeft0~15_combout\,
	datad => \EW|controller|alu_shamt[1]~0_combout\,
	combout => \EW|myalu|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X66_Y30_N20
\EW|myalu|ShiftLeft0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~21_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~17_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftLeft0~17_combout\,
	datac => \EW|myalu|ShiftLeft0~20_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X70_Y30_N16
\EW|myalu|lo[18]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~484_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((!\EW|controller|alu_op[1]~14_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & (\EW|controller|alu_op[1]~14_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\) # 
-- (!\EW|myalu|lo[18]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|myalu|lo[18]~98_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|controller|alu_shamt[3]~3_combout\,
	combout => \EW|myalu|lo[18]~484_combout\);

-- Location: LCCOMB_X68_Y30_N6
\EW|myalu|ShiftLeft0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~22_combout\ = (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myfetch|instruction_EX\(0)))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myfetch|instruction_EX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(2),
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myfetch|instruction_EX\(0),
	datad => \EW|controller|alu_shamt[0]~1_combout\,
	combout => \EW|myalu|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X68_Y30_N16
\EW|myalu|ShiftLeft0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~23_combout\ = (\EW|myalu|ShiftLeft0~22_combout\) # ((\EW|myfetch|instruction_EX\(1) & \EW|myalu|ShiftLeft1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(1),
	datac => \EW|myalu|ShiftLeft1~11_combout\,
	datad => \EW|myalu|ShiftLeft0~22_combout\,
	combout => \EW|myalu|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X66_Y30_N28
\EW|myalu|ShiftLeft0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~26_combout\ = (\EW|myalu|ShiftLeft0~24_combout\) # ((\EW|myalu|ShiftLeft0~25_combout\ & \EW|controller|alu_shamt[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~24_combout\,
	datac => \EW|myalu|ShiftLeft0~25_combout\,
	datad => \EW|controller|alu_shamt[1]~0_combout\,
	combout => \EW|myalu|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X70_Y30_N28
\EW|myalu|ShiftLeft0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~27_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~23_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftLeft0~23_combout\,
	datac => \EW|myalu|ShiftLeft0~26_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X70_Y30_N14
\EW|myalu|lo[22]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~536_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (\EW|controller|alu_op[1]~14_combout\ & \EW|myalu|ShiftLeft0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|ShiftLeft0~27_combout\,
	combout => \EW|myalu|lo[22]~536_combout\);

-- Location: LCCOMB_X70_Y30_N24
\EW|myalu|lo[22]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~537_combout\ = (\EW|myalu|lo[18]~485_combout\ & ((\EW|myalu|lo[18]~484_combout\ & (\EW|myalu|lo[22]~536_combout\)) # (!\EW|myalu|lo[18]~484_combout\ & ((\EW|regis|readdata1[22]~92_combout\))))) # (!\EW|myalu|lo[18]~485_combout\ & 
-- (\EW|myalu|lo[18]~484_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~485_combout\,
	datab => \EW|myalu|lo[18]~484_combout\,
	datac => \EW|myalu|lo[22]~536_combout\,
	datad => \EW|regis|readdata1[22]~92_combout\,
	combout => \EW|myalu|lo[22]~537_combout\);

-- Location: LCCOMB_X70_Y30_N2
\EW|myalu|lo[22]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~538_combout\ = (\EW|myalu|lo[18]~482_combout\ & ((\EW|myalu|lo[22]~537_combout\ & (\EW|myalu|ShiftLeft0~61_combout\)) # (!\EW|myalu|lo[22]~537_combout\ & ((\EW|myalu|ShiftLeft0~21_combout\))))) # (!\EW|myalu|lo[18]~482_combout\ & 
-- (((\EW|myalu|lo[22]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~61_combout\,
	datab => \EW|myalu|lo[18]~482_combout\,
	datac => \EW|myalu|ShiftLeft0~21_combout\,
	datad => \EW|myalu|lo[22]~537_combout\,
	combout => \EW|myalu|lo[22]~538_combout\);

-- Location: LCCOMB_X69_Y36_N26
\EW|myalu|lo[18]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~618_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((\EW|controller|alu_op[3]~6_combout\) # ((\EW|controller|alu_op[3]~8_combout\ & \EW|controller|alu_op[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~8_combout\,
	datab => \EW|controller|alu_op[3]~6_combout\,
	datac => \EW|controller|alu_op[3]~7_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[18]~618_combout\);

-- Location: LCCOMB_X76_Y32_N30
\EW|myalu|ShiftRight0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~94_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight1~28_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftRight1~31_combout\,
	datad => \EW|myalu|ShiftRight1~28_combout\,
	combout => \EW|myalu|ShiftRight0~94_combout\);

-- Location: LCCOMB_X76_Y32_N4
\EW|myalu|ShiftRight1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~69_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|myalu|ShiftRight0~94_combout\) # ((!\EW|controller|alu_shamt[3]~3_combout\ & \EW|myalu|ShiftRight1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftRight0~94_combout\,
	datad => \EW|myalu|ShiftRight1~39_combout\,
	combout => \EW|myalu|ShiftRight1~69_combout\);

-- Location: LCCOMB_X77_Y33_N28
\EW|myalu|ShiftLeft1~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~124_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~105_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftLeft1~105_combout\,
	datad => \EW|myalu|ShiftLeft1~107_combout\,
	combout => \EW|myalu|ShiftLeft1~124_combout\);

-- Location: LCCOMB_X77_Y31_N28
\EW|myalu|lo[18]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~473_combout\ = \EW|controller|alu_op[0]~21_combout\ $ (((!\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|lo[18]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|lo[18]~98_combout\,
	combout => \EW|myalu|lo[18]~473_combout\);

-- Location: LCCOMB_X77_Y31_N30
\EW|myalu|lo[22]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~529_combout\ = (\EW|myalu|lo[20]~517_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~35_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[20]~517_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~39_combout\,
	datad => \EW|myalu|ShiftLeft1~35_combout\,
	combout => \EW|myalu|lo[22]~529_combout\);

-- Location: LCCOMB_X73_Y30_N20
\EW|myalu|ShiftRight0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~17_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~24_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|regfile~24_combout\,
	datad => \EW|regis|regfile~5_combout\,
	combout => \EW|myalu|ShiftRight0~17_combout\);

-- Location: LCCOMB_X77_Y31_N24
\EW|myalu|ShiftRight0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~95_combout\ = (\EW|myalu|ShiftLeft0~66_combout\ & (((\EW|myalu|ShiftRight0~94_combout\) # (\EW|myalu|ShiftRight0~17_combout\)))) # (!\EW|myalu|ShiftLeft0~66_combout\ & (\EW|myalu|ShiftRight0~37_combout\ & 
-- (\EW|myalu|ShiftRight0~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~37_combout\,
	datab => \EW|myalu|ShiftLeft0~66_combout\,
	datac => \EW|myalu|ShiftRight0~94_combout\,
	datad => \EW|myalu|ShiftRight0~17_combout\,
	combout => \EW|myalu|ShiftRight0~95_combout\);

-- Location: LCCOMB_X77_Y31_N20
\EW|myalu|lo[22]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~530_combout\ = (\EW|myalu|lo[18]~474_combout\ & (((\EW|myalu|lo[22]~529_combout\)) # (!\EW|myalu|lo[18]~473_combout\))) # (!\EW|myalu|lo[18]~474_combout\ & (\EW|myalu|lo[18]~473_combout\ & ((\EW|myalu|ShiftRight0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~474_combout\,
	datab => \EW|myalu|lo[18]~473_combout\,
	datac => \EW|myalu|lo[22]~529_combout\,
	datad => \EW|myalu|ShiftRight0~95_combout\,
	combout => \EW|myalu|lo[22]~530_combout\);

-- Location: LCCOMB_X77_Y33_N10
\EW|myalu|lo[22]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~531_combout\ = (\EW|myalu|lo[18]~471_combout\ & (((\EW|myalu|lo[22]~530_combout\)))) # (!\EW|myalu|lo[18]~471_combout\ & ((\EW|myalu|lo[22]~530_combout\ & (\EW|myalu|ShiftLeft1~124_combout\)) # (!\EW|myalu|lo[22]~530_combout\ & 
-- ((\EW|myalu|ShiftLeft1~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~471_combout\,
	datab => \EW|myalu|ShiftLeft1~124_combout\,
	datac => \EW|myalu|lo[22]~530_combout\,
	datad => \EW|myalu|ShiftLeft1~33_combout\,
	combout => \EW|myalu|lo[22]~531_combout\);

-- Location: LCCOMB_X73_Y31_N10
\EW|myalu|lo[22]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~533_combout\ = (\EW|myalu|lo[22]~532_combout\ & (((\EW|myalu|Mult0|auto_generated|op_1~8_combout\)) # (!\EW|controller|alu_op[2]~5_combout\))) # (!\EW|myalu|lo[22]~532_combout\ & (\EW|controller|alu_op[2]~5_combout\ & 
-- (\EW|myalu|Mult1|auto_generated|op_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[22]~532_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~8_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~8_combout\,
	combout => \EW|myalu|lo[22]~533_combout\);

-- Location: LCCOMB_X73_Y31_N16
\EW|myalu|lo[22]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~534_combout\ = (\EW|myalu|lo[18]~477_combout\ & ((\EW|myalu|lo[18]~618_combout\) # ((\EW|myalu|lo[22]~531_combout\)))) # (!\EW|myalu|lo[18]~477_combout\ & (!\EW|myalu|lo[18]~618_combout\ & ((\EW|myalu|lo[22]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~477_combout\,
	datab => \EW|myalu|lo[18]~618_combout\,
	datac => \EW|myalu|lo[22]~531_combout\,
	datad => \EW|myalu|lo[22]~533_combout\,
	combout => \EW|myalu|lo[22]~534_combout\);

-- Location: LCCOMB_X69_Y31_N0
\EW|myalu|lo[22]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~535_combout\ = (\EW|myalu|lo[18]~618_combout\ & ((\EW|myalu|lo[22]~534_combout\ & (\EW|myalu|Add4~168_combout\)) # (!\EW|myalu|lo[22]~534_combout\ & ((\EW|myalu|ShiftRight1~69_combout\))))) # (!\EW|myalu|lo[18]~618_combout\ & 
-- (((\EW|myalu|lo[22]~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~168_combout\,
	datab => \EW|myalu|lo[18]~618_combout\,
	datac => \EW|myalu|ShiftRight1~69_combout\,
	datad => \EW|myalu|lo[22]~534_combout\,
	combout => \EW|myalu|lo[22]~535_combout\);

-- Location: LCCOMB_X69_Y31_N18
\EW|myalu|lo[22]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~539_combout\ = (\EW|myalu|lo[18]~490_combout\ & ((\EW|myalu|lo[18]~488_combout\ & ((\EW|myalu|lo[22]~535_combout\))) # (!\EW|myalu|lo[18]~488_combout\ & (\EW|myalu|lo[22]~538_combout\)))) # (!\EW|myalu|lo[18]~490_combout\ & 
-- (!\EW|myalu|lo[18]~488_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~490_combout\,
	datab => \EW|myalu|lo[18]~488_combout\,
	datac => \EW|myalu|lo[22]~538_combout\,
	datad => \EW|myalu|lo[22]~535_combout\,
	combout => \EW|myalu|lo[22]~539_combout\);

-- Location: LCCOMB_X69_Y31_N28
\EW|myalu|lo[22]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~540_combout\ = (\EW|regis|readdata2[22]~88_combout\ & ((\EW|myalu|lo[22]~539_combout\) # ((\EW|myalu|lo[18]~489_combout\ & \EW|regis|readdata1[22]~92_combout\)))) # (!\EW|regis|readdata2[22]~88_combout\ & (\EW|myalu|lo[22]~539_combout\ & 
-- ((\EW|regis|readdata1[22]~92_combout\) # (!\EW|myalu|lo[18]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[22]~88_combout\,
	datab => \EW|myalu|lo[18]~489_combout\,
	datac => \EW|regis|readdata1[22]~92_combout\,
	datad => \EW|myalu|lo[22]~539_combout\,
	combout => \EW|myalu|lo[22]~540_combout\);

-- Location: LCCOMB_X69_Y31_N4
\EW|myalu|lo[22]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[22]~624_combout\ = (\EW|myalu|lo[18]~363_combout\ & (((\EW|myalu|Add4~130_combout\)))) # (!\EW|myalu|lo[18]~363_combout\ & ((\EW|myalu|lo[18]~119_combout\ & (\EW|myalu|Add4~130_combout\)) # (!\EW|myalu|lo[18]~119_combout\ & 
-- ((\EW|myalu|lo[22]~540_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~363_combout\,
	datab => \EW|myalu|lo[18]~119_combout\,
	datac => \EW|myalu|Add4~130_combout\,
	datad => \EW|myalu|lo[22]~540_combout\,
	combout => \EW|myalu|lo[22]~624_combout\);

-- Location: FF_X70_Y32_N27
\EW|lo_WB[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[22]~624_combout\,
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(22));

-- Location: LCCOMB_X65_Y33_N4
\EW|myalu|hi[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(22) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[22]~40_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[22]~40_combout\,
	datac => \EW|myalu|hi\(22),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(22));

-- Location: FF_X65_Y33_N13
\EW|hi_WB[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(22),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(22));

-- Location: FF_X69_Y31_N5
\EW|r_WB[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[22]~624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(22));

-- Location: LCCOMB_X65_Y33_N12
\EW|regdata_WB[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[22]~27_combout\ = (\EW|regsel_WB\(0) & ((\EW|regsel_WB\(1)) # ((\EW|hi_WB\(22))))) # (!\EW|regsel_WB\(0) & (!\EW|regsel_WB\(1) & ((\EW|r_WB\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|regsel_WB\(1),
	datac => \EW|hi_WB\(22),
	datad => \EW|r_WB\(22),
	combout => \EW|regdata_WB[22]~27_combout\);

-- Location: LCCOMB_X70_Y32_N26
\EW|regdata_WB[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[22]~28_combout\ = (\EW|regsel_WB\(1) & ((\EW|regdata_WB[22]~27_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a22\)) # (!\EW|regdata_WB[22]~27_combout\ & ((\EW|lo_WB\(22)))))) # (!\EW|regsel_WB\(1) & 
-- (((\EW|regdata_WB[22]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a22\,
	datac => \EW|lo_WB\(22),
	datad => \EW|regdata_WB[22]~27_combout\,
	combout => \EW|regdata_WB[22]~28_combout\);

-- Location: LCCOMB_X70_Y32_N4
\EW|regdata_WB[22]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[22]~29_combout\ = (\EW|regdata_WB[22]~28_combout\ & !\EW|regsel_WB\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regdata_WB[22]~28_combout\,
	datad => \EW|regsel_WB\(2),
	combout => \EW|regdata_WB[22]~29_combout\);

-- Location: LCCOMB_X74_Y38_N20
\EW|regis|regfile~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~17_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(45))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(46) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a17\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(46) & (\EW|regis|regfile_rtl_1_bypass\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(46),
	datac => \EW|regis|regfile_rtl_1_bypass\(45),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a17\,
	combout => \EW|regis|regfile~17_combout\);

-- Location: LCCOMB_X72_Y38_N30
\EW|regis|readdata2[17]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[17]~90_combout\ = (\EW|regis|regfile~17_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~17_combout\,
	combout => \EW|regis|readdata2[17]~90_combout\);

-- Location: LCCOMB_X72_Y32_N30
\EW|myalu|hi[21]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[21]~39_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~70_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|op_1~70_combout\,
	datac => \EW|myalu|Mult0|auto_generated|op_1~70_combout\,
	datad => \EW|myalu|Decoder0~0_combout\,
	combout => \EW|myalu|hi[21]~39_combout\);

-- Location: LCCOMB_X79_Y32_N22
\EW|myalu|hi[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(21) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[21]~39_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[21]~39_combout\,
	datac => \EW|myalu|hi\(21),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(21));

-- Location: FF_X79_Y32_N11
\EW|hi_WB[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(21),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(21));

-- Location: LCCOMB_X79_Y32_N10
\EW|regdata_WB[21]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[21]~25_combout\ = (\EW|regdata_WB[21]~24_combout\ & ((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a21\) # ((!\EW|regsel_WB\(0))))) # (!\EW|regdata_WB[21]~24_combout\ & (((\EW|hi_WB\(21) & \EW|regsel_WB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regdata_WB[21]~24_combout\,
	datab => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a21\,
	datac => \EW|hi_WB\(21),
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[21]~25_combout\);

-- Location: LCCOMB_X79_Y32_N24
\EW|regdata_WB[21]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[21]~26_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[21]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[21]~25_combout\,
	combout => \EW|regdata_WB[21]~26_combout\);

-- Location: LCCOMB_X70_Y36_N12
\EW|regis|regfile~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~18_combout\ = (\EW|regis|regfile_rtl_1_bypass\(44) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(43))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a16\))))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(44) & (((\EW|regis|regfile_rtl_1_bypass\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(44),
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|regfile_rtl_1_bypass\(43),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a16\,
	combout => \EW|regis|regfile~18_combout\);

-- Location: LCCOMB_X70_Y36_N4
\EW|regis|readdata2[16]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[16]~91_combout\ = (\EW|regis|regfile~18_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~18_combout\,
	combout => \EW|regis|readdata2[16]~91_combout\);

-- Location: LCCOMB_X73_Y32_N24
\EW|myalu|hi[17]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[17]~44_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~62_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|op_1~62_combout\,
	datac => \EW|myalu|Mult0|auto_generated|op_1~62_combout\,
	datad => \EW|myalu|Decoder0~0_combout\,
	combout => \EW|myalu|hi[17]~44_combout\);

-- Location: LCCOMB_X73_Y32_N8
\EW|myalu|hi[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(17) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[17]~44_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[17]~44_combout\,
	datac => \EW|myalu|hi\(17),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(17));

-- Location: LCCOMB_X70_Y32_N2
\EW|hi_WB[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|hi_WB[17]~feeder_combout\ = \EW|myalu|hi\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myalu|hi\(17),
	combout => \EW|hi_WB[17]~feeder_combout\);

-- Location: FF_X70_Y32_N3
\EW|hi_WB[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|hi_WB[17]~feeder_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(17));

-- Location: LCCOMB_X70_Y32_N0
\EW|regdata_WB[17]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[17]~40_combout\ = (\EW|regdata_WB[17]~39_combout\ & (((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a17\)) # (!\EW|regsel_WB\(0)))) # (!\EW|regdata_WB[17]~39_combout\ & (\EW|regsel_WB\(0) & ((\EW|hi_WB\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regdata_WB[17]~39_combout\,
	datab => \EW|regsel_WB\(0),
	datac => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a17\,
	datad => \EW|hi_WB\(17),
	combout => \EW|regdata_WB[17]~40_combout\);

-- Location: LCCOMB_X70_Y32_N14
\EW|regdata_WB[17]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[17]~41_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[17]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[17]~40_combout\,
	combout => \EW|regdata_WB[17]~41_combout\);

-- Location: LCCOMB_X75_Y37_N26
\EW|regis|regfile~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~33_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(25))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(26) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a7\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(26) & (\EW|regis|regfile_rtl_1_bypass\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(26),
	datac => \EW|regis|regfile_rtl_1_bypass\(25),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a7\,
	combout => \EW|regis|regfile~33_combout\);

-- Location: LCCOMB_X77_Y37_N2
\EW|myalu|ShiftLeft1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~58_combout\ = (\EW|myalu|ShiftLeft1~8_combout\ & ((\EW|regis|regfile~26_combout\) # ((\EW|regis|regfile~33_combout\ & \EW|myalu|ShiftLeft1~11_combout\)))) # (!\EW|myalu|ShiftLeft1~8_combout\ & (((\EW|regis|regfile~33_combout\ & 
-- \EW|myalu|ShiftLeft1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~8_combout\,
	datab => \EW|regis|regfile~26_combout\,
	datac => \EW|regis|regfile~33_combout\,
	datad => \EW|myalu|ShiftLeft1~11_combout\,
	combout => \EW|myalu|ShiftLeft1~58_combout\);

-- Location: LCCOMB_X76_Y35_N14
\EW|myalu|ShiftLeft1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~59_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~32_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~35_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~35_combout\,
	datad => \EW|regis|regfile~32_combout\,
	combout => \EW|myalu|ShiftLeft1~59_combout\);

-- Location: LCCOMB_X77_Y35_N6
\EW|myalu|ShiftLeft1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~60_combout\ = (\EW|myalu|ShiftLeft1~58_combout\) # (\EW|myalu|ShiftLeft1~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|ShiftLeft1~58_combout\,
	datad => \EW|myalu|ShiftLeft1~59_combout\,
	combout => \EW|myalu|ShiftLeft1~60_combout\);

-- Location: LCCOMB_X77_Y35_N16
\EW|myalu|lo[16]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~554_combout\ = (\EW|myalu|ShiftLeft1~63_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\) # ((\EW|myalu|ShiftLeft1~18_combout\ & \EW|myalu|ShiftLeft1~60_combout\)))) # (!\EW|myalu|ShiftLeft1~63_combout\ & 
-- (((\EW|myalu|ShiftLeft1~18_combout\ & \EW|myalu|ShiftLeft1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~63_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~18_combout\,
	datad => \EW|myalu|ShiftLeft1~60_combout\,
	combout => \EW|myalu|lo[16]~554_combout\);

-- Location: LCCOMB_X77_Y35_N4
\EW|myalu|ShiftLeft1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~74_combout\ = (\EW|regis|regfile~25_combout\ & ((\EW|myalu|ShiftLeft1~10_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~27_combout\)))) # (!\EW|regis|regfile~25_combout\ & (((\EW|myalu|ShiftLeft1~9_combout\ & 
-- \EW|regis|regfile~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~25_combout\,
	datab => \EW|myalu|ShiftLeft1~10_combout\,
	datac => \EW|myalu|ShiftLeft1~9_combout\,
	datad => \EW|regis|regfile~27_combout\,
	combout => \EW|myalu|ShiftLeft1~74_combout\);

-- Location: LCCOMB_X77_Y35_N18
\EW|myalu|ShiftLeft1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~73_combout\ = (\EW|regis|regfile~30_combout\ & (!\EW|controller|alu_shamt[0]~1_combout\ & ((!\EW|controller|Equal0~0_combout\) # (!\EW|myfetch|instruction_EX\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|regis|regfile~30_combout\,
	datad => \EW|controller|alu_shamt[0]~1_combout\,
	combout => \EW|myalu|ShiftLeft1~73_combout\);

-- Location: LCCOMB_X77_Y35_N14
\EW|myalu|ShiftLeft1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~75_combout\ = (\EW|myalu|ShiftLeft1~74_combout\) # ((\EW|myalu|ShiftLeft1~73_combout\) # ((\EW|regis|regfile~28_combout\ & \EW|myalu|ShiftLeft1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~28_combout\,
	datab => \EW|myalu|ShiftLeft1~11_combout\,
	datac => \EW|myalu|ShiftLeft1~74_combout\,
	datad => \EW|myalu|ShiftLeft1~73_combout\,
	combout => \EW|myalu|ShiftLeft1~75_combout\);

-- Location: LCCOMB_X76_Y35_N30
\EW|myalu|ShiftLeft1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~88_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~29_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~31_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- ((\EW|regis|regfile~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~29_combout\,
	datad => \EW|regis|regfile~31_combout\,
	combout => \EW|myalu|ShiftLeft1~88_combout\);

-- Location: LCCOMB_X75_Y35_N30
\EW|myalu|ShiftLeft1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~87_combout\ = (\EW|myalu|ShiftLeft1~8_combout\ & ((\EW|regis|regfile~18_combout\) # ((\EW|regis|regfile~19_combout\ & \EW|myalu|ShiftLeft1~11_combout\)))) # (!\EW|myalu|ShiftLeft1~8_combout\ & (\EW|regis|regfile~19_combout\ & 
-- ((\EW|myalu|ShiftLeft1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~8_combout\,
	datab => \EW|regis|regfile~19_combout\,
	datac => \EW|regis|regfile~18_combout\,
	datad => \EW|myalu|ShiftLeft1~11_combout\,
	combout => \EW|myalu|ShiftLeft1~87_combout\);

-- Location: LCCOMB_X76_Y35_N8
\EW|myalu|ShiftLeft1~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~89_combout\ = (\EW|myalu|ShiftLeft1~88_combout\) # (\EW|myalu|ShiftLeft1~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|ShiftLeft1~88_combout\,
	datad => \EW|myalu|ShiftLeft1~87_combout\,
	combout => \EW|myalu|ShiftLeft1~89_combout\);

-- Location: LCCOMB_X77_Y35_N10
\EW|myalu|ShiftLeft1~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~123_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~75_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~75_combout\,
	datad => \EW|myalu|ShiftLeft1~89_combout\,
	combout => \EW|myalu|ShiftLeft1~123_combout\);

-- Location: LCCOMB_X77_Y35_N22
\EW|myalu|lo[16]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~555_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftLeft1~123_combout\))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|lo[16]~554_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myalu|lo[16]~554_combout\,
	datad => \EW|myalu|ShiftLeft1~123_combout\,
	combout => \EW|myalu|lo[16]~555_combout\);

-- Location: LCCOMB_X65_Y31_N12
\EW|myalu|ShiftRight0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~18_combout\ = (!\EW|myfetch|instruction_EX\(7) & !\EW|myfetch|instruction_EX\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myfetch|instruction_EX\(7),
	datad => \EW|myfetch|instruction_EX\(8),
	combout => \EW|myalu|ShiftRight0~18_combout\);

-- Location: LCCOMB_X65_Y31_N28
\EW|myalu|ShiftLeft1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~65_combout\ = (\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(6)) # ((\EW|myfetch|instruction_EX\(9)) # (!\EW|myalu|ShiftRight0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|Equal0~0_combout\,
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|myfetch|instruction_EX\(9),
	datad => \EW|myalu|ShiftRight0~18_combout\,
	combout => \EW|myalu|ShiftLeft1~65_combout\);

-- Location: LCCOMB_X77_Y35_N28
\EW|myalu|lo[16]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~556_combout\ = (\EW|myalu|lo[18]~98_combout\ & (((\EW|myalu|lo[16]~555_combout\)))) # (!\EW|myalu|lo[18]~98_combout\ & (\EW|regis|readdata2[0]~67_combout\ & ((!\EW|myalu|ShiftLeft1~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[0]~67_combout\,
	datab => \EW|myalu|lo[18]~98_combout\,
	datac => \EW|myalu|lo[16]~555_combout\,
	datad => \EW|myalu|ShiftLeft1~65_combout\,
	combout => \EW|myalu|lo[16]~556_combout\);

-- Location: LCCOMB_X73_Y35_N8
\EW|myalu|lo[0]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~220_combout\ = (\EW|controller|alu_op[0]~21_combout\ & !\EW|controller|alu_op[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[0]~220_combout\);

-- Location: LCCOMB_X74_Y33_N4
\EW|myalu|lo[16]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~557_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[16]~553_combout\) # ((\EW|myalu|lo[16]~556_combout\ & \EW|myalu|lo[0]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[16]~553_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|lo[16]~556_combout\,
	datad => \EW|myalu|lo[0]~220_combout\,
	combout => \EW|myalu|lo[16]~557_combout\);

-- Location: LCCOMB_X69_Y36_N10
\EW|myalu|Add4~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~116_combout\ = (\EW|myalu|Add4~115_combout\) # ((\EW|myalu|Add4~80_combout\ & (\EW|regis|regfile~49_combout\ & !\EW|regis|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~115_combout\,
	datab => \EW|myalu|Add4~80_combout\,
	datac => \EW|regis|regfile~49_combout\,
	datad => \EW|regis|Equal2~1_combout\,
	combout => \EW|myalu|Add4~116_combout\);

-- Location: LCCOMB_X69_Y38_N24
\EW|myalu|Add4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~7_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|regis|readdata1[15]~73_combout\)) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|controller|alu_op[0]~21_combout\ $ (!\EW|regis|readdata2[15]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[15]~73_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|regis|readdata2[15]~69_combout\,
	datad => \EW|controller|rdrt[0]~2_combout\,
	combout => \EW|myalu|Add4~7_combout\);

-- Location: LCCOMB_X67_Y34_N4
\EW|myalu|Add4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~13_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|myfetch|instruction_EX\(14))))) # (!\EW|controller|rdrt[0]~2_combout\ & (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|readdata1[14]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|myfetch|instruction_EX\(14),
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|regis|readdata1[14]~47_combout\,
	combout => \EW|myalu|Add4~13_combout\);

-- Location: LCCOMB_X65_Y38_N28
\EW|myfetch|mem~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~167_combout\ = (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(2) $ (!\EW|myfetch|pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~167_combout\);

-- Location: LCCOMB_X65_Y38_N2
\EW|myfetch|instruction_EX~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~69_combout\ = (!\EW|myfetch|pc\(5) & (!\EW|myfetch|pc\(6) & (\EW|myfetch|mem~167_combout\ & !\EW|myfetch|pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|mem~167_combout\,
	datad => \EW|myfetch|pc\(4),
	combout => \EW|myfetch|instruction_EX~69_combout\);

-- Location: LCCOMB_X65_Y38_N20
\EW|myfetch|instruction_EX~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~64_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (!\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|instruction_EX~69_combout\) # (\EW|myfetch|mem~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~7_combout\,
	datab => \EW|myfetch|instruction_EX~69_combout\,
	datac => \EW|myfetch|mem~166_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~64_combout\);

-- Location: FF_X65_Y38_N21
\EW|myfetch|instruction_EX[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(13));

-- Location: LCCOMB_X69_Y30_N16
\EW|myalu|Add4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~15_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(13))) # (!\EW|controller|rdrt[0]~2_combout\ & (((!\EW|regis|Equal2~1_combout\ & \EW|regis|readdata1[13]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|myfetch|instruction_EX\(13),
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|readdata1[13]~48_combout\,
	combout => \EW|myalu|Add4~15_combout\);

-- Location: LCCOMB_X69_Y37_N18
\EW|myalu|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~16_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|readdata1[12]~76_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|readdata2[12]~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|regis|readdata1[12]~76_combout\,
	datad => \EW|regis|readdata2[12]~72_combout\,
	combout => \EW|myalu|Add4~16_combout\);

-- Location: LCCOMB_X67_Y34_N30
\EW|myalu|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~18_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|readdata1[11]~77_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ ((!\EW|regis|readdata2[11]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|regis|readdata2[11]~73_combout\,
	datad => \EW|regis|readdata1[11]~77_combout\,
	combout => \EW|myalu|Add4~18_combout\);

-- Location: LCCOMB_X67_Y34_N20
\EW|myalu|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~20_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|readdata1[10]~78_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|readdata2[10]~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|regis|readdata1[10]~78_combout\,
	datad => \EW|regis|readdata2[10]~74_combout\,
	combout => \EW|myalu|Add4~20_combout\);

-- Location: LCCOMB_X67_Y34_N24
\EW|myalu|Add4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~23_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(9))) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|regis|readdata1[9]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(9),
	datac => \EW|regis|readdata1[9]~53_combout\,
	datad => \EW|controller|rdrt[0]~2_combout\,
	combout => \EW|myalu|Add4~23_combout\);

-- Location: LCCOMB_X68_Y34_N2
\EW|myalu|Add4~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~60_combout\ = (\EW|myalu|Add4~24_combout\ & ((\EW|myalu|Add4~25_combout\ & (\EW|myalu|Add4~59\ & VCC)) # (!\EW|myalu|Add4~25_combout\ & (!\EW|myalu|Add4~59\)))) # (!\EW|myalu|Add4~24_combout\ & ((\EW|myalu|Add4~25_combout\ & 
-- (!\EW|myalu|Add4~59\)) # (!\EW|myalu|Add4~25_combout\ & ((\EW|myalu|Add4~59\) # (GND)))))
-- \EW|myalu|Add4~61\ = CARRY((\EW|myalu|Add4~24_combout\ & (!\EW|myalu|Add4~25_combout\ & !\EW|myalu|Add4~59\)) # (!\EW|myalu|Add4~24_combout\ & ((!\EW|myalu|Add4~59\) # (!\EW|myalu|Add4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~24_combout\,
	datab => \EW|myalu|Add4~25_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~59\,
	combout => \EW|myalu|Add4~60_combout\,
	cout => \EW|myalu|Add4~61\);

-- Location: LCCOMB_X68_Y34_N4
\EW|myalu|Add4~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~62_combout\ = ((\EW|myalu|Add4~22_combout\ $ (\EW|myalu|Add4~23_combout\ $ (!\EW|myalu|Add4~61\)))) # (GND)
-- \EW|myalu|Add4~63\ = CARRY((\EW|myalu|Add4~22_combout\ & ((\EW|myalu|Add4~23_combout\) # (!\EW|myalu|Add4~61\))) # (!\EW|myalu|Add4~22_combout\ & (\EW|myalu|Add4~23_combout\ & !\EW|myalu|Add4~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~22_combout\,
	datab => \EW|myalu|Add4~23_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~61\,
	combout => \EW|myalu|Add4~62_combout\,
	cout => \EW|myalu|Add4~63\);

-- Location: LCCOMB_X68_Y34_N10
\EW|myalu|Add4~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~68_combout\ = (\EW|myalu|Add4~17_combout\ & ((\EW|myalu|Add4~16_combout\ & (\EW|myalu|Add4~67\ & VCC)) # (!\EW|myalu|Add4~16_combout\ & (!\EW|myalu|Add4~67\)))) # (!\EW|myalu|Add4~17_combout\ & ((\EW|myalu|Add4~16_combout\ & 
-- (!\EW|myalu|Add4~67\)) # (!\EW|myalu|Add4~16_combout\ & ((\EW|myalu|Add4~67\) # (GND)))))
-- \EW|myalu|Add4~69\ = CARRY((\EW|myalu|Add4~17_combout\ & (!\EW|myalu|Add4~16_combout\ & !\EW|myalu|Add4~67\)) # (!\EW|myalu|Add4~17_combout\ & ((!\EW|myalu|Add4~67\) # (!\EW|myalu|Add4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~17_combout\,
	datab => \EW|myalu|Add4~16_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~67\,
	combout => \EW|myalu|Add4~68_combout\,
	cout => \EW|myalu|Add4~69\);

-- Location: LCCOMB_X68_Y34_N18
\EW|myalu|Add4~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~118_combout\ = (\EW|myalu|Add4~117_combout\ & ((\EW|myalu|Add4~116_combout\ & (\EW|myalu|Add4~75\ & VCC)) # (!\EW|myalu|Add4~116_combout\ & (!\EW|myalu|Add4~75\)))) # (!\EW|myalu|Add4~117_combout\ & ((\EW|myalu|Add4~116_combout\ & 
-- (!\EW|myalu|Add4~75\)) # (!\EW|myalu|Add4~116_combout\ & ((\EW|myalu|Add4~75\) # (GND)))))
-- \EW|myalu|Add4~119\ = CARRY((\EW|myalu|Add4~117_combout\ & (!\EW|myalu|Add4~116_combout\ & !\EW|myalu|Add4~75\)) # (!\EW|myalu|Add4~117_combout\ & ((!\EW|myalu|Add4~75\) # (!\EW|myalu|Add4~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~117_combout\,
	datab => \EW|myalu|Add4~116_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~75\,
	combout => \EW|myalu|Add4~118_combout\,
	cout => \EW|myalu|Add4~119\);

-- Location: LCCOMB_X74_Y33_N26
\EW|myalu|lo[16]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~558_combout\ = (\EW|myalu|lo[0]~118_combout\ & \EW|myalu|Add4~118_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|lo[0]~118_combout\,
	datad => \EW|myalu|Add4~118_combout\,
	combout => \EW|myalu|lo[16]~558_combout\);

-- Location: LCCOMB_X74_Y33_N18
\EW|myalu|lo[16]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~559_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[1]~14_combout\) # ((\EW|regis|readdata2[16]~91_combout\ & \EW|regis|readdata1[16]~95_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & 
-- (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|regis|readdata2[16]~91_combout\) # (\EW|regis|readdata1[16]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[16]~91_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|regis|readdata1[16]~95_combout\,
	combout => \EW|myalu|lo[16]~559_combout\);

-- Location: LCCOMB_X74_Y33_N16
\EW|myalu|lo[16]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~560_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|controller|alu_op[1]~14_combout\ & (\EW|myalu|lo[16]~559_combout\)) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|Add4~118_combout\))))) # 
-- (!\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[16]~559_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[16]~559_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|Add4~118_combout\,
	combout => \EW|myalu|lo[16]~560_combout\);

-- Location: LCCOMB_X74_Y33_N22
\EW|myalu|Add4~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~165_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult0|auto_generated|w569w\(16))))) # (!\EW|controller|alu_op[2]~5_combout\ & (!\EW|regis|readdata2[16]~91_combout\ & ((!\EW|regis|readdata1[16]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[16]~91_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|Mult0|auto_generated|w569w\(16),
	datad => \EW|regis|readdata1[16]~95_combout\,
	combout => \EW|myalu|Add4~165_combout\);

-- Location: LCCOMB_X74_Y33_N28
\EW|myalu|Add4~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~164_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult1|auto_generated|w513w\(16))))) # (!\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|readdata1[16]~95_combout\ $ ((\EW|regis|readdata2[16]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|regis|readdata1[16]~95_combout\,
	datac => \EW|regis|readdata2[16]~91_combout\,
	datad => \EW|myalu|Mult1|auto_generated|w513w\(16),
	combout => \EW|myalu|Add4~164_combout\);

-- Location: LCCOMB_X74_Y33_N24
\EW|myalu|lo[16]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~561_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|lo[16]~560_combout\ & (\EW|myalu|Add4~165_combout\)) # (!\EW|myalu|lo[16]~560_combout\ & ((\EW|myalu|Add4~164_combout\))))) # (!\EW|controller|alu_op[1]~14_combout\ & 
-- (\EW|myalu|lo[16]~560_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|myalu|lo[16]~560_combout\,
	datac => \EW|myalu|Add4~165_combout\,
	datad => \EW|myalu|Add4~164_combout\,
	combout => \EW|myalu|lo[16]~561_combout\);

-- Location: LCCOMB_X74_Y33_N10
\EW|myalu|lo[16]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~562_combout\ = (\EW|controller|rdrt[0]~2_combout\ & ((\EW|controller|alu_op[3]~9_combout\) # ((\EW|myalu|lo[16]~558_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (!\EW|controller|alu_op[3]~9_combout\ & 
-- ((\EW|myalu|lo[16]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[16]~558_combout\,
	datad => \EW|myalu|lo[16]~561_combout\,
	combout => \EW|myalu|lo[16]~562_combout\);

-- Location: LCCOMB_X74_Y33_N20
\EW|myalu|lo[16]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[16]~566_combout\ = (\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|lo[16]~562_combout\ & (\EW|myalu|lo[16]~565_combout\)) # (!\EW|myalu|lo[16]~562_combout\ & ((\EW|myalu|lo[16]~557_combout\))))) # (!\EW|controller|alu_op[3]~9_combout\ & 
-- (((\EW|myalu|lo[16]~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[16]~565_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[16]~557_combout\,
	datad => \EW|myalu|lo[16]~562_combout\,
	combout => \EW|myalu|lo[16]~566_combout\);

-- Location: FF_X74_Y33_N7
\EW|lo_WB[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[16]~566_combout\,
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(16));

-- Location: LCCOMB_X74_Y33_N6
\EW|regdata_WB[16]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[16]~43_combout\ = (\EW|regdata_WB[16]~42_combout\ & (((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a16\)) # (!\EW|regsel_WB\(1)))) # (!\EW|regdata_WB[16]~42_combout\ & (\EW|regsel_WB\(1) & (\EW|lo_WB\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regdata_WB[16]~42_combout\,
	datab => \EW|regsel_WB\(1),
	datac => \EW|lo_WB\(16),
	datad => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a16\,
	combout => \EW|regdata_WB[16]~43_combout\);

-- Location: LCCOMB_X74_Y37_N14
\EW|regdata_WB[16]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[16]~44_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[16]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[16]~43_combout\,
	combout => \EW|regdata_WB[16]~44_combout\);

-- Location: LCCOMB_X74_Y37_N6
\EW|regis|regfile~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~19_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(41))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(42) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a15\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(42) & (\EW|regis|regfile_rtl_1_bypass\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(42),
	datac => \EW|regis|regfile_rtl_1_bypass\(41),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a15\,
	combout => \EW|regis|regfile~19_combout\);

-- Location: LCCOMB_X74_Y37_N0
\EW|regis|readdata2[15]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[15]~69_combout\ = (\EW|regis|regfile~19_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|regfile~19_combout\,
	combout => \EW|regis|readdata2[15]~69_combout\);

-- Location: LCCOMB_X77_Y38_N10
\EW|regdata_WB[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[15]~46_combout\ = (\EW|regdata_WB[15]~45_combout\ & (((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a15\)) # (!\EW|regsel_WB\(0)))) # (!\EW|regdata_WB[15]~45_combout\ & (\EW|regsel_WB\(0) & (\EW|hi_WB\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regdata_WB[15]~45_combout\,
	datab => \EW|regsel_WB\(0),
	datac => \EW|hi_WB\(15),
	datad => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a15\,
	combout => \EW|regdata_WB[15]~46_combout\);

-- Location: LCCOMB_X77_Y38_N30
\EW|regdata_WB[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[15]~47_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[15]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[15]~46_combout\,
	combout => \EW|regdata_WB[15]~47_combout\);

-- Location: LCCOMB_X75_Y37_N2
\EW|regis|regfile~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~32_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(23))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(24) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a6\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(24) & (\EW|regis|regfile_rtl_1_bypass\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(24),
	datac => \EW|regis|regfile_rtl_1_bypass\(23),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a6\,
	combout => \EW|regis|regfile~32_combout\);

-- Location: LCCOMB_X75_Y37_N14
\EW|regis|readdata2[6]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[6]~78_combout\ = (\EW|regis|regfile~32_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~32_combout\,
	combout => \EW|regis|readdata2[6]~78_combout\);

-- Location: LCCOMB_X68_Y35_N8
\EW|myalu|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~28_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|readdata1[6]~58_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ ((!\EW|regis|readdata2[6]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|regis|readdata2[6]~78_combout\,
	datad => \EW|regis|readdata1[6]~58_combout\,
	combout => \EW|myalu|Add4~28_combout\);

-- Location: LCCOMB_X69_Y35_N28
\EW|myalu|Add4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~31_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|myfetch|instruction_EX\(5))) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|regis|readdata1[5]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|myfetch|instruction_EX\(5),
	datad => \EW|regis|readdata1[5]~60_combout\,
	combout => \EW|myalu|Add4~31_combout\);

-- Location: LCCOMB_X68_Y35_N26
\EW|myalu|Add4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~52_combout\ = (\EW|myalu|Add4~32_combout\ & ((\EW|myalu|Add4~33_combout\ & (\EW|myalu|Add4~51\ & VCC)) # (!\EW|myalu|Add4~33_combout\ & (!\EW|myalu|Add4~51\)))) # (!\EW|myalu|Add4~32_combout\ & ((\EW|myalu|Add4~33_combout\ & 
-- (!\EW|myalu|Add4~51\)) # (!\EW|myalu|Add4~33_combout\ & ((\EW|myalu|Add4~51\) # (GND)))))
-- \EW|myalu|Add4~53\ = CARRY((\EW|myalu|Add4~32_combout\ & (!\EW|myalu|Add4~33_combout\ & !\EW|myalu|Add4~51\)) # (!\EW|myalu|Add4~32_combout\ & ((!\EW|myalu|Add4~51\) # (!\EW|myalu|Add4~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~32_combout\,
	datab => \EW|myalu|Add4~33_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~51\,
	combout => \EW|myalu|Add4~52_combout\,
	cout => \EW|myalu|Add4~53\);

-- Location: LCCOMB_X68_Y35_N30
\EW|myalu|Add4~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~56_combout\ = (\EW|myalu|Add4~29_combout\ & ((\EW|myalu|Add4~28_combout\ & (\EW|myalu|Add4~55\ & VCC)) # (!\EW|myalu|Add4~28_combout\ & (!\EW|myalu|Add4~55\)))) # (!\EW|myalu|Add4~29_combout\ & ((\EW|myalu|Add4~28_combout\ & 
-- (!\EW|myalu|Add4~55\)) # (!\EW|myalu|Add4~28_combout\ & ((\EW|myalu|Add4~55\) # (GND)))))
-- \EW|myalu|Add4~57\ = CARRY((\EW|myalu|Add4~29_combout\ & (!\EW|myalu|Add4~28_combout\ & !\EW|myalu|Add4~55\)) # (!\EW|myalu|Add4~29_combout\ & ((!\EW|myalu|Add4~55\) # (!\EW|myalu|Add4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~29_combout\,
	datab => \EW|myalu|Add4~28_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~55\,
	combout => \EW|myalu|Add4~56_combout\,
	cout => \EW|myalu|Add4~57\);

-- Location: LCCOMB_X68_Y34_N0
\EW|myalu|Add4~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~58_combout\ = ((\EW|myalu|Add4~27_combout\ $ (\EW|myalu|Add4~26_combout\ $ (!\EW|myalu|Add4~57\)))) # (GND)
-- \EW|myalu|Add4~59\ = CARRY((\EW|myalu|Add4~27_combout\ & ((\EW|myalu|Add4~26_combout\) # (!\EW|myalu|Add4~57\))) # (!\EW|myalu|Add4~27_combout\ & (\EW|myalu|Add4~26_combout\ & !\EW|myalu|Add4~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~27_combout\,
	datab => \EW|myalu|Add4~26_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~57\,
	combout => \EW|myalu|Add4~58_combout\,
	cout => \EW|myalu|Add4~59\);

-- Location: LCCOMB_X69_Y37_N30
\EW|myalu|lo[8]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[8]~219_combout\ = (\EW|myalu|lo[10]~116_combout\ & ((\EW|myalu|lo[10]~125_combout\ & ((\EW|myalu|Add4~60_combout\))) # (!\EW|myalu|lo[10]~125_combout\ & (\EW|myalu|lo[8]~596_combout\)))) # (!\EW|myalu|lo[10]~116_combout\ & 
-- (((!\EW|myalu|lo[10]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~116_combout\,
	datab => \EW|myalu|lo[8]~596_combout\,
	datac => \EW|myalu|lo[10]~125_combout\,
	datad => \EW|myalu|Add4~60_combout\,
	combout => \EW|myalu|lo[8]~219_combout\);

-- Location: LCCOMB_X75_Y36_N0
\EW|myalu|ShiftRight1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~45_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~31_combout\))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~30_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|regis|regfile~31_combout\,
	combout => \EW|myalu|ShiftRight1~45_combout\);

-- Location: LCCOMB_X75_Y36_N18
\EW|myalu|ShiftRight1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~36_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~19_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~19_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|regfile~29_combout\,
	combout => \EW|myalu|ShiftRight1~36_combout\);

-- Location: LCCOMB_X75_Y36_N26
\EW|myalu|ShiftRight0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~63_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftRight1~36_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftRight1~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftRight1~45_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftRight1~36_combout\,
	combout => \EW|myalu|ShiftRight0~63_combout\);

-- Location: LCCOMB_X79_Y37_N12
\EW|myalu|ShiftRight1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~42_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~27_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|regfile~27_combout\,
	datac => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|regis|regfile~26_combout\,
	combout => \EW|myalu|ShiftRight1~42_combout\);

-- Location: LCCOMB_X79_Y37_N8
\EW|myalu|ShiftRight0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~64_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftRight0~22_combout\)) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftRight1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~22_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftRight1~42_combout\,
	combout => \EW|myalu|ShiftRight0~64_combout\);

-- Location: LCCOMB_X79_Y34_N22
\EW|myalu|ShiftRight0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~65_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~63_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftRight0~63_combout\,
	datad => \EW|myalu|ShiftRight0~64_combout\,
	combout => \EW|myalu|ShiftRight0~65_combout\);

-- Location: LCCOMB_X74_Y33_N0
\EW|myalu|lo[10]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~111_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (!\EW|controller|alu_op[3]~9_combout\)) # (!\EW|controller|alu_op[2]~5_combout\ & ((!\EW|myalu|lo[5]~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|myalu|lo[5]~99_combout\,
	combout => \EW|myalu|lo[10]~111_combout\);

-- Location: LCCOMB_X74_Y31_N0
\EW|myalu|lo[10]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~112_combout\ = (\EW|controller|alu_op[2]~5_combout\) # ((\EW|myalu|lo[5]~99_combout\ & !\EW|controller|alu_shamt[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|lo[5]~99_combout\,
	datad => \EW|controller|alu_shamt[3]~3_combout\,
	combout => \EW|myalu|lo[10]~112_combout\);

-- Location: LCCOMB_X76_Y30_N18
\EW|myalu|lo~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~593_combout\ = \EW|regis|readdata1[8]~55_combout\ $ (((\EW|regis|regfile~26_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~26_combout\,
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|regis|readdata1[8]~55_combout\,
	datad => \EW|myfetch|instruction_EX\(16),
	combout => \EW|myalu|lo~593_combout\);

-- Location: LCCOMB_X69_Y36_N14
\EW|myalu|lo[10]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~581_combout\ = (\EW|controller|alu_op[3]~6_combout\) # (((\EW|controller|alu_op[3]~8_combout\ & \EW|controller|alu_op[3]~7_combout\)) # (!\EW|controller|alu_op[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~8_combout\,
	datab => \EW|controller|alu_op[3]~6_combout\,
	datac => \EW|controller|alu_op[3]~7_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[10]~581_combout\);

-- Location: LCCOMB_X73_Y33_N8
\EW|myalu|lo[10]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~102_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((\EW|controller|alu_op[3]~9_combout\) # (!\EW|controller|alu_op[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[10]~102_combout\);

-- Location: LCCOMB_X79_Y36_N22
\EW|myalu|ShiftRight0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~68_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~9_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~7_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~7_combout\,
	datad => \EW|regis|regfile~9_combout\,
	combout => \EW|myalu|ShiftRight0~68_combout\);

-- Location: LCCOMB_X79_Y36_N28
\EW|myalu|ShiftRight0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~69_combout\ = (\EW|myalu|ShiftRight0~102_combout\) # ((\EW|myalu|ShiftRight0~68_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~102_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftRight0~68_combout\,
	datad => \EW|regis|regfile~11_combout\,
	combout => \EW|myalu|ShiftRight0~69_combout\);

-- Location: LCCOMB_X76_Y32_N22
\EW|myalu|ShiftRight0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~66_combout\ = (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~6_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[0]~1_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|regis|regfile~6_combout\,
	datad => \EW|regis|regfile~4_combout\,
	combout => \EW|myalu|ShiftRight0~66_combout\);

-- Location: LCCOMB_X76_Y32_N24
\EW|myalu|ShiftRight0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~67_combout\ = (\EW|myalu|ShiftRight0~66_combout\) # ((\EW|controller|alu_shamt[1]~0_combout\ & \EW|myalu|ShiftRight1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftRight0~66_combout\,
	datad => \EW|myalu|ShiftRight1~38_combout\,
	combout => \EW|myalu|ShiftRight0~67_combout\);

-- Location: LCCOMB_X77_Y32_N20
\EW|myalu|ShiftRight0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~70_combout\ = (\EW|myalu|ShiftRight0~37_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~67_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftRight0~37_combout\,
	datac => \EW|myalu|ShiftRight0~69_combout\,
	datad => \EW|myalu|ShiftRight0~67_combout\,
	combout => \EW|myalu|ShiftRight0~70_combout\);

-- Location: LCCOMB_X77_Y39_N4
\EW|myalu|ShiftLeft1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~62_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|regis|readdata2[1]~68_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|regis|readdata2[3]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|readdata2[3]~66_combout\,
	datad => \EW|regis|readdata2[1]~68_combout\,
	combout => \EW|myalu|ShiftLeft1~62_combout\);

-- Location: LCCOMB_X77_Y39_N22
\EW|myalu|ShiftLeft1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~63_combout\ = (\EW|myalu|ShiftLeft1~127_combout\) # ((\EW|myalu|ShiftLeft1~62_combout\) # ((\EW|myalu|ShiftLeft1~10_combout\ & \EW|regis|readdata2[2]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~127_combout\,
	datab => \EW|myalu|ShiftLeft1~10_combout\,
	datac => \EW|myalu|ShiftLeft1~62_combout\,
	datad => \EW|regis|readdata2[2]~54_combout\,
	combout => \EW|myalu|ShiftLeft1~63_combout\);

-- Location: LCCOMB_X65_Y31_N18
\EW|myalu|ShiftLeft0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~39_combout\ = (\EW|controller|Equal0~0_combout\ & (!\EW|myfetch|instruction_EX\(6) & (\EW|myfetch|instruction_EX\(9) & \EW|myalu|ShiftRight0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|Equal0~0_combout\,
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|myfetch|instruction_EX\(9),
	datad => \EW|myalu|ShiftRight0~18_combout\,
	combout => \EW|myalu|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X77_Y35_N0
\EW|myalu|ShiftLeft1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~61_combout\ = (\EW|myalu|ShiftRight1~76_combout\ & ((\EW|myalu|ShiftLeft1~60_combout\) # ((\EW|myalu|ShiftLeft0~39_combout\ & \EW|regis|readdata2[0]~67_combout\)))) # (!\EW|myalu|ShiftRight1~76_combout\ & 
-- (\EW|myalu|ShiftLeft0~39_combout\ & (\EW|regis|readdata2[0]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~76_combout\,
	datab => \EW|myalu|ShiftLeft0~39_combout\,
	datac => \EW|regis|readdata2[0]~67_combout\,
	datad => \EW|myalu|ShiftLeft1~60_combout\,
	combout => \EW|myalu|ShiftLeft1~61_combout\);

-- Location: LCCOMB_X77_Y35_N2
\EW|myalu|ShiftLeft1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~64_combout\ = (\EW|myalu|ShiftLeft1~61_combout\) # ((\EW|controller|alu_shamt[3]~3_combout\ & (\EW|controller|alu_shamt[2]~2_combout\ & \EW|myalu|ShiftLeft1~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~63_combout\,
	datad => \EW|myalu|ShiftLeft1~61_combout\,
	combout => \EW|myalu|ShiftLeft1~64_combout\);

-- Location: LCCOMB_X76_Y30_N22
\EW|myalu|lo~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~595_combout\ = (\EW|regis|readdata1[8]~55_combout\ & (\EW|regis|regfile~26_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[8]~55_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~26_combout\,
	combout => \EW|myalu|lo~595_combout\);

-- Location: LCCOMB_X77_Y32_N6
\EW|myalu|lo[8]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[8]~209_combout\ = (\EW|myalu|lo[10]~106_combout\ & ((\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|ShiftLeft1~64_combout\)) # (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|lo~595_combout\))))) # (!\EW|myalu|lo[10]~106_combout\ & 
-- (!\EW|controller|alu_op[3]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~106_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|ShiftLeft1~64_combout\,
	datad => \EW|myalu|lo~595_combout\,
	combout => \EW|myalu|lo[8]~209_combout\);

-- Location: LCCOMB_X77_Y32_N28
\EW|myalu|lo[8]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[8]~210_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((\EW|myalu|lo[8]~209_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo[8]~209_combout\ & (\EW|myalu|lo~594_combout\)) # (!\EW|myalu|lo[8]~209_combout\ & 
-- ((\EW|myalu|ShiftRight0~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~594_combout\,
	datab => \EW|myalu|ShiftRight0~70_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|myalu|lo[8]~209_combout\,
	combout => \EW|myalu|lo[8]~210_combout\);

-- Location: LCCOMB_X77_Y32_N14
\EW|myalu|lo[8]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[8]~211_combout\ = (\EW|myalu|lo[10]~581_combout\ & (((\EW|myalu|lo[10]~102_combout\) # (\EW|myalu|lo[8]~210_combout\)))) # (!\EW|myalu|lo[10]~581_combout\ & (!\EW|myalu|lo~594_combout\ & (!\EW|myalu|lo[10]~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~594_combout\,
	datab => \EW|myalu|lo[10]~581_combout\,
	datac => \EW|myalu|lo[10]~102_combout\,
	datad => \EW|myalu|lo[8]~210_combout\,
	combout => \EW|myalu|lo[8]~211_combout\);

-- Location: LCCOMB_X79_Y34_N20
\EW|myalu|ShiftRight0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~71_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~67_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftRight0~69_combout\,
	datad => \EW|myalu|ShiftRight0~67_combout\,
	combout => \EW|myalu|ShiftRight0~71_combout\);

-- Location: LCCOMB_X77_Y32_N0
\EW|myalu|ShiftRight1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~60_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftRight0~71_combout\))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|regis|regfile~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|regis|regfile~24_combout\,
	datad => \EW|myalu|ShiftRight0~71_combout\,
	combout => \EW|myalu|ShiftRight1~60_combout\);

-- Location: LCCOMB_X77_Y32_N26
\EW|myalu|lo[8]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[8]~212_combout\ = (\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[8]~211_combout\ & ((\EW|myalu|ShiftRight1~60_combout\))) # (!\EW|myalu|lo[8]~211_combout\ & (\EW|myalu|lo~593_combout\)))) # (!\EW|myalu|lo[10]~102_combout\ & 
-- (((\EW|myalu|lo[8]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~102_combout\,
	datab => \EW|myalu|lo~593_combout\,
	datac => \EW|myalu|lo[8]~211_combout\,
	datad => \EW|myalu|ShiftRight1~60_combout\,
	combout => \EW|myalu|lo[8]~212_combout\);

-- Location: LCCOMB_X75_Y34_N18
\EW|myalu|lo[8]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[8]~213_combout\ = (\EW|myalu|lo[10]~111_combout\ & ((\EW|myalu|lo[10]~112_combout\ & (\EW|myalu|Mult0|auto_generated|w569w\(8))) # (!\EW|myalu|lo[10]~112_combout\ & ((\EW|myalu|lo[8]~212_combout\))))) # (!\EW|myalu|lo[10]~111_combout\ & 
-- (((!\EW|myalu|lo[10]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|w569w\(8),
	datab => \EW|myalu|lo[10]~111_combout\,
	datac => \EW|myalu|lo[10]~112_combout\,
	datad => \EW|myalu|lo[8]~212_combout\,
	combout => \EW|myalu|lo[8]~213_combout\);

-- Location: LCCOMB_X76_Y38_N14
\EW|myalu|lo[8]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[8]~214_combout\ = (\EW|myalu|lo[10]~100_combout\ & (((\EW|myalu|lo[8]~213_combout\)))) # (!\EW|myalu|lo[10]~100_combout\ & ((\EW|myalu|lo[8]~213_combout\ & ((\EW|myalu|ShiftRight0~65_combout\))) # (!\EW|myalu|lo[8]~213_combout\ & 
-- (\EW|myalu|ShiftRight0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~62_combout\,
	datab => \EW|myalu|lo[10]~100_combout\,
	datac => \EW|myalu|ShiftRight0~65_combout\,
	datad => \EW|myalu|lo[8]~213_combout\,
	combout => \EW|myalu|lo[8]~214_combout\);

-- Location: LCCOMB_X77_Y38_N20
\EW|myalu|lo[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo\(8) = (\EW|myalu|lo[10]~117_combout\ & ((\EW|myalu|lo[8]~219_combout\ & ((\EW|myalu|lo[8]~214_combout\))) # (!\EW|myalu|lo[8]~219_combout\ & (\EW|myalu|Mult1|auto_generated|w513w\(8))))) # (!\EW|myalu|lo[10]~117_combout\ & 
-- (\EW|myalu|lo[8]~219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~117_combout\,
	datab => \EW|myalu|lo[8]~219_combout\,
	datac => \EW|myalu|Mult1|auto_generated|w513w\(8),
	datad => \EW|myalu|lo[8]~214_combout\,
	combout => \EW|myalu|lo\(8));

-- Location: LCCOMB_X79_Y34_N24
\EW|myalu|ShiftRight0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~15_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight1~28_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftRight1~31_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|myalu|ShiftRight1~28_combout\,
	combout => \EW|myalu|ShiftRight0~15_combout\);

-- Location: LCCOMB_X77_Y34_N10
\EW|myalu|ShiftRight0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~16_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight1~34_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~37_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|myalu|ShiftRight1~34_combout\,
	combout => \EW|myalu|ShiftRight0~16_combout\);

-- Location: LCCOMB_X76_Y34_N14
\EW|myalu|ShiftRight1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~40_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftRight1~39_combout\)) # (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|regis|regfile~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftRight1~39_combout\,
	datad => \EW|regis|regfile~24_combout\,
	combout => \EW|myalu|ShiftRight1~40_combout\);

-- Location: LCCOMB_X73_Y30_N24
\EW|myalu|lo~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~127_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~29_combout\) # ((!\EW|regis|Equal2~1_combout\ & \EW|regis|readdata1[14]~47_combout\)))) # (!\EW|regis|Equal3~1_combout\ & (!\EW|regis|Equal2~1_combout\ & 
-- ((\EW|regis|readdata1[14]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|regfile~29_combout\,
	datad => \EW|regis|readdata1[14]~47_combout\,
	combout => \EW|myalu|lo~127_combout\);

-- Location: LCCOMB_X73_Y30_N14
\EW|myalu|ShiftRight0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~19_combout\ = (!\EW|myalu|ShiftRight0~99_combout\ & \EW|myalu|ShiftRight0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~99_combout\,
	datad => \EW|myalu|ShiftRight0~17_combout\,
	combout => \EW|myalu|ShiftRight0~19_combout\);

-- Location: LCCOMB_X77_Y34_N12
\EW|myalu|lo[10]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~106_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((\EW|controller|Equal0~0_combout\ & !\EW|myfetch|instruction_EX\(10))) # (!\EW|controller|alu_op[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|Equal0~0_combout\,
	datab => \EW|myfetch|instruction_EX\(10),
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|controller|alu_op[3]~9_combout\,
	combout => \EW|myalu|lo[10]~106_combout\);

-- Location: LCCOMB_X73_Y30_N12
\EW|myalu|lo[14]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[14]~129_combout\ = (\EW|controller|alu_op[3]~9_combout\ & (((\EW|myalu|lo[10]~106_combout\ & \EW|myalu|ShiftLeft1~41_combout\)))) # (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|lo~128_combout\) # ((!\EW|myalu|lo[10]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~128_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[10]~106_combout\,
	datad => \EW|myalu|ShiftLeft1~41_combout\,
	combout => \EW|myalu|lo[14]~129_combout\);

-- Location: LCCOMB_X73_Y30_N22
\EW|myalu|lo[14]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[14]~130_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((\EW|myalu|lo[14]~129_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo[14]~129_combout\ & (\EW|myalu|lo~127_combout\)) # (!\EW|myalu|lo[14]~129_combout\ & 
-- ((\EW|myalu|ShiftRight0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|myalu|lo~127_combout\,
	datac => \EW|myalu|ShiftRight0~19_combout\,
	datad => \EW|myalu|lo[14]~129_combout\,
	combout => \EW|myalu|lo[14]~130_combout\);

-- Location: LCCOMB_X75_Y34_N6
\EW|myalu|lo[14]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[14]~132_combout\ = (\EW|myalu|lo[14]~131_combout\ & (((\EW|myalu|ShiftRight1~40_combout\)) # (!\EW|myalu|lo[10]~581_combout\))) # (!\EW|myalu|lo[14]~131_combout\ & (\EW|myalu|lo[10]~581_combout\ & ((\EW|myalu|lo[14]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[14]~131_combout\,
	datab => \EW|myalu|lo[10]~581_combout\,
	datac => \EW|myalu|ShiftRight1~40_combout\,
	datad => \EW|myalu|lo[14]~130_combout\,
	combout => \EW|myalu|lo[14]~132_combout\);

-- Location: LCCOMB_X75_Y34_N24
\EW|myalu|lo[14]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[14]~133_combout\ = (\EW|myalu|lo[10]~112_combout\ & (\EW|myalu|lo[10]~111_combout\ & (\EW|myalu|Mult0|auto_generated|w569w\(14)))) # (!\EW|myalu|lo[10]~112_combout\ & (((\EW|myalu|lo[14]~132_combout\)) # (!\EW|myalu|lo[10]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~112_combout\,
	datab => \EW|myalu|lo[10]~111_combout\,
	datac => \EW|myalu|Mult0|auto_generated|w569w\(14),
	datad => \EW|myalu|lo[14]~132_combout\,
	combout => \EW|myalu|lo[14]~133_combout\);

-- Location: LCCOMB_X74_Y34_N28
\EW|myalu|lo[14]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[14]~134_combout\ = (\EW|myalu|lo[10]~100_combout\ & (((\EW|myalu|lo[14]~133_combout\)))) # (!\EW|myalu|lo[10]~100_combout\ & ((\EW|myalu|lo[14]~133_combout\ & ((\EW|myalu|ShiftRight0~16_combout\))) # (!\EW|myalu|lo[14]~133_combout\ & 
-- (\EW|myalu|ShiftRight0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~100_combout\,
	datab => \EW|myalu|ShiftRight0~15_combout\,
	datac => \EW|myalu|ShiftRight0~16_combout\,
	datad => \EW|myalu|lo[14]~133_combout\,
	combout => \EW|myalu|lo[14]~134_combout\);

-- Location: LCCOMB_X74_Y34_N18
\EW|myalu|lo[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo\(14) = (\EW|myalu|lo[14]~137_combout\ & (((\EW|myalu|lo[14]~134_combout\)) # (!\EW|myalu|lo[10]~117_combout\))) # (!\EW|myalu|lo[14]~137_combout\ & (\EW|myalu|lo[10]~117_combout\ & (\EW|myalu|Mult1|auto_generated|w513w\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[14]~137_combout\,
	datab => \EW|myalu|lo[10]~117_combout\,
	datac => \EW|myalu|Mult1|auto_generated|w513w\(14),
	datad => \EW|myalu|lo[14]~134_combout\,
	combout => \EW|myalu|lo\(14));

-- Location: FF_X74_Y34_N19
\EW|lo_WB[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo\(14),
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(14));

-- Location: LCCOMB_X79_Y32_N12
\EW|regdata_WB[14]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[14]~64_combout\ = (\EW|regdata_WB[14]~63_combout\ & ((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a14\) # ((!\EW|regsel_WB\(1))))) # (!\EW|regdata_WB[14]~63_combout\ & (((\EW|regsel_WB\(1) & \EW|lo_WB\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regdata_WB[14]~63_combout\,
	datab => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a14\,
	datac => \EW|regsel_WB\(1),
	datad => \EW|lo_WB\(14),
	combout => \EW|regdata_WB[14]~64_combout\);

-- Location: LCCOMB_X79_Y32_N28
\EW|regdata_WB[14]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[14]~65_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[14]~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[14]~64_combout\,
	combout => \EW|regdata_WB[14]~65_combout\);

-- Location: LCCOMB_X67_Y38_N2
\EW|regis|readdata1[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[10]~51_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(31))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(32) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a10\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(32) & (\EW|regis|regfile_rtl_0_bypass\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(32),
	datac => \EW|regis|regfile_rtl_0_bypass\(31),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a10\,
	combout => \EW|regis|readdata1[10]~51_combout\);

-- Location: LCCOMB_X67_Y38_N18
\EW|regis|readdata1[10]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[10]~78_combout\ = (\EW|regis|readdata1[10]~51_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|readdata1[10]~51_combout\,
	combout => \EW|regis|readdata1[10]~78_combout\);

-- Location: LCCOMB_X79_Y39_N20
\EW|myalu|ShiftRight1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~20_combout\ = (\EW|myalu|ShiftLeft1~11_combout\ & ((\EW|regis|regfile~11_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~10_combout\)))) # (!\EW|myalu|ShiftLeft1~11_combout\ & (\EW|myalu|ShiftLeft1~8_combout\ & 
-- (\EW|regis|regfile~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~11_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|regis|regfile~10_combout\,
	datad => \EW|regis|regfile~11_combout\,
	combout => \EW|myalu|ShiftRight1~20_combout\);

-- Location: LCCOMB_X77_Y36_N12
\EW|myalu|ShiftRight1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~22_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~12_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~13_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~13_combout\,
	datad => \EW|regis|regfile~12_combout\,
	combout => \EW|myalu|ShiftRight1~22_combout\);

-- Location: LCCOMB_X77_Y36_N18
\EW|myalu|ShiftRight1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~23_combout\ = (\EW|myalu|ShiftRight1~75_combout\) # ((\EW|myalu|ShiftRight1~22_combout\) # ((\EW|regis|regfile~15_combout\ & \EW|myalu|ShiftLeft1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~15_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftRight1~75_combout\,
	datad => \EW|myalu|ShiftRight1~22_combout\,
	combout => \EW|myalu|ShiftRight1~23_combout\);

-- Location: LCCOMB_X80_Y34_N26
\EW|myalu|ShiftRight0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~30_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight1~19_combout\) # ((\EW|myalu|ShiftRight1~20_combout\)))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (((\EW|myalu|ShiftRight1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftRight1~19_combout\,
	datac => \EW|myalu|ShiftRight1~20_combout\,
	datad => \EW|myalu|ShiftRight1~23_combout\,
	combout => \EW|myalu|ShiftRight0~30_combout\);

-- Location: LCCOMB_X80_Y34_N8
\EW|myalu|ShiftRight1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~56_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftRight0~30_combout\)) # (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftRight0~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftRight0~30_combout\,
	datad => \EW|myalu|ShiftRight0~31_combout\,
	combout => \EW|myalu|ShiftRight1~56_combout\);

-- Location: LCCOMB_X80_Y34_N0
\EW|myalu|ShiftRight0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~29_combout\ = (\EW|regis|Equal3~1_combout\ & (((\EW|myalu|ShiftLeft1~8_combout\) # (!\EW|myfetch|instruction_EX\(9))) # (!\EW|controller|alu_shamt[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myfetch|instruction_EX\(9),
	datad => \EW|myalu|ShiftLeft1~8_combout\,
	combout => \EW|myalu|ShiftRight0~29_combout\);

-- Location: LCCOMB_X80_Y34_N14
\EW|myalu|ShiftRight0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~32_combout\ = (\EW|myalu|ShiftRight0~29_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftRight0~30_combout\)) # (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftRight0~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myalu|ShiftRight0~29_combout\,
	datac => \EW|myalu|ShiftRight0~30_combout\,
	datad => \EW|myalu|ShiftRight0~31_combout\,
	combout => \EW|myalu|ShiftRight0~32_combout\);

-- Location: LCCOMB_X80_Y34_N20
\EW|myalu|lo~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~163_combout\ = (\EW|regis|readdata1[3]~80_combout\) # (\EW|regis|readdata2[3]~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[3]~80_combout\,
	datad => \EW|regis|readdata2[3]~66_combout\,
	combout => \EW|myalu|lo~163_combout\);

-- Location: LCCOMB_X80_Y34_N18
\EW|myalu|lo[3]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~166_combout\ = (\EW|myalu|lo[3]~165_combout\ & ((\EW|controller|alu_op[0]~21_combout\) # ((\EW|myalu|lo~163_combout\)))) # (!\EW|myalu|lo[3]~165_combout\ & (!\EW|controller|alu_op[0]~21_combout\ & (\EW|myalu|ShiftRight0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[3]~165_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|myalu|ShiftRight0~32_combout\,
	datad => \EW|myalu|lo~163_combout\,
	combout => \EW|myalu|lo[3]~166_combout\);

-- Location: LCCOMB_X80_Y34_N22
\EW|myalu|lo[3]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~168_combout\ = (\EW|myalu|lo[3]~167_combout\ & (((\EW|myalu|ShiftRight1~56_combout\)) # (!\EW|myalu|lo[10]~581_combout\))) # (!\EW|myalu|lo[3]~167_combout\ & (\EW|myalu|lo[10]~581_combout\ & ((\EW|myalu|lo[3]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[3]~167_combout\,
	datab => \EW|myalu|lo[10]~581_combout\,
	datac => \EW|myalu|ShiftRight1~56_combout\,
	datad => \EW|myalu|lo[3]~166_combout\,
	combout => \EW|myalu|lo[3]~168_combout\);

-- Location: LCCOMB_X76_Y31_N14
\EW|myalu|ShiftRight1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~52_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|readdata2[4]~58_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|readdata2[3]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|readdata2[4]~58_combout\,
	datad => \EW|regis|readdata2[3]~66_combout\,
	combout => \EW|myalu|ShiftRight1~52_combout\);

-- Location: LCCOMB_X67_Y32_N2
\EW|myalu|ShiftRight0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~20_combout\ = (\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(8)) # (\EW|myfetch|instruction_EX\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(8),
	datad => \EW|myfetch|instruction_EX\(9),
	combout => \EW|myalu|ShiftRight0~20_combout\);

-- Location: LCCOMB_X79_Y37_N18
\EW|myalu|ShiftRight1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~51_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~25_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[0]~1_combout\,
	datab => \EW|regis|regfile~25_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|regis|regfile~27_combout\,
	combout => \EW|myalu|ShiftRight1~51_combout\);

-- Location: LCCOMB_X79_Y37_N28
\EW|myalu|ShiftRight1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~50_combout\ = (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~26_combout\))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[0]~1_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|regis|regfile~33_combout\,
	datad => \EW|regis|regfile~26_combout\,
	combout => \EW|myalu|ShiftRight1~50_combout\);

-- Location: LCCOMB_X79_Y37_N14
\EW|myalu|ShiftRight1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~78_combout\ = (\EW|myfetch|instruction_EX\(16) & ((\EW|myalu|ShiftRight1~51_combout\) # ((\EW|myalu|ShiftRight1~50_combout\)))) # (!\EW|myfetch|instruction_EX\(16) & (\EW|regis|Equal3~0_combout\ & ((\EW|myalu|ShiftRight1~51_combout\) 
-- # (\EW|myalu|ShiftRight1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(16),
	datab => \EW|myalu|ShiftRight1~51_combout\,
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|myalu|ShiftRight1~50_combout\,
	combout => \EW|myalu|ShiftRight1~78_combout\);

-- Location: LCCOMB_X75_Y32_N14
\EW|myalu|lo[3]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~161_combout\ = (\EW|myalu|lo[2]~144_combout\ & (((\EW|myalu|ShiftRight0~20_combout\)))) # (!\EW|myalu|lo[2]~144_combout\ & ((\EW|myalu|ShiftRight0~20_combout\ & ((\EW|myalu|ShiftRight1~78_combout\))) # (!\EW|myalu|ShiftRight0~20_combout\ & 
-- (\EW|myalu|ShiftRight1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[2]~144_combout\,
	datab => \EW|myalu|ShiftRight1~52_combout\,
	datac => \EW|myalu|ShiftRight0~20_combout\,
	datad => \EW|myalu|ShiftRight1~78_combout\,
	combout => \EW|myalu|lo[3]~161_combout\);

-- Location: LCCOMB_X77_Y36_N22
\EW|myalu|lo[2]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~144_combout\ = (\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(9)) # ((!\EW|myfetch|instruction_EX\(8) & \EW|myfetch|instruction_EX\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(9),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(8),
	datad => \EW|myfetch|instruction_EX\(7),
	combout => \EW|myalu|lo[2]~144_combout\);

-- Location: LCCOMB_X75_Y32_N4
\EW|myalu|lo[3]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~162_combout\ = (\EW|myalu|lo[3]~161_combout\ & (((\EW|myalu|ShiftRight0~28_combout\) # (!\EW|myalu|lo[2]~144_combout\)))) # (!\EW|myalu|lo[3]~161_combout\ & (\EW|myalu|ShiftRight1~49_combout\ & (\EW|myalu|lo[2]~144_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~49_combout\,
	datab => \EW|myalu|lo[3]~161_combout\,
	datac => \EW|myalu|lo[2]~144_combout\,
	datad => \EW|myalu|ShiftRight0~28_combout\,
	combout => \EW|myalu|lo[3]~162_combout\);

-- Location: LCCOMB_X75_Y35_N4
\EW|myalu|lo[3]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~169_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|lo[2]~154_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[2]~154_combout\ & (\EW|myalu|lo[3]~168_combout\)) # (!\EW|myalu|lo[2]~154_combout\ & 
-- ((\EW|myalu|lo[3]~162_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[3]~168_combout\,
	datac => \EW|myalu|lo[2]~154_combout\,
	datad => \EW|myalu|lo[3]~162_combout\,
	combout => \EW|myalu|lo[3]~169_combout\);

-- Location: LCCOMB_X74_Y35_N24
\EW|myalu|lo[3]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~160_combout\ = (!\EW|controller|alu_op[3]~6_combout\ & (\EW|myalu|Mult0|auto_generated|w569w\(3) & ((!\EW|controller|alu_op[3]~8_combout\) # (!\EW|controller|alu_op[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~7_combout\,
	datab => \EW|controller|alu_op[3]~6_combout\,
	datac => \EW|myalu|Mult0|auto_generated|w569w\(3),
	datad => \EW|controller|alu_op[3]~8_combout\,
	combout => \EW|myalu|lo[3]~160_combout\);

-- Location: LCCOMB_X75_Y35_N2
\EW|myalu|lo[3]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~170_combout\ = (\EW|myalu|lo[2]~143_combout\ & ((\EW|myalu|lo[3]~169_combout\ & ((\EW|myalu|lo[3]~160_combout\))) # (!\EW|myalu|lo[3]~169_combout\ & (\EW|myalu|Mult1|auto_generated|w513w\(3))))) # (!\EW|myalu|lo[2]~143_combout\ & 
-- (((\EW|myalu|lo[3]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[2]~143_combout\,
	datab => \EW|myalu|Mult1|auto_generated|w513w\(3),
	datac => \EW|myalu|lo[3]~169_combout\,
	datad => \EW|myalu|lo[3]~160_combout\,
	combout => \EW|myalu|lo[3]~170_combout\);

-- Location: LCCOMB_X75_Y35_N0
\EW|myalu|lo[3]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~174_combout\ = (\EW|myalu|lo[2]~158_combout\ & ((\EW|myalu|lo[3]~173_combout\) # ((\EW|myalu|lo[2]~157_combout\ & \EW|myalu|lo[3]~170_combout\)))) # (!\EW|myalu|lo[2]~158_combout\ & (\EW|myalu|lo[2]~157_combout\ & 
-- ((\EW|myalu|lo[3]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[2]~158_combout\,
	datab => \EW|myalu|lo[2]~157_combout\,
	datac => \EW|myalu|lo[3]~173_combout\,
	datad => \EW|myalu|lo[3]~170_combout\,
	combout => \EW|myalu|lo[3]~174_combout\);

-- Location: LCCOMB_X75_Y35_N24
\EW|myalu|lo[3]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[3]~175_combout\ = (\EW|myalu|lo[3]~174_combout\) # ((\EW|myalu|Add4~50_combout\ & \EW|myalu|lo[5]~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Add4~50_combout\,
	datac => \EW|myalu|lo[5]~138_combout\,
	datad => \EW|myalu|lo[3]~174_combout\,
	combout => \EW|myalu|lo[3]~175_combout\);

-- Location: LCCOMB_X70_Y37_N26
\EW|myalu|lo[12]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[12]~606_combout\ = (\EW|myalu|lo[12]~327_combout\ & (\EW|controller|alu_op[2]~5_combout\ & ((\EW|controller|rdrt[0]~2_combout\) # (\EW|controller|alu_op[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[12]~327_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[12]~606_combout\);

-- Location: LCCOMB_X74_Y34_N8
\EW|myalu|lo[12]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[12]~328_combout\ = (\EW|myalu|lo[10]~116_combout\ & ((\EW|myalu|lo[10]~125_combout\ & ((\EW|myalu|Add4~68_combout\))) # (!\EW|myalu|lo[10]~125_combout\ & (\EW|myalu|lo[12]~606_combout\)))) # (!\EW|myalu|lo[10]~116_combout\ & 
-- (((!\EW|myalu|lo[10]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~116_combout\,
	datab => \EW|myalu|lo[12]~606_combout\,
	datac => \EW|myalu|Add4~68_combout\,
	datad => \EW|myalu|lo[10]~125_combout\,
	combout => \EW|myalu|lo[12]~328_combout\);

-- Location: LCCOMB_X75_Y36_N4
\EW|myalu|ShiftRight1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~35_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~17_combout\))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~18_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|regis|regfile~17_combout\,
	combout => \EW|myalu|ShiftRight1~35_combout\);

-- Location: LCCOMB_X75_Y36_N10
\EW|myalu|ShiftRight0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~60_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~15_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~15_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|regis|regfile~16_combout\,
	combout => \EW|myalu|ShiftRight0~60_combout\);

-- Location: LCCOMB_X75_Y36_N24
\EW|myalu|ShiftRight0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~61_combout\ = (\EW|myalu|ShiftRight0~60_combout\) # ((!\EW|controller|alu_shamt[1]~0_combout\ & \EW|myalu|ShiftRight1~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftRight1~35_combout\,
	datad => \EW|myalu|ShiftRight0~60_combout\,
	combout => \EW|myalu|ShiftRight0~61_combout\);

-- Location: LCCOMB_X75_Y36_N28
\EW|myalu|ShiftRight0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~85_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~61_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftRight0~63_combout\,
	datad => \EW|myalu|ShiftRight0~61_combout\,
	combout => \EW|myalu|ShiftRight0~85_combout\);

-- Location: LCCOMB_X79_Y36_N20
\EW|myalu|ShiftRight0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~59_combout\ = (\EW|myalu|ShiftRight0~58_combout\) # ((\EW|myalu|ShiftRight0~101_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~58_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|regis|regfile~14_combout\,
	datad => \EW|myalu|ShiftRight0~101_combout\,
	combout => \EW|myalu|ShiftRight0~59_combout\);

-- Location: LCCOMB_X79_Y34_N18
\EW|myalu|ShiftRight0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~96_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~69_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftRight0~69_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|myalu|ShiftRight0~59_combout\,
	combout => \EW|myalu|ShiftRight0~96_combout\);

-- Location: LCCOMB_X76_Y32_N14
\EW|myalu|ShiftRight0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~87_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|myalu|ShiftRight0~66_combout\) # ((\EW|controller|alu_shamt[1]~0_combout\ & \EW|myalu|ShiftRight1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftRight0~66_combout\,
	datad => \EW|myalu|ShiftRight1~38_combout\,
	combout => \EW|myalu|ShiftRight0~87_combout\);

-- Location: LCCOMB_X77_Y34_N30
\EW|myalu|ShiftRight0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~104_combout\ = (\EW|myalu|ShiftRight0~87_combout\ & (((!\EW|myfetch|instruction_EX\(8) & !\EW|myfetch|instruction_EX\(9))) # (!\EW|controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|Equal0~0_combout\,
	datab => \EW|myfetch|instruction_EX\(8),
	datac => \EW|myfetch|instruction_EX\(9),
	datad => \EW|myalu|ShiftRight0~87_combout\,
	combout => \EW|myalu|ShiftRight0~104_combout\);

-- Location: LCCOMB_X77_Y35_N8
\EW|myalu|ShiftLeft1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~76_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~60_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~75_combout\,
	datad => \EW|myalu|ShiftLeft1~60_combout\,
	combout => \EW|myalu|ShiftLeft1~76_combout\);

-- Location: LCCOMB_X77_Y35_N20
\EW|myalu|ShiftLeft1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~69_combout\ = (\EW|regis|readdata2[0]~67_combout\ & ((\EW|myalu|ShiftLeft0~45_combout\) # ((!\EW|controller|alu_shamt[2]~2_combout\ & \EW|myalu|ShiftLeft1~63_combout\)))) # (!\EW|regis|readdata2[0]~67_combout\ & 
-- (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[0]~67_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~63_combout\,
	datad => \EW|myalu|ShiftLeft0~45_combout\,
	combout => \EW|myalu|ShiftLeft1~69_combout\);

-- Location: LCCOMB_X77_Y35_N30
\EW|myalu|ShiftLeft1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~77_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftLeft1~76_combout\)) # (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftLeft1~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftLeft1~76_combout\,
	datad => \EW|myalu|ShiftLeft1~69_combout\,
	combout => \EW|myalu|ShiftLeft1~77_combout\);

-- Location: LCCOMB_X77_Y34_N0
\EW|myalu|lo~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~319_combout\ = (!\EW|regis|Equal2~1_combout\ & (\EW|regis|Equal3~1_combout\ & (\EW|regis|readdata1[12]~49_combout\ & \EW|regis|regfile~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|readdata1[12]~49_combout\,
	datad => \EW|regis|regfile~30_combout\,
	combout => \EW|myalu|lo~319_combout\);

-- Location: LCCOMB_X77_Y34_N2
\EW|myalu|lo[12]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[12]~320_combout\ = (\EW|myalu|lo[10]~106_combout\ & ((\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|ShiftLeft1~77_combout\)) # (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|lo~319_combout\))))) # (!\EW|myalu|lo[10]~106_combout\ & 
-- (!\EW|controller|alu_op[3]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~106_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|ShiftLeft1~77_combout\,
	datad => \EW|myalu|lo~319_combout\,
	combout => \EW|myalu|lo[12]~320_combout\);

-- Location: LCCOMB_X77_Y34_N16
\EW|myalu|lo[12]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[12]~321_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((\EW|myalu|lo[12]~320_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo[12]~320_combout\ & (\EW|myalu|lo~318_combout\)) # (!\EW|myalu|lo[12]~320_combout\ & 
-- ((\EW|myalu|ShiftRight0~104_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~318_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|myalu|ShiftRight0~104_combout\,
	datad => \EW|myalu|lo[12]~320_combout\,
	combout => \EW|myalu|lo[12]~321_combout\);

-- Location: LCCOMB_X77_Y34_N18
\EW|myalu|lo[12]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[12]~322_combout\ = (\EW|myalu|lo[10]~581_combout\ & (((\EW|myalu|lo[10]~102_combout\) # (\EW|myalu|lo[12]~321_combout\)))) # (!\EW|myalu|lo[10]~581_combout\ & (!\EW|myalu|lo~318_combout\ & (!\EW|myalu|lo[10]~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~318_combout\,
	datab => \EW|myalu|lo[10]~581_combout\,
	datac => \EW|myalu|lo[10]~102_combout\,
	datad => \EW|myalu|lo[12]~321_combout\,
	combout => \EW|myalu|lo[12]~322_combout\);

-- Location: LCCOMB_X77_Y35_N26
\EW|myalu|ShiftRight1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~76_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftRight1~76_combout\);

-- Location: LCCOMB_X79_Y33_N4
\EW|myalu|ShiftRight1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~71_combout\ = (((\EW|controller|alu_shamt[3]~3_combout\ & !\EW|controller|alu_shamt[2]~2_combout\)) # (!\EW|regis|regfile~24_combout\)) # (!\EW|regis|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~24_combout\,
	datac => \EW|controller|alu_shamt[3]~3_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftRight1~71_combout\);

-- Location: LCCOMB_X75_Y32_N22
\EW|myalu|ShiftRight1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~72_combout\ = ((\EW|myalu|ShiftRight0~67_combout\ & \EW|myalu|ShiftRight1~76_combout\)) # (!\EW|myalu|ShiftRight1~71_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftRight0~67_combout\,
	datac => \EW|myalu|ShiftRight1~76_combout\,
	datad => \EW|myalu|ShiftRight1~71_combout\,
	combout => \EW|myalu|ShiftRight1~72_combout\);

-- Location: LCCOMB_X75_Y34_N28
\EW|myalu|lo[12]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[12]~323_combout\ = (\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[12]~322_combout\ & ((\EW|myalu|ShiftRight1~72_combout\))) # (!\EW|myalu|lo[12]~322_combout\ & (\EW|myalu|lo~317_combout\)))) # (!\EW|myalu|lo[10]~102_combout\ & 
-- (((\EW|myalu|lo[12]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~317_combout\,
	datab => \EW|myalu|lo[10]~102_combout\,
	datac => \EW|myalu|lo[12]~322_combout\,
	datad => \EW|myalu|ShiftRight1~72_combout\,
	combout => \EW|myalu|lo[12]~323_combout\);

-- Location: LCCOMB_X75_Y34_N2
\EW|myalu|lo[12]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[12]~324_combout\ = (\EW|myalu|lo[10]~112_combout\ & (\EW|myalu|lo[10]~111_combout\ & (\EW|myalu|Mult0|auto_generated|w569w\(12)))) # (!\EW|myalu|lo[10]~112_combout\ & (((\EW|myalu|lo[12]~323_combout\)) # (!\EW|myalu|lo[10]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~112_combout\,
	datab => \EW|myalu|lo[10]~111_combout\,
	datac => \EW|myalu|Mult0|auto_generated|w569w\(12),
	datad => \EW|myalu|lo[12]~323_combout\,
	combout => \EW|myalu|lo[12]~324_combout\);

-- Location: LCCOMB_X74_Y34_N10
\EW|myalu|lo[12]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[12]~325_combout\ = (\EW|myalu|lo[10]~100_combout\ & (((\EW|myalu|lo[12]~324_combout\)))) # (!\EW|myalu|lo[10]~100_combout\ & ((\EW|myalu|lo[12]~324_combout\ & (\EW|myalu|ShiftRight0~85_combout\)) # (!\EW|myalu|lo[12]~324_combout\ & 
-- ((\EW|myalu|ShiftRight0~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~100_combout\,
	datab => \EW|myalu|ShiftRight0~85_combout\,
	datac => \EW|myalu|ShiftRight0~96_combout\,
	datad => \EW|myalu|lo[12]~324_combout\,
	combout => \EW|myalu|lo[12]~325_combout\);

-- Location: LCCOMB_X74_Y34_N6
\EW|myalu|lo[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo\(12) = (\EW|myalu|lo[10]~117_combout\ & ((\EW|myalu|lo[12]~328_combout\ & ((\EW|myalu|lo[12]~325_combout\))) # (!\EW|myalu|lo[12]~328_combout\ & (\EW|myalu|Mult1|auto_generated|w513w\(12))))) # (!\EW|myalu|lo[10]~117_combout\ & 
-- (((\EW|myalu|lo[12]~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|w513w\(12),
	datab => \EW|myalu|lo[10]~117_combout\,
	datac => \EW|myalu|lo[12]~328_combout\,
	datad => \EW|myalu|lo[12]~325_combout\,
	combout => \EW|myalu|lo\(12));

-- Location: FF_X74_Y40_N13
\EW|lo_WB[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo\(12),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(12));

-- Location: LCCOMB_X74_Y40_N4
\EW|myalu|hi[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(12) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[12]~53_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[12]~53_combout\,
	datac => \EW|myalu|hi\(12),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(12));

-- Location: FF_X74_Y40_N19
\EW|hi_WB[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(12),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(12));

-- Location: FF_X74_Y40_N25
\EW|r_WB[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(12));

-- Location: LCCOMB_X74_Y40_N24
\EW|regdata_WB[12]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[12]~66_combout\ = (\EW|regsel_WB\(1) & (((\EW|regsel_WB\(0))))) # (!\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0) & (\EW|hi_WB\(12))) # (!\EW|regsel_WB\(0) & ((\EW|r_WB\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|hi_WB\(12),
	datac => \EW|r_WB\(12),
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[12]~66_combout\);

-- Location: LCCOMB_X74_Y40_N12
\EW|regdata_WB[12]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[12]~67_combout\ = (\EW|regsel_WB\(1) & ((\EW|regdata_WB[12]~66_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a12\)) # (!\EW|regdata_WB[12]~66_combout\ & ((\EW|lo_WB\(12)))))) # (!\EW|regsel_WB\(1) & 
-- (((\EW|regdata_WB[12]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a12\,
	datac => \EW|lo_WB\(12),
	datad => \EW|regdata_WB[12]~66_combout\,
	combout => \EW|regdata_WB[12]~67_combout\);

-- Location: LCCOMB_X74_Y40_N18
\EW|regdata_WB[12]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[12]~68_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[12]~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[12]~67_combout\,
	combout => \EW|regdata_WB[12]~68_combout\);

-- Location: LCCOMB_X68_Y38_N28
\EW|regis|readdata1[8]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[8]~55_combout\ = (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|readdata1[8]~54_combout\ & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a8\))) # (!\EW|regis|readdata1[8]~54_combout\ & (\EW|regis|regfile_rtl_0_bypass\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[8]~54_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|regfile_rtl_0_bypass\(27),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a8\,
	combout => \EW|regis|readdata1[8]~55_combout\);

-- Location: LCCOMB_X72_Y31_N12
\EW|myalu|hi[13]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[13]~54_combout\ = (\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~54_combout\)) # (!\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Decoder0~0_combout\,
	datac => \EW|myalu|Mult0|auto_generated|op_1~54_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~54_combout\,
	combout => \EW|myalu|hi[13]~54_combout\);

-- Location: LCCOMB_X72_Y34_N0
\EW|myalu|hi[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(13) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi[13]~54_combout\))) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi\(13),
	datac => \EW|myalu|hi[13]~54_combout\,
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(13));

-- Location: FF_X73_Y34_N31
\EW|hi_WB[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(13),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(13));

-- Location: LCCOMB_X75_Y36_N12
\EW|myalu|ShiftRight0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~45_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~19_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~18_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- ((\EW|regis|regfile~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~19_combout\,
	datad => \EW|regis|regfile~18_combout\,
	combout => \EW|myalu|ShiftRight0~45_combout\);

-- Location: LCCOMB_X76_Y33_N18
\EW|myalu|ShiftRight0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~46_combout\ = (\EW|myalu|ShiftRight0~45_combout\) # ((\EW|myalu|ShiftLeft1~15_combout\) # ((\EW|regis|regfile~31_combout\ & \EW|myalu|ShiftLeft1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~31_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftRight0~45_combout\,
	datad => \EW|myalu|ShiftLeft1~15_combout\,
	combout => \EW|myalu|ShiftRight0~46_combout\);

-- Location: LCCOMB_X74_Y38_N24
\EW|myalu|ShiftRight0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~42_combout\ = (\EW|regis|regfile~14_combout\ & ((\EW|myalu|ShiftLeft1~9_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~17_combout\)))) # (!\EW|regis|regfile~14_combout\ & (\EW|myalu|ShiftLeft1~8_combout\ & 
-- ((\EW|regis|regfile~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~14_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftLeft1~9_combout\,
	datad => \EW|regis|regfile~17_combout\,
	combout => \EW|myalu|ShiftRight0~42_combout\);

-- Location: LCCOMB_X76_Y36_N16
\EW|myalu|ShiftRight0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~43_combout\ = (\EW|myalu|ShiftRight0~41_combout\) # ((\EW|myalu|ShiftRight0~42_combout\) # ((\EW|regis|regfile~15_combout\ & \EW|myalu|ShiftLeft1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~15_combout\,
	datab => \EW|myalu|ShiftLeft1~10_combout\,
	datac => \EW|myalu|ShiftRight0~41_combout\,
	datad => \EW|myalu|ShiftRight0~42_combout\,
	combout => \EW|myalu|ShiftRight0~43_combout\);

-- Location: LCCOMB_X75_Y33_N24
\EW|myalu|ShiftRight0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~90_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~43_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftRight0~46_combout\,
	datad => \EW|myalu|ShiftRight0~43_combout\,
	combout => \EW|myalu|ShiftRight0~90_combout\);

-- Location: LCCOMB_X79_Y36_N18
\EW|myalu|ShiftRight0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~39_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~10_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~11_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (((\EW|myalu|ShiftLeft1~9_combout\ & 
-- \EW|regis|regfile~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|regis|regfile~10_combout\,
	datac => \EW|myalu|ShiftLeft1~9_combout\,
	datad => \EW|regis|regfile~11_combout\,
	combout => \EW|myalu|ShiftRight0~39_combout\);

-- Location: LCCOMB_X79_Y36_N4
\EW|myalu|ShiftRight0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~40_combout\ = (\EW|myalu|ShiftRight0~100_combout\) # ((\EW|myalu|ShiftRight0~39_combout\) # ((\EW|regis|regfile~12_combout\ & \EW|myalu|ShiftLeft1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~12_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftRight0~100_combout\,
	datad => \EW|myalu|ShiftRight0~39_combout\,
	combout => \EW|myalu|ShiftRight0~40_combout\);

-- Location: LCCOMB_X75_Y33_N30
\EW|myalu|ShiftRight0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~97_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~54_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~54_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftRight0~40_combout\,
	datad => \EW|regis|Equal3~1_combout\,
	combout => \EW|myalu|ShiftRight0~97_combout\);

-- Location: LCCOMB_X76_Y33_N2
\EW|myalu|lo[13]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[13]~333_combout\ = (\EW|myalu|lo[10]~581_combout\ & (\EW|myalu|lo[10]~102_combout\)) # (!\EW|myalu|lo[10]~581_combout\ & ((\EW|myalu|lo[10]~102_combout\ & (\EW|regis|readdata2[13]~71_combout\ $ (\EW|regis|readdata1[13]~75_combout\))) # 
-- (!\EW|myalu|lo[10]~102_combout\ & (!\EW|regis|readdata2[13]~71_combout\ & !\EW|regis|readdata1[13]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~581_combout\,
	datab => \EW|myalu|lo[10]~102_combout\,
	datac => \EW|regis|readdata2[13]~71_combout\,
	datad => \EW|regis|readdata1[13]~75_combout\,
	combout => \EW|myalu|lo[13]~333_combout\);

-- Location: LCCOMB_X79_Y33_N6
\EW|myalu|ShiftRight1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~73_combout\ = ((\EW|myalu|ShiftRight1~76_combout\ & \EW|myalu|ShiftRight0~51_combout\)) # (!\EW|myalu|ShiftRight1~71_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftRight1~76_combout\,
	datac => \EW|myalu|ShiftRight1~71_combout\,
	datad => \EW|myalu|ShiftRight0~51_combout\,
	combout => \EW|myalu|ShiftRight1~73_combout\);

-- Location: LCCOMB_X77_Y32_N8
\EW|myalu|lo~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~330_combout\ = (\EW|regis|Equal3~1_combout\ & (!\EW|regis|Equal2~1_combout\ & (\EW|regis|readdata1[13]~48_combout\ & \EW|regis|regfile~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|readdata1[13]~48_combout\,
	datad => \EW|regis|regfile~31_combout\,
	combout => \EW|myalu|lo~330_combout\);

-- Location: LCCOMB_X77_Y32_N24
\EW|myalu|ShiftLeft1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~70_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft1~23_combout\)))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (((\EW|myalu|ShiftLeft1~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|myalu|ShiftLeft1~55_combout\,
	datad => \EW|myalu|ShiftLeft1~23_combout\,
	combout => \EW|myalu|ShiftLeft1~70_combout\);

-- Location: LCCOMB_X77_Y32_N12
\EW|myalu|ShiftLeft1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~81_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~51_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftLeft1~51_combout\,
	datac => \EW|myalu|ShiftLeft1~80_combout\,
	datad => \EW|regis|Equal3~1_combout\,
	combout => \EW|myalu|ShiftLeft1~81_combout\);

-- Location: LCCOMB_X77_Y32_N30
\EW|myalu|ShiftLeft1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~82_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftLeft1~81_combout\))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftLeft1~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myalu|ShiftLeft1~70_combout\,
	datad => \EW|myalu|ShiftLeft1~81_combout\,
	combout => \EW|myalu|ShiftLeft1~82_combout\);

-- Location: LCCOMB_X77_Y32_N2
\EW|myalu|lo[13]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[13]~331_combout\ = (\EW|myalu|lo[10]~106_combout\ & ((\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|ShiftLeft1~82_combout\))) # (!\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|lo~330_combout\)))) # (!\EW|myalu|lo[10]~106_combout\ & 
-- (((!\EW|controller|alu_op[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~106_combout\,
	datab => \EW|myalu|lo~330_combout\,
	datac => \EW|myalu|ShiftLeft1~82_combout\,
	datad => \EW|controller|alu_op[3]~9_combout\,
	combout => \EW|myalu|lo[13]~331_combout\);

-- Location: LCCOMB_X76_Y36_N12
\EW|myalu|ShiftRight0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~98_combout\ = (!\EW|myalu|ShiftRight0~20_combout\ & (\EW|regis|Equal3~1_combout\ & (!\EW|myalu|ShiftLeft1~9_combout\ & \EW|myalu|ShiftRight0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~20_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftLeft1~9_combout\,
	datad => \EW|myalu|ShiftRight0~51_combout\,
	combout => \EW|myalu|ShiftRight0~98_combout\);

-- Location: LCCOMB_X76_Y33_N12
\EW|myalu|lo[13]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[13]~332_combout\ = (\EW|myalu|lo[13]~331_combout\ & ((\EW|myalu|lo~329_combout\) # ((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|myalu|lo[13]~331_combout\ & (((\EW|myalu|ShiftRight0~98_combout\ & !\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~329_combout\,
	datab => \EW|myalu|lo[13]~331_combout\,
	datac => \EW|myalu|ShiftRight0~98_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[13]~332_combout\);

-- Location: LCCOMB_X76_Y33_N24
\EW|myalu|lo[13]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[13]~334_combout\ = (\EW|myalu|lo[10]~581_combout\ & ((\EW|myalu|lo[13]~333_combout\ & (\EW|myalu|ShiftRight1~73_combout\)) # (!\EW|myalu|lo[13]~333_combout\ & ((\EW|myalu|lo[13]~332_combout\))))) # (!\EW|myalu|lo[10]~581_combout\ & 
-- (\EW|myalu|lo[13]~333_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~581_combout\,
	datab => \EW|myalu|lo[13]~333_combout\,
	datac => \EW|myalu|ShiftRight1~73_combout\,
	datad => \EW|myalu|lo[13]~332_combout\,
	combout => \EW|myalu|lo[13]~334_combout\);

-- Location: LCCOMB_X75_Y33_N16
\EW|myalu|lo[13]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[13]~335_combout\ = (\EW|myalu|lo[10]~112_combout\ & (((\EW|myalu|Mult0|auto_generated|w569w\(13) & \EW|myalu|lo[10]~111_combout\)))) # (!\EW|myalu|lo[10]~112_combout\ & ((\EW|myalu|lo[13]~334_combout\) # ((!\EW|myalu|lo[10]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~112_combout\,
	datab => \EW|myalu|lo[13]~334_combout\,
	datac => \EW|myalu|Mult0|auto_generated|w569w\(13),
	datad => \EW|myalu|lo[10]~111_combout\,
	combout => \EW|myalu|lo[13]~335_combout\);

-- Location: LCCOMB_X75_Y33_N22
\EW|myalu|lo[13]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[13]~336_combout\ = (\EW|myalu|lo[10]~100_combout\ & (((\EW|myalu|lo[13]~335_combout\)))) # (!\EW|myalu|lo[10]~100_combout\ & ((\EW|myalu|lo[13]~335_combout\ & (\EW|myalu|ShiftRight0~90_combout\)) # (!\EW|myalu|lo[13]~335_combout\ & 
-- ((\EW|myalu|ShiftRight0~97_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~100_combout\,
	datab => \EW|myalu|ShiftRight0~90_combout\,
	datac => \EW|myalu|ShiftRight0~97_combout\,
	datad => \EW|myalu|lo[13]~335_combout\,
	combout => \EW|myalu|lo[13]~336_combout\);

-- Location: LCCOMB_X74_Y34_N4
\EW|myalu|lo[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo\(13) = (\EW|myalu|lo[13]~339_combout\ & (((\EW|myalu|lo[13]~336_combout\)) # (!\EW|myalu|lo[10]~117_combout\))) # (!\EW|myalu|lo[13]~339_combout\ & (\EW|myalu|lo[10]~117_combout\ & ((\EW|myalu|Mult1|auto_generated|w513w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[13]~339_combout\,
	datab => \EW|myalu|lo[10]~117_combout\,
	datac => \EW|myalu|lo[13]~336_combout\,
	datad => \EW|myalu|Mult1|auto_generated|w513w\(13),
	combout => \EW|myalu|lo\(13));

-- Location: FF_X74_Y34_N5
\EW|lo_WB[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo\(13),
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(13));

-- Location: FF_X73_Y34_N25
\EW|r_WB[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(13));

-- Location: LCCOMB_X73_Y34_N24
\EW|regdata_WB[13]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[13]~69_combout\ = (\EW|regsel_WB\(1) & ((\EW|lo_WB\(13)) # ((\EW|regsel_WB\(0))))) # (!\EW|regsel_WB\(1) & (((\EW|r_WB\(13) & !\EW|regsel_WB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|lo_WB\(13),
	datac => \EW|r_WB\(13),
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[13]~69_combout\);

-- Location: LCCOMB_X73_Y34_N30
\EW|regdata_WB[13]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[13]~70_combout\ = (\EW|regsel_WB\(0) & ((\EW|regdata_WB[13]~69_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a13\)) # (!\EW|regdata_WB[13]~69_combout\ & ((\EW|hi_WB\(13)))))) # (!\EW|regsel_WB\(0) & 
-- (((\EW|regdata_WB[13]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a13\,
	datab => \EW|regsel_WB\(0),
	datac => \EW|hi_WB\(13),
	datad => \EW|regdata_WB[13]~69_combout\,
	combout => \EW|regdata_WB[13]~70_combout\);

-- Location: LCCOMB_X73_Y34_N18
\EW|regdata_WB[13]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[13]~71_combout\ = (\EW|regdata_WB[13]~70_combout\ & !\EW|regsel_WB\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regdata_WB[13]~70_combout\,
	datad => \EW|regsel_WB\(2),
	combout => \EW|regdata_WB[13]~71_combout\);

-- Location: FF_X75_Y37_N7
\EW|regis|regfile_rtl_1_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[13]~71_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(37));

-- Location: LCCOMB_X75_Y37_N6
\EW|regis|regfile~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~31_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(37))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(38) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a13\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(38) & (\EW|regis|regfile_rtl_1_bypass\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(38),
	datac => \EW|regis|regfile_rtl_1_bypass\(37),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a13\,
	combout => \EW|regis|regfile~31_combout\);

-- Location: LCCOMB_X76_Y34_N4
\EW|myalu|ShiftRight1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~54_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~29_combout\))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|regis|regfile~31_combout\,
	datac => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|regis|regfile~29_combout\,
	combout => \EW|myalu|ShiftRight1~54_combout\);

-- Location: LCCOMB_X76_Y33_N0
\EW|myalu|ShiftRight1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~53_combout\ = (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~30_combout\))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~28_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|regis|regfile~30_combout\,
	combout => \EW|myalu|ShiftRight1~53_combout\);

-- Location: LCCOMB_X75_Y32_N20
\EW|myalu|ShiftRight1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~55_combout\ = (\EW|myalu|ShiftRight1~54_combout\) # (\EW|myalu|ShiftRight1~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|ShiftRight1~54_combout\,
	datad => \EW|myalu|ShiftRight1~53_combout\,
	combout => \EW|myalu|ShiftRight1~55_combout\);

-- Location: LCCOMB_X75_Y32_N10
\EW|myalu|ShiftRight0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~28_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight1~25_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight1~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~25_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|controller|alu_shamt[2]~2_combout\,
	datad => \EW|myalu|ShiftRight1~55_combout\,
	combout => \EW|myalu|ShiftRight0~28_combout\);

-- Location: LCCOMB_X80_Y34_N30
\EW|myalu|lo~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~188_combout\ = (\EW|regis|readdata1[11]~50_combout\ & (((\EW|regis|Equal3~1_combout\ & \EW|regis|regfile~28_combout\)) # (!\EW|regis|Equal2~1_combout\))) # (!\EW|regis|readdata1[11]~50_combout\ & (\EW|regis|Equal3~1_combout\ & 
-- ((\EW|regis|regfile~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[11]~50_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|regfile~28_combout\,
	combout => \EW|myalu|lo~188_combout\);

-- Location: LCCOMB_X80_Y34_N28
\EW|myalu|lo[11]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[11]~191_combout\ = (\EW|myalu|lo[11]~190_combout\ & ((\EW|controller|alu_op[0]~21_combout\) # ((\EW|myalu|lo~188_combout\)))) # (!\EW|myalu|lo[11]~190_combout\ & (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|ShiftRight0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[11]~190_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|myalu|lo~188_combout\,
	datad => \EW|myalu|ShiftRight0~38_combout\,
	combout => \EW|myalu|lo[11]~191_combout\);

-- Location: LCCOMB_X80_Y34_N2
\EW|myalu|lo[11]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[11]~193_combout\ = (\EW|myalu|lo[11]~192_combout\ & (((\EW|myalu|ShiftRight1~58_combout\)) # (!\EW|myalu|lo[10]~581_combout\))) # (!\EW|myalu|lo[11]~192_combout\ & (\EW|myalu|lo[10]~581_combout\ & ((\EW|myalu|lo[11]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[11]~192_combout\,
	datab => \EW|myalu|lo[10]~581_combout\,
	datac => \EW|myalu|ShiftRight1~58_combout\,
	datad => \EW|myalu|lo[11]~191_combout\,
	combout => \EW|myalu|lo[11]~193_combout\);

-- Location: LCCOMB_X79_Y34_N28
\EW|myalu|lo[11]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[11]~194_combout\ = (\EW|myalu|lo[10]~112_combout\ & (\EW|myalu|lo[10]~111_combout\ & (\EW|myalu|Mult0|auto_generated|w569w\(11)))) # (!\EW|myalu|lo[10]~112_combout\ & (((\EW|myalu|lo[11]~193_combout\)) # (!\EW|myalu|lo[10]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~112_combout\,
	datab => \EW|myalu|lo[10]~111_combout\,
	datac => \EW|myalu|Mult0|auto_generated|w569w\(11),
	datad => \EW|myalu|lo[11]~193_combout\,
	combout => \EW|myalu|lo[11]~194_combout\);

-- Location: LCCOMB_X79_Y34_N10
\EW|myalu|lo[11]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[11]~195_combout\ = (\EW|myalu|lo[10]~100_combout\ & (((\EW|myalu|lo[11]~194_combout\)))) # (!\EW|myalu|lo[10]~100_combout\ & ((\EW|myalu|lo[11]~194_combout\ & ((\EW|myalu|ShiftRight0~28_combout\))) # (!\EW|myalu|lo[11]~194_combout\ & 
-- (\EW|myalu|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~36_combout\,
	datab => \EW|myalu|lo[10]~100_combout\,
	datac => \EW|myalu|ShiftRight0~28_combout\,
	datad => \EW|myalu|lo[11]~194_combout\,
	combout => \EW|myalu|lo[11]~195_combout\);

-- Location: LCCOMB_X76_Y38_N20
\EW|myalu|lo[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo\(11) = (\EW|myalu|lo[11]~198_combout\ & (((\EW|myalu|lo[11]~195_combout\)) # (!\EW|myalu|lo[10]~117_combout\))) # (!\EW|myalu|lo[11]~198_combout\ & (\EW|myalu|lo[10]~117_combout\ & ((\EW|myalu|Mult1|auto_generated|w513w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[11]~198_combout\,
	datab => \EW|myalu|lo[10]~117_combout\,
	datac => \EW|myalu|lo[11]~195_combout\,
	datad => \EW|myalu|Mult1|auto_generated|w513w\(11),
	combout => \EW|myalu|lo\(11));

-- Location: FF_X77_Y38_N29
\EW|r_WB[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(11));

-- Location: FF_X76_Y38_N21
\EW|lo_WB[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo\(11),
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(11));

-- Location: LCCOMB_X77_Y38_N28
\EW|regdata_WB[11]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[11]~60_combout\ = (\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0)) # ((\EW|lo_WB\(11))))) # (!\EW|regsel_WB\(1) & (!\EW|regsel_WB\(0) & (\EW|r_WB\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|regsel_WB\(0),
	datac => \EW|r_WB\(11),
	datad => \EW|lo_WB\(11),
	combout => \EW|regdata_WB[11]~60_combout\);

-- Location: LCCOMB_X73_Y34_N22
\EW|myalu|hi[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(11) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[11]~51_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[11]~51_combout\,
	datac => \EW|myalu|hi\(11),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(11));

-- Location: FF_X73_Y34_N3
\EW|hi_WB[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(11),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(11));

-- Location: LCCOMB_X73_Y34_N2
\EW|regdata_WB[11]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[11]~61_combout\ = (\EW|regdata_WB[11]~60_combout\ & ((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a11\) # ((!\EW|regsel_WB\(0))))) # (!\EW|regdata_WB[11]~60_combout\ & (((\EW|hi_WB\(11) & \EW|regsel_WB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a11\,
	datab => \EW|regdata_WB[11]~60_combout\,
	datac => \EW|hi_WB\(11),
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[11]~61_combout\);

-- Location: LCCOMB_X73_Y34_N20
\EW|regdata_WB[11]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[11]~62_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[11]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[11]~61_combout\,
	combout => \EW|regdata_WB[11]~62_combout\);

-- Location: LCCOMB_X72_Y39_N18
\EW|regis|readdata2[0]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[0]~56_combout\ = (\EW|regis|regfile_rtl_1_bypass\(12) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(11))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a0~portbdataout\))))) 
-- # (!\EW|regis|regfile_rtl_1_bypass\(12) & (((\EW|regis|regfile_rtl_1_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(12),
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|regfile_rtl_1_bypass\(11),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	combout => \EW|regis|readdata2[0]~56_combout\);

-- Location: LCCOMB_X72_Y39_N24
\EW|regis|readdata2[0]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[0]~67_combout\ = (\EW|myfetch|instruction_EX\(16) & (((\EW|regis|readdata2[0]~56_combout\)))) # (!\EW|myfetch|instruction_EX\(16) & ((\EW|regis|Equal3~0_combout\ & ((\EW|regis|readdata2[0]~56_combout\))) # (!\EW|regis|Equal3~0_combout\ 
-- & (!\KEY[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|readdata2[0]~56_combout\,
	combout => \EW|regis|readdata2[0]~67_combout\);

-- Location: FF_X77_Y38_N9
\EW|lo_WB[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo\(8),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(8));

-- Location: LCCOMB_X77_Y38_N24
\EW|myalu|hi[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[8]~49_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~44_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Decoder0~0_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~44_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~44_combout\,
	combout => \EW|myalu|hi[8]~49_combout\);

-- Location: LCCOMB_X77_Y38_N4
\EW|myalu|hi[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(8) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[8]~49_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[8]~49_combout\,
	datac => \EW|myalu|hi\(8),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(8));

-- Location: FF_X77_Y38_N19
\EW|hi_WB[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(8),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(8));

-- Location: FF_X77_Y38_N21
\EW|r_WB[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(8));

-- Location: LCCOMB_X77_Y38_N18
\EW|regdata_WB[8]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[8]~54_combout\ = (\EW|regsel_WB\(1) & (\EW|regsel_WB\(0))) # (!\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0) & (\EW|hi_WB\(8))) # (!\EW|regsel_WB\(0) & ((\EW|r_WB\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|regsel_WB\(0),
	datac => \EW|hi_WB\(8),
	datad => \EW|r_WB\(8),
	combout => \EW|regdata_WB[8]~54_combout\);

-- Location: LCCOMB_X77_Y38_N8
\EW|regdata_WB[8]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[8]~55_combout\ = (\EW|regsel_WB\(1) & ((\EW|regdata_WB[8]~54_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a8\)) # (!\EW|regdata_WB[8]~54_combout\ & ((\EW|lo_WB\(8)))))) # (!\EW|regsel_WB\(1) & 
-- (((\EW|regdata_WB[8]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a8\,
	datac => \EW|lo_WB\(8),
	datad => \EW|regdata_WB[8]~54_combout\,
	combout => \EW|regdata_WB[8]~55_combout\);

-- Location: LCCOMB_X69_Y37_N24
\EW|regdata_WB[8]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[8]~56_combout\ = (\EW|regsel_WB\(2) & (\EW|branch_addr_EX\(8))) # (!\EW|regsel_WB\(2) & ((\EW|regdata_WB[8]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regsel_WB\(2),
	datac => \EW|branch_addr_EX\(8),
	datad => \EW|regdata_WB[8]~55_combout\,
	combout => \EW|regdata_WB[8]~56_combout\);

-- Location: LCCOMB_X67_Y36_N20
\EW|regis|readdata1[7]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[7]~56_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(25))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(26) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a7\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(26) & (\EW|regis|regfile_rtl_0_bypass\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(26),
	datac => \EW|regis|regfile_rtl_0_bypass\(25),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a7\,
	combout => \EW|regis|readdata1[7]~56_combout\);

-- Location: LCCOMB_X67_Y36_N2
\EW|regis|readdata1[7]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[7]~79_combout\ = (\EW|regis|readdata1[7]~56_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|readdata1[7]~56_combout\,
	combout => \EW|regis|readdata1[7]~79_combout\);

-- Location: LCCOMB_X67_Y34_N6
\EW|myalu|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~26_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|readdata1[7]~79_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|regis|readdata2[7]~77_combout\ $ ((!\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[7]~77_combout\,
	datab => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|regis|readdata1[7]~79_combout\,
	combout => \EW|myalu|Add4~26_combout\);

-- Location: LCCOMB_X67_Y34_N10
\EW|myalu|lo[5]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~255_combout\ = (!\EW|myfetch|instruction_EX\(26) & (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|controller|alu_op[0]~20_combout\) # (!\EW|controller|alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~20_combout\,
	datab => \EW|myfetch|instruction_EX\(26),
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|controller|rdrt[0]~2_combout\,
	combout => \EW|myalu|lo[5]~255_combout\);

-- Location: LCCOMB_X66_Y33_N6
\EW|myalu|ShiftLeft0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~4_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftLeft0~2_combout\)) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftLeft0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftLeft0~2_combout\,
	datac => \EW|myalu|ShiftLeft0~3_combout\,
	datad => \EW|controller|alu_shamt[1]~0_combout\,
	combout => \EW|myalu|ShiftLeft0~4_combout\);

-- Location: LCCOMB_X66_Y33_N8
\EW|myalu|ShiftLeft0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~5_combout\ = (\EW|myfetch|instruction_EX\(7) & (((\EW|myfetch|instruction_EX\(5) & !\EW|myfetch|instruction_EX\(6))) # (!\EW|controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(5),
	datab => \EW|myfetch|instruction_EX\(7),
	datac => \EW|myfetch|instruction_EX\(6),
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftLeft0~5_combout\);

-- Location: LCCOMB_X66_Y33_N14
\EW|myalu|ShiftLeft0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~6_combout\ = (\EW|myalu|ShiftLeft0~5_combout\) # ((\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|myfetch|instruction_EX\(4)) # (!\EW|controller|alu_shamt[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(4),
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|myalu|ShiftLeft0~5_combout\,
	datad => \EW|controller|alu_shamt[1]~0_combout\,
	combout => \EW|myalu|ShiftLeft0~6_combout\);

-- Location: LCCOMB_X67_Y36_N30
\EW|myalu|ShiftLeft0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~44_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~4_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftLeft0~4_combout\,
	datad => \EW|myalu|ShiftLeft0~6_combout\,
	combout => \EW|myalu|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X67_Y36_N12
\EW|myalu|lo[7]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~256_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|myfetch|instruction_EX\(7) & ((\EW|regis|readdata1[7]~79_combout\) # 
-- (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|myfetch|instruction_EX\(7) & (!\EW|controller|alu_op[0]~21_combout\ & \EW|regis|readdata1[7]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|regis|readdata1[7]~79_combout\,
	combout => \EW|myalu|lo[7]~256_combout\);

-- Location: LCCOMB_X67_Y36_N10
\EW|myalu|lo[7]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~257_combout\ = (\EW|myalu|lo[10]~121_combout\ & ((\EW|myalu|lo[7]~256_combout\ & (\EW|myalu|lo~599_combout\)) # (!\EW|myalu|lo[7]~256_combout\ & ((\EW|myalu|ShiftLeft0~44_combout\))))) # (!\EW|myalu|lo[10]~121_combout\ & 
-- (((\EW|myalu|lo[7]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~599_combout\,
	datab => \EW|myalu|lo[10]~121_combout\,
	datac => \EW|myalu|ShiftLeft0~44_combout\,
	datad => \EW|myalu|lo[7]~256_combout\,
	combout => \EW|myalu|lo[7]~257_combout\);

-- Location: LCCOMB_X67_Y36_N0
\EW|myalu|lo[7]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~258_combout\ = (\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|lo[7]~257_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|lo[7]~257_combout\,
	combout => \EW|myalu|lo[7]~258_combout\);

-- Location: LCCOMB_X76_Y34_N20
\EW|myalu|ShiftRight1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~80_combout\ = (\EW|regis|Equal3~0_combout\ & ((\EW|myalu|ShiftRight1~54_combout\) # ((\EW|myalu|ShiftRight1~53_combout\)))) # (!\EW|regis|Equal3~0_combout\ & (\EW|myfetch|instruction_EX\(16) & ((\EW|myalu|ShiftRight1~54_combout\) # 
-- (\EW|myalu|ShiftRight1~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~0_combout\,
	datab => \EW|myalu|ShiftRight1~54_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|myalu|ShiftRight1~53_combout\,
	combout => \EW|myalu|ShiftRight1~80_combout\);

-- Location: LCCOMB_X76_Y34_N30
\EW|myalu|lo[5]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~259_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & \EW|myalu|lo[5]~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datad => \EW|myalu|lo[5]~99_combout\,
	combout => \EW|myalu|lo[5]~259_combout\);

-- Location: LCCOMB_X76_Y34_N16
\EW|myalu|lo[5]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~260_combout\ = (\EW|myalu|lo[5]~99_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\) # (!\EW|controller|alu_shamt[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datad => \EW|myalu|lo[5]~99_combout\,
	combout => \EW|myalu|lo[5]~260_combout\);

-- Location: LCCOMB_X76_Y34_N8
\EW|myalu|ShiftRight0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~13_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight1~23_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~25_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftRight1~23_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftRight0~13_combout\);

-- Location: LCCOMB_X80_Y36_N26
\EW|myalu|lo~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~261_combout\ = (\EW|regis|readdata1[7]~56_combout\ & (\EW|regis|Equal2~1_combout\ $ (((!\EW|regis|regfile~33_combout\) # (!\EW|regis|Equal3~1_combout\))))) # (!\EW|regis|readdata1[7]~56_combout\ & (\EW|regis|Equal3~1_combout\ & 
-- ((\EW|regis|regfile~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[7]~56_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|regfile~33_combout\,
	combout => \EW|myalu|lo~261_combout\);

-- Location: LCCOMB_X80_Y36_N22
\EW|myalu|lo~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~262_combout\ = (\EW|regis|readdata1[7]~56_combout\ & (((\EW|regis|Equal3~1_combout\ & \EW|regis|regfile~33_combout\)) # (!\EW|regis|Equal2~1_combout\))) # (!\EW|regis|readdata1[7]~56_combout\ & (\EW|regis|Equal3~1_combout\ & 
-- ((\EW|regis|regfile~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[7]~56_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|regfile~33_combout\,
	combout => \EW|myalu|lo~262_combout\);

-- Location: LCCOMB_X80_Y36_N20
\EW|myalu|lo~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~263_combout\ = (\EW|regis|readdata1[7]~56_combout\ & (\EW|regis|Equal3~1_combout\ & (!\EW|regis|Equal2~1_combout\ & \EW|regis|regfile~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[7]~56_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|regfile~33_combout\,
	combout => \EW|myalu|lo~263_combout\);

-- Location: LCCOMB_X80_Y36_N2
\EW|myalu|lo[7]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~264_combout\ = (\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|lo[10]~106_combout\ & (\EW|myalu|ShiftLeft1~68_combout\))) # (!\EW|controller|alu_op[3]~9_combout\ & (((\EW|myalu|lo~263_combout\)) # (!\EW|myalu|lo[10]~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~9_combout\,
	datab => \EW|myalu|lo[10]~106_combout\,
	datac => \EW|myalu|ShiftLeft1~68_combout\,
	datad => \EW|myalu|lo~263_combout\,
	combout => \EW|myalu|lo[7]~264_combout\);

-- Location: LCCOMB_X80_Y36_N28
\EW|myalu|lo[7]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~265_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((\EW|myalu|lo[7]~264_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo[7]~264_combout\ & (\EW|myalu|lo~262_combout\)) # (!\EW|myalu|lo[7]~264_combout\ & 
-- ((\EW|myalu|ShiftRight0~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~262_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|myalu|ShiftRight0~84_combout\,
	datad => \EW|myalu|lo[7]~264_combout\,
	combout => \EW|myalu|lo[7]~265_combout\);

-- Location: LCCOMB_X80_Y36_N14
\EW|myalu|lo[7]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~266_combout\ = (\EW|myalu|lo[10]~102_combout\ & (\EW|myalu|lo[10]~581_combout\)) # (!\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[10]~581_combout\ & ((\EW|myalu|lo[7]~265_combout\))) # (!\EW|myalu|lo[10]~581_combout\ & 
-- (!\EW|myalu|lo~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~102_combout\,
	datab => \EW|myalu|lo[10]~581_combout\,
	datac => \EW|myalu|lo~262_combout\,
	datad => \EW|myalu|lo[7]~265_combout\,
	combout => \EW|myalu|lo[7]~266_combout\);

-- Location: LCCOMB_X80_Y36_N4
\EW|myalu|lo[7]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~267_combout\ = (\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[7]~266_combout\ & ((\EW|myalu|ShiftRight1~79_combout\))) # (!\EW|myalu|lo[7]~266_combout\ & (\EW|myalu|lo~261_combout\)))) # (!\EW|myalu|lo[10]~102_combout\ & 
-- (((\EW|myalu|lo[7]~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~102_combout\,
	datab => \EW|myalu|lo~261_combout\,
	datac => \EW|myalu|lo[7]~266_combout\,
	datad => \EW|myalu|ShiftRight1~79_combout\,
	combout => \EW|myalu|lo[7]~267_combout\);

-- Location: LCCOMB_X76_Y34_N2
\EW|myalu|lo[7]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~268_combout\ = (\EW|myalu|lo[5]~259_combout\ & (\EW|myalu|lo[5]~260_combout\)) # (!\EW|myalu|lo[5]~259_combout\ & ((\EW|myalu|lo[5]~260_combout\ & (\EW|myalu|ShiftRight0~13_combout\)) # (!\EW|myalu|lo[5]~260_combout\ & 
-- ((\EW|myalu|lo[7]~267_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[5]~259_combout\,
	datab => \EW|myalu|lo[5]~260_combout\,
	datac => \EW|myalu|ShiftRight0~13_combout\,
	datad => \EW|myalu|lo[7]~267_combout\,
	combout => \EW|myalu|lo[7]~268_combout\);

-- Location: LCCOMB_X76_Y34_N12
\EW|myalu|lo[7]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~269_combout\ = (\EW|myalu|lo[5]~259_combout\ & ((\EW|myalu|lo[7]~268_combout\ & ((\EW|myalu|ShiftRight1~80_combout\))) # (!\EW|myalu|lo[7]~268_combout\ & (\EW|myalu|ShiftRight1~78_combout\)))) # (!\EW|myalu|lo[5]~259_combout\ & 
-- (((\EW|myalu|lo[7]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~78_combout\,
	datab => \EW|myalu|ShiftRight1~80_combout\,
	datac => \EW|myalu|lo[5]~259_combout\,
	datad => \EW|myalu|lo[7]~268_combout\,
	combout => \EW|myalu|lo[7]~269_combout\);

-- Location: LCCOMB_X68_Y36_N22
\EW|myalu|lo[7]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~270_combout\ = (\EW|myalu|lo[5]~254_combout\ & (\EW|myalu|lo[5]~255_combout\)) # (!\EW|myalu|lo[5]~254_combout\ & ((\EW|myalu|lo[5]~255_combout\ & ((\EW|myalu|lo[7]~269_combout\))) # (!\EW|myalu|lo[5]~255_combout\ & 
-- (\EW|myalu|lo[7]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[5]~254_combout\,
	datab => \EW|myalu|lo[5]~255_combout\,
	datac => \EW|myalu|lo[7]~258_combout\,
	datad => \EW|myalu|lo[7]~269_combout\,
	combout => \EW|myalu|lo[7]~270_combout\);

-- Location: LCCOMB_X69_Y36_N4
\EW|myalu|lo[7]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~253_combout\ = (!\EW|controller|alu_op[3]~6_combout\ & (\EW|myalu|Mult0|auto_generated|w569w\(7) & ((!\EW|controller|alu_op[3]~7_combout\) # (!\EW|controller|alu_op[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~8_combout\,
	datab => \EW|controller|alu_op[3]~7_combout\,
	datac => \EW|controller|alu_op[3]~6_combout\,
	datad => \EW|myalu|Mult0|auto_generated|w569w\(7),
	combout => \EW|myalu|lo[7]~253_combout\);

-- Location: LCCOMB_X68_Y36_N28
\EW|myalu|lo[7]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~271_combout\ = (\EW|myalu|lo[5]~598_combout\ & ((\EW|myalu|lo[7]~270_combout\ & ((\EW|myalu|lo[7]~253_combout\))) # (!\EW|myalu|lo[7]~270_combout\ & (\EW|myalu|Mult1|auto_generated|w513w\(7))))) # (!\EW|myalu|lo[5]~598_combout\ & 
-- (((\EW|myalu|lo[7]~270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[5]~598_combout\,
	datab => \EW|myalu|Mult1|auto_generated|w513w\(7),
	datac => \EW|myalu|lo[7]~270_combout\,
	datad => \EW|myalu|lo[7]~253_combout\,
	combout => \EW|myalu|lo[7]~271_combout\);

-- Location: LCCOMB_X68_Y36_N14
\EW|myalu|lo[7]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[7]~272_combout\ = (\EW|myalu|lo[5]~138_combout\ & (((\EW|myalu|Add4~58_combout\)))) # (!\EW|myalu|lo[5]~138_combout\ & (\EW|myalu|lo[10]~124_combout\ & ((\EW|myalu|lo[7]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~124_combout\,
	datab => \EW|myalu|Add4~58_combout\,
	datac => \EW|myalu|lo[5]~138_combout\,
	datad => \EW|myalu|lo[7]~271_combout\,
	combout => \EW|myalu|lo[7]~272_combout\);

-- Location: FF_X69_Y36_N21
\EW|lo_WB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[7]~272_combout\,
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(7));

-- Location: FF_X68_Y36_N15
\EW|r_WB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[7]~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(7));

-- Location: LCCOMB_X69_Y36_N20
\EW|regdata_WB[7]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[7]~75_combout\ = (\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0)) # ((\EW|lo_WB\(7))))) # (!\EW|regsel_WB\(1) & (!\EW|regsel_WB\(0) & ((\EW|r_WB\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|regsel_WB\(0),
	datac => \EW|lo_WB\(7),
	datad => \EW|r_WB\(7),
	combout => \EW|regdata_WB[7]~75_combout\);

-- Location: LCCOMB_X76_Y39_N28
\EW|myalu|hi[7]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[7]~56_combout\ = (\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~42_combout\)) # (!\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult0|auto_generated|op_1~42_combout\,
	datac => \EW|myalu|Decoder0~0_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~42_combout\,
	combout => \EW|myalu|hi[7]~56_combout\);

-- Location: LCCOMB_X76_Y39_N22
\EW|myalu|hi[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(7) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[7]~56_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[7]~56_combout\,
	datac => \EW|myalu|hi\(7),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(7));

-- Location: FF_X76_Y39_N27
\EW|hi_WB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(7),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(7));

-- Location: LCCOMB_X76_Y39_N26
\EW|regdata_WB[7]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[7]~76_combout\ = (\EW|regsel_WB\(0) & ((\EW|regdata_WB[7]~75_combout\ & ((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a7\))) # (!\EW|regdata_WB[7]~75_combout\ & (\EW|hi_WB\(7))))) # (!\EW|regsel_WB\(0) & 
-- (\EW|regdata_WB[7]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|regdata_WB[7]~75_combout\,
	datac => \EW|hi_WB\(7),
	datad => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a7\,
	combout => \EW|regdata_WB[7]~76_combout\);

-- Location: LCCOMB_X69_Y39_N26
\EW|regdata_WB[7]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[7]~77_combout\ = (\EW|regsel_WB\(2) & (\EW|branch_addr_EX\(7))) # (!\EW|regsel_WB\(2) & ((\EW|regdata_WB[7]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(2),
	datac => \EW|branch_addr_EX\(7),
	datad => \EW|regdata_WB[7]~76_combout\,
	combout => \EW|regdata_WB[7]~77_combout\);

-- Location: LCCOMB_X66_Y38_N2
\EW|regis|readdata1[1]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[1]~65_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(13))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(14) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a1\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(14) & (\EW|regis|regfile_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(14),
	datac => \EW|regis|regfile_rtl_0_bypass\(13),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a1\,
	combout => \EW|regis|readdata1[1]~65_combout\);

-- Location: LCCOMB_X66_Y38_N26
\EW|regis|readdata1[1]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[1]~82_combout\ = (\EW|myfetch|instruction_EX\(21) & (((\EW|regis|readdata1[1]~65_combout\)))) # (!\EW|myfetch|instruction_EX\(21) & ((\EW|regis|Equal2~0_combout\ & (!\KEY[1]~input_o\)) # (!\EW|regis|Equal2~0_combout\ & 
-- ((\EW|regis|readdata1[1]~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \EW|myfetch|instruction_EX\(21),
	datac => \EW|regis|Equal2~0_combout\,
	datad => \EW|regis|readdata1[1]~65_combout\,
	combout => \EW|regis|readdata1[1]~82_combout\);

-- Location: LCCOMB_X67_Y34_N22
\EW|myalu|lo[5]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~598_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|myalu|lo[5]~255_combout\) # (!\EW|controller|alu_op[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[5]~255_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|controller|rdrt[0]~2_combout\,
	combout => \EW|myalu|lo[5]~598_combout\);

-- Location: LCCOMB_X67_Y34_N28
\EW|myalu|lo[5]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~254_combout\ = (\EW|controller|alu_op[2]~5_combout\ & !\EW|controller|rdrt[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|controller|rdrt[0]~2_combout\,
	combout => \EW|myalu|lo[5]~254_combout\);

-- Location: LCCOMB_X74_Y31_N8
\EW|myalu|lo~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~290_combout\ = \EW|myfetch|instruction_EX\(5) $ (\EW|regis|readdata1[5]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(5),
	datac => \EW|regis|readdata1[5]~60_combout\,
	combout => \EW|myalu|lo~290_combout\);

-- Location: LCCOMB_X74_Y31_N2
\EW|myalu|lo[5]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~291_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|regis|readdata1[5]~60_combout\ & ((\EW|myfetch|instruction_EX\(5)) # 
-- (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|regis|readdata1[5]~60_combout\ & (\EW|myfetch|instruction_EX\(5) & !\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[5]~60_combout\,
	datab => \EW|myfetch|instruction_EX\(5),
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[5]~291_combout\);

-- Location: LCCOMB_X74_Y31_N12
\EW|myalu|lo[5]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~292_combout\ = (\EW|myalu|lo[10]~121_combout\ & ((\EW|myalu|lo[5]~291_combout\ & ((\EW|myalu|lo~290_combout\))) # (!\EW|myalu|lo[5]~291_combout\ & (\EW|myalu|ShiftLeft0~49_combout\)))) # (!\EW|myalu|lo[10]~121_combout\ & 
-- (((\EW|myalu|lo[5]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~49_combout\,
	datab => \EW|myalu|lo[10]~121_combout\,
	datac => \EW|myalu|lo~290_combout\,
	datad => \EW|myalu|lo[5]~291_combout\,
	combout => \EW|myalu|lo[5]~292_combout\);

-- Location: LCCOMB_X67_Y34_N26
\EW|myalu|lo[5]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~293_combout\ = (\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|lo[5]~292_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|lo[5]~292_combout\,
	combout => \EW|myalu|lo[5]~293_combout\);

-- Location: LCCOMB_X77_Y37_N8
\EW|myalu|ShiftRight0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~47_combout\ = (\EW|myalu|ShiftLeft1~8_combout\ & ((\EW|regis|regfile~27_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~30_combout\)))) # (!\EW|myalu|ShiftLeft1~8_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & 
-- (\EW|regis|regfile~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~8_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|regfile~30_combout\,
	datad => \EW|regis|regfile~27_combout\,
	combout => \EW|myalu|ShiftRight0~47_combout\);

-- Location: LCCOMB_X77_Y37_N10
\EW|myalu|ShiftRight0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~48_combout\ = (\EW|myalu|ShiftRight0~47_combout\) # ((\EW|myalu|ShiftLeft1~12_combout\) # ((\EW|myalu|ShiftLeft1~10_combout\ & \EW|regis|regfile~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|regis|regfile~28_combout\,
	datac => \EW|myalu|ShiftRight0~47_combout\,
	datad => \EW|myalu|ShiftLeft1~12_combout\,
	combout => \EW|myalu|ShiftRight0~48_combout\);

-- Location: LCCOMB_X76_Y34_N26
\EW|myalu|ShiftRight0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~103_combout\ = (\EW|myalu|ShiftRight0~48_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~0_combout\,
	datab => \EW|myalu|ShiftRight0~48_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	combout => \EW|myalu|ShiftRight0~103_combout\);

-- Location: LCCOMB_X75_Y33_N4
\EW|myalu|ShiftRight1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~68_combout\ = (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|regis|regfile~24_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~24_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|controller|alu_shamt[3]~3_combout\,
	datad => \EW|myalu|ShiftRight0~51_combout\,
	combout => \EW|myalu|ShiftRight1~68_combout\);

-- Location: LCCOMB_X75_Y33_N10
\EW|myalu|ShiftRight0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~91_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~54_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myalu|ShiftRight0~40_combout\,
	datac => \EW|myalu|ShiftRight0~54_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftRight0~91_combout\);

-- Location: LCCOMB_X75_Y33_N2
\EW|myalu|ShiftRight1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~82_combout\ = (\EW|regis|Equal3~0_combout\ & (((\EW|myalu|ShiftRight1~68_combout\) # (\EW|myalu|ShiftRight0~91_combout\)))) # (!\EW|regis|Equal3~0_combout\ & (\EW|myfetch|instruction_EX\(16) & ((\EW|myalu|ShiftRight1~68_combout\) # 
-- (\EW|myalu|ShiftRight0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~0_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|myalu|ShiftRight1~68_combout\,
	datad => \EW|myalu|ShiftRight0~91_combout\,
	combout => \EW|myalu|ShiftRight1~82_combout\);

-- Location: LCCOMB_X77_Y30_N0
\EW|myalu|lo~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~601_combout\ = (\EW|regis|readdata1[5]~60_combout\) # ((\EW|regis|regfile~35_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[5]~60_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~35_combout\,
	combout => \EW|myalu|lo~601_combout\);

-- Location: LCCOMB_X75_Y33_N8
\EW|myalu|ShiftLeft1~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~126_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myfetch|instruction_EX\(16)) # ((\EW|regis|Equal3~0_combout\)))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (((!\EW|controller|alu_shamt[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftLeft1~126_combout\);

-- Location: LCCOMB_X75_Y33_N28
\EW|myalu|ShiftRight0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~92_combout\ = (!\EW|controller|alu_shamt[3]~3_combout\ & (!\EW|myalu|ShiftLeft1~9_combout\ & (\EW|regis|Equal3~1_combout\ & \EW|myalu|ShiftRight0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|myalu|ShiftRight0~51_combout\,
	combout => \EW|myalu|ShiftRight0~92_combout\);

-- Location: LCCOMB_X75_Y33_N6
\EW|myalu|ShiftRight0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~93_combout\ = (\EW|myalu|ShiftLeft1~126_combout\ & ((\EW|myalu|ShiftRight0~91_combout\) # (\EW|myalu|ShiftRight0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~91_combout\,
	datab => \EW|myalu|ShiftLeft1~126_combout\,
	datad => \EW|myalu|ShiftRight0~92_combout\,
	combout => \EW|myalu|ShiftRight0~93_combout\);

-- Location: LCCOMB_X77_Y30_N22
\EW|myalu|lo~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~602_combout\ = (\EW|regis|readdata1[5]~60_combout\ & (\EW|regis|regfile~35_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[5]~60_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|regfile~35_combout\,
	combout => \EW|myalu|lo~602_combout\);

-- Location: LCCOMB_X77_Y32_N10
\EW|myalu|ShiftLeft1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~71_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & \EW|myalu|ShiftLeft1~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datad => \EW|myalu|ShiftLeft1~70_combout\,
	combout => \EW|myalu|ShiftLeft1~71_combout\);

-- Location: LCCOMB_X77_Y30_N20
\EW|myalu|lo[5]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~294_combout\ = (\EW|myalu|lo[10]~106_combout\ & ((\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|ShiftLeft1~71_combout\))) # (!\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|lo~602_combout\)))) # (!\EW|myalu|lo[10]~106_combout\ & 
-- (!\EW|controller|alu_op[3]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~106_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo~602_combout\,
	datad => \EW|myalu|ShiftLeft1~71_combout\,
	combout => \EW|myalu|lo[5]~294_combout\);

-- Location: LCCOMB_X77_Y30_N10
\EW|myalu|lo[5]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~295_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((\EW|myalu|lo[5]~294_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo[5]~294_combout\ & (\EW|myalu|lo~601_combout\)) # (!\EW|myalu|lo[5]~294_combout\ & 
-- ((\EW|myalu|ShiftRight0~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|myalu|lo~601_combout\,
	datac => \EW|myalu|ShiftRight0~93_combout\,
	datad => \EW|myalu|lo[5]~294_combout\,
	combout => \EW|myalu|lo[5]~295_combout\);

-- Location: LCCOMB_X77_Y30_N12
\EW|myalu|lo[5]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~296_combout\ = (\EW|myalu|lo[10]~581_combout\ & (((\EW|myalu|lo[10]~102_combout\) # (\EW|myalu|lo[5]~295_combout\)))) # (!\EW|myalu|lo[10]~581_combout\ & (!\EW|myalu|lo~601_combout\ & (!\EW|myalu|lo[10]~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~581_combout\,
	datab => \EW|myalu|lo~601_combout\,
	datac => \EW|myalu|lo[10]~102_combout\,
	datad => \EW|myalu|lo[5]~295_combout\,
	combout => \EW|myalu|lo[5]~296_combout\);

-- Location: LCCOMB_X77_Y30_N6
\EW|myalu|lo[5]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~297_combout\ = (\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[5]~296_combout\ & ((\EW|myalu|ShiftRight1~82_combout\))) # (!\EW|myalu|lo[5]~296_combout\ & (\EW|myalu|lo~600_combout\)))) # (!\EW|myalu|lo[10]~102_combout\ & 
-- (((\EW|myalu|lo[5]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~600_combout\,
	datab => \EW|myalu|lo[10]~102_combout\,
	datac => \EW|myalu|ShiftRight1~82_combout\,
	datad => \EW|myalu|lo[5]~296_combout\,
	combout => \EW|myalu|lo[5]~297_combout\);

-- Location: LCCOMB_X76_Y34_N18
\EW|myalu|lo[5]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~298_combout\ = (\EW|myalu|lo[5]~260_combout\ & (((\EW|myalu|lo[5]~259_combout\)))) # (!\EW|myalu|lo[5]~260_combout\ & ((\EW|myalu|lo[5]~259_combout\ & (\EW|myalu|ShiftRight0~79_combout\)) # (!\EW|myalu|lo[5]~259_combout\ & 
-- ((\EW|myalu|lo[5]~297_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~79_combout\,
	datab => \EW|myalu|lo[5]~260_combout\,
	datac => \EW|myalu|lo[5]~259_combout\,
	datad => \EW|myalu|lo[5]~297_combout\,
	combout => \EW|myalu|lo[5]~298_combout\);

-- Location: LCCOMB_X76_Y34_N0
\EW|myalu|lo[5]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~299_combout\ = (\EW|myalu|lo[5]~260_combout\ & ((\EW|myalu|lo[5]~298_combout\ & ((\EW|myalu|ShiftRight0~103_combout\))) # (!\EW|myalu|lo[5]~298_combout\ & (\EW|myalu|ShiftRight0~90_combout\)))) # (!\EW|myalu|lo[5]~260_combout\ & 
-- (((\EW|myalu|lo[5]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~90_combout\,
	datab => \EW|myalu|lo[5]~260_combout\,
	datac => \EW|myalu|ShiftRight0~103_combout\,
	datad => \EW|myalu|lo[5]~298_combout\,
	combout => \EW|myalu|lo[5]~299_combout\);

-- Location: LCCOMB_X67_Y34_N0
\EW|myalu|lo[5]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~300_combout\ = (\EW|myalu|lo[5]~255_combout\ & ((\EW|myalu|lo[5]~254_combout\) # ((\EW|myalu|lo[5]~299_combout\)))) # (!\EW|myalu|lo[5]~255_combout\ & (!\EW|myalu|lo[5]~254_combout\ & (\EW|myalu|lo[5]~293_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[5]~255_combout\,
	datab => \EW|myalu|lo[5]~254_combout\,
	datac => \EW|myalu|lo[5]~293_combout\,
	datad => \EW|myalu|lo[5]~299_combout\,
	combout => \EW|myalu|lo[5]~300_combout\);

-- Location: LCCOMB_X67_Y34_N18
\EW|myalu|lo[5]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~301_combout\ = (\EW|myalu|lo[5]~598_combout\ & ((\EW|myalu|lo[5]~300_combout\ & (\EW|myalu|lo[5]~289_combout\)) # (!\EW|myalu|lo[5]~300_combout\ & ((\EW|myalu|Mult1|auto_generated|w513w\(5)))))) # (!\EW|myalu|lo[5]~598_combout\ & 
-- (((\EW|myalu|lo[5]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[5]~289_combout\,
	datab => \EW|myalu|Mult1|auto_generated|w513w\(5),
	datac => \EW|myalu|lo[5]~598_combout\,
	datad => \EW|myalu|lo[5]~300_combout\,
	combout => \EW|myalu|lo[5]~301_combout\);

-- Location: LCCOMB_X76_Y39_N14
\EW|myalu|lo[5]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[5]~302_combout\ = (\EW|myalu|lo[5]~138_combout\ & (\EW|myalu|Add4~54_combout\)) # (!\EW|myalu|lo[5]~138_combout\ & (((\EW|myalu|lo[10]~124_combout\ & \EW|myalu|lo[5]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~54_combout\,
	datab => \EW|myalu|lo[5]~138_combout\,
	datac => \EW|myalu|lo[10]~124_combout\,
	datad => \EW|myalu|lo[5]~301_combout\,
	combout => \EW|myalu|lo[5]~302_combout\);

-- Location: FF_X76_Y39_N15
\EW|lo_WB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[5]~302_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(5));

-- Location: FF_X76_Y39_N3
\EW|r_WB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[5]~302_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(5));

-- Location: LCCOMB_X76_Y39_N2
\EW|regdata_WB[5]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[5]~81_combout\ = (\EW|regsel_WB\(0) & (((\EW|regsel_WB\(1))))) # (!\EW|regsel_WB\(0) & ((\EW|regsel_WB\(1) & (\EW|lo_WB\(5))) # (!\EW|regsel_WB\(1) & ((\EW|r_WB\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|lo_WB\(5),
	datac => \EW|r_WB\(5),
	datad => \EW|regsel_WB\(1),
	combout => \EW|regdata_WB[5]~81_combout\);

-- Location: LCCOMB_X76_Y39_N8
\EW|myalu|hi[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(5) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[5]~58_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[5]~58_combout\,
	datac => \EW|myalu|hi\(5),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(5));

-- Location: FF_X76_Y39_N17
\EW|hi_WB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(5),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(5));

-- Location: LCCOMB_X76_Y39_N16
\EW|regdata_WB[5]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[5]~82_combout\ = (\EW|regsel_WB\(0) & ((\EW|regdata_WB[5]~81_combout\ & ((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a5\))) # (!\EW|regdata_WB[5]~81_combout\ & (\EW|hi_WB\(5))))) # (!\EW|regsel_WB\(0) & 
-- (\EW|regdata_WB[5]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|regdata_WB[5]~81_combout\,
	datac => \EW|hi_WB\(5),
	datad => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a5\,
	combout => \EW|regdata_WB[5]~82_combout\);

-- Location: LCCOMB_X69_Y39_N8
\EW|regdata_WB[5]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[5]~83_combout\ = (\EW|regsel_WB\(2) & (\EW|branch_addr_EX\(5))) # (!\EW|regsel_WB\(2) & ((\EW|regdata_WB[5]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(2),
	datac => \EW|branch_addr_EX\(5),
	datad => \EW|regdata_WB[5]~82_combout\,
	combout => \EW|regdata_WB[5]~83_combout\);

-- Location: LCCOMB_X72_Y38_N2
\EW|regis|readdata1[0]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[0]~66_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(11))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(12) & 
-- ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (!\EW|regis|regfile_rtl_0_bypass\(12) & (\EW|regis|regfile_rtl_0_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(12),
	datac => \EW|regis|regfile_rtl_0_bypass\(11),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \EW|regis|readdata1[0]~66_combout\);

-- Location: LCCOMB_X72_Y38_N16
\EW|regis|readdata1[0]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[0]~83_combout\ = (\EW|regis|Equal2~0_combout\ & ((\EW|myfetch|instruction_EX\(21) & ((\EW|regis|readdata1[0]~66_combout\))) # (!\EW|myfetch|instruction_EX\(21) & (!\KEY[0]~input_o\)))) # (!\EW|regis|Equal2~0_combout\ & 
-- (((\EW|regis|readdata1[0]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|readdata1[0]~66_combout\,
	combout => \EW|regis|readdata1[0]~83_combout\);

-- Location: LCCOMB_X73_Y32_N20
\EW|myalu|hi[3]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[3]~60_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~34_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Decoder0~0_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~34_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~34_combout\,
	combout => \EW|myalu|hi[3]~60_combout\);

-- Location: LCCOMB_X73_Y32_N4
\EW|myalu|hi[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(3) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[3]~60_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[3]~60_combout\,
	datac => \EW|myalu|hi\(3),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(3));

-- Location: LCCOMB_X74_Y40_N22
\EW|hi_WB[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|hi_WB[3]~feeder_combout\ = \EW|myalu|hi\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myalu|hi\(3),
	combout => \EW|hi_WB[3]~feeder_combout\);

-- Location: FF_X74_Y40_N23
\EW|hi_WB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|hi_WB[3]~feeder_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(3));

-- Location: FF_X73_Y36_N5
\EW|r_WB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[3]~175_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(3));

-- Location: LCCOMB_X73_Y36_N4
\EW|regdata_WB[3]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[3]~87_combout\ = (\EW|regsel_WB\(0) & (((\EW|regsel_WB\(1))))) # (!\EW|regsel_WB\(0) & ((\EW|regsel_WB\(1) & (\EW|lo_WB\(3))) # (!\EW|regsel_WB\(1) & ((\EW|r_WB\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|lo_WB\(3),
	datab => \EW|regsel_WB\(0),
	datac => \EW|r_WB\(3),
	datad => \EW|regsel_WB\(1),
	combout => \EW|regdata_WB[3]~87_combout\);

-- Location: LCCOMB_X73_Y36_N2
\EW|regdata_WB[3]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[3]~88_combout\ = (\EW|regsel_WB\(0) & ((\EW|regdata_WB[3]~87_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a3\)) # (!\EW|regdata_WB[3]~87_combout\ & ((\EW|hi_WB\(3)))))) # (!\EW|regsel_WB\(0) & 
-- (((\EW|regdata_WB[3]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a3\,
	datab => \EW|hi_WB\(3),
	datac => \EW|regsel_WB\(0),
	datad => \EW|regdata_WB[3]~87_combout\,
	combout => \EW|regdata_WB[3]~88_combout\);

-- Location: LCCOMB_X73_Y36_N20
\EW|regdata_WB[3]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[3]~89_combout\ = (\EW|regsel_WB\(2) & (\EW|branch_addr_EX\(3))) # (!\EW|regsel_WB\(2) & ((\EW|regdata_WB[3]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regsel_WB\(2),
	datac => \EW|branch_addr_EX\(3),
	datad => \EW|regdata_WB[3]~88_combout\,
	combout => \EW|regdata_WB[3]~89_combout\);

-- Location: LCCOMB_X68_Y36_N2
\EW|regis|regfile_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X68_Y36_N3
\EW|regis|regfile_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(20));

-- Location: LCCOMB_X68_Y36_N16
\EW|regis|readdata1[4]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[4]~61_combout\ = (\EW|regis|regfile_rtl_0_bypass\(20) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a4\))) # (!\EW|regis|regfile_rtl_0_bypass\(20) & (\EW|regis|regfile_rtl_0_bypass\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|regfile_rtl_0_bypass\(19),
	datac => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a4\,
	datad => \EW|regis|regfile_rtl_0_bypass\(20),
	combout => \EW|regis|readdata1[4]~61_combout\);

-- Location: LCCOMB_X68_Y36_N10
\EW|regis|readdata1[4]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[4]~62_combout\ = (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|regfile~23_combout\ & (\EW|regis|regfile_rtl_0_bypass\(19))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|readdata1[4]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(19),
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|regis|readdata1[4]~61_combout\,
	combout => \EW|regis|readdata1[4]~62_combout\);

-- Location: LCCOMB_X68_Y35_N0
\EW|myalu|Add4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~33_combout\ = (\EW|controller|rdrt[0]~2_combout\ & ((\EW|myfetch|instruction_EX\(4)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|regis|readdata1[4]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datac => \EW|regis|readdata1[4]~62_combout\,
	datad => \EW|myfetch|instruction_EX\(4),
	combout => \EW|myalu|Add4~33_combout\);

-- Location: LCCOMB_X69_Y36_N30
\EW|myalu|lo[4]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~273_combout\ = (!\EW|controller|alu_op[3]~6_combout\ & (\EW|myalu|Mult0|auto_generated|w569w\(4) & ((!\EW|controller|alu_op[3]~7_combout\) # (!\EW|controller|alu_op[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~8_combout\,
	datab => \EW|controller|alu_op[3]~6_combout\,
	datac => \EW|myalu|Mult0|auto_generated|w569w\(4),
	datad => \EW|controller|alu_op[3]~7_combout\,
	combout => \EW|myalu|lo[4]~273_combout\);

-- Location: LCCOMB_X79_Y34_N2
\EW|myalu|ShiftRight0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~86_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~69_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftRight0~69_combout\,
	datad => \EW|myalu|ShiftRight0~59_combout\,
	combout => \EW|myalu|ShiftRight0~86_combout\);

-- Location: LCCOMB_X76_Y32_N12
\EW|myalu|ShiftRight1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~67_combout\ = (!\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|regis|regfile~24_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|regis|regfile~24_combout\,
	datad => \EW|myalu|ShiftRight0~67_combout\,
	combout => \EW|myalu|ShiftRight1~67_combout\);

-- Location: LCCOMB_X77_Y34_N4
\EW|myalu|ShiftRight1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~81_combout\ = (\EW|regis|Equal3~0_combout\ & (((\EW|myalu|ShiftRight0~86_combout\) # (\EW|myalu|ShiftRight1~67_combout\)))) # (!\EW|regis|Equal3~0_combout\ & (\EW|myfetch|instruction_EX\(16) & ((\EW|myalu|ShiftRight0~86_combout\) # 
-- (\EW|myalu|ShiftRight1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~0_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|myalu|ShiftRight0~86_combout\,
	datad => \EW|myalu|ShiftRight1~67_combout\,
	combout => \EW|myalu|ShiftRight1~81_combout\);

-- Location: LCCOMB_X77_Y34_N28
\EW|myalu|ShiftRight0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~88_combout\ = (\EW|myalu|ShiftLeft1~126_combout\ & ((\EW|myalu|ShiftRight0~86_combout\) # ((!\EW|controller|alu_shamt[3]~3_combout\ & \EW|myalu|ShiftRight0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~126_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftRight0~86_combout\,
	datad => \EW|myalu|ShiftRight0~87_combout\,
	combout => \EW|myalu|ShiftRight0~88_combout\);

-- Location: LCCOMB_X77_Y34_N14
\EW|myalu|lo~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~278_combout\ = (\EW|regis|readdata2[4]~58_combout\) # (\EW|regis|readdata1[4]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regis|readdata2[4]~58_combout\,
	datad => \EW|regis|readdata1[4]~62_combout\,
	combout => \EW|myalu|lo~278_combout\);

-- Location: LCCOMB_X77_Y34_N8
\EW|myalu|lo[4]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~279_combout\ = (\EW|controller|alu_op[3]~9_combout\ & (((\EW|controller|alu_shamt[3]~3_combout\)))) # (!\EW|controller|alu_op[3]~9_combout\ & (\EW|regis|readdata2[4]~58_combout\ & ((\EW|regis|readdata1[4]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[4]~58_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|regis|readdata1[4]~62_combout\,
	combout => \EW|myalu|lo[4]~279_combout\);

-- Location: LCCOMB_X77_Y34_N6
\EW|myalu|lo[4]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~280_combout\ = (\EW|myalu|lo[10]~106_combout\ & (\EW|myalu|lo[4]~279_combout\ & ((\EW|myalu|ShiftLeft1~69_combout\) # (!\EW|controller|alu_op[3]~9_combout\)))) # (!\EW|myalu|lo[10]~106_combout\ & (!\EW|controller|alu_op[3]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~106_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[4]~279_combout\,
	datad => \EW|myalu|ShiftLeft1~69_combout\,
	combout => \EW|myalu|lo[4]~280_combout\);

-- Location: LCCOMB_X77_Y34_N20
\EW|myalu|lo[4]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~281_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((\EW|myalu|lo[4]~280_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo[4]~280_combout\ & ((\EW|myalu|lo~278_combout\))) # (!\EW|myalu|lo[4]~280_combout\ & 
-- (\EW|myalu|ShiftRight0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|myalu|ShiftRight0~88_combout\,
	datac => \EW|myalu|lo~278_combout\,
	datad => \EW|myalu|lo[4]~280_combout\,
	combout => \EW|myalu|lo[4]~281_combout\);

-- Location: LCCOMB_X77_Y34_N24
\EW|myalu|lo[4]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~283_combout\ = (\EW|myalu|lo[4]~282_combout\ & (((\EW|myalu|ShiftRight1~81_combout\)) # (!\EW|myalu|lo[10]~581_combout\))) # (!\EW|myalu|lo[4]~282_combout\ & (\EW|myalu|lo[10]~581_combout\ & ((\EW|myalu|lo[4]~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[4]~282_combout\,
	datab => \EW|myalu|lo[10]~581_combout\,
	datac => \EW|myalu|ShiftRight1~81_combout\,
	datad => \EW|myalu|lo[4]~281_combout\,
	combout => \EW|myalu|lo[4]~283_combout\);

-- Location: LCCOMB_X76_Y34_N22
\EW|myalu|lo[4]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~284_combout\ = (\EW|myalu|lo[5]~260_combout\ & (((\EW|myalu|lo[5]~259_combout\)))) # (!\EW|myalu|lo[5]~260_combout\ & ((\EW|myalu|lo[5]~259_combout\ & (\EW|myalu|ShiftRight0~75_combout\)) # (!\EW|myalu|lo[5]~259_combout\ & 
-- ((\EW|myalu|lo[4]~283_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~75_combout\,
	datab => \EW|myalu|lo[5]~260_combout\,
	datac => \EW|myalu|lo[5]~259_combout\,
	datad => \EW|myalu|lo[4]~283_combout\,
	combout => \EW|myalu|lo[4]~284_combout\);

-- Location: LCCOMB_X76_Y34_N28
\EW|myalu|lo[4]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~285_combout\ = (\EW|myalu|lo[5]~260_combout\ & ((\EW|myalu|lo[4]~284_combout\ & (\EW|myalu|ShiftRight0~89_combout\)) # (!\EW|myalu|lo[4]~284_combout\ & ((\EW|myalu|ShiftRight0~85_combout\))))) # (!\EW|myalu|lo[5]~260_combout\ & 
-- (((\EW|myalu|lo[4]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~89_combout\,
	datab => \EW|myalu|lo[5]~260_combout\,
	datac => \EW|myalu|lo[4]~284_combout\,
	datad => \EW|myalu|ShiftRight0~85_combout\,
	combout => \EW|myalu|lo[4]~285_combout\);

-- Location: LCCOMB_X72_Y30_N4
\EW|myalu|ShiftLeft0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~47_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & \EW|myalu|ShiftLeft0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datad => \EW|myalu|ShiftLeft0~46_combout\,
	combout => \EW|myalu|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X72_Y30_N26
\EW|myalu|lo~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~274_combout\ = \EW|myfetch|instruction_EX\(4) $ (\EW|regis|readdata1[4]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myfetch|instruction_EX\(4),
	datad => \EW|regis|readdata1[4]~62_combout\,
	combout => \EW|myalu|lo~274_combout\);

-- Location: LCCOMB_X72_Y30_N20
\EW|myalu|lo[4]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~275_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (\EW|controller|alu_op[0]~21_combout\)) # (!\EW|controller|alu_op[1]~14_combout\ & ((\EW|controller|alu_op[0]~21_combout\ & (\EW|myfetch|instruction_EX\(4) & 
-- \EW|regis|readdata1[4]~62_combout\)) # (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myfetch|instruction_EX\(4)) # (\EW|regis|readdata1[4]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|myfetch|instruction_EX\(4),
	datad => \EW|regis|readdata1[4]~62_combout\,
	combout => \EW|myalu|lo[4]~275_combout\);

-- Location: LCCOMB_X72_Y30_N6
\EW|myalu|lo[4]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~276_combout\ = (\EW|myalu|lo[10]~121_combout\ & ((\EW|myalu|lo[4]~275_combout\ & ((\EW|myalu|lo~274_combout\))) # (!\EW|myalu|lo[4]~275_combout\ & (\EW|myalu|ShiftLeft0~47_combout\)))) # (!\EW|myalu|lo[10]~121_combout\ & 
-- (((\EW|myalu|lo[4]~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~121_combout\,
	datab => \EW|myalu|ShiftLeft0~47_combout\,
	datac => \EW|myalu|lo~274_combout\,
	datad => \EW|myalu|lo[4]~275_combout\,
	combout => \EW|myalu|lo[4]~276_combout\);

-- Location: LCCOMB_X72_Y30_N12
\EW|myalu|lo[4]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~277_combout\ = (\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|lo[4]~276_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|lo[4]~276_combout\,
	combout => \EW|myalu|lo[4]~277_combout\);

-- Location: LCCOMB_X68_Y36_N20
\EW|myalu|lo[4]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~286_combout\ = (\EW|myalu|lo[5]~254_combout\ & (\EW|myalu|lo[5]~255_combout\)) # (!\EW|myalu|lo[5]~254_combout\ & ((\EW|myalu|lo[5]~255_combout\ & (\EW|myalu|lo[4]~285_combout\)) # (!\EW|myalu|lo[5]~255_combout\ & 
-- ((\EW|myalu|lo[4]~277_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[5]~254_combout\,
	datab => \EW|myalu|lo[5]~255_combout\,
	datac => \EW|myalu|lo[4]~285_combout\,
	datad => \EW|myalu|lo[4]~277_combout\,
	combout => \EW|myalu|lo[4]~286_combout\);

-- Location: LCCOMB_X68_Y36_N18
\EW|myalu|lo[4]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~287_combout\ = (\EW|myalu|lo[5]~598_combout\ & ((\EW|myalu|lo[4]~286_combout\ & ((\EW|myalu|lo[4]~273_combout\))) # (!\EW|myalu|lo[4]~286_combout\ & (\EW|myalu|Mult1|auto_generated|w513w\(4))))) # (!\EW|myalu|lo[5]~598_combout\ & 
-- (((\EW|myalu|lo[4]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[5]~598_combout\,
	datab => \EW|myalu|Mult1|auto_generated|w513w\(4),
	datac => \EW|myalu|lo[4]~273_combout\,
	datad => \EW|myalu|lo[4]~286_combout\,
	combout => \EW|myalu|lo[4]~287_combout\);

-- Location: LCCOMB_X68_Y36_N0
\EW|myalu|lo[4]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[4]~288_combout\ = (\EW|myalu|lo[5]~138_combout\ & (((\EW|myalu|Add4~52_combout\)))) # (!\EW|myalu|lo[5]~138_combout\ & (\EW|myalu|lo[10]~124_combout\ & ((\EW|myalu|lo[4]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~124_combout\,
	datab => \EW|myalu|Add4~52_combout\,
	datac => \EW|myalu|lo[5]~138_combout\,
	datad => \EW|myalu|lo[4]~287_combout\,
	combout => \EW|myalu|lo[4]~288_combout\);

-- Location: FF_X68_Y36_N1
\EW|r_WB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[4]~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(4));

-- Location: LCCOMB_X68_Y32_N12
\EW|myalu|hi[4]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[4]~57_combout\ = (\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~36_combout\)) # (!\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Decoder0~0_combout\,
	datac => \EW|myalu|Mult0|auto_generated|op_1~36_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~36_combout\,
	combout => \EW|myalu|hi[4]~57_combout\);

-- Location: LCCOMB_X68_Y36_N6
\EW|myalu|hi[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(4) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[4]~57_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[4]~57_combout\,
	datac => \EW|myalu|hi[30]~64clkctrl_outclk\,
	datad => \EW|myalu|hi\(4),
	combout => \EW|myalu|hi\(4));

-- Location: FF_X69_Y36_N1
\EW|hi_WB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(4),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(4));

-- Location: LCCOMB_X69_Y36_N0
\EW|regdata_WB[4]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[4]~78_combout\ = (\EW|regsel_WB\(1) & (((\EW|regsel_WB\(0))))) # (!\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0) & ((\EW|hi_WB\(4)))) # (!\EW|regsel_WB\(0) & (\EW|r_WB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|r_WB\(4),
	datac => \EW|hi_WB\(4),
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[4]~78_combout\);

-- Location: FF_X69_Y36_N23
\EW|lo_WB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[4]~288_combout\,
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(4));

-- Location: LCCOMB_X69_Y36_N22
\EW|regdata_WB[4]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[4]~79_combout\ = (\EW|regsel_WB\(1) & ((\EW|regdata_WB[4]~78_combout\ & ((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a4\))) # (!\EW|regdata_WB[4]~78_combout\ & (\EW|lo_WB\(4))))) # (!\EW|regsel_WB\(1) & 
-- (\EW|regdata_WB[4]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|regdata_WB[4]~78_combout\,
	datac => \EW|lo_WB\(4),
	datad => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a4\,
	combout => \EW|regdata_WB[4]~79_combout\);

-- Location: LCCOMB_X67_Y37_N8
\EW|regdata_WB[4]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[4]~80_combout\ = (\EW|regsel_WB\(2) & (\EW|branch_addr_EX\(4))) # (!\EW|regsel_WB\(2) & ((\EW|regdata_WB[4]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regsel_WB\(2),
	datac => \EW|branch_addr_EX\(4),
	datad => \EW|regdata_WB[4]~79_combout\,
	combout => \EW|regdata_WB[4]~80_combout\);

-- Location: FF_X75_Y39_N13
\EW|regis|regfile_rtl_1_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[4]~80_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(19));

-- Location: FF_X73_Y39_N15
\EW|regis|regfile_rtl_1_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(6));

-- Location: FF_X73_Y39_N13
\EW|regis|regfile_rtl_1_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdest_WB\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(5));

-- Location: LCCOMB_X73_Y39_N18
\EW|regis|regfile_rtl_1_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[7]~feeder_combout\ = \EW|regdest_WB\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regdest_WB\(3),
	combout => \EW|regis|regfile_rtl_1_bypass[7]~feeder_combout\);

-- Location: FF_X73_Y39_N19
\EW|regis|regfile_rtl_1_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(7));

-- Location: LCCOMB_X73_Y39_N12
\EW|regis|regfile~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~1_combout\ = (\EW|regis|regfile_rtl_1_bypass\(8) & (\EW|regis|regfile_rtl_1_bypass\(7) & (\EW|regis|regfile_rtl_1_bypass\(6) $ (!\EW|regis|regfile_rtl_1_bypass\(5))))) # (!\EW|regis|regfile_rtl_1_bypass\(8) & 
-- (!\EW|regis|regfile_rtl_1_bypass\(7) & (\EW|regis|regfile_rtl_1_bypass\(6) $ (!\EW|regis|regfile_rtl_1_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(8),
	datab => \EW|regis|regfile_rtl_1_bypass\(6),
	datac => \EW|regis|regfile_rtl_1_bypass\(5),
	datad => \EW|regis|regfile_rtl_1_bypass\(7),
	combout => \EW|regis|regfile~1_combout\);

-- Location: LCCOMB_X73_Y39_N20
\EW|regis|regfile~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~36_combout\ = (\EW|regis|regfile_rtl_1_bypass\(20) & (((!\EW|regis|regfile~1_combout\) # (!\EW|regis|regfile~0_combout\)) # (!\EW|regis|regfile~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(20),
	datab => \EW|regis|regfile~2_combout\,
	datac => \EW|regis|regfile~0_combout\,
	datad => \EW|regis|regfile~1_combout\,
	combout => \EW|regis|regfile~36_combout\);

-- Location: LCCOMB_X75_Y39_N0
\EW|regis|readdata2[4]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[4]~58_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~36_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a4\))) # (!\EW|regis|regfile~36_combout\ & (\EW|regis|regfile_rtl_1_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(19),
	datac => \EW|regis|regfile~36_combout\,
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a4\,
	combout => \EW|regis|readdata2[4]~58_combout\);

-- Location: LCCOMB_X73_Y32_N0
\EW|myalu|hi[1]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[1]~62_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~30_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|op_1~30_combout\,
	datac => \EW|myalu|Mult0|auto_generated|op_1~30_combout\,
	datad => \EW|myalu|Decoder0~0_combout\,
	combout => \EW|myalu|hi[1]~62_combout\);

-- Location: LCCOMB_X73_Y32_N16
\EW|myalu|hi[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(1) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[1]~62_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[1]~62_combout\,
	datac => \EW|myalu|hi\(1),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(1));

-- Location: FF_X73_Y36_N25
\EW|hi_WB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(1),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(1));

-- Location: LCCOMB_X73_Y36_N24
\EW|regdata_WB[1]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[1]~94_combout\ = (\EW|regdata_WB[1]~93_combout\ & (((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a1\)) # (!\EW|regsel_WB\(0)))) # (!\EW|regdata_WB[1]~93_combout\ & (\EW|regsel_WB\(0) & (\EW|hi_WB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regdata_WB[1]~93_combout\,
	datab => \EW|regsel_WB\(0),
	datac => \EW|hi_WB\(1),
	datad => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a1\,
	combout => \EW|regdata_WB[1]~94_combout\);

-- Location: LCCOMB_X65_Y37_N30
\EW|regdata_WB[1]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[1]~95_combout\ = (\EW|regsel_WB\(2) & (\EW|branch_addr_EX\(1))) # (!\EW|regsel_WB\(2) & ((\EW|regdata_WB[1]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regsel_WB\(2),
	datac => \EW|branch_addr_EX\(1),
	datad => \EW|regdata_WB[1]~94_combout\,
	combout => \EW|regdata_WB[1]~95_combout\);

-- Location: FF_X72_Y39_N3
\EW|regis|regfile_rtl_1_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[1]~95_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(13));

-- Location: LCCOMB_X72_Y39_N2
\EW|regis|readdata2[1]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[1]~57_combout\ = (\EW|regis|regfile_rtl_1_bypass\(14) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(13))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a1\))))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(14) & (((\EW|regis|regfile_rtl_1_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(14),
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|regfile_rtl_1_bypass\(13),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a1\,
	combout => \EW|regis|readdata2[1]~57_combout\);

-- Location: LCCOMB_X72_Y39_N14
\EW|regis|readdata2[1]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[1]~68_combout\ = (\EW|myfetch|instruction_EX\(16) & (((\EW|regis|readdata2[1]~57_combout\)))) # (!\EW|myfetch|instruction_EX\(16) & ((\EW|regis|Equal3~0_combout\ & ((\EW|regis|readdata2[1]~57_combout\))) # (!\EW|regis|Equal3~0_combout\ 
-- & (!\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|readdata2[1]~57_combout\,
	combout => \EW|regis|readdata2[1]~68_combout\);

-- Location: LCCOMB_X67_Y35_N30
\EW|myalu|Add4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~38_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|readdata1[1]~82_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ ((!\EW|regis|readdata2[1]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|regis|readdata2[1]~68_combout\,
	datad => \EW|regis|readdata1[1]~82_combout\,
	combout => \EW|myalu|Add4~38_combout\);

-- Location: LCCOMB_X73_Y36_N8
\EW|myalu|lo[1]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~228_combout\ = (\EW|myalu|Add4~46_combout\ & ((\EW|myalu|Add4~76_combout\ & ((\EW|controller|alu_op[3]~9_combout\))) # (!\EW|myalu|Add4~76_combout\ & (\EW|myalu|lo[1]~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~76_combout\,
	datab => \EW|myalu|lo[1]~597_combout\,
	datac => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|myalu|Add4~46_combout\,
	combout => \EW|myalu|lo[1]~228_combout\);

-- Location: LCCOMB_X66_Y30_N0
\EW|myalu|ShiftRight1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~62_combout\ = (!\EW|myfetch|instruction_EX\(10) & (!\EW|myfetch|instruction_EX\(9) & (\EW|controller|Equal0~0_combout\ & !\EW|myfetch|instruction_EX\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(10),
	datab => \EW|myfetch|instruction_EX\(9),
	datac => \EW|controller|Equal0~0_combout\,
	datad => \EW|myfetch|instruction_EX\(8),
	combout => \EW|myalu|ShiftRight1~62_combout\);

-- Location: LCCOMB_X72_Y39_N10
\EW|myalu|ShiftRight1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~63_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|readdata2[2]~54_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|readdata2[1]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[2]~54_combout\,
	datac => \EW|regis|readdata2[1]~68_combout\,
	datad => \EW|controller|alu_shamt[0]~1_combout\,
	combout => \EW|myalu|ShiftRight1~63_combout\);

-- Location: LCCOMB_X76_Y31_N26
\EW|myalu|ShiftRight1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~64_combout\ = (\EW|myalu|ShiftRight1~62_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftRight1~52_combout\)) # (!\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftRight1~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[1]~0_combout\,
	datab => \EW|myalu|ShiftRight1~62_combout\,
	datac => \EW|myalu|ShiftRight1~52_combout\,
	datad => \EW|myalu|ShiftRight1~63_combout\,
	combout => \EW|myalu|ShiftRight1~64_combout\);

-- Location: LCCOMB_X76_Y33_N8
\EW|myalu|ShiftRight0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~49_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~46_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftRight0~48_combout\,
	datad => \EW|myalu|ShiftRight0~46_combout\,
	combout => \EW|myalu|ShiftRight0~49_combout\);

-- Location: LCCOMB_X76_Y31_N20
\EW|myalu|ShiftRight1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~61_combout\ = (\EW|myfetch|instruction_EX\(9) & (\EW|controller|Equal0~0_combout\ & (!\EW|myfetch|instruction_EX\(10) & \EW|myalu|ShiftRight0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(9),
	datab => \EW|controller|Equal0~0_combout\,
	datac => \EW|myfetch|instruction_EX\(10),
	datad => \EW|myalu|ShiftRight0~49_combout\,
	combout => \EW|myalu|ShiftRight1~61_combout\);

-- Location: LCCOMB_X76_Y31_N24
\EW|myalu|lo[1]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~232_combout\ = ((!\EW|myalu|lo[1]~231_combout\ & (!\EW|myalu|ShiftRight1~64_combout\ & !\EW|myalu|ShiftRight1~61_combout\))) # (!\EW|controller|alu_op[3]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[1]~231_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|ShiftRight1~64_combout\,
	datad => \EW|myalu|ShiftRight1~61_combout\,
	combout => \EW|myalu|lo[1]~232_combout\);

-- Location: LCCOMB_X72_Y31_N26
\EW|myalu|ShiftRight0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~99_combout\ = (\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(9)) # ((\EW|myfetch|instruction_EX\(8)) # (\EW|myfetch|instruction_EX\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(9),
	datab => \EW|myfetch|instruction_EX\(8),
	datac => \EW|controller|Equal0~0_combout\,
	datad => \EW|myfetch|instruction_EX\(7),
	combout => \EW|myalu|ShiftRight0~99_combout\);

-- Location: LCCOMB_X76_Y31_N6
\EW|myalu|lo[1]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~233_combout\ = (\EW|myalu|lo[18]~98_combout\ & (\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|ShiftLeft1~23_combout\ & !\EW|myalu|ShiftRight0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|ShiftLeft1~23_combout\,
	datad => \EW|myalu|ShiftRight0~99_combout\,
	combout => \EW|myalu|lo[1]~233_combout\);

-- Location: LCCOMB_X76_Y31_N0
\EW|myalu|lo[1]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~234_combout\ = (\EW|myalu|lo[1]~233_combout\) # ((\EW|regis|readdata2[1]~68_combout\ & (!\EW|controller|alu_op[3]~9_combout\ & \EW|regis|readdata1[1]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[1]~68_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|regis|readdata1[1]~82_combout\,
	datad => \EW|myalu|lo[1]~233_combout\,
	combout => \EW|myalu|lo[1]~234_combout\);

-- Location: LCCOMB_X75_Y38_N8
\EW|myalu|ShiftRight0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~77_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|regis|regfile~26_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|regis|regfile~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|regfile~32_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|regis|regfile~26_combout\,
	combout => \EW|myalu|ShiftRight0~77_combout\);

-- Location: LCCOMB_X75_Y38_N6
\EW|myalu|ShiftRight0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~78_combout\ = (\EW|regis|regfile~35_combout\ & ((\EW|myalu|ShiftLeft1~53_combout\) # ((\EW|regis|readdata2[7]~77_combout\ & \EW|myalu|ShiftLeft1~10_combout\)))) # (!\EW|regis|regfile~35_combout\ & 
-- (((\EW|regis|readdata2[7]~77_combout\ & \EW|myalu|ShiftLeft1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~35_combout\,
	datab => \EW|myalu|ShiftLeft1~53_combout\,
	datac => \EW|regis|readdata2[7]~77_combout\,
	datad => \EW|myalu|ShiftLeft1~10_combout\,
	combout => \EW|myalu|ShiftRight0~78_combout\);

-- Location: LCCOMB_X75_Y38_N12
\EW|myalu|ShiftRight0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~79_combout\ = (\EW|myalu|ShiftRight0~78_combout\) # ((\EW|regis|Equal3~1_combout\ & (\EW|controller|alu_shamt[0]~1_combout\ & \EW|myalu|ShiftRight0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|myalu|ShiftRight0~77_combout\,
	datad => \EW|myalu|ShiftRight0~78_combout\,
	combout => \EW|myalu|ShiftRight0~79_combout\);

-- Location: LCCOMB_X76_Y31_N4
\EW|myalu|ShiftRight1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~65_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|lo[18]~98_combout\ & \EW|myalu|ShiftRight0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|lo[18]~98_combout\,
	datad => \EW|myalu|ShiftRight0~79_combout\,
	combout => \EW|myalu|ShiftRight1~65_combout\);

-- Location: LCCOMB_X76_Y31_N28
\EW|myalu|lo[1]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~235_combout\ = (\EW|myalu|ShiftRight1~64_combout\) # ((\EW|myalu|ShiftRight1~65_combout\) # (\EW|myalu|ShiftRight1~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~64_combout\,
	datac => \EW|myalu|ShiftRight1~65_combout\,
	datad => \EW|myalu|ShiftRight1~61_combout\,
	combout => \EW|myalu|lo[1]~235_combout\);

-- Location: LCCOMB_X65_Y31_N20
\EW|myalu|ShiftRight0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~56_combout\ = (\EW|controller|Equal0~0_combout\ & (\EW|myfetch|instruction_EX\(6) & (\EW|myfetch|instruction_EX\(7) & \EW|myfetch|instruction_EX\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|Equal0~0_combout\,
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|myfetch|instruction_EX\(7),
	datad => \EW|myfetch|instruction_EX\(8),
	combout => \EW|myalu|ShiftRight0~56_combout\);

-- Location: LCCOMB_X75_Y33_N12
\EW|myalu|ShiftRight0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~80_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~40_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftRight0~40_combout\,
	datad => \EW|myalu|ShiftRight0~43_combout\,
	combout => \EW|myalu|ShiftRight0~80_combout\);

-- Location: LCCOMB_X75_Y33_N18
\EW|myalu|ShiftRight1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~66_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|ShiftRight0~80_combout\))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftRight0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftRight0~55_combout\,
	datad => \EW|myalu|ShiftRight0~80_combout\,
	combout => \EW|myalu|ShiftRight1~66_combout\);

-- Location: LCCOMB_X76_Y31_N2
\EW|myalu|ShiftRight0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~81_combout\ = (\EW|myalu|ShiftRight1~66_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\) # (!\EW|myalu|ShiftRight0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftRight0~56_combout\,
	datad => \EW|myalu|ShiftRight1~66_combout\,
	combout => \EW|myalu|ShiftRight0~81_combout\);

-- Location: LCCOMB_X76_Y31_N18
\EW|myalu|lo[1]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~236_combout\ = (\EW|myalu|lo[1]~235_combout\) # ((!\EW|myalu|lo[18]~98_combout\ & \EW|myalu|ShiftRight0~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datab => \EW|myalu|lo[1]~235_combout\,
	datad => \EW|myalu|ShiftRight0~81_combout\,
	combout => \EW|myalu|lo[1]~236_combout\);

-- Location: LCCOMB_X76_Y31_N16
\EW|myalu|lo[1]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~237_combout\ = (\EW|controller|alu_op[3]~9_combout\ & (((\EW|myalu|lo[1]~236_combout\)))) # (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|regis|readdata2[1]~68_combout\) # ((\EW|regis|readdata1[1]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[1]~68_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|regis|readdata1[1]~82_combout\,
	datad => \EW|myalu|lo[1]~236_combout\,
	combout => \EW|myalu|lo[1]~237_combout\);

-- Location: LCCOMB_X76_Y31_N10
\EW|myalu|lo[1]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~238_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo[1]~234_combout\) # ((\EW|controller|alu_op[1]~14_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & (((!\EW|controller|alu_op[1]~14_combout\ & 
-- \EW|myalu|lo[1]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|myalu|lo[1]~234_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|lo[1]~237_combout\,
	combout => \EW|myalu|lo[1]~238_combout\);

-- Location: LCCOMB_X76_Y31_N8
\EW|myalu|lo[1]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~632_combout\ = (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|regis|readdata2[1]~68_combout\ & (!\EW|regis|readdata1[1]~82_combout\ & !\EW|myalu|lo[1]~238_combout\)) # (!\EW|regis|readdata2[1]~68_combout\ & 
-- (\EW|regis|readdata1[1]~82_combout\ $ (\EW|myalu|lo[1]~238_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[1]~68_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|regis|readdata1[1]~82_combout\,
	datad => \EW|myalu|lo[1]~238_combout\,
	combout => \EW|myalu|lo[1]~632_combout\);

-- Location: LCCOMB_X76_Y31_N30
\EW|myalu|lo[1]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~633_combout\ = (\EW|controller|alu_op[1]~14_combout\ & (((\EW|myalu|lo[1]~632_combout\)) # (!\EW|myalu|lo[1]~232_combout\))) # (!\EW|controller|alu_op[1]~14_combout\ & (((\EW|myalu|lo[1]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|myalu|lo[1]~232_combout\,
	datac => \EW|myalu|lo[1]~632_combout\,
	datad => \EW|myalu|lo[1]~238_combout\,
	combout => \EW|myalu|lo[1]~633_combout\);

-- Location: LCCOMB_X73_Y33_N0
\EW|myalu|lo[1]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~229_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|Mult0|auto_generated|w569w\(1)))) # (!\EW|controller|alu_op[0]~21_combout\ & (\EW|myalu|Mult1|auto_generated|w513w\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|Mult1|auto_generated|w513w\(1),
	datad => \EW|myalu|Mult0|auto_generated|w569w\(1),
	combout => \EW|myalu|lo[1]~229_combout\);

-- Location: LCCOMB_X73_Y33_N2
\EW|myalu|lo[1]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~230_combout\ = (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|lo[1]~229_combout\) # ((!\EW|controller|alu_op[1]~14_combout\ & \EW|myalu|Add4~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~9_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|Add4~46_combout\,
	datad => \EW|myalu|lo[1]~229_combout\,
	combout => \EW|myalu|lo[1]~230_combout\);

-- Location: LCCOMB_X73_Y33_N24
\EW|myalu|lo[1]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~239_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[2]~5_combout\)) # (!\EW|controller|rdrt[0]~2_combout\ & ((\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[1]~230_combout\))) # 
-- (!\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[1]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|lo[1]~633_combout\,
	datad => \EW|myalu|lo[1]~230_combout\,
	combout => \EW|myalu|lo[1]~239_combout\);

-- Location: LCCOMB_X73_Y36_N18
\EW|myalu|lo[1]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[1]~245_combout\ = (\EW|controller|rdrt[0]~2_combout\ & ((\EW|myalu|lo[1]~239_combout\ & (\EW|myalu|lo[1]~244_combout\)) # (!\EW|myalu|lo[1]~239_combout\ & ((\EW|myalu|lo[1]~228_combout\))))) # (!\EW|controller|rdrt[0]~2_combout\ & 
-- (((\EW|myalu|lo[1]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|myalu|lo[1]~244_combout\,
	datac => \EW|myalu|lo[1]~228_combout\,
	datad => \EW|myalu|lo[1]~239_combout\,
	combout => \EW|myalu|lo[1]~245_combout\);

-- Location: LCCOMB_X67_Y39_N24
\EW|regis|regfile~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~52_combout\ = (\EW|regis|regfile_rtl_0_bypass\(48) & ((\EW|regis|regfile~23_combout\ & (\EW|regis|regfile_rtl_0_bypass\(47))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a18\))))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(48) & (\EW|regis|regfile_rtl_0_bypass\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(48),
	datab => \EW|regis|regfile_rtl_0_bypass\(47),
	datac => \EW|regis|regfile~23_combout\,
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a18\,
	combout => \EW|regis|regfile~52_combout\);

-- Location: LCCOMB_X68_Y39_N12
\EW|myalu|Add4~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~111_combout\ = (\EW|myalu|Add4~80_combout\ & (((\EW|myfetch|instruction_EX\(15))))) # (!\EW|myalu|Add4~80_combout\ & (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|regfile~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|myfetch|instruction_EX\(15),
	datac => \EW|myalu|Add4~80_combout\,
	datad => \EW|regis|regfile~52_combout\,
	combout => \EW|myalu|Add4~111_combout\);

-- Location: LCCOMB_X74_Y38_N28
\EW|myalu|Add4~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~114_combout\ = (\EW|myalu|Add4~80_combout\ & (\EW|myfetch|instruction_EX\(15))) # (!\EW|myalu|Add4~80_combout\ & (((!\EW|regis|Equal2~1_combout\ & \EW|regis|regfile~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(15),
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|regfile~48_combout\,
	datad => \EW|myalu|Add4~80_combout\,
	combout => \EW|myalu|Add4~114_combout\);

-- Location: LCCOMB_X68_Y34_N22
\EW|myalu|Add4~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~122_combout\ = (\EW|myalu|Add4~110_combout\ & ((\EW|myalu|Add4~111_combout\ & (\EW|myalu|Add4~121\ & VCC)) # (!\EW|myalu|Add4~111_combout\ & (!\EW|myalu|Add4~121\)))) # (!\EW|myalu|Add4~110_combout\ & ((\EW|myalu|Add4~111_combout\ & 
-- (!\EW|myalu|Add4~121\)) # (!\EW|myalu|Add4~111_combout\ & ((\EW|myalu|Add4~121\) # (GND)))))
-- \EW|myalu|Add4~123\ = CARRY((\EW|myalu|Add4~110_combout\ & (!\EW|myalu|Add4~111_combout\ & !\EW|myalu|Add4~121\)) # (!\EW|myalu|Add4~110_combout\ & ((!\EW|myalu|Add4~121\) # (!\EW|myalu|Add4~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~110_combout\,
	datab => \EW|myalu|Add4~111_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~121\,
	combout => \EW|myalu|Add4~122_combout\,
	cout => \EW|myalu|Add4~123\);

-- Location: LCCOMB_X68_Y34_N24
\EW|myalu|Add4~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~124_combout\ = ((\EW|myalu|Add4~108_combout\ $ (\EW|myalu|Add4~107_combout\ $ (!\EW|myalu|Add4~123\)))) # (GND)
-- \EW|myalu|Add4~125\ = CARRY((\EW|myalu|Add4~108_combout\ & ((\EW|myalu|Add4~107_combout\) # (!\EW|myalu|Add4~123\))) # (!\EW|myalu|Add4~108_combout\ & (\EW|myalu|Add4~107_combout\ & !\EW|myalu|Add4~123\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~108_combout\,
	datab => \EW|myalu|Add4~107_combout\,
	datad => VCC,
	cin => \EW|myalu|Add4~123\,
	combout => \EW|myalu|Add4~124_combout\,
	cout => \EW|myalu|Add4~125\);

-- Location: LCCOMB_X69_Y31_N12
\EW|myalu|lo[18]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~490_combout\ = (!\EW|myalu|lo[18]~489_combout\ & (((!\EW|myalu|lo[18]~618_combout\) # (!\EW|myalu|lo[18]~488_combout\)) # (!\EW|controller|alu_op[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[18]~489_combout\,
	datac => \EW|myalu|lo[18]~488_combout\,
	datad => \EW|myalu|lo[18]~618_combout\,
	combout => \EW|myalu|lo[18]~490_combout\);

-- Location: LCCOMB_X77_Y37_N20
\EW|myalu|ShiftLeft1~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~125_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~21_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~21_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftLeft1~14_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftLeft1~125_combout\);

-- Location: LCCOMB_X77_Y31_N22
\EW|myalu|lo[18]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~474_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_shamt[3]~3_combout\) # ((\EW|controller|alu_op[2]~5_combout\) # (!\EW|myalu|lo[18]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myalu|lo[18]~98_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|lo[18]~474_combout\);

-- Location: LCCOMB_X77_Y31_N18
\EW|myalu|lo[19]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~541_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|ShiftLeft1~24_combout\ & !\EW|myalu|ShiftRight0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|ShiftLeft1~24_combout\,
	datad => \EW|myalu|ShiftRight0~20_combout\,
	combout => \EW|myalu|lo[19]~541_combout\);

-- Location: LCCOMB_X77_Y31_N16
\EW|myalu|lo[19]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~542_combout\ = (\EW|myalu|lo[18]~473_combout\ & ((\EW|myalu|lo[18]~474_combout\ & ((\EW|myalu|lo[19]~541_combout\))) # (!\EW|myalu|lo[18]~474_combout\ & (\EW|myalu|ShiftRight0~32_combout\)))) # (!\EW|myalu|lo[18]~473_combout\ & 
-- (((\EW|myalu|lo[18]~474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~32_combout\,
	datab => \EW|myalu|lo[18]~473_combout\,
	datac => \EW|myalu|lo[18]~474_combout\,
	datad => \EW|myalu|lo[19]~541_combout\,
	combout => \EW|myalu|lo[19]~542_combout\);

-- Location: LCCOMB_X73_Y31_N26
\EW|myalu|lo[19]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~543_combout\ = (\EW|myalu|lo[18]~471_combout\ & (((\EW|myalu|lo[19]~542_combout\)))) # (!\EW|myalu|lo[18]~471_combout\ & ((\EW|myalu|lo[19]~542_combout\ & ((\EW|myalu|ShiftLeft1~121_combout\))) # (!\EW|myalu|lo[19]~542_combout\ & 
-- (\EW|myalu|ShiftLeft1~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~471_combout\,
	datab => \EW|myalu|ShiftLeft1~125_combout\,
	datac => \EW|myalu|ShiftLeft1~121_combout\,
	datad => \EW|myalu|lo[19]~542_combout\,
	combout => \EW|myalu|lo[19]~543_combout\);

-- Location: LCCOMB_X73_Y31_N8
\EW|myalu|lo[19]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~544_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|controller|alu_op[0]~21_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|regis|readdata1[19]~70_combout\ & (!\EW|controller|alu_op[0]~21_combout\ & 
-- !\EW|regis|readdata2[19]~63_combout\)) # (!\EW|regis|readdata1[19]~70_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (\EW|regis|readdata2[19]~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[19]~70_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|regis|readdata2[19]~63_combout\,
	combout => \EW|myalu|lo[19]~544_combout\);

-- Location: LCCOMB_X73_Y31_N2
\EW|myalu|lo[19]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~545_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[19]~544_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~2_combout\))) # (!\EW|myalu|lo[19]~544_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~2_combout\)))) # 
-- (!\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[19]~544_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[19]~544_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~2_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~2_combout\,
	combout => \EW|myalu|lo[19]~545_combout\);

-- Location: LCCOMB_X73_Y31_N28
\EW|myalu|lo[19]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~546_combout\ = (\EW|myalu|lo[18]~477_combout\ & (\EW|myalu|lo[18]~618_combout\)) # (!\EW|myalu|lo[18]~477_combout\ & ((\EW|myalu|lo[18]~618_combout\ & (\EW|myalu|ShiftRight1~56_combout\)) # (!\EW|myalu|lo[18]~618_combout\ & 
-- ((\EW|myalu|lo[19]~545_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~477_combout\,
	datab => \EW|myalu|lo[18]~618_combout\,
	datac => \EW|myalu|ShiftRight1~56_combout\,
	datad => \EW|myalu|lo[19]~545_combout\,
	combout => \EW|myalu|lo[19]~546_combout\);

-- Location: LCCOMB_X73_Y31_N18
\EW|myalu|lo[19]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~547_combout\ = (\EW|myalu|lo[18]~477_combout\ & ((\EW|myalu|lo[19]~546_combout\ & (\EW|myalu|Add4~168_combout\)) # (!\EW|myalu|lo[19]~546_combout\ & ((\EW|myalu|lo[19]~543_combout\))))) # (!\EW|myalu|lo[18]~477_combout\ & 
-- (((\EW|myalu|lo[19]~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~477_combout\,
	datab => \EW|myalu|Add4~168_combout\,
	datac => \EW|myalu|lo[19]~543_combout\,
	datad => \EW|myalu|lo[19]~546_combout\,
	combout => \EW|myalu|lo[19]~547_combout\);

-- Location: LCCOMB_X73_Y31_N24
\EW|myalu|lo[19]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~551_combout\ = (\EW|myalu|lo[18]~488_combout\ & (((\EW|myalu|lo[18]~490_combout\ & \EW|myalu|lo[19]~547_combout\)))) # (!\EW|myalu|lo[18]~488_combout\ & ((\EW|myalu|lo[19]~550_combout\) # ((!\EW|myalu|lo[18]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[19]~550_combout\,
	datab => \EW|myalu|lo[18]~488_combout\,
	datac => \EW|myalu|lo[18]~490_combout\,
	datad => \EW|myalu|lo[19]~547_combout\,
	combout => \EW|myalu|lo[19]~551_combout\);

-- Location: LCCOMB_X73_Y31_N6
\EW|myalu|lo[19]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~552_combout\ = (\EW|regis|readdata1[19]~70_combout\ & ((\EW|myalu|lo[19]~551_combout\) # ((\EW|regis|readdata2[19]~63_combout\ & \EW|myalu|lo[18]~489_combout\)))) # (!\EW|regis|readdata1[19]~70_combout\ & (\EW|myalu|lo[19]~551_combout\ & 
-- ((\EW|regis|readdata2[19]~63_combout\) # (!\EW|myalu|lo[18]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[19]~70_combout\,
	datab => \EW|regis|readdata2[19]~63_combout\,
	datac => \EW|myalu|lo[18]~489_combout\,
	datad => \EW|myalu|lo[19]~551_combout\,
	combout => \EW|myalu|lo[19]~552_combout\);

-- Location: LCCOMB_X73_Y31_N4
\EW|myalu|lo[19]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[19]~625_combout\ = (\EW|myalu|lo[18]~119_combout\ & (((\EW|myalu|Add4~124_combout\)))) # (!\EW|myalu|lo[18]~119_combout\ & ((\EW|myalu|lo[18]~363_combout\ & (\EW|myalu|Add4~124_combout\)) # (!\EW|myalu|lo[18]~363_combout\ & 
-- ((\EW|myalu|lo[19]~552_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~119_combout\,
	datab => \EW|myalu|lo[18]~363_combout\,
	datac => \EW|myalu|Add4~124_combout\,
	datad => \EW|myalu|lo[19]~552_combout\,
	combout => \EW|myalu|lo[19]~625_combout\);

-- Location: FF_X73_Y31_N23
\EW|lo_WB[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[19]~625_combout\,
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(19));

-- Location: LCCOMB_X73_Y31_N22
\EW|regdata_WB[19]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[19]~33_combout\ = (\EW|regsel_WB\(1) & (((\EW|lo_WB\(19)) # (\EW|regsel_WB\(0))))) # (!\EW|regsel_WB\(1) & (\EW|r_WB\(19) & ((!\EW|regsel_WB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|r_WB\(19),
	datab => \EW|regsel_WB\(1),
	datac => \EW|lo_WB\(19),
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[19]~33_combout\);

-- Location: LCCOMB_X68_Y39_N18
\EW|myalu|hi[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(19) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[19]~42_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[19]~42_combout\,
	datab => \EW|myalu|hi\(19),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(19));

-- Location: FF_X68_Y39_N11
\EW|hi_WB[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(19),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(19));

-- Location: LCCOMB_X68_Y39_N4
\EW|regdata_WB[19]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[19]~34_combout\ = (\EW|regsel_WB\(0) & ((\EW|regdata_WB[19]~33_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a19\)) # (!\EW|regdata_WB[19]~33_combout\ & ((\EW|hi_WB\(19)))))) # (!\EW|regsel_WB\(0) & 
-- (((\EW|regdata_WB[19]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a19\,
	datac => \EW|regdata_WB[19]~33_combout\,
	datad => \EW|hi_WB\(19),
	combout => \EW|regdata_WB[19]~34_combout\);

-- Location: LCCOMB_X68_Y39_N10
\EW|regdata_WB[19]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[19]~35_combout\ = (\EW|regdata_WB[19]~34_combout\ & !\EW|regsel_WB\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regdata_WB[19]~34_combout\,
	datad => \EW|regsel_WB\(2),
	combout => \EW|regdata_WB[19]~35_combout\);

-- Location: FF_X68_Y39_N9
\EW|regis|regfile_rtl_0_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[19]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(49));

-- Location: LCCOMB_X68_Y39_N8
\EW|regis|regfile~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~51_combout\ = (\EW|regis|regfile_rtl_0_bypass\(50) & ((\EW|regis|regfile~23_combout\ & (\EW|regis|regfile_rtl_0_bypass\(49))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a19\))))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(50) & (((\EW|regis|regfile_rtl_0_bypass\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(50),
	datab => \EW|regis|regfile~23_combout\,
	datac => \EW|regis|regfile_rtl_0_bypass\(49),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a19\,
	combout => \EW|regis|regfile~51_combout\);

-- Location: LCCOMB_X65_Y34_N8
\EW|myalu|Add4~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~106_combout\ = (\EW|myfetch|instruction_EX\(26) & (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~15_combout\)))) # (!\EW|myfetch|instruction_EX\(26) & (\EW|controller|alu_op[0]~20_combout\ $ (((\EW|regis|Equal3~1_combout\ & 
-- \EW|regis|regfile~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|controller|alu_op[0]~20_combout\,
	datad => \EW|regis|regfile~15_combout\,
	combout => \EW|myalu|Add4~106_combout\);

-- Location: LCCOMB_X68_Y38_N30
\EW|myalu|Add4~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~107_combout\ = (\EW|controller|rdrt[0]~2_combout\ & (\EW|regis|regfile~51_combout\ & ((\EW|myalu|Add4~78_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (((\EW|regis|regfile~51_combout\ & \EW|myalu|Add4~78_combout\)) # 
-- (!\EW|myalu|Add4~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|regis|regfile~51_combout\,
	datac => \EW|myalu|Add4~106_combout\,
	datad => \EW|myalu|Add4~78_combout\,
	combout => \EW|myalu|Add4~107_combout\);

-- Location: LCCOMB_X66_Y30_N18
\EW|myalu|ShiftLeft0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~58_combout\ = (\EW|myalu|ShiftLeft0~57_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\) # ((\EW|myfetch|instruction_EX\(14) & \EW|myalu|ShiftLeft1~10_combout\)))) # (!\EW|myalu|ShiftLeft0~57_combout\ & 
-- (\EW|myfetch|instruction_EX\(14) & (\EW|myalu|ShiftLeft1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~57_combout\,
	datab => \EW|myfetch|instruction_EX\(14),
	datac => \EW|myalu|ShiftLeft1~10_combout\,
	datad => \EW|controller|alu_shamt[0]~1_combout\,
	combout => \EW|myalu|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X66_Y32_N14
\EW|myalu|ShiftLeft0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~59_combout\ = (\EW|myalu|ShiftLeft0~58_combout\ & \EW|controller|alu_shamt[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|ShiftLeft0~58_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X70_Y30_N4
\EW|myalu|lo[20]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~512_combout\ = (\EW|myalu|ShiftLeft0~46_combout\ & (\EW|controller|alu_shamt[3]~3_combout\ & \EW|controller|alu_op[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~46_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[20]~512_combout\);

-- Location: LCCOMB_X70_Y30_N22
\EW|myalu|lo[18]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~485_combout\ = (!\EW|myalu|lo[18]~482_combout\ & ((\EW|controller|alu_op[2]~5_combout\) # (\EW|myalu|lo[18]~484_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|lo[18]~482_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|lo[18]~484_combout\,
	combout => \EW|myalu|lo[18]~485_combout\);

-- Location: LCCOMB_X70_Y30_N6
\EW|myalu|lo[20]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~513_combout\ = (\EW|myalu|lo[18]~485_combout\ & ((\EW|myalu|lo[18]~484_combout\ & ((\EW|myalu|lo[20]~512_combout\))) # (!\EW|myalu|lo[18]~484_combout\ & (\EW|regis|readdata1[20]~68_combout\)))) # (!\EW|myalu|lo[18]~485_combout\ & 
-- (((\EW|myalu|lo[18]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[20]~68_combout\,
	datab => \EW|myalu|lo[20]~512_combout\,
	datac => \EW|myalu|lo[18]~485_combout\,
	datad => \EW|myalu|lo[18]~484_combout\,
	combout => \EW|myalu|lo[20]~513_combout\);

-- Location: LCCOMB_X70_Y30_N0
\EW|myalu|lo[20]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~514_combout\ = (\EW|myalu|lo[18]~482_combout\ & ((\EW|myalu|lo[20]~513_combout\ & ((\EW|myalu|ShiftLeft0~59_combout\))) # (!\EW|myalu|lo[20]~513_combout\ & (\EW|myalu|ShiftLeft0~52_combout\)))) # (!\EW|myalu|lo[18]~482_combout\ & 
-- (((\EW|myalu|lo[20]~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~52_combout\,
	datab => \EW|myalu|lo[18]~482_combout\,
	datac => \EW|myalu|ShiftLeft0~59_combout\,
	datad => \EW|myalu|lo[20]~513_combout\,
	combout => \EW|myalu|lo[20]~514_combout\);

-- Location: LCCOMB_X74_Y32_N24
\EW|myalu|lo[18]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~471_combout\ = (\EW|myfetch|instruction_EX\(26)) # (((\EW|controller|alu_op[2]~5_combout\) # (!\EW|controller|alu_op[0]~20_combout\)) # (!\EW|myalu|lo[18]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|myalu|lo[18]~98_combout\,
	datac => \EW|controller|alu_op[0]~20_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|lo[18]~471_combout\);

-- Location: LCCOMB_X74_Y38_N6
\EW|myalu|ShiftLeft1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~90_combout\ = (\EW|regis|regfile~14_combout\ & ((\EW|myalu|ShiftLeft1~8_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~17_combout\)))) # (!\EW|regis|regfile~14_combout\ & (((\EW|myalu|ShiftLeft1~9_combout\ & 
-- \EW|regis|regfile~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~14_combout\,
	datab => \EW|myalu|ShiftLeft1~8_combout\,
	datac => \EW|myalu|ShiftLeft1~9_combout\,
	datad => \EW|regis|regfile~17_combout\,
	combout => \EW|myalu|ShiftLeft1~90_combout\);

-- Location: LCCOMB_X77_Y36_N20
\EW|myalu|ShiftLeft1~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~91_combout\ = (\EW|myalu|ShiftRight1~32_combout\) # ((\EW|myalu|ShiftLeft1~90_combout\) # ((\EW|regis|regfile~16_combout\ & \EW|myalu|ShiftLeft1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~32_combout\,
	datab => \EW|regis|regfile~16_combout\,
	datac => \EW|myalu|ShiftLeft1~10_combout\,
	datad => \EW|myalu|ShiftLeft1~90_combout\,
	combout => \EW|myalu|ShiftLeft1~91_combout\);

-- Location: LCCOMB_X77_Y35_N12
\EW|myalu|ShiftLeft1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~92_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~89_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft1~91_combout\,
	datad => \EW|myalu|ShiftLeft1~89_combout\,
	combout => \EW|myalu|ShiftLeft1~92_combout\);

-- Location: LCCOMB_X70_Y31_N30
\EW|myalu|lo[20]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~507_combout\ = (\EW|myalu|lo[20]~506_combout\ & ((\EW|myalu|lo[18]~471_combout\) # ((\EW|myalu|ShiftLeft1~92_combout\)))) # (!\EW|myalu|lo[20]~506_combout\ & (!\EW|myalu|lo[18]~471_combout\ & ((\EW|myalu|ShiftLeft1~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[20]~506_combout\,
	datab => \EW|myalu|lo[18]~471_combout\,
	datac => \EW|myalu|ShiftLeft1~92_combout\,
	datad => \EW|myalu|ShiftLeft1~76_combout\,
	combout => \EW|myalu|lo[20]~507_combout\);

-- Location: LCCOMB_X70_Y31_N8
\EW|myalu|lo[20]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~508_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[2]~5_combout\) # ((!\EW|regis|readdata2[20]~61_combout\ & !\EW|regis|readdata1[20]~68_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & 
-- (!\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|readdata2[20]~61_combout\ $ (\EW|regis|readdata1[20]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[20]~61_combout\,
	datab => \EW|regis|readdata1[20]~68_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|lo[20]~508_combout\);

-- Location: LCCOMB_X70_Y31_N2
\EW|myalu|lo[20]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~509_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[20]~508_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~4_combout\))) # (!\EW|myalu|lo[20]~508_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~4_combout\)))) # 
-- (!\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|lo[20]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|op_1~4_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|lo[20]~508_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~4_combout\,
	combout => \EW|myalu|lo[20]~509_combout\);

-- Location: LCCOMB_X70_Y31_N28
\EW|myalu|lo[20]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~510_combout\ = (\EW|myalu|lo[18]~477_combout\ & ((\EW|myalu|lo[18]~618_combout\) # ((\EW|myalu|lo[20]~507_combout\)))) # (!\EW|myalu|lo[18]~477_combout\ & (!\EW|myalu|lo[18]~618_combout\ & ((\EW|myalu|lo[20]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~477_combout\,
	datab => \EW|myalu|lo[18]~618_combout\,
	datac => \EW|myalu|lo[20]~507_combout\,
	datad => \EW|myalu|lo[20]~509_combout\,
	combout => \EW|myalu|lo[20]~510_combout\);

-- Location: LCCOMB_X70_Y31_N10
\EW|myalu|lo[20]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~511_combout\ = (\EW|myalu|lo[18]~618_combout\ & ((\EW|myalu|lo[20]~510_combout\ & ((\EW|myalu|Add4~168_combout\))) # (!\EW|myalu|lo[20]~510_combout\ & (\EW|myalu|ShiftRight1~81_combout\)))) # (!\EW|myalu|lo[18]~618_combout\ & 
-- (((\EW|myalu|lo[20]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~81_combout\,
	datab => \EW|myalu|lo[18]~618_combout\,
	datac => \EW|myalu|Add4~168_combout\,
	datad => \EW|myalu|lo[20]~510_combout\,
	combout => \EW|myalu|lo[20]~511_combout\);

-- Location: LCCOMB_X70_Y31_N24
\EW|myalu|lo[20]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~515_combout\ = (\EW|myalu|lo[18]~490_combout\ & ((\EW|myalu|lo[18]~488_combout\ & ((\EW|myalu|lo[20]~511_combout\))) # (!\EW|myalu|lo[18]~488_combout\ & (\EW|myalu|lo[20]~514_combout\)))) # (!\EW|myalu|lo[18]~490_combout\ & 
-- (((!\EW|myalu|lo[18]~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~490_combout\,
	datab => \EW|myalu|lo[20]~514_combout\,
	datac => \EW|myalu|lo[18]~488_combout\,
	datad => \EW|myalu|lo[20]~511_combout\,
	combout => \EW|myalu|lo[20]~515_combout\);

-- Location: LCCOMB_X70_Y31_N6
\EW|myalu|lo[20]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~516_combout\ = (\EW|myalu|lo[18]~489_combout\ & ((\EW|regis|readdata1[20]~68_combout\ & ((\EW|regis|readdata2[20]~61_combout\) # (\EW|myalu|lo[20]~515_combout\))) # (!\EW|regis|readdata1[20]~68_combout\ & 
-- (\EW|regis|readdata2[20]~61_combout\ & \EW|myalu|lo[20]~515_combout\)))) # (!\EW|myalu|lo[18]~489_combout\ & (((\EW|myalu|lo[20]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~489_combout\,
	datab => \EW|regis|readdata1[20]~68_combout\,
	datac => \EW|regis|readdata2[20]~61_combout\,
	datad => \EW|myalu|lo[20]~515_combout\,
	combout => \EW|myalu|lo[20]~516_combout\);

-- Location: LCCOMB_X70_Y31_N16
\EW|myalu|lo[20]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[20]~621_combout\ = (\EW|myalu|lo[18]~363_combout\ & (((\EW|myalu|Add4~126_combout\)))) # (!\EW|myalu|lo[18]~363_combout\ & ((\EW|myalu|lo[18]~119_combout\ & (\EW|myalu|Add4~126_combout\)) # (!\EW|myalu|lo[18]~119_combout\ & 
-- ((\EW|myalu|lo[20]~516_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~363_combout\,
	datab => \EW|myalu|lo[18]~119_combout\,
	datac => \EW|myalu|Add4~126_combout\,
	datad => \EW|myalu|lo[20]~516_combout\,
	combout => \EW|myalu|lo[20]~621_combout\);

-- Location: FF_X70_Y31_N17
\EW|lo_WB[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[20]~621_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(20));

-- Location: LCCOMB_X79_Y32_N20
\EW|regdata_WB[20]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[20]~31_combout\ = (\EW|regdata_WB[20]~30_combout\ & (((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a20\) # (!\EW|regsel_WB\(1))))) # (!\EW|regdata_WB[20]~30_combout\ & (\EW|lo_WB\(20) & ((\EW|regsel_WB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regdata_WB[20]~30_combout\,
	datab => \EW|lo_WB\(20),
	datac => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a20\,
	datad => \EW|regsel_WB\(1),
	combout => \EW|regdata_WB[20]~31_combout\);

-- Location: LCCOMB_X79_Y32_N6
\EW|regdata_WB[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[20]~32_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[20]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[20]~31_combout\,
	combout => \EW|regdata_WB[20]~32_combout\);

-- Location: FF_X74_Y38_N23
\EW|regis|regfile_rtl_1_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[20]~32_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(51));

-- Location: LCCOMB_X74_Y38_N30
\EW|regis|regfile~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~14_combout\ = (\EW|regis|regfile_rtl_1_bypass\(52) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(51))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a20\))))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(52) & (\EW|regis|regfile_rtl_1_bypass\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(52),
	datab => \EW|regis|regfile_rtl_1_bypass\(51),
	datac => \EW|regis|regfile~3_combout\,
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a20\,
	combout => \EW|regis|regfile~14_combout\);

-- Location: LCCOMB_X77_Y36_N2
\EW|myalu|ShiftRight1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~33_combout\ = (\EW|regis|regfile~12_combout\ & ((\EW|myalu|ShiftLeft1~9_combout\) # ((\EW|myalu|ShiftLeft1~10_combout\ & \EW|regis|regfile~14_combout\)))) # (!\EW|regis|regfile~12_combout\ & (((\EW|myalu|ShiftLeft1~10_combout\ & 
-- \EW|regis|regfile~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~12_combout\,
	datab => \EW|myalu|ShiftLeft1~9_combout\,
	datac => \EW|myalu|ShiftLeft1~10_combout\,
	datad => \EW|regis|regfile~14_combout\,
	combout => \EW|myalu|ShiftRight1~33_combout\);

-- Location: LCCOMB_X77_Y36_N4
\EW|myalu|ShiftRight1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~34_combout\ = (\EW|myalu|ShiftRight1~32_combout\) # ((\EW|myalu|ShiftRight1~33_combout\) # ((\EW|regis|regfile~16_combout\ & \EW|myalu|ShiftLeft1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~32_combout\,
	datab => \EW|regis|regfile~16_combout\,
	datac => \EW|myalu|ShiftLeft1~8_combout\,
	datad => \EW|myalu|ShiftRight1~33_combout\,
	combout => \EW|myalu|ShiftRight1~34_combout\);

-- Location: LCCOMB_X79_Y34_N14
\EW|myalu|ShiftRight0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~33_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight1~31_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight1~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|ShiftRight1~31_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|myalu|ShiftRight1~34_combout\,
	combout => \EW|myalu|ShiftRight0~33_combout\);

-- Location: LCCOMB_X76_Y30_N28
\EW|myalu|lo~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~176_combout\ = (\EW|regis|readdata1[10]~51_combout\ & (\EW|regis|Equal2~1_combout\ $ (((!\EW|regis|regfile~25_combout\) # (!\EW|regis|Equal3~1_combout\))))) # (!\EW|regis|readdata1[10]~51_combout\ & (\EW|regis|Equal3~1_combout\ & 
-- (\EW|regis|regfile~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[10]~51_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|regfile~25_combout\,
	datad => \EW|regis|Equal2~1_combout\,
	combout => \EW|myalu|lo~176_combout\);

-- Location: LCCOMB_X76_Y30_N26
\EW|myalu|lo~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~177_combout\ = (\EW|regis|readdata1[10]~51_combout\ & (((\EW|regis|Equal3~1_combout\ & \EW|regis|regfile~25_combout\)) # (!\EW|regis|Equal2~1_combout\))) # (!\EW|regis|readdata1[10]~51_combout\ & (\EW|regis|Equal3~1_combout\ & 
-- (\EW|regis|regfile~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[10]~51_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|regfile~25_combout\,
	datad => \EW|regis|Equal2~1_combout\,
	combout => \EW|myalu|lo~177_combout\);

-- Location: LCCOMB_X76_Y30_N30
\EW|myalu|lo~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~178_combout\ = (\EW|regis|readdata1[10]~51_combout\ & (\EW|regis|Equal3~1_combout\ & (\EW|regis|regfile~25_combout\ & !\EW|regis|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[10]~51_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|regis|regfile~25_combout\,
	datad => \EW|regis|Equal2~1_combout\,
	combout => \EW|myalu|lo~178_combout\);

-- Location: LCCOMB_X76_Y30_N20
\EW|myalu|lo[10]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~179_combout\ = (\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|lo[10]~106_combout\ & ((\EW|myalu|ShiftLeft1~45_combout\)))) # (!\EW|controller|alu_op[3]~9_combout\ & (((\EW|myalu|lo~178_combout\)) # (!\EW|myalu|lo[10]~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~9_combout\,
	datab => \EW|myalu|lo[10]~106_combout\,
	datac => \EW|myalu|lo~178_combout\,
	datad => \EW|myalu|ShiftLeft1~45_combout\,
	combout => \EW|myalu|lo[10]~179_combout\);

-- Location: LCCOMB_X76_Y30_N10
\EW|myalu|lo[10]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~180_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((\EW|myalu|lo[10]~179_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo[10]~179_combout\ & (\EW|myalu|lo~177_combout\)) # (!\EW|myalu|lo[10]~179_combout\ & 
-- ((\EW|myalu|ShiftRight0~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~177_combout\,
	datab => \EW|myalu|ShiftRight0~35_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|myalu|lo[10]~179_combout\,
	combout => \EW|myalu|lo[10]~180_combout\);

-- Location: LCCOMB_X76_Y30_N0
\EW|myalu|lo[10]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~181_combout\ = (\EW|myalu|lo[10]~581_combout\ & ((\EW|myalu|lo[10]~102_combout\) # ((\EW|myalu|lo[10]~180_combout\)))) # (!\EW|myalu|lo[10]~581_combout\ & (!\EW|myalu|lo[10]~102_combout\ & (!\EW|myalu|lo~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~581_combout\,
	datab => \EW|myalu|lo[10]~102_combout\,
	datac => \EW|myalu|lo~177_combout\,
	datad => \EW|myalu|lo[10]~180_combout\,
	combout => \EW|myalu|lo[10]~181_combout\);

-- Location: LCCOMB_X76_Y30_N6
\EW|myalu|lo[10]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~182_combout\ = (\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[10]~181_combout\ & (\EW|myalu|ShiftRight1~57_combout\)) # (!\EW|myalu|lo[10]~181_combout\ & ((\EW|myalu|lo~176_combout\))))) # (!\EW|myalu|lo[10]~102_combout\ & 
-- (((\EW|myalu|lo[10]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~57_combout\,
	datab => \EW|myalu|lo~176_combout\,
	datac => \EW|myalu|lo[10]~102_combout\,
	datad => \EW|myalu|lo[10]~181_combout\,
	combout => \EW|myalu|lo[10]~182_combout\);

-- Location: LCCOMB_X75_Y34_N26
\EW|myalu|lo[10]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~183_combout\ = (\EW|myalu|lo[10]~112_combout\ & (\EW|myalu|lo[10]~111_combout\ & (\EW|myalu|Mult0|auto_generated|w569w\(10)))) # (!\EW|myalu|lo[10]~112_combout\ & (((\EW|myalu|lo[10]~182_combout\)) # (!\EW|myalu|lo[10]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~112_combout\,
	datab => \EW|myalu|lo[10]~111_combout\,
	datac => \EW|myalu|Mult0|auto_generated|w569w\(10),
	datad => \EW|myalu|lo[10]~182_combout\,
	combout => \EW|myalu|lo[10]~183_combout\);

-- Location: LCCOMB_X75_Y34_N20
\EW|myalu|lo[10]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~184_combout\ = (\EW|myalu|lo[10]~183_combout\ & ((\EW|myalu|ShiftRight0~23_combout\) # ((\EW|myalu|lo[10]~100_combout\)))) # (!\EW|myalu|lo[10]~183_combout\ & (((\EW|myalu|ShiftRight0~33_combout\ & !\EW|myalu|lo[10]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~23_combout\,
	datab => \EW|myalu|ShiftRight0~33_combout\,
	datac => \EW|myalu|lo[10]~183_combout\,
	datad => \EW|myalu|lo[10]~100_combout\,
	combout => \EW|myalu|lo[10]~184_combout\);

-- Location: LCCOMB_X74_Y34_N22
\EW|myalu|lo[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo\(10) = (\EW|myalu|lo[10]~187_combout\ & (((\EW|myalu|lo[10]~184_combout\)) # (!\EW|myalu|lo[10]~117_combout\))) # (!\EW|myalu|lo[10]~187_combout\ & (\EW|myalu|lo[10]~117_combout\ & ((\EW|myalu|Mult1|auto_generated|w513w\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~187_combout\,
	datab => \EW|myalu|lo[10]~117_combout\,
	datac => \EW|myalu|lo[10]~184_combout\,
	datad => \EW|myalu|Mult1|auto_generated|w513w\(10),
	combout => \EW|myalu|lo\(10));

-- Location: FF_X73_Y34_N15
\EW|r_WB[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(10));

-- Location: LCCOMB_X73_Y34_N8
\EW|myalu|hi[10]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[10]~48_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~48_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|op_1~48_combout\,
	datac => \EW|myalu|Decoder0~0_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~48_combout\,
	combout => \EW|myalu|hi[10]~48_combout\);

-- Location: LCCOMB_X73_Y34_N4
\EW|myalu|hi[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(10) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[10]~48_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[10]~48_combout\,
	datac => \EW|myalu|hi\(10),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(10));

-- Location: FF_X73_Y34_N29
\EW|hi_WB[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(10),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(10));

-- Location: LCCOMB_X73_Y34_N14
\EW|regdata_WB[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[10]~51_combout\ = (\EW|regsel_WB\(1) & (\EW|regsel_WB\(0))) # (!\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0) & ((\EW|hi_WB\(10)))) # (!\EW|regsel_WB\(0) & (\EW|r_WB\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|regsel_WB\(0),
	datac => \EW|r_WB\(10),
	datad => \EW|hi_WB\(10),
	combout => \EW|regdata_WB[10]~51_combout\);

-- Location: FF_X74_Y34_N23
\EW|lo_WB[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo\(10),
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(10));

-- Location: LCCOMB_X73_Y34_N12
\EW|regdata_WB[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[10]~52_combout\ = (\EW|regdata_WB[10]~51_combout\ & ((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10~portadataout\) # ((!\EW|regsel_WB\(1))))) # (!\EW|regdata_WB[10]~51_combout\ & (((\EW|regsel_WB\(1) & \EW|lo_WB\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a10~portadataout\,
	datab => \EW|regdata_WB[10]~51_combout\,
	datac => \EW|regsel_WB\(1),
	datad => \EW|lo_WB\(10),
	combout => \EW|regdata_WB[10]~52_combout\);

-- Location: LCCOMB_X73_Y34_N28
\EW|regdata_WB[10]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[10]~53_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[10]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[10]~52_combout\,
	combout => \EW|regdata_WB[10]~53_combout\);

-- Location: FF_X74_Y37_N11
\EW|regis|regfile_rtl_1_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[10]~53_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(31));

-- Location: LCCOMB_X74_Y37_N10
\EW|regis|regfile~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~25_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(31))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(32) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a10\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(32) & (\EW|regis|regfile_rtl_1_bypass\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(32),
	datac => \EW|regis|regfile_rtl_1_bypass\(31),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a10\,
	combout => \EW|regis|regfile~25_combout\);

-- Location: LCCOMB_X74_Y37_N24
\EW|regis|readdata2[10]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata2[10]~74_combout\ = (\EW|regis|regfile~25_combout\ & ((\EW|regis|Equal3~0_combout\) # (\EW|myfetch|instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|myfetch|instruction_EX\(16),
	datad => \EW|regis|regfile~25_combout\,
	combout => \EW|regis|readdata2[10]~74_combout\);

-- Location: LCCOMB_X70_Y30_N8
\EW|myalu|lo[18]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~486_combout\ = (\EW|myalu|lo[18]~484_combout\ & ((\EW|myalu|lo[18]~483_combout\) # ((!\EW|myalu|lo[18]~485_combout\)))) # (!\EW|myalu|lo[18]~484_combout\ & (((\EW|myalu|lo[18]~485_combout\ & \EW|regis|readdata1[18]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~483_combout\,
	datab => \EW|myalu|lo[18]~484_combout\,
	datac => \EW|myalu|lo[18]~485_combout\,
	datad => \EW|regis|readdata1[18]~72_combout\,
	combout => \EW|myalu|lo[18]~486_combout\);

-- Location: LCCOMB_X70_Y30_N10
\EW|myalu|lo[18]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~487_combout\ = (\EW|myalu|lo[18]~482_combout\ & ((\EW|myalu|lo[18]~486_combout\ & ((\EW|myalu|ShiftLeft0~62_combout\))) # (!\EW|myalu|lo[18]~486_combout\ & (\EW|myalu|ShiftLeft0~31_combout\)))) # (!\EW|myalu|lo[18]~482_combout\ & 
-- (((\EW|myalu|lo[18]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~31_combout\,
	datab => \EW|myalu|lo[18]~482_combout\,
	datac => \EW|myalu|lo[18]~486_combout\,
	datad => \EW|myalu|ShiftLeft0~62_combout\,
	combout => \EW|myalu|lo[18]~487_combout\);

-- Location: LCCOMB_X79_Y33_N28
\EW|myalu|ShiftRight0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~24_combout\ = (\EW|myfetch|instruction_EX\(9) & ((\EW|controller|alu_shamt[2]~2_combout\ & ((!\EW|controller|alu_shamt[1]~0_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|regis|Equal3~1_combout\)))) # 
-- (!\EW|myfetch|instruction_EX\(9) & (\EW|regis|Equal3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|myfetch|instruction_EX\(9),
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|controller|alu_shamt[2]~2_combout\,
	combout => \EW|myalu|ShiftRight0~24_combout\);

-- Location: LCCOMB_X79_Y33_N24
\EW|myalu|ShiftRight0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~27_combout\ = (\EW|myalu|ShiftRight0~24_combout\ & ((\EW|myalu|ShiftRight0~25_combout\) # ((!\EW|controller|alu_shamt[3]~3_combout\ & \EW|myalu|ShiftRight0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|myalu|ShiftRight0~24_combout\,
	datac => \EW|myalu|ShiftRight0~25_combout\,
	datad => \EW|myalu|ShiftRight0~26_combout\,
	combout => \EW|myalu|ShiftRight0~27_combout\);

-- Location: LCCOMB_X77_Y31_N6
\EW|myalu|lo[18]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~472_combout\ = (!\EW|myalu|ShiftRight0~20_combout\ & (!\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|ShiftLeft1~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftRight0~20_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|ShiftLeft1~35_combout\,
	combout => \EW|myalu|lo[18]~472_combout\);

-- Location: LCCOMB_X77_Y31_N8
\EW|myalu|lo[18]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~475_combout\ = (\EW|myalu|lo[18]~474_combout\ & (((\EW|myalu|lo[18]~472_combout\)) # (!\EW|myalu|lo[18]~473_combout\))) # (!\EW|myalu|lo[18]~474_combout\ & (\EW|myalu|lo[18]~473_combout\ & (\EW|myalu|ShiftRight0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~474_combout\,
	datab => \EW|myalu|lo[18]~473_combout\,
	datac => \EW|myalu|ShiftRight0~27_combout\,
	datad => \EW|myalu|lo[18]~472_combout\,
	combout => \EW|myalu|lo[18]~475_combout\);

-- Location: LCCOMB_X76_Y35_N6
\EW|myalu|ShiftLeft1~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~120_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~32_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~105_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftLeft1~32_combout\,
	datad => \EW|myalu|ShiftLeft1~105_combout\,
	combout => \EW|myalu|ShiftLeft1~120_combout\);

-- Location: LCCOMB_X70_Y31_N4
\EW|myalu|lo[18]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~476_combout\ = (\EW|myalu|lo[18]~471_combout\ & (((\EW|myalu|lo[18]~475_combout\)))) # (!\EW|myalu|lo[18]~471_combout\ & ((\EW|myalu|lo[18]~475_combout\ & ((\EW|myalu|ShiftLeft1~120_combout\))) # (!\EW|myalu|lo[18]~475_combout\ & 
-- (\EW|myalu|ShiftLeft1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~44_combout\,
	datab => \EW|myalu|lo[18]~471_combout\,
	datac => \EW|myalu|lo[18]~475_combout\,
	datad => \EW|myalu|ShiftLeft1~120_combout\,
	combout => \EW|myalu|lo[18]~476_combout\);

-- Location: LCCOMB_X70_Y31_N20
\EW|myalu|lo[18]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~479_combout\ = (\EW|myalu|lo[18]~478_combout\ & (((\EW|myalu|Mult0|auto_generated|op_1~0_combout\)) # (!\EW|controller|alu_op[2]~5_combout\))) # (!\EW|myalu|lo[18]~478_combout\ & (\EW|controller|alu_op[2]~5_combout\ & 
-- (\EW|myalu|Mult1|auto_generated|op_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~478_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~0_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~0_combout\,
	combout => \EW|myalu|lo[18]~479_combout\);

-- Location: LCCOMB_X70_Y31_N26
\EW|myalu|lo[18]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~480_combout\ = (\EW|myalu|lo[18]~477_combout\ & (\EW|myalu|lo[18]~618_combout\)) # (!\EW|myalu|lo[18]~477_combout\ & ((\EW|myalu|lo[18]~618_combout\ & (\EW|myalu|ShiftRight1~48_combout\)) # (!\EW|myalu|lo[18]~618_combout\ & 
-- ((\EW|myalu|lo[18]~479_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~477_combout\,
	datab => \EW|myalu|lo[18]~618_combout\,
	datac => \EW|myalu|ShiftRight1~48_combout\,
	datad => \EW|myalu|lo[18]~479_combout\,
	combout => \EW|myalu|lo[18]~480_combout\);

-- Location: LCCOMB_X70_Y31_N0
\EW|myalu|lo[18]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~481_combout\ = (\EW|myalu|lo[18]~477_combout\ & ((\EW|myalu|lo[18]~480_combout\ & ((\EW|myalu|Add4~168_combout\))) # (!\EW|myalu|lo[18]~480_combout\ & (\EW|myalu|lo[18]~476_combout\)))) # (!\EW|myalu|lo[18]~477_combout\ & 
-- (((\EW|myalu|lo[18]~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~477_combout\,
	datab => \EW|myalu|lo[18]~476_combout\,
	datac => \EW|myalu|lo[18]~480_combout\,
	datad => \EW|myalu|Add4~168_combout\,
	combout => \EW|myalu|lo[18]~481_combout\);

-- Location: LCCOMB_X70_Y31_N18
\EW|myalu|lo[18]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~491_combout\ = (\EW|myalu|lo[18]~490_combout\ & ((\EW|myalu|lo[18]~488_combout\ & ((\EW|myalu|lo[18]~481_combout\))) # (!\EW|myalu|lo[18]~488_combout\ & (\EW|myalu|lo[18]~487_combout\)))) # (!\EW|myalu|lo[18]~490_combout\ & 
-- (!\EW|myalu|lo[18]~488_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~490_combout\,
	datab => \EW|myalu|lo[18]~488_combout\,
	datac => \EW|myalu|lo[18]~487_combout\,
	datad => \EW|myalu|lo[18]~481_combout\,
	combout => \EW|myalu|lo[18]~491_combout\);

-- Location: LCCOMB_X70_Y31_N12
\EW|myalu|lo[18]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~492_combout\ = (\EW|myalu|lo[18]~489_combout\ & ((\EW|regis|readdata1[18]~72_combout\ & ((\EW|regis|readdata2[18]~65_combout\) # (\EW|myalu|lo[18]~491_combout\))) # (!\EW|regis|readdata1[18]~72_combout\ & 
-- (\EW|regis|readdata2[18]~65_combout\ & \EW|myalu|lo[18]~491_combout\)))) # (!\EW|myalu|lo[18]~489_combout\ & (((\EW|myalu|lo[18]~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~489_combout\,
	datab => \EW|regis|readdata1[18]~72_combout\,
	datac => \EW|regis|readdata2[18]~65_combout\,
	datad => \EW|myalu|lo[18]~491_combout\,
	combout => \EW|myalu|lo[18]~492_combout\);

-- Location: LCCOMB_X70_Y31_N14
\EW|myalu|lo[18]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~619_combout\ = (\EW|myalu|lo[18]~363_combout\ & (((\EW|myalu|Add4~122_combout\)))) # (!\EW|myalu|lo[18]~363_combout\ & ((\EW|myalu|lo[18]~119_combout\ & (\EW|myalu|Add4~122_combout\)) # (!\EW|myalu|lo[18]~119_combout\ & 
-- ((\EW|myalu|lo[18]~492_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~363_combout\,
	datab => \EW|myalu|lo[18]~119_combout\,
	datac => \EW|myalu|Add4~122_combout\,
	datad => \EW|myalu|lo[18]~492_combout\,
	combout => \EW|myalu|lo[18]~619_combout\);

-- Location: FF_X69_Y33_N25
\EW|lo_WB[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[18]~619_combout\,
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(18));

-- Location: LCCOMB_X67_Y39_N20
\EW|myalu|hi[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(18) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[18]~43_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[18]~43_combout\,
	datac => \EW|myalu|hi\(18),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(18));

-- Location: FF_X70_Y37_N29
\EW|hi_WB[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(18),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(18));

-- Location: LCCOMB_X70_Y37_N28
\EW|regdata_WB[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[18]~36_combout\ = (\EW|regsel_WB\(1) & (((\EW|regsel_WB\(0))))) # (!\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0) & ((\EW|hi_WB\(18)))) # (!\EW|regsel_WB\(0) & (\EW|r_WB\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|r_WB\(18),
	datab => \EW|regsel_WB\(1),
	datac => \EW|hi_WB\(18),
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[18]~36_combout\);

-- Location: LCCOMB_X69_Y33_N24
\EW|regdata_WB[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[18]~37_combout\ = (\EW|regsel_WB\(1) & ((\EW|regdata_WB[18]~36_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a18\)) # (!\EW|regdata_WB[18]~36_combout\ & ((\EW|lo_WB\(18)))))) # (!\EW|regsel_WB\(1) & 
-- (((\EW|regdata_WB[18]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a18\,
	datac => \EW|lo_WB\(18),
	datad => \EW|regdata_WB[18]~36_combout\,
	combout => \EW|regdata_WB[18]~37_combout\);

-- Location: LCCOMB_X69_Y39_N4
\EW|regdata_WB[18]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[18]~38_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[18]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[18]~37_combout\,
	combout => \EW|regdata_WB[18]~38_combout\);

-- Location: FF_X67_Y39_N9
\EW|regis|regfile_rtl_0_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[18]~38_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(47));

-- Location: LCCOMB_X67_Y39_N22
\EW|regis|regfile_rtl_0_bypass[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[48]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[48]~feeder_combout\);

-- Location: FF_X67_Y39_N23
\EW|regis|regfile_rtl_0_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(48));

-- Location: LCCOMB_X67_Y39_N28
\EW|regis|readdata1[18]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[18]~71_combout\ = (\EW|regis|regfile_rtl_0_bypass\(48) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a18\))) # (!\EW|regis|regfile_rtl_0_bypass\(48) & (\EW|regis|regfile_rtl_0_bypass\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(47),
	datac => \EW|regis|regfile_rtl_0_bypass\(48),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a18\,
	combout => \EW|regis|readdata1[18]~71_combout\);

-- Location: LCCOMB_X67_Y39_N2
\EW|regis|readdata1[18]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[18]~72_combout\ = (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|regfile~23_combout\ & (\EW|regis|regfile_rtl_0_bypass\(47))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|readdata1[18]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~1_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(47),
	datac => \EW|regis|regfile~23_combout\,
	datad => \EW|regis|readdata1[18]~71_combout\,
	combout => \EW|regis|readdata1[18]~72_combout\);

-- Location: LCCOMB_X72_Y35_N28
\EW|myalu|Mult0|auto_generated|add9_result[45]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|add9_result[45]~90_combout\ = \EW|myalu|Mult0|auto_generated|add9_result[44]~89\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \EW|myalu|Mult0|auto_generated|add9_result[44]~89\,
	combout => \EW|myalu|Mult0|auto_generated|add9_result[45]~90_combout\);

-- Location: LCCOMB_X72_Y32_N28
\EW|myalu|Mult0|auto_generated|op_1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult0|auto_generated|op_1~90_combout\ = \EW|myalu|Mult0|auto_generated|add9_result[45]~90_combout\ $ (\EW|myalu|Mult0|auto_generated|op_1~89\ $ (!\EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|add9_result[45]~90_combout\,
	datad => \EW|myalu|Mult0|auto_generated|mac_out8~DATAOUT27\,
	cin => \EW|myalu|Mult0|auto_generated|op_1~89\,
	combout => \EW|myalu|Mult0|auto_generated|op_1~90_combout\);

-- Location: LCCOMB_X70_Y33_N28
\EW|myalu|Mult1|auto_generated|op_1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Mult1|auto_generated|op_1~90_combout\ = \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT27\ $ (\EW|myalu|Mult1|auto_generated|op_1~89\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult1|auto_generated|mac_out8~DATAOUT27\,
	cin => \EW|myalu|Mult1|auto_generated|op_1~89\,
	combout => \EW|myalu|Mult1|auto_generated|op_1~90_combout\);

-- Location: LCCOMB_X70_Y33_N30
\EW|myalu|hi[31]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[31]~47_combout\ = (\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult0|auto_generated|op_1~90_combout\)) # (!\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult1|auto_generated|op_1~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Mult0|auto_generated|op_1~90_combout\,
	datac => \EW|myalu|Decoder0~0_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~90_combout\,
	combout => \EW|myalu|hi[31]~47_combout\);

-- Location: LCCOMB_X69_Y35_N26
\EW|myalu|hi[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(31) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[31]~47_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[31]~47_combout\,
	datac => \EW|myalu|hi\(31),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(31));

-- Location: FF_X69_Y35_N25
\EW|hi_WB[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(31),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(31));

-- Location: LCCOMB_X69_Y35_N30
\EW|regdata_WB[31]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[31]~49_combout\ = (\EW|regdata_WB[31]~48_combout\ & (((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a31\) # (!\EW|regsel_WB\(0))))) # (!\EW|regdata_WB[31]~48_combout\ & (\EW|hi_WB\(31) & ((\EW|regsel_WB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regdata_WB[31]~48_combout\,
	datab => \EW|hi_WB\(31),
	datac => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a31\,
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[31]~49_combout\);

-- Location: LCCOMB_X66_Y34_N30
\EW|regdata_WB[31]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[31]~50_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[31]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(2),
	datac => \EW|regdata_WB[31]~49_combout\,
	combout => \EW|regdata_WB[31]~50_combout\);

-- Location: FF_X68_Y37_N21
\EW|regis|regfile_rtl_0_bypass[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[31]~50_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(73));

-- Location: LCCOMB_X68_Y37_N20
\EW|regis|regfile~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~37_combout\ = (\EW|regis|regfile_rtl_0_bypass\(74) & ((\EW|regis|regfile~23_combout\ & (\EW|regis|regfile_rtl_0_bypass\(73))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a31\))))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(74) & (((\EW|regis|regfile_rtl_0_bypass\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_0_bypass\(74),
	datab => \EW|regis|regfile~23_combout\,
	datac => \EW|regis|regfile_rtl_0_bypass\(73),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a31\,
	combout => \EW|regis|regfile~37_combout\);

-- Location: LCCOMB_X68_Y37_N16
\EW|myalu|Add4~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~169_combout\ = (\EW|regis|regfile~37_combout\ & ((\EW|myfetch|instruction_EX\(21)) # (!\EW|regis|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|regfile~37_combout\,
	combout => \EW|myalu|Add4~169_combout\);

-- Location: LCCOMB_X68_Y32_N24
\EW|myalu|lo[0]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~247_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|myfetch|instruction_EX\(0)))) # (!\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|Add4~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|Add4~169_combout\,
	datad => \EW|myfetch|instruction_EX\(0),
	combout => \EW|myalu|lo[0]~247_combout\);

-- Location: LCCOMB_X68_Y32_N26
\EW|myalu|lo[0]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~248_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[0]~247_combout\ & ((\EW|regis|readdata1[0]~83_combout\) # (!\EW|controller|alu_op[0]~21_combout\))) # (!\EW|myalu|lo[0]~247_combout\ & 
-- (!\EW|controller|alu_op[0]~21_combout\ & \EW|regis|readdata1[0]~83_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & (((\EW|controller|alu_op[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[0]~247_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|regis|readdata1[0]~83_combout\,
	combout => \EW|myalu|lo[0]~248_combout\);

-- Location: LCCOMB_X68_Y32_N20
\EW|myalu|lo[0]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~249_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[0]~247_combout\ $ (\EW|regis|readdata1[0]~83_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & 
-- (((\EW|myalu|lo[0]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[0]~247_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|regis|readdata1[0]~83_combout\,
	combout => \EW|myalu|lo[0]~249_combout\);

-- Location: LCCOMB_X68_Y32_N0
\EW|myalu|lo[0]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~251_combout\ = (\EW|myalu|lo[0]~248_combout\ & (\EW|controller|alu_op[1]~14_combout\ & ((\EW|controller|alu_op[2]~5_combout\) # (!\EW|myalu|lo[0]~249_combout\)))) # (!\EW|myalu|lo[0]~248_combout\ & ((\EW|myalu|lo[0]~249_combout\ & 
-- ((!\EW|controller|alu_op[1]~14_combout\))) # (!\EW|myalu|lo[0]~249_combout\ & (\EW|controller|alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|lo[0]~248_combout\,
	datad => \EW|myalu|lo[0]~249_combout\,
	combout => \EW|myalu|lo[0]~251_combout\);

-- Location: LCCOMB_X66_Y32_N16
\EW|myalu|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~1_cout\ = CARRY(!\EW|myfetch|instruction_EX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(0),
	datad => VCC,
	cout => \EW|myalu|Add2~1_cout\);

-- Location: LCCOMB_X66_Y32_N18
\EW|myalu|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~2_combout\ = (\EW|myfetch|instruction_EX\(1) & ((\EW|myalu|Add2~1_cout\) # (GND))) # (!\EW|myfetch|instruction_EX\(1) & (!\EW|myalu|Add2~1_cout\))
-- \EW|myalu|Add2~3\ = CARRY((\EW|myfetch|instruction_EX\(1)) # (!\EW|myalu|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(1),
	datad => VCC,
	cin => \EW|myalu|Add2~1_cout\,
	combout => \EW|myalu|Add2~2_combout\,
	cout => \EW|myalu|Add2~3\);

-- Location: LCCOMB_X66_Y32_N20
\EW|myalu|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~4_combout\ = (\EW|myfetch|instruction_EX\(2) & (!\EW|myalu|Add2~3\ & VCC)) # (!\EW|myfetch|instruction_EX\(2) & (\EW|myalu|Add2~3\ $ (GND)))
-- \EW|myalu|Add2~5\ = CARRY((!\EW|myfetch|instruction_EX\(2) & !\EW|myalu|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(2),
	datad => VCC,
	cin => \EW|myalu|Add2~3\,
	combout => \EW|myalu|Add2~4_combout\,
	cout => \EW|myalu|Add2~5\);

-- Location: LCCOMB_X66_Y32_N22
\EW|myalu|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~6_combout\ = (\EW|myfetch|instruction_EX\(3) & ((\EW|myalu|Add2~5\) # (GND))) # (!\EW|myfetch|instruction_EX\(3) & (!\EW|myalu|Add2~5\))
-- \EW|myalu|Add2~7\ = CARRY((\EW|myfetch|instruction_EX\(3)) # (!\EW|myalu|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(3),
	datad => VCC,
	cin => \EW|myalu|Add2~5\,
	combout => \EW|myalu|Add2~6_combout\,
	cout => \EW|myalu|Add2~7\);

-- Location: LCCOMB_X66_Y32_N26
\EW|myalu|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~10_combout\ = (\EW|myfetch|instruction_EX\(5) & ((\EW|myalu|Add2~9\) # (GND))) # (!\EW|myfetch|instruction_EX\(5) & (!\EW|myalu|Add2~9\))
-- \EW|myalu|Add2~11\ = CARRY((\EW|myfetch|instruction_EX\(5)) # (!\EW|myalu|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(5),
	datad => VCC,
	cin => \EW|myalu|Add2~9\,
	combout => \EW|myalu|Add2~10_combout\,
	cout => \EW|myalu|Add2~11\);

-- Location: LCCOMB_X66_Y32_N28
\EW|myalu|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~12_combout\ = (\EW|myfetch|instruction_EX\(6) & (!\EW|myalu|Add2~11\ & VCC)) # (!\EW|myfetch|instruction_EX\(6) & (\EW|myalu|Add2~11\ $ (GND)))
-- \EW|myalu|Add2~13\ = CARRY((!\EW|myfetch|instruction_EX\(6) & !\EW|myalu|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(6),
	datad => VCC,
	cin => \EW|myalu|Add2~11\,
	combout => \EW|myalu|Add2~12_combout\,
	cout => \EW|myalu|Add2~13\);

-- Location: LCCOMB_X66_Y31_N4
\EW|myalu|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~20_combout\ = (\EW|myfetch|instruction_EX\(10) & (!\EW|myalu|Add2~19\ & VCC)) # (!\EW|myfetch|instruction_EX\(10) & (\EW|myalu|Add2~19\ $ (GND)))
-- \EW|myalu|Add2~21\ = CARRY((!\EW|myfetch|instruction_EX\(10) & !\EW|myalu|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(10),
	datad => VCC,
	cin => \EW|myalu|Add2~19\,
	combout => \EW|myalu|Add2~20_combout\,
	cout => \EW|myalu|Add2~21\);

-- Location: LCCOMB_X66_Y31_N6
\EW|myalu|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~22_combout\ = (\EW|myfetch|instruction_EX\(11) & ((\EW|myalu|Add2~21\) # (GND))) # (!\EW|myfetch|instruction_EX\(11) & (!\EW|myalu|Add2~21\))
-- \EW|myalu|Add2~23\ = CARRY((\EW|myfetch|instruction_EX\(11)) # (!\EW|myalu|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX\(11),
	datad => VCC,
	cin => \EW|myalu|Add2~21\,
	combout => \EW|myalu|Add2~22_combout\,
	cout => \EW|myalu|Add2~23\);

-- Location: LCCOMB_X66_Y31_N10
\EW|myalu|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~26_combout\ = (\EW|myfetch|instruction_EX\(13) & ((\EW|myalu|Add2~25\) # (GND))) # (!\EW|myfetch|instruction_EX\(13) & (!\EW|myalu|Add2~25\))
-- \EW|myalu|Add2~27\ = CARRY((\EW|myfetch|instruction_EX\(13)) # (!\EW|myalu|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(13),
	datad => VCC,
	cin => \EW|myalu|Add2~25\,
	combout => \EW|myalu|Add2~26_combout\,
	cout => \EW|myalu|Add2~27\);

-- Location: LCCOMB_X66_Y31_N16
\EW|myalu|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add2~32_combout\ = \EW|myfetch|instruction_EX\(15) $ (\EW|myalu|Add2~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(15),
	cin => \EW|myalu|Add2~31\,
	combout => \EW|myalu|Add2~32_combout\);

-- Location: LCCOMB_X67_Y32_N16
\EW|myalu|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~1_cout\ = CARRY((\EW|myfetch|instruction_EX\(0) & \EW|regis|readdata1[0]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(0),
	datab => \EW|regis|readdata1[0]~83_combout\,
	datad => VCC,
	cout => \EW|myalu|Add3~1_cout\);

-- Location: LCCOMB_X67_Y32_N18
\EW|myalu|Add3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~3_cout\ = CARRY((\EW|regis|readdata1[1]~82_combout\ & (!\EW|myalu|Add2~2_combout\ & !\EW|myalu|Add3~1_cout\)) # (!\EW|regis|readdata1[1]~82_combout\ & ((!\EW|myalu|Add3~1_cout\) # (!\EW|myalu|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[1]~82_combout\,
	datab => \EW|myalu|Add2~2_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~1_cout\,
	cout => \EW|myalu|Add3~3_cout\);

-- Location: LCCOMB_X67_Y32_N20
\EW|myalu|Add3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~5_cout\ = CARRY((\EW|regis|readdata1[2]~81_combout\ & ((\EW|myalu|Add2~4_combout\) # (!\EW|myalu|Add3~3_cout\))) # (!\EW|regis|readdata1[2]~81_combout\ & (\EW|myalu|Add2~4_combout\ & !\EW|myalu|Add3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[2]~81_combout\,
	datab => \EW|myalu|Add2~4_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~3_cout\,
	cout => \EW|myalu|Add3~5_cout\);

-- Location: LCCOMB_X67_Y32_N22
\EW|myalu|Add3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~7_cout\ = CARRY((\EW|regis|readdata1[3]~80_combout\ & (!\EW|myalu|Add2~6_combout\ & !\EW|myalu|Add3~5_cout\)) # (!\EW|regis|readdata1[3]~80_combout\ & ((!\EW|myalu|Add3~5_cout\) # (!\EW|myalu|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[3]~80_combout\,
	datab => \EW|myalu|Add2~6_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~5_cout\,
	cout => \EW|myalu|Add3~7_cout\);

-- Location: LCCOMB_X67_Y32_N24
\EW|myalu|Add3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~9_cout\ = CARRY((\EW|myalu|Add2~8_combout\ & ((\EW|regis|readdata1[4]~62_combout\) # (!\EW|myalu|Add3~7_cout\))) # (!\EW|myalu|Add2~8_combout\ & (\EW|regis|readdata1[4]~62_combout\ & !\EW|myalu|Add3~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~8_combout\,
	datab => \EW|regis|readdata1[4]~62_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~7_cout\,
	cout => \EW|myalu|Add3~9_cout\);

-- Location: LCCOMB_X67_Y32_N26
\EW|myalu|Add3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~11_cout\ = CARRY((\EW|regis|readdata1[5]~60_combout\ & (!\EW|myalu|Add2~10_combout\ & !\EW|myalu|Add3~9_cout\)) # (!\EW|regis|readdata1[5]~60_combout\ & ((!\EW|myalu|Add3~9_cout\) # (!\EW|myalu|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[5]~60_combout\,
	datab => \EW|myalu|Add2~10_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~9_cout\,
	cout => \EW|myalu|Add3~11_cout\);

-- Location: LCCOMB_X67_Y32_N28
\EW|myalu|Add3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~13_cout\ = CARRY((\EW|regis|readdata1[6]~58_combout\ & ((\EW|myalu|Add2~12_combout\) # (!\EW|myalu|Add3~11_cout\))) # (!\EW|regis|readdata1[6]~58_combout\ & (\EW|myalu|Add2~12_combout\ & !\EW|myalu|Add3~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[6]~58_combout\,
	datab => \EW|myalu|Add2~12_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~11_cout\,
	cout => \EW|myalu|Add3~13_cout\);

-- Location: LCCOMB_X67_Y32_N30
\EW|myalu|Add3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~15_cout\ = CARRY((\EW|myalu|Add2~14_combout\ & (!\EW|regis|readdata1[7]~79_combout\ & !\EW|myalu|Add3~13_cout\)) # (!\EW|myalu|Add2~14_combout\ & ((!\EW|myalu|Add3~13_cout\) # (!\EW|regis|readdata1[7]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~14_combout\,
	datab => \EW|regis|readdata1[7]~79_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~13_cout\,
	cout => \EW|myalu|Add3~15_cout\);

-- Location: LCCOMB_X67_Y31_N0
\EW|myalu|Add3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~17_cout\ = CARRY((\EW|myalu|Add2~16_combout\ & ((\EW|regis|readdata1[8]~55_combout\) # (!\EW|myalu|Add3~15_cout\))) # (!\EW|myalu|Add2~16_combout\ & (\EW|regis|readdata1[8]~55_combout\ & !\EW|myalu|Add3~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~16_combout\,
	datab => \EW|regis|readdata1[8]~55_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~15_cout\,
	cout => \EW|myalu|Add3~17_cout\);

-- Location: LCCOMB_X67_Y31_N2
\EW|myalu|Add3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~19_cout\ = CARRY((\EW|myalu|Add2~18_combout\ & (!\EW|regis|readdata1[9]~53_combout\ & !\EW|myalu|Add3~17_cout\)) # (!\EW|myalu|Add2~18_combout\ & ((!\EW|myalu|Add3~17_cout\) # (!\EW|regis|readdata1[9]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~18_combout\,
	datab => \EW|regis|readdata1[9]~53_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~17_cout\,
	cout => \EW|myalu|Add3~19_cout\);

-- Location: LCCOMB_X67_Y31_N4
\EW|myalu|Add3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~21_cout\ = CARRY((\EW|regis|readdata1[10]~78_combout\ & ((\EW|myalu|Add2~20_combout\) # (!\EW|myalu|Add3~19_cout\))) # (!\EW|regis|readdata1[10]~78_combout\ & (\EW|myalu|Add2~20_combout\ & !\EW|myalu|Add3~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[10]~78_combout\,
	datab => \EW|myalu|Add2~20_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~19_cout\,
	cout => \EW|myalu|Add3~21_cout\);

-- Location: LCCOMB_X67_Y31_N6
\EW|myalu|Add3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~23_cout\ = CARRY((\EW|regis|readdata1[11]~77_combout\ & (!\EW|myalu|Add2~22_combout\ & !\EW|myalu|Add3~21_cout\)) # (!\EW|regis|readdata1[11]~77_combout\ & ((!\EW|myalu|Add3~21_cout\) # (!\EW|myalu|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[11]~77_combout\,
	datab => \EW|myalu|Add2~22_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~21_cout\,
	cout => \EW|myalu|Add3~23_cout\);

-- Location: LCCOMB_X67_Y31_N8
\EW|myalu|Add3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~25_cout\ = CARRY((\EW|myalu|Add2~24_combout\ & ((\EW|regis|readdata1[12]~76_combout\) # (!\EW|myalu|Add3~23_cout\))) # (!\EW|myalu|Add2~24_combout\ & (\EW|regis|readdata1[12]~76_combout\ & !\EW|myalu|Add3~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~24_combout\,
	datab => \EW|regis|readdata1[12]~76_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~23_cout\,
	cout => \EW|myalu|Add3~25_cout\);

-- Location: LCCOMB_X67_Y31_N10
\EW|myalu|Add3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~27_cout\ = CARRY((\EW|regis|readdata1[13]~75_combout\ & (!\EW|myalu|Add2~26_combout\ & !\EW|myalu|Add3~25_cout\)) # (!\EW|regis|readdata1[13]~75_combout\ & ((!\EW|myalu|Add3~25_cout\) # (!\EW|myalu|Add2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[13]~75_combout\,
	datab => \EW|myalu|Add2~26_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~25_cout\,
	cout => \EW|myalu|Add3~27_cout\);

-- Location: LCCOMB_X67_Y31_N12
\EW|myalu|Add3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~29_cout\ = CARRY((\EW|myalu|Add2~28_combout\ & ((\EW|regis|readdata1[14]~74_combout\) # (!\EW|myalu|Add3~27_cout\))) # (!\EW|myalu|Add2~28_combout\ & (\EW|regis|readdata1[14]~74_combout\ & !\EW|myalu|Add3~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~28_combout\,
	datab => \EW|regis|readdata1[14]~74_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~27_cout\,
	cout => \EW|myalu|Add3~29_cout\);

-- Location: LCCOMB_X67_Y31_N14
\EW|myalu|Add3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~31_cout\ = CARRY((\EW|myalu|Add2~30_combout\ & (!\EW|regis|readdata1[15]~73_combout\ & !\EW|myalu|Add3~29_cout\)) # (!\EW|myalu|Add2~30_combout\ & ((!\EW|myalu|Add3~29_cout\) # (!\EW|regis|readdata1[15]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~30_combout\,
	datab => \EW|regis|readdata1[15]~73_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~29_cout\,
	cout => \EW|myalu|Add3~31_cout\);

-- Location: LCCOMB_X67_Y31_N16
\EW|myalu|Add3~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~33_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & ((\EW|regis|readdata1[16]~95_combout\) # (!\EW|myalu|Add3~31_cout\))) # (!\EW|myalu|Add2~32_combout\ & (\EW|regis|readdata1[16]~95_combout\ & !\EW|myalu|Add3~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|regis|readdata1[16]~95_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~31_cout\,
	cout => \EW|myalu|Add3~33_cout\);

-- Location: LCCOMB_X67_Y31_N18
\EW|myalu|Add3~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~35_cout\ = CARRY((\EW|regis|readdata1[17]~94_combout\ & (!\EW|myalu|Add2~32_combout\ & !\EW|myalu|Add3~33_cout\)) # (!\EW|regis|readdata1[17]~94_combout\ & ((!\EW|myalu|Add3~33_cout\) # (!\EW|myalu|Add2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[17]~94_combout\,
	datab => \EW|myalu|Add2~32_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~33_cout\,
	cout => \EW|myalu|Add3~35_cout\);

-- Location: LCCOMB_X67_Y31_N20
\EW|myalu|Add3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~37_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & ((\EW|regis|readdata1[18]~72_combout\) # (!\EW|myalu|Add3~35_cout\))) # (!\EW|myalu|Add2~32_combout\ & (\EW|regis|readdata1[18]~72_combout\ & !\EW|myalu|Add3~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|regis|readdata1[18]~72_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~35_cout\,
	cout => \EW|myalu|Add3~37_cout\);

-- Location: LCCOMB_X67_Y31_N22
\EW|myalu|Add3~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~39_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & (!\EW|regis|readdata1[19]~70_combout\ & !\EW|myalu|Add3~37_cout\)) # (!\EW|myalu|Add2~32_combout\ & ((!\EW|myalu|Add3~37_cout\) # (!\EW|regis|readdata1[19]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|regis|readdata1[19]~70_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~37_cout\,
	cout => \EW|myalu|Add3~39_cout\);

-- Location: LCCOMB_X67_Y31_N24
\EW|myalu|Add3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~41_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & ((\EW|regis|readdata1[20]~68_combout\) # (!\EW|myalu|Add3~39_cout\))) # (!\EW|myalu|Add2~32_combout\ & (\EW|regis|readdata1[20]~68_combout\ & !\EW|myalu|Add3~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|regis|readdata1[20]~68_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~39_cout\,
	cout => \EW|myalu|Add3~41_cout\);

-- Location: LCCOMB_X67_Y31_N26
\EW|myalu|Add3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~43_cout\ = CARRY((\EW|regis|readdata1[21]~93_combout\ & (!\EW|myalu|Add2~32_combout\ & !\EW|myalu|Add3~41_cout\)) # (!\EW|regis|readdata1[21]~93_combout\ & ((!\EW|myalu|Add3~41_cout\) # (!\EW|myalu|Add2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[21]~93_combout\,
	datab => \EW|myalu|Add2~32_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~41_cout\,
	cout => \EW|myalu|Add3~43_cout\);

-- Location: LCCOMB_X67_Y31_N28
\EW|myalu|Add3~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~45_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & ((\EW|regis|readdata1[22]~92_combout\) # (!\EW|myalu|Add3~43_cout\))) # (!\EW|myalu|Add2~32_combout\ & (\EW|regis|readdata1[22]~92_combout\ & !\EW|myalu|Add3~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|regis|readdata1[22]~92_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~43_cout\,
	cout => \EW|myalu|Add3~45_cout\);

-- Location: LCCOMB_X67_Y31_N30
\EW|myalu|Add3~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~47_cout\ = CARRY((\EW|regis|readdata1[23]~91_combout\ & (!\EW|myalu|Add2~32_combout\ & !\EW|myalu|Add3~45_cout\)) # (!\EW|regis|readdata1[23]~91_combout\ & ((!\EW|myalu|Add3~45_cout\) # (!\EW|myalu|Add2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[23]~91_combout\,
	datab => \EW|myalu|Add2~32_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~45_cout\,
	cout => \EW|myalu|Add3~47_cout\);

-- Location: LCCOMB_X67_Y30_N0
\EW|myalu|Add3~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~49_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & ((\EW|regis|readdata1[24]~90_combout\) # (!\EW|myalu|Add3~47_cout\))) # (!\EW|myalu|Add2~32_combout\ & (\EW|regis|readdata1[24]~90_combout\ & !\EW|myalu|Add3~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|regis|readdata1[24]~90_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~47_cout\,
	cout => \EW|myalu|Add3~49_cout\);

-- Location: LCCOMB_X67_Y30_N2
\EW|myalu|Add3~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~51_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & (!\EW|regis|readdata1[25]~89_combout\ & !\EW|myalu|Add3~49_cout\)) # (!\EW|myalu|Add2~32_combout\ & ((!\EW|myalu|Add3~49_cout\) # (!\EW|regis|readdata1[25]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|regis|readdata1[25]~89_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~49_cout\,
	cout => \EW|myalu|Add3~51_cout\);

-- Location: LCCOMB_X67_Y30_N4
\EW|myalu|Add3~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~53_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & ((\EW|regis|readdata1[26]~88_combout\) # (!\EW|myalu|Add3~51_cout\))) # (!\EW|myalu|Add2~32_combout\ & (\EW|regis|readdata1[26]~88_combout\ & !\EW|myalu|Add3~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|regis|readdata1[26]~88_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~51_cout\,
	cout => \EW|myalu|Add3~53_cout\);

-- Location: LCCOMB_X67_Y30_N6
\EW|myalu|Add3~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~55_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & (!\EW|regis|readdata1[27]~87_combout\ & !\EW|myalu|Add3~53_cout\)) # (!\EW|myalu|Add2~32_combout\ & ((!\EW|myalu|Add3~53_cout\) # (!\EW|regis|readdata1[27]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|regis|readdata1[27]~87_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~53_cout\,
	cout => \EW|myalu|Add3~55_cout\);

-- Location: LCCOMB_X67_Y30_N8
\EW|myalu|Add3~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~57_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & ((\EW|regis|readdata1[28]~86_combout\) # (!\EW|myalu|Add3~55_cout\))) # (!\EW|myalu|Add2~32_combout\ & (\EW|regis|readdata1[28]~86_combout\ & !\EW|myalu|Add3~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|regis|readdata1[28]~86_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~55_cout\,
	cout => \EW|myalu|Add3~57_cout\);

-- Location: LCCOMB_X67_Y30_N10
\EW|myalu|Add3~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~59_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & (!\EW|regis|readdata1[29]~85_combout\ & !\EW|myalu|Add3~57_cout\)) # (!\EW|myalu|Add2~32_combout\ & ((!\EW|myalu|Add3~57_cout\) # (!\EW|regis|readdata1[29]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|regis|readdata1[29]~85_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~57_cout\,
	cout => \EW|myalu|Add3~59_cout\);

-- Location: LCCOMB_X67_Y30_N12
\EW|myalu|Add3~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~61_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & ((\EW|regis|readdata1[30]~84_combout\) # (!\EW|myalu|Add3~59_cout\))) # (!\EW|myalu|Add2~32_combout\ & (\EW|regis|readdata1[30]~84_combout\ & !\EW|myalu|Add3~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|regis|readdata1[30]~84_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~59_cout\,
	cout => \EW|myalu|Add3~61_cout\);

-- Location: LCCOMB_X67_Y30_N14
\EW|myalu|Add3~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~63_cout\ = CARRY((\EW|myalu|Add2~32_combout\ & (!\EW|myalu|Add4~169_combout\ & !\EW|myalu|Add3~61_cout\)) # (!\EW|myalu|Add2~32_combout\ & ((!\EW|myalu|Add3~61_cout\) # (!\EW|myalu|Add4~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add2~32_combout\,
	datab => \EW|myalu|Add4~169_combout\,
	datad => VCC,
	cin => \EW|myalu|Add3~61_cout\,
	cout => \EW|myalu|Add3~63_cout\);

-- Location: LCCOMB_X67_Y30_N16
\EW|myalu|Add3~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add3~64_combout\ = \EW|myalu|Add3~63_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \EW|myalu|Add3~63_cout\,
	combout => \EW|myalu|Add3~64_combout\);

-- Location: LCCOMB_X68_Y32_N22
\EW|myalu|lo[0]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~246_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[18]~98_combout\ & (!\EW|myalu|ShiftLeft1~65_combout\))) # (!\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Add3~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[18]~98_combout\,
	datac => \EW|myalu|ShiftLeft1~65_combout\,
	datad => \EW|myalu|Add3~64_combout\,
	combout => \EW|myalu|lo[0]~246_combout\);

-- Location: LCCOMB_X68_Y32_N2
\EW|myalu|lo[0]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~250_combout\ = (\EW|myalu|lo[0]~248_combout\ & ((\EW|myalu|lo[0]~249_combout\ & ((\EW|controller|alu_op[1]~14_combout\))) # (!\EW|myalu|lo[0]~249_combout\ & (!\EW|controller|alu_op[2]~5_combout\)))) # (!\EW|myalu|lo[0]~248_combout\ & 
-- (!\EW|controller|alu_op[2]~5_combout\ & (\EW|controller|alu_op[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|lo[0]~248_combout\,
	datad => \EW|myalu|lo[0]~249_combout\,
	combout => \EW|myalu|lo[0]~250_combout\);

-- Location: LCCOMB_X68_Y32_N6
\EW|myalu|lo[0]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~252_combout\ = (\EW|myalu|lo[0]~251_combout\ & (((\EW|myalu|lo[0]~246_combout\ & \EW|myalu|lo[0]~250_combout\)))) # (!\EW|myalu|lo[0]~251_combout\ & ((\EW|myalu|Add4~44_combout\) # ((!\EW|myalu|lo[0]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~44_combout\,
	datab => \EW|myalu|lo[0]~251_combout\,
	datac => \EW|myalu|lo[0]~246_combout\,
	datad => \EW|myalu|lo[0]~250_combout\,
	combout => \EW|myalu|lo[0]~252_combout\);

-- Location: LCCOMB_X77_Y39_N8
\EW|myalu|ShiftLeft1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~66_combout\ = (\EW|regis|readdata2[0]~67_combout\ & (!\EW|myalu|ShiftLeft1~65_combout\ & \EW|myalu|lo[18]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[0]~67_combout\,
	datab => \EW|myalu|ShiftLeft1~65_combout\,
	datac => \EW|myalu|lo[18]~98_combout\,
	combout => \EW|myalu|ShiftLeft1~66_combout\);

-- Location: LCCOMB_X77_Y39_N28
\EW|myalu|ShiftRight1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~44_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|readdata2[3]~66_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|readdata2[2]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|readdata2[3]~66_combout\,
	datac => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|regis|readdata2[2]~54_combout\,
	combout => \EW|myalu|ShiftRight1~44_combout\);

-- Location: LCCOMB_X77_Y39_N30
\EW|myalu|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~0_combout\ = (\EW|myalu|lo[0]~220_combout\ & (\EW|myalu|ShiftLeft1~66_combout\)) # (!\EW|myalu|lo[0]~220_combout\ & (((\EW|controller|alu_shamt[1]~0_combout\ & \EW|myalu|ShiftRight1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[0]~220_combout\,
	datab => \EW|myalu|ShiftLeft1~66_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftRight1~44_combout\,
	combout => \EW|myalu|Add1~0_combout\);

-- Location: LCCOMB_X73_Y38_N0
\EW|myalu|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~1_cout\ = CARRY((!\EW|regis|readdata1[0]~83_combout\ & \EW|regis|readdata2[0]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[0]~83_combout\,
	datab => \EW|regis|readdata2[0]~67_combout\,
	datad => VCC,
	cout => \EW|myalu|LessThan1~1_cout\);

-- Location: LCCOMB_X73_Y38_N2
\EW|myalu|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~3_cout\ = CARRY((\EW|regis|readdata1[1]~82_combout\ & ((!\EW|myalu|LessThan1~1_cout\) # (!\EW|regis|readdata2[1]~68_combout\))) # (!\EW|regis|readdata1[1]~82_combout\ & (!\EW|regis|readdata2[1]~68_combout\ & 
-- !\EW|myalu|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[1]~82_combout\,
	datab => \EW|regis|readdata2[1]~68_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~1_cout\,
	cout => \EW|myalu|LessThan1~3_cout\);

-- Location: LCCOMB_X73_Y38_N4
\EW|myalu|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~5_cout\ = CARRY((\EW|regis|readdata1[2]~81_combout\ & (\EW|regis|readdata2[2]~54_combout\ & !\EW|myalu|LessThan1~3_cout\)) # (!\EW|regis|readdata1[2]~81_combout\ & ((\EW|regis|readdata2[2]~54_combout\) # 
-- (!\EW|myalu|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[2]~81_combout\,
	datab => \EW|regis|readdata2[2]~54_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~3_cout\,
	cout => \EW|myalu|LessThan1~5_cout\);

-- Location: LCCOMB_X73_Y38_N6
\EW|myalu|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~7_cout\ = CARRY((\EW|regis|readdata1[3]~80_combout\ & ((!\EW|myalu|LessThan1~5_cout\) # (!\EW|regis|readdata2[3]~66_combout\))) # (!\EW|regis|readdata1[3]~80_combout\ & (!\EW|regis|readdata2[3]~66_combout\ & 
-- !\EW|myalu|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[3]~80_combout\,
	datab => \EW|regis|readdata2[3]~66_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~5_cout\,
	cout => \EW|myalu|LessThan1~7_cout\);

-- Location: LCCOMB_X73_Y38_N8
\EW|myalu|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~9_cout\ = CARRY((\EW|regis|readdata1[4]~62_combout\ & (\EW|regis|readdata2[4]~58_combout\ & !\EW|myalu|LessThan1~7_cout\)) # (!\EW|regis|readdata1[4]~62_combout\ & ((\EW|regis|readdata2[4]~58_combout\) # 
-- (!\EW|myalu|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[4]~62_combout\,
	datab => \EW|regis|readdata2[4]~58_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~7_cout\,
	cout => \EW|myalu|LessThan1~9_cout\);

-- Location: LCCOMB_X73_Y38_N10
\EW|myalu|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~11_cout\ = CARRY((\EW|regis|readdata1[5]~60_combout\ & ((!\EW|myalu|LessThan1~9_cout\) # (!\EW|regis|readdata2[5]~79_combout\))) # (!\EW|regis|readdata1[5]~60_combout\ & (!\EW|regis|readdata2[5]~79_combout\ & 
-- !\EW|myalu|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[5]~60_combout\,
	datab => \EW|regis|readdata2[5]~79_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~9_cout\,
	cout => \EW|myalu|LessThan1~11_cout\);

-- Location: LCCOMB_X73_Y38_N12
\EW|myalu|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~13_cout\ = CARRY((\EW|regis|readdata1[6]~58_combout\ & (\EW|regis|readdata2[6]~78_combout\ & !\EW|myalu|LessThan1~11_cout\)) # (!\EW|regis|readdata1[6]~58_combout\ & ((\EW|regis|readdata2[6]~78_combout\) # 
-- (!\EW|myalu|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[6]~58_combout\,
	datab => \EW|regis|readdata2[6]~78_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~11_cout\,
	cout => \EW|myalu|LessThan1~13_cout\);

-- Location: LCCOMB_X73_Y38_N14
\EW|myalu|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~15_cout\ = CARRY((\EW|regis|readdata2[7]~77_combout\ & (\EW|regis|readdata1[7]~79_combout\ & !\EW|myalu|LessThan1~13_cout\)) # (!\EW|regis|readdata2[7]~77_combout\ & ((\EW|regis|readdata1[7]~79_combout\) # 
-- (!\EW|myalu|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[7]~77_combout\,
	datab => \EW|regis|readdata1[7]~79_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~13_cout\,
	cout => \EW|myalu|LessThan1~15_cout\);

-- Location: LCCOMB_X73_Y38_N16
\EW|myalu|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~17_cout\ = CARRY((\EW|regis|readdata2[8]~76_combout\ & ((!\EW|myalu|LessThan1~15_cout\) # (!\EW|regis|readdata1[8]~55_combout\))) # (!\EW|regis|readdata2[8]~76_combout\ & (!\EW|regis|readdata1[8]~55_combout\ & 
-- !\EW|myalu|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[8]~76_combout\,
	datab => \EW|regis|readdata1[8]~55_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~15_cout\,
	cout => \EW|myalu|LessThan1~17_cout\);

-- Location: LCCOMB_X73_Y38_N18
\EW|myalu|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~19_cout\ = CARRY((\EW|regis|readdata1[9]~53_combout\ & ((!\EW|myalu|LessThan1~17_cout\) # (!\EW|regis|readdata2[9]~75_combout\))) # (!\EW|regis|readdata1[9]~53_combout\ & (!\EW|regis|readdata2[9]~75_combout\ & 
-- !\EW|myalu|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[9]~53_combout\,
	datab => \EW|regis|readdata2[9]~75_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~17_cout\,
	cout => \EW|myalu|LessThan1~19_cout\);

-- Location: LCCOMB_X73_Y38_N20
\EW|myalu|LessThan1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~21_cout\ = CARRY((\EW|regis|readdata2[10]~74_combout\ & ((!\EW|myalu|LessThan1~19_cout\) # (!\EW|regis|readdata1[10]~78_combout\))) # (!\EW|regis|readdata2[10]~74_combout\ & (!\EW|regis|readdata1[10]~78_combout\ & 
-- !\EW|myalu|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[10]~74_combout\,
	datab => \EW|regis|readdata1[10]~78_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~19_cout\,
	cout => \EW|myalu|LessThan1~21_cout\);

-- Location: LCCOMB_X73_Y38_N22
\EW|myalu|LessThan1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~23_cout\ = CARRY((\EW|regis|readdata1[11]~77_combout\ & ((!\EW|myalu|LessThan1~21_cout\) # (!\EW|regis|readdata2[11]~73_combout\))) # (!\EW|regis|readdata1[11]~77_combout\ & (!\EW|regis|readdata2[11]~73_combout\ & 
-- !\EW|myalu|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[11]~77_combout\,
	datab => \EW|regis|readdata2[11]~73_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~21_cout\,
	cout => \EW|myalu|LessThan1~23_cout\);

-- Location: LCCOMB_X73_Y38_N24
\EW|myalu|LessThan1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~25_cout\ = CARRY((\EW|regis|readdata2[12]~72_combout\ & ((!\EW|myalu|LessThan1~23_cout\) # (!\EW|regis|readdata1[12]~76_combout\))) # (!\EW|regis|readdata2[12]~72_combout\ & (!\EW|regis|readdata1[12]~76_combout\ & 
-- !\EW|myalu|LessThan1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[12]~72_combout\,
	datab => \EW|regis|readdata1[12]~76_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~23_cout\,
	cout => \EW|myalu|LessThan1~25_cout\);

-- Location: LCCOMB_X73_Y38_N26
\EW|myalu|LessThan1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~27_cout\ = CARRY((\EW|regis|readdata2[13]~71_combout\ & (\EW|regis|readdata1[13]~75_combout\ & !\EW|myalu|LessThan1~25_cout\)) # (!\EW|regis|readdata2[13]~71_combout\ & ((\EW|regis|readdata1[13]~75_combout\) # 
-- (!\EW|myalu|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[13]~71_combout\,
	datab => \EW|regis|readdata1[13]~75_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~25_cout\,
	cout => \EW|myalu|LessThan1~27_cout\);

-- Location: LCCOMB_X73_Y38_N28
\EW|myalu|LessThan1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~29_cout\ = CARRY((\EW|regis|readdata1[14]~74_combout\ & (\EW|regis|readdata2[14]~70_combout\ & !\EW|myalu|LessThan1~27_cout\)) # (!\EW|regis|readdata1[14]~74_combout\ & ((\EW|regis|readdata2[14]~70_combout\) # 
-- (!\EW|myalu|LessThan1~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[14]~74_combout\,
	datab => \EW|regis|readdata2[14]~70_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~27_cout\,
	cout => \EW|myalu|LessThan1~29_cout\);

-- Location: LCCOMB_X73_Y38_N30
\EW|myalu|LessThan1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~31_cout\ = CARRY((\EW|regis|readdata2[15]~69_combout\ & (\EW|regis|readdata1[15]~73_combout\ & !\EW|myalu|LessThan1~29_cout\)) # (!\EW|regis|readdata2[15]~69_combout\ & ((\EW|regis|readdata1[15]~73_combout\) # 
-- (!\EW|myalu|LessThan1~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[15]~69_combout\,
	datab => \EW|regis|readdata1[15]~73_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~29_cout\,
	cout => \EW|myalu|LessThan1~31_cout\);

-- Location: LCCOMB_X73_Y37_N0
\EW|myalu|LessThan1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~33_cout\ = CARRY((\EW|regis|readdata1[16]~95_combout\ & (\EW|regis|readdata2[16]~91_combout\ & !\EW|myalu|LessThan1~31_cout\)) # (!\EW|regis|readdata1[16]~95_combout\ & ((\EW|regis|readdata2[16]~91_combout\) # 
-- (!\EW|myalu|LessThan1~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[16]~95_combout\,
	datab => \EW|regis|readdata2[16]~91_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~31_cout\,
	cout => \EW|myalu|LessThan1~33_cout\);

-- Location: LCCOMB_X73_Y37_N2
\EW|myalu|LessThan1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~35_cout\ = CARRY((\EW|regis|readdata1[17]~94_combout\ & ((!\EW|myalu|LessThan1~33_cout\) # (!\EW|regis|readdata2[17]~90_combout\))) # (!\EW|regis|readdata1[17]~94_combout\ & (!\EW|regis|readdata2[17]~90_combout\ & 
-- !\EW|myalu|LessThan1~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[17]~94_combout\,
	datab => \EW|regis|readdata2[17]~90_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~33_cout\,
	cout => \EW|myalu|LessThan1~35_cout\);

-- Location: LCCOMB_X73_Y37_N4
\EW|myalu|LessThan1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~37_cout\ = CARRY((\EW|regis|readdata1[18]~72_combout\ & (\EW|regis|readdata2[18]~65_combout\ & !\EW|myalu|LessThan1~35_cout\)) # (!\EW|regis|readdata1[18]~72_combout\ & ((\EW|regis|readdata2[18]~65_combout\) # 
-- (!\EW|myalu|LessThan1~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[18]~72_combout\,
	datab => \EW|regis|readdata2[18]~65_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~35_cout\,
	cout => \EW|myalu|LessThan1~37_cout\);

-- Location: LCCOMB_X73_Y37_N6
\EW|myalu|LessThan1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~39_cout\ = CARRY((\EW|regis|readdata1[19]~70_combout\ & ((!\EW|myalu|LessThan1~37_cout\) # (!\EW|regis|readdata2[19]~63_combout\))) # (!\EW|regis|readdata1[19]~70_combout\ & (!\EW|regis|readdata2[19]~63_combout\ & 
-- !\EW|myalu|LessThan1~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[19]~70_combout\,
	datab => \EW|regis|readdata2[19]~63_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~37_cout\,
	cout => \EW|myalu|LessThan1~39_cout\);

-- Location: LCCOMB_X73_Y37_N8
\EW|myalu|LessThan1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~41_cout\ = CARRY((\EW|regis|readdata1[20]~68_combout\ & (\EW|regis|readdata2[20]~61_combout\ & !\EW|myalu|LessThan1~39_cout\)) # (!\EW|regis|readdata1[20]~68_combout\ & ((\EW|regis|readdata2[20]~61_combout\) # 
-- (!\EW|myalu|LessThan1~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[20]~68_combout\,
	datab => \EW|regis|readdata2[20]~61_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~39_cout\,
	cout => \EW|myalu|LessThan1~41_cout\);

-- Location: LCCOMB_X73_Y37_N10
\EW|myalu|LessThan1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~43_cout\ = CARRY((\EW|regis|readdata1[21]~93_combout\ & ((!\EW|myalu|LessThan1~41_cout\) # (!\EW|regis|readdata2[21]~89_combout\))) # (!\EW|regis|readdata1[21]~93_combout\ & (!\EW|regis|readdata2[21]~89_combout\ & 
-- !\EW|myalu|LessThan1~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[21]~93_combout\,
	datab => \EW|regis|readdata2[21]~89_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~41_cout\,
	cout => \EW|myalu|LessThan1~43_cout\);

-- Location: LCCOMB_X73_Y37_N12
\EW|myalu|LessThan1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~45_cout\ = CARRY((\EW|regis|readdata2[22]~88_combout\ & ((!\EW|myalu|LessThan1~43_cout\) # (!\EW|regis|readdata1[22]~92_combout\))) # (!\EW|regis|readdata2[22]~88_combout\ & (!\EW|regis|readdata1[22]~92_combout\ & 
-- !\EW|myalu|LessThan1~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[22]~88_combout\,
	datab => \EW|regis|readdata1[22]~92_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~43_cout\,
	cout => \EW|myalu|LessThan1~45_cout\);

-- Location: LCCOMB_X73_Y37_N14
\EW|myalu|LessThan1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~47_cout\ = CARRY((\EW|regis|readdata1[23]~91_combout\ & ((!\EW|myalu|LessThan1~45_cout\) # (!\EW|regis|readdata2[23]~87_combout\))) # (!\EW|regis|readdata1[23]~91_combout\ & (!\EW|regis|readdata2[23]~87_combout\ & 
-- !\EW|myalu|LessThan1~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[23]~91_combout\,
	datab => \EW|regis|readdata2[23]~87_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~45_cout\,
	cout => \EW|myalu|LessThan1~47_cout\);

-- Location: LCCOMB_X73_Y37_N16
\EW|myalu|LessThan1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~49_cout\ = CARRY((\EW|regis|readdata2[24]~86_combout\ & ((!\EW|myalu|LessThan1~47_cout\) # (!\EW|regis|readdata1[24]~90_combout\))) # (!\EW|regis|readdata2[24]~86_combout\ & (!\EW|regis|readdata1[24]~90_combout\ & 
-- !\EW|myalu|LessThan1~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[24]~86_combout\,
	datab => \EW|regis|readdata1[24]~90_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~47_cout\,
	cout => \EW|myalu|LessThan1~49_cout\);

-- Location: LCCOMB_X73_Y37_N18
\EW|myalu|LessThan1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~51_cout\ = CARRY((\EW|regis|readdata1[25]~89_combout\ & ((!\EW|myalu|LessThan1~49_cout\) # (!\EW|regis|readdata2[25]~85_combout\))) # (!\EW|regis|readdata1[25]~89_combout\ & (!\EW|regis|readdata2[25]~85_combout\ & 
-- !\EW|myalu|LessThan1~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[25]~89_combout\,
	datab => \EW|regis|readdata2[25]~85_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~49_cout\,
	cout => \EW|myalu|LessThan1~51_cout\);

-- Location: LCCOMB_X73_Y37_N20
\EW|myalu|LessThan1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~53_cout\ = CARRY((\EW|regis|readdata2[26]~84_combout\ & ((!\EW|myalu|LessThan1~51_cout\) # (!\EW|regis|readdata1[26]~88_combout\))) # (!\EW|regis|readdata2[26]~84_combout\ & (!\EW|regis|readdata1[26]~88_combout\ & 
-- !\EW|myalu|LessThan1~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[26]~84_combout\,
	datab => \EW|regis|readdata1[26]~88_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~51_cout\,
	cout => \EW|myalu|LessThan1~53_cout\);

-- Location: LCCOMB_X73_Y37_N22
\EW|myalu|LessThan1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~55_cout\ = CARRY((\EW|regis|readdata1[27]~87_combout\ & ((!\EW|myalu|LessThan1~53_cout\) # (!\EW|regis|readdata2[27]~83_combout\))) # (!\EW|regis|readdata1[27]~87_combout\ & (!\EW|regis|readdata2[27]~83_combout\ & 
-- !\EW|myalu|LessThan1~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[27]~87_combout\,
	datab => \EW|regis|readdata2[27]~83_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~53_cout\,
	cout => \EW|myalu|LessThan1~55_cout\);

-- Location: LCCOMB_X73_Y37_N24
\EW|myalu|LessThan1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~57_cout\ = CARRY((\EW|regis|readdata2[28]~82_combout\ & ((!\EW|myalu|LessThan1~55_cout\) # (!\EW|regis|readdata1[28]~86_combout\))) # (!\EW|regis|readdata2[28]~82_combout\ & (!\EW|regis|readdata1[28]~86_combout\ & 
-- !\EW|myalu|LessThan1~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[28]~82_combout\,
	datab => \EW|regis|readdata1[28]~86_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~55_cout\,
	cout => \EW|myalu|LessThan1~57_cout\);

-- Location: LCCOMB_X73_Y37_N26
\EW|myalu|LessThan1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~59_cout\ = CARRY((\EW|regis|readdata1[29]~85_combout\ & ((!\EW|myalu|LessThan1~57_cout\) # (!\EW|regis|readdata2[29]~81_combout\))) # (!\EW|regis|readdata1[29]~85_combout\ & (!\EW|regis|readdata2[29]~81_combout\ & 
-- !\EW|myalu|LessThan1~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[29]~85_combout\,
	datab => \EW|regis|readdata2[29]~81_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~57_cout\,
	cout => \EW|myalu|LessThan1~59_cout\);

-- Location: LCCOMB_X73_Y37_N28
\EW|myalu|LessThan1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~61_cout\ = CARRY((\EW|regis|readdata1[30]~84_combout\ & (\EW|regis|readdata2[30]~80_combout\ & !\EW|myalu|LessThan1~59_cout\)) # (!\EW|regis|readdata1[30]~84_combout\ & ((\EW|regis|readdata2[30]~80_combout\) # 
-- (!\EW|myalu|LessThan1~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[30]~84_combout\,
	datab => \EW|regis|readdata2[30]~80_combout\,
	datad => VCC,
	cin => \EW|myalu|LessThan1~59_cout\,
	cout => \EW|myalu|LessThan1~61_cout\);

-- Location: LCCOMB_X73_Y37_N30
\EW|myalu|LessThan1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|LessThan1~62_combout\ = (\EW|myalu|Add4~169_combout\ & ((\EW|myalu|LessThan1~61_cout\) # (!\EW|myalu|Add4~168_combout\))) # (!\EW|myalu|Add4~169_combout\ & (\EW|myalu|LessThan1~61_cout\ & !\EW|myalu|Add4~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~169_combout\,
	datad => \EW|myalu|Add4~168_combout\,
	cin => \EW|myalu|LessThan1~61_cout\,
	combout => \EW|myalu|LessThan1~62_combout\);

-- Location: LCCOMB_X75_Y31_N0
\EW|myalu|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~1_cout\ = CARRY(!\EW|regis|readdata2[0]~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[0]~67_combout\,
	datad => VCC,
	cout => \EW|myalu|Add0~1_cout\);

-- Location: LCCOMB_X75_Y31_N8
\EW|myalu|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~8_combout\ = (\EW|myalu|Add0~7\ & (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~34_combout\)))) # (!\EW|myalu|Add0~7\ & ((((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~34_combout\)))))
-- \EW|myalu|Add0~9\ = CARRY((!\EW|myalu|Add0~7\ & ((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~34_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~7\,
	combout => \EW|myalu|Add0~8_combout\,
	cout => \EW|myalu|Add0~9\);

-- Location: LCCOMB_X75_Y31_N10
\EW|myalu|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~10_combout\ = (\EW|regis|regfile~35_combout\ & ((\EW|regis|Equal3~1_combout\ & ((\EW|myalu|Add0~9\) # (GND))) # (!\EW|regis|Equal3~1_combout\ & (!\EW|myalu|Add0~9\)))) # (!\EW|regis|regfile~35_combout\ & (((!\EW|myalu|Add0~9\))))
-- \EW|myalu|Add0~11\ = CARRY(((\EW|regis|regfile~35_combout\ & \EW|regis|Equal3~1_combout\)) # (!\EW|myalu|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~35_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~9\,
	combout => \EW|myalu|Add0~10_combout\,
	cout => \EW|myalu|Add0~11\);

-- Location: LCCOMB_X75_Y31_N12
\EW|myalu|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~12_combout\ = (\EW|myalu|Add0~11\ & (((!\EW|regis|regfile~32_combout\) # (!\EW|regis|Equal3~1_combout\)))) # (!\EW|myalu|Add0~11\ & ((((!\EW|regis|regfile~32_combout\) # (!\EW|regis|Equal3~1_combout\)))))
-- \EW|myalu|Add0~13\ = CARRY((!\EW|myalu|Add0~11\ & ((!\EW|regis|regfile~32_combout\) # (!\EW|regis|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~32_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~11\,
	combout => \EW|myalu|Add0~12_combout\,
	cout => \EW|myalu|Add0~13\);

-- Location: LCCOMB_X75_Y31_N14
\EW|myalu|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~14_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~33_combout\ & ((\EW|myalu|Add0~13\) # (GND))) # (!\EW|regis|regfile~33_combout\ & (!\EW|myalu|Add0~13\)))) # (!\EW|regis|Equal3~1_combout\ & (((!\EW|myalu|Add0~13\))))
-- \EW|myalu|Add0~15\ = CARRY(((\EW|regis|Equal3~1_combout\ & \EW|regis|regfile~33_combout\)) # (!\EW|myalu|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~33_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~13\,
	combout => \EW|myalu|Add0~14_combout\,
	cout => \EW|myalu|Add0~15\);

-- Location: LCCOMB_X75_Y31_N26
\EW|myalu|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~26_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~31_combout\ & ((\EW|myalu|Add0~25\) # (GND))) # (!\EW|regis|regfile~31_combout\ & (!\EW|myalu|Add0~25\)))) # (!\EW|regis|Equal3~1_combout\ & (((!\EW|myalu|Add0~25\))))
-- \EW|myalu|Add0~27\ = CARRY(((\EW|regis|Equal3~1_combout\ & \EW|regis|regfile~31_combout\)) # (!\EW|myalu|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~31_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~25\,
	combout => \EW|myalu|Add0~26_combout\,
	cout => \EW|myalu|Add0~27\);

-- Location: LCCOMB_X75_Y30_N0
\EW|myalu|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~32_combout\ = (\EW|myalu|Add0~31\ & (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~18_combout\)))) # (!\EW|myalu|Add0~31\ & ((((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~18_combout\)))))
-- \EW|myalu|Add0~33\ = CARRY((!\EW|myalu|Add0~31\ & ((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~18_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~31\,
	combout => \EW|myalu|Add0~32_combout\,
	cout => \EW|myalu|Add0~33\);

-- Location: LCCOMB_X75_Y30_N8
\EW|myalu|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~40_combout\ = (\EW|myalu|Add0~39\ & (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~14_combout\)))) # (!\EW|myalu|Add0~39\ & ((((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~14_combout\)))))
-- \EW|myalu|Add0~41\ = CARRY((!\EW|myalu|Add0~39\ & ((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~14_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~39\,
	combout => \EW|myalu|Add0~40_combout\,
	cout => \EW|myalu|Add0~41\);

-- Location: LCCOMB_X75_Y30_N10
\EW|myalu|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~42_combout\ = (\EW|regis|regfile~12_combout\ & ((\EW|regis|Equal3~1_combout\ & ((\EW|myalu|Add0~41\) # (GND))) # (!\EW|regis|Equal3~1_combout\ & (!\EW|myalu|Add0~41\)))) # (!\EW|regis|regfile~12_combout\ & (((!\EW|myalu|Add0~41\))))
-- \EW|myalu|Add0~43\ = CARRY(((\EW|regis|regfile~12_combout\ & \EW|regis|Equal3~1_combout\)) # (!\EW|myalu|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~12_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~41\,
	combout => \EW|myalu|Add0~42_combout\,
	cout => \EW|myalu|Add0~43\);

-- Location: LCCOMB_X75_Y30_N12
\EW|myalu|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~44_combout\ = (\EW|myalu|Add0~43\ & (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~13_combout\)))) # (!\EW|myalu|Add0~43\ & ((((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~13_combout\)))))
-- \EW|myalu|Add0~45\ = CARRY((!\EW|myalu|Add0~43\ & ((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~13_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~43\,
	combout => \EW|myalu|Add0~44_combout\,
	cout => \EW|myalu|Add0~45\);

-- Location: LCCOMB_X75_Y30_N18
\EW|myalu|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~50_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~8_combout\ & ((\EW|myalu|Add0~49\) # (GND))) # (!\EW|regis|regfile~8_combout\ & (!\EW|myalu|Add0~49\)))) # (!\EW|regis|Equal3~1_combout\ & (((!\EW|myalu|Add0~49\))))
-- \EW|myalu|Add0~51\ = CARRY(((\EW|regis|Equal3~1_combout\ & \EW|regis|regfile~8_combout\)) # (!\EW|myalu|Add0~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~8_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~49\,
	combout => \EW|myalu|Add0~50_combout\,
	cout => \EW|myalu|Add0~51\);

-- Location: LCCOMB_X75_Y30_N24
\EW|myalu|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~56_combout\ = (\EW|myalu|Add0~55\ & (((!\EW|regis|regfile~4_combout\) # (!\EW|regis|Equal3~1_combout\)))) # (!\EW|myalu|Add0~55\ & ((((!\EW|regis|regfile~4_combout\) # (!\EW|regis|Equal3~1_combout\)))))
-- \EW|myalu|Add0~57\ = CARRY((!\EW|myalu|Add0~55\ & ((!\EW|regis|regfile~4_combout\) # (!\EW|regis|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~4_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~55\,
	combout => \EW|myalu|Add0~56_combout\,
	cout => \EW|myalu|Add0~57\);

-- Location: LCCOMB_X75_Y30_N26
\EW|myalu|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~58_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|regis|regfile~6_combout\ & ((\EW|myalu|Add0~57\) # (GND))) # (!\EW|regis|regfile~6_combout\ & (!\EW|myalu|Add0~57\)))) # (!\EW|regis|Equal3~1_combout\ & (((!\EW|myalu|Add0~57\))))
-- \EW|myalu|Add0~59\ = CARRY(((\EW|regis|Equal3~1_combout\ & \EW|regis|regfile~6_combout\)) # (!\EW|myalu|Add0~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~6_combout\,
	datad => VCC,
	cin => \EW|myalu|Add0~57\,
	combout => \EW|myalu|Add0~58_combout\,
	cout => \EW|myalu|Add0~59\);

-- Location: LCCOMB_X75_Y30_N30
\EW|myalu|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add0~62_combout\ = \EW|myalu|Add0~61\ $ (((!\EW|regis|regfile~24_combout\) # (!\EW|regis|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datad => \EW|regis|regfile~24_combout\,
	cin => \EW|myalu|Add0~61\,
	combout => \EW|myalu|Add0~62_combout\);

-- Location: LCCOMB_X74_Y31_N16
\EW|myalu|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~5_cout\ = CARRY((\EW|regis|readdata1[0]~83_combout\ & \EW|regis|readdata2[0]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[0]~83_combout\,
	datab => \EW|regis|readdata2[0]~67_combout\,
	datad => VCC,
	cout => \EW|myalu|Add1~5_cout\);

-- Location: LCCOMB_X74_Y31_N18
\EW|myalu|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~7_cout\ = CARRY((\EW|myalu|Add0~2_combout\ & (!\EW|regis|readdata1[1]~82_combout\ & !\EW|myalu|Add1~5_cout\)) # (!\EW|myalu|Add0~2_combout\ & ((!\EW|myalu|Add1~5_cout\) # (!\EW|regis|readdata1[1]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~2_combout\,
	datab => \EW|regis|readdata1[1]~82_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~5_cout\,
	cout => \EW|myalu|Add1~7_cout\);

-- Location: LCCOMB_X74_Y31_N20
\EW|myalu|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~9_cout\ = CARRY((\EW|myalu|Add0~4_combout\ & ((\EW|regis|readdata1[2]~81_combout\) # (!\EW|myalu|Add1~7_cout\))) # (!\EW|myalu|Add0~4_combout\ & (\EW|regis|readdata1[2]~81_combout\ & !\EW|myalu|Add1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~4_combout\,
	datab => \EW|regis|readdata1[2]~81_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~7_cout\,
	cout => \EW|myalu|Add1~9_cout\);

-- Location: LCCOMB_X74_Y31_N22
\EW|myalu|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~11_cout\ = CARRY((\EW|myalu|Add0~6_combout\ & (!\EW|regis|readdata1[3]~80_combout\ & !\EW|myalu|Add1~9_cout\)) # (!\EW|myalu|Add0~6_combout\ & ((!\EW|myalu|Add1~9_cout\) # (!\EW|regis|readdata1[3]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~6_combout\,
	datab => \EW|regis|readdata1[3]~80_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~9_cout\,
	cout => \EW|myalu|Add1~11_cout\);

-- Location: LCCOMB_X74_Y31_N24
\EW|myalu|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~13_cout\ = CARRY((\EW|regis|readdata1[4]~62_combout\ & ((\EW|myalu|Add0~8_combout\) # (!\EW|myalu|Add1~11_cout\))) # (!\EW|regis|readdata1[4]~62_combout\ & (\EW|myalu|Add0~8_combout\ & !\EW|myalu|Add1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[4]~62_combout\,
	datab => \EW|myalu|Add0~8_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~11_cout\,
	cout => \EW|myalu|Add1~13_cout\);

-- Location: LCCOMB_X74_Y31_N26
\EW|myalu|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~15_cout\ = CARRY((\EW|regis|readdata1[5]~60_combout\ & (!\EW|myalu|Add0~10_combout\ & !\EW|myalu|Add1~13_cout\)) # (!\EW|regis|readdata1[5]~60_combout\ & ((!\EW|myalu|Add1~13_cout\) # (!\EW|myalu|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[5]~60_combout\,
	datab => \EW|myalu|Add0~10_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~13_cout\,
	cout => \EW|myalu|Add1~15_cout\);

-- Location: LCCOMB_X74_Y31_N28
\EW|myalu|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~17_cout\ = CARRY((\EW|regis|readdata1[6]~58_combout\ & ((\EW|myalu|Add0~12_combout\) # (!\EW|myalu|Add1~15_cout\))) # (!\EW|regis|readdata1[6]~58_combout\ & (\EW|myalu|Add0~12_combout\ & !\EW|myalu|Add1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[6]~58_combout\,
	datab => \EW|myalu|Add0~12_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~15_cout\,
	cout => \EW|myalu|Add1~17_cout\);

-- Location: LCCOMB_X74_Y31_N30
\EW|myalu|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~19_cout\ = CARRY((\EW|regis|readdata1[7]~79_combout\ & (!\EW|myalu|Add0~14_combout\ & !\EW|myalu|Add1~17_cout\)) # (!\EW|regis|readdata1[7]~79_combout\ & ((!\EW|myalu|Add1~17_cout\) # (!\EW|myalu|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[7]~79_combout\,
	datab => \EW|myalu|Add0~14_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~17_cout\,
	cout => \EW|myalu|Add1~19_cout\);

-- Location: LCCOMB_X74_Y30_N0
\EW|myalu|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~21_cout\ = CARRY((\EW|myalu|Add0~16_combout\ & ((\EW|regis|readdata1[8]~55_combout\) # (!\EW|myalu|Add1~19_cout\))) # (!\EW|myalu|Add0~16_combout\ & (\EW|regis|readdata1[8]~55_combout\ & !\EW|myalu|Add1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~16_combout\,
	datab => \EW|regis|readdata1[8]~55_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~19_cout\,
	cout => \EW|myalu|Add1~21_cout\);

-- Location: LCCOMB_X74_Y30_N2
\EW|myalu|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~23_cout\ = CARRY((\EW|myalu|Add0~18_combout\ & (!\EW|regis|readdata1[9]~53_combout\ & !\EW|myalu|Add1~21_cout\)) # (!\EW|myalu|Add0~18_combout\ & ((!\EW|myalu|Add1~21_cout\) # (!\EW|regis|readdata1[9]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~18_combout\,
	datab => \EW|regis|readdata1[9]~53_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~21_cout\,
	cout => \EW|myalu|Add1~23_cout\);

-- Location: LCCOMB_X74_Y30_N4
\EW|myalu|Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~25_cout\ = CARRY((\EW|myalu|Add0~20_combout\ & ((\EW|regis|readdata1[10]~78_combout\) # (!\EW|myalu|Add1~23_cout\))) # (!\EW|myalu|Add0~20_combout\ & (\EW|regis|readdata1[10]~78_combout\ & !\EW|myalu|Add1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~20_combout\,
	datab => \EW|regis|readdata1[10]~78_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~23_cout\,
	cout => \EW|myalu|Add1~25_cout\);

-- Location: LCCOMB_X74_Y30_N6
\EW|myalu|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~27_cout\ = CARRY((\EW|myalu|Add0~22_combout\ & (!\EW|regis|readdata1[11]~77_combout\ & !\EW|myalu|Add1~25_cout\)) # (!\EW|myalu|Add0~22_combout\ & ((!\EW|myalu|Add1~25_cout\) # (!\EW|regis|readdata1[11]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~22_combout\,
	datab => \EW|regis|readdata1[11]~77_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~25_cout\,
	cout => \EW|myalu|Add1~27_cout\);

-- Location: LCCOMB_X74_Y30_N8
\EW|myalu|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~29_cout\ = CARRY((\EW|myalu|Add0~24_combout\ & ((\EW|regis|readdata1[12]~76_combout\) # (!\EW|myalu|Add1~27_cout\))) # (!\EW|myalu|Add0~24_combout\ & (\EW|regis|readdata1[12]~76_combout\ & !\EW|myalu|Add1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~24_combout\,
	datab => \EW|regis|readdata1[12]~76_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~27_cout\,
	cout => \EW|myalu|Add1~29_cout\);

-- Location: LCCOMB_X74_Y30_N10
\EW|myalu|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~31_cout\ = CARRY((\EW|regis|readdata1[13]~75_combout\ & (!\EW|myalu|Add0~26_combout\ & !\EW|myalu|Add1~29_cout\)) # (!\EW|regis|readdata1[13]~75_combout\ & ((!\EW|myalu|Add1~29_cout\) # (!\EW|myalu|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[13]~75_combout\,
	datab => \EW|myalu|Add0~26_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~29_cout\,
	cout => \EW|myalu|Add1~31_cout\);

-- Location: LCCOMB_X74_Y30_N12
\EW|myalu|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~33_cout\ = CARRY((\EW|myalu|Add0~28_combout\ & ((\EW|regis|readdata1[14]~74_combout\) # (!\EW|myalu|Add1~31_cout\))) # (!\EW|myalu|Add0~28_combout\ & (\EW|regis|readdata1[14]~74_combout\ & !\EW|myalu|Add1~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~28_combout\,
	datab => \EW|regis|readdata1[14]~74_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~31_cout\,
	cout => \EW|myalu|Add1~33_cout\);

-- Location: LCCOMB_X74_Y30_N14
\EW|myalu|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~35_cout\ = CARRY((\EW|myalu|Add0~30_combout\ & (!\EW|regis|readdata1[15]~73_combout\ & !\EW|myalu|Add1~33_cout\)) # (!\EW|myalu|Add0~30_combout\ & ((!\EW|myalu|Add1~33_cout\) # (!\EW|regis|readdata1[15]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~30_combout\,
	datab => \EW|regis|readdata1[15]~73_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~33_cout\,
	cout => \EW|myalu|Add1~35_cout\);

-- Location: LCCOMB_X74_Y30_N16
\EW|myalu|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~37_cout\ = CARRY((\EW|regis|readdata1[16]~95_combout\ & ((\EW|myalu|Add0~32_combout\) # (!\EW|myalu|Add1~35_cout\))) # (!\EW|regis|readdata1[16]~95_combout\ & (\EW|myalu|Add0~32_combout\ & !\EW|myalu|Add1~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[16]~95_combout\,
	datab => \EW|myalu|Add0~32_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~35_cout\,
	cout => \EW|myalu|Add1~37_cout\);

-- Location: LCCOMB_X74_Y30_N18
\EW|myalu|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~39_cout\ = CARRY((\EW|myalu|Add0~34_combout\ & (!\EW|regis|readdata1[17]~94_combout\ & !\EW|myalu|Add1~37_cout\)) # (!\EW|myalu|Add0~34_combout\ & ((!\EW|myalu|Add1~37_cout\) # (!\EW|regis|readdata1[17]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~34_combout\,
	datab => \EW|regis|readdata1[17]~94_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~37_cout\,
	cout => \EW|myalu|Add1~39_cout\);

-- Location: LCCOMB_X74_Y30_N20
\EW|myalu|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~41_cout\ = CARRY((\EW|myalu|Add0~36_combout\ & ((\EW|regis|readdata1[18]~72_combout\) # (!\EW|myalu|Add1~39_cout\))) # (!\EW|myalu|Add0~36_combout\ & (\EW|regis|readdata1[18]~72_combout\ & !\EW|myalu|Add1~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~36_combout\,
	datab => \EW|regis|readdata1[18]~72_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~39_cout\,
	cout => \EW|myalu|Add1~41_cout\);

-- Location: LCCOMB_X74_Y30_N22
\EW|myalu|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~43_cout\ = CARRY((\EW|myalu|Add0~38_combout\ & (!\EW|regis|readdata1[19]~70_combout\ & !\EW|myalu|Add1~41_cout\)) # (!\EW|myalu|Add0~38_combout\ & ((!\EW|myalu|Add1~41_cout\) # (!\EW|regis|readdata1[19]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~38_combout\,
	datab => \EW|regis|readdata1[19]~70_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~41_cout\,
	cout => \EW|myalu|Add1~43_cout\);

-- Location: LCCOMB_X74_Y30_N24
\EW|myalu|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~45_cout\ = CARRY((\EW|regis|readdata1[20]~68_combout\ & ((\EW|myalu|Add0~40_combout\) # (!\EW|myalu|Add1~43_cout\))) # (!\EW|regis|readdata1[20]~68_combout\ & (\EW|myalu|Add0~40_combout\ & !\EW|myalu|Add1~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[20]~68_combout\,
	datab => \EW|myalu|Add0~40_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~43_cout\,
	cout => \EW|myalu|Add1~45_cout\);

-- Location: LCCOMB_X74_Y30_N26
\EW|myalu|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~47_cout\ = CARRY((\EW|regis|readdata1[21]~93_combout\ & (!\EW|myalu|Add0~42_combout\ & !\EW|myalu|Add1~45_cout\)) # (!\EW|regis|readdata1[21]~93_combout\ & ((!\EW|myalu|Add1~45_cout\) # (!\EW|myalu|Add0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[21]~93_combout\,
	datab => \EW|myalu|Add0~42_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~45_cout\,
	cout => \EW|myalu|Add1~47_cout\);

-- Location: LCCOMB_X74_Y30_N28
\EW|myalu|Add1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~49_cout\ = CARRY((\EW|regis|readdata1[22]~92_combout\ & ((\EW|myalu|Add0~44_combout\) # (!\EW|myalu|Add1~47_cout\))) # (!\EW|regis|readdata1[22]~92_combout\ & (\EW|myalu|Add0~44_combout\ & !\EW|myalu|Add1~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[22]~92_combout\,
	datab => \EW|myalu|Add0~44_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~47_cout\,
	cout => \EW|myalu|Add1~49_cout\);

-- Location: LCCOMB_X74_Y30_N30
\EW|myalu|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~51_cout\ = CARRY((\EW|myalu|Add0~46_combout\ & (!\EW|regis|readdata1[23]~91_combout\ & !\EW|myalu|Add1~49_cout\)) # (!\EW|myalu|Add0~46_combout\ & ((!\EW|myalu|Add1~49_cout\) # (!\EW|regis|readdata1[23]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~46_combout\,
	datab => \EW|regis|readdata1[23]~91_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~49_cout\,
	cout => \EW|myalu|Add1~51_cout\);

-- Location: LCCOMB_X74_Y29_N0
\EW|myalu|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~53_cout\ = CARRY((\EW|myalu|Add0~48_combout\ & ((\EW|regis|readdata1[24]~90_combout\) # (!\EW|myalu|Add1~51_cout\))) # (!\EW|myalu|Add0~48_combout\ & (\EW|regis|readdata1[24]~90_combout\ & !\EW|myalu|Add1~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~48_combout\,
	datab => \EW|regis|readdata1[24]~90_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~51_cout\,
	cout => \EW|myalu|Add1~53_cout\);

-- Location: LCCOMB_X74_Y29_N2
\EW|myalu|Add1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~55_cout\ = CARRY((\EW|regis|readdata1[25]~89_combout\ & (!\EW|myalu|Add0~50_combout\ & !\EW|myalu|Add1~53_cout\)) # (!\EW|regis|readdata1[25]~89_combout\ & ((!\EW|myalu|Add1~53_cout\) # (!\EW|myalu|Add0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[25]~89_combout\,
	datab => \EW|myalu|Add0~50_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~53_cout\,
	cout => \EW|myalu|Add1~55_cout\);

-- Location: LCCOMB_X74_Y29_N4
\EW|myalu|Add1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~57_cout\ = CARRY((\EW|myalu|Add0~52_combout\ & ((\EW|regis|readdata1[26]~88_combout\) # (!\EW|myalu|Add1~55_cout\))) # (!\EW|myalu|Add0~52_combout\ & (\EW|regis|readdata1[26]~88_combout\ & !\EW|myalu|Add1~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~52_combout\,
	datab => \EW|regis|readdata1[26]~88_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~55_cout\,
	cout => \EW|myalu|Add1~57_cout\);

-- Location: LCCOMB_X74_Y29_N6
\EW|myalu|Add1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~59_cout\ = CARRY((\EW|myalu|Add0~54_combout\ & (!\EW|regis|readdata1[27]~87_combout\ & !\EW|myalu|Add1~57_cout\)) # (!\EW|myalu|Add0~54_combout\ & ((!\EW|myalu|Add1~57_cout\) # (!\EW|regis|readdata1[27]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~54_combout\,
	datab => \EW|regis|readdata1[27]~87_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~57_cout\,
	cout => \EW|myalu|Add1~59_cout\);

-- Location: LCCOMB_X74_Y29_N8
\EW|myalu|Add1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~61_cout\ = CARRY((\EW|regis|readdata1[28]~86_combout\ & ((\EW|myalu|Add0~56_combout\) # (!\EW|myalu|Add1~59_cout\))) # (!\EW|regis|readdata1[28]~86_combout\ & (\EW|myalu|Add0~56_combout\ & !\EW|myalu|Add1~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[28]~86_combout\,
	datab => \EW|myalu|Add0~56_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~59_cout\,
	cout => \EW|myalu|Add1~61_cout\);

-- Location: LCCOMB_X74_Y29_N10
\EW|myalu|Add1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~63_cout\ = CARRY((\EW|regis|readdata1[29]~85_combout\ & (!\EW|myalu|Add0~58_combout\ & !\EW|myalu|Add1~61_cout\)) # (!\EW|regis|readdata1[29]~85_combout\ & ((!\EW|myalu|Add1~61_cout\) # (!\EW|myalu|Add0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[29]~85_combout\,
	datab => \EW|myalu|Add0~58_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~61_cout\,
	cout => \EW|myalu|Add1~63_cout\);

-- Location: LCCOMB_X74_Y29_N12
\EW|myalu|Add1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~65_cout\ = CARRY((\EW|myalu|Add0~60_combout\ & ((\EW|regis|readdata1[30]~84_combout\) # (!\EW|myalu|Add1~63_cout\))) # (!\EW|myalu|Add0~60_combout\ & (\EW|regis|readdata1[30]~84_combout\ & !\EW|myalu|Add1~63_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add0~60_combout\,
	datab => \EW|regis|readdata1[30]~84_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~63_cout\,
	cout => \EW|myalu|Add1~65_cout\);

-- Location: LCCOMB_X74_Y29_N14
\EW|myalu|Add1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~67_cout\ = CARRY((\EW|myalu|Add4~169_combout\ & (!\EW|myalu|Add0~62_combout\ & !\EW|myalu|Add1~65_cout\)) # (!\EW|myalu|Add4~169_combout\ & ((!\EW|myalu|Add1~65_cout\) # (!\EW|myalu|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~169_combout\,
	datab => \EW|myalu|Add0~62_combout\,
	datad => VCC,
	cin => \EW|myalu|Add1~65_cout\,
	cout => \EW|myalu|Add1~67_cout\);

-- Location: LCCOMB_X74_Y29_N16
\EW|myalu|Add1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~68_combout\ = \EW|myalu|Add1~67_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \EW|myalu|Add1~67_cout\,
	combout => \EW|myalu|Add1~68_combout\);

-- Location: LCCOMB_X74_Y29_N26
\EW|myalu|Add1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~70_combout\ = (\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[0]~220_combout\ & (\EW|myalu|LessThan1~62_combout\)) # (!\EW|myalu|lo[0]~220_combout\ & ((\EW|myalu|Add1~68_combout\))))) # (!\EW|controller|alu_op[2]~5_combout\ & 
-- (((\EW|myalu|lo[0]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|LessThan1~62_combout\,
	datac => \EW|myalu|lo[0]~220_combout\,
	datad => \EW|myalu|Add1~68_combout\,
	combout => \EW|myalu|Add1~70_combout\);

-- Location: LCCOMB_X76_Y38_N2
\EW|myalu|Add1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add1~71_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Add1~70_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|Add1~70_combout\ & ((\EW|myalu|Add1~0_combout\))) # (!\EW|myalu|Add1~70_combout\ & 
-- (\EW|myalu|Add1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add1~3_combout\,
	datab => \EW|myalu|Add1~0_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|Add1~70_combout\,
	combout => \EW|myalu|Add1~71_combout\);

-- Location: LCCOMB_X76_Y38_N12
\EW|myalu|lo[0]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~340_combout\ = (\EW|myalu|lo[0]~227_combout\ & (((\EW|myalu|lo[0]~252_combout\)) # (!\EW|controller|alu_op[3]~9_combout\))) # (!\EW|myalu|lo[0]~227_combout\ & (\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|Add1~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[0]~227_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[0]~252_combout\,
	datad => \EW|myalu|Add1~71_combout\,
	combout => \EW|myalu|lo[0]~340_combout\);

-- Location: FF_X76_Y39_N11
\EW|lo_WB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[0]~340_combout\,
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(0));

-- Location: LCCOMB_X73_Y32_N30
\EW|myalu|hi[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(0) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[0]~61_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|hi[0]~61_combout\,
	datac => \EW|myalu|hi\(0),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(0));

-- Location: LCCOMB_X74_Y40_N16
\EW|hi_WB[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|hi_WB[0]~feeder_combout\ = \EW|myalu|hi\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myalu|hi\(0),
	combout => \EW|hi_WB[0]~feeder_combout\);

-- Location: FF_X74_Y40_N17
\EW|hi_WB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|hi_WB[0]~feeder_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(0));

-- Location: FF_X74_Y40_N31
\EW|r_WB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[0]~340_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(0));

-- Location: LCCOMB_X74_Y40_N30
\EW|regdata_WB[0]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[0]~90_combout\ = (\EW|regsel_WB\(1) & (((\EW|regsel_WB\(0))))) # (!\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0) & (\EW|hi_WB\(0))) # (!\EW|regsel_WB\(0) & ((\EW|r_WB\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(1),
	datab => \EW|hi_WB\(0),
	datac => \EW|r_WB\(0),
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[0]~90_combout\);

-- Location: LCCOMB_X76_Y39_N10
\EW|regdata_WB[0]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[0]~91_combout\ = (\EW|regsel_WB\(1) & ((\EW|regdata_WB[0]~90_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0~portadataout\)) # (!\EW|regdata_WB[0]~90_combout\ & ((\EW|lo_WB\(0)))))) # (!\EW|regsel_WB\(1) & 
-- (((\EW|regdata_WB[0]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \EW|regsel_WB\(1),
	datac => \EW|lo_WB\(0),
	datad => \EW|regdata_WB[0]~90_combout\,
	combout => \EW|regdata_WB[0]~91_combout\);

-- Location: LCCOMB_X68_Y39_N28
\EW|regdata_WB[0]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[0]~92_combout\ = (\EW|regsel_WB\(2) & (\EW|branch_addr_EX\(0))) # (!\EW|regsel_WB\(2) & ((\EW|regdata_WB[0]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(2),
	datac => \EW|branch_addr_EX\(0),
	datad => \EW|regdata_WB[0]~91_combout\,
	combout => \EW|regdata_WB[0]~92_combout\);

-- Location: LCCOMB_X67_Y37_N0
\EW|regis|regfile~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~44_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(59))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(60) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a24\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(60) & (\EW|regis|regfile_rtl_0_bypass\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(60),
	datac => \EW|regis|regfile_rtl_0_bypass\(59),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a24\,
	combout => \EW|regis|regfile~44_combout\);

-- Location: LCCOMB_X69_Y39_N24
\EW|myalu|Add4~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~91_combout\ = (!\EW|controller|rdrt[0]~2_combout\ & (\EW|controller|alu_op[0]~21_combout\ $ (((!\EW|regis|Equal3~1_combout\) # (!\EW|regis|regfile~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~11_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|controller|rdrt[0]~2_combout\,
	datad => \EW|controller|alu_op[0]~21_combout\,
	combout => \EW|myalu|Add4~91_combout\);

-- Location: LCCOMB_X67_Y37_N4
\EW|myalu|Add4~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~92_combout\ = (\EW|myalu|Add4~91_combout\) # ((\EW|myalu|Add4~78_combout\ & \EW|regis|regfile~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~78_combout\,
	datab => \EW|regis|regfile~44_combout\,
	datac => \EW|myalu|Add4~91_combout\,
	combout => \EW|myalu|Add4~92_combout\);

-- Location: LCCOMB_X79_Y35_N28
\EW|myalu|ShiftLeft1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~84_combout\ = (\EW|regis|readdata2[23]~87_combout\ & ((\EW|myalu|ShiftLeft1~11_combout\) # ((\EW|myalu|ShiftLeft1~53_combout\ & \EW|regis|regfile~11_combout\)))) # (!\EW|regis|readdata2[23]~87_combout\ & 
-- (\EW|myalu|ShiftLeft1~53_combout\ & ((\EW|regis|regfile~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[23]~87_combout\,
	datab => \EW|myalu|ShiftLeft1~53_combout\,
	datac => \EW|myalu|ShiftLeft1~11_combout\,
	datad => \EW|regis|regfile~11_combout\,
	combout => \EW|myalu|ShiftLeft1~84_combout\);

-- Location: LCCOMB_X79_Y39_N22
\EW|myalu|ShiftLeft1~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~128_combout\ = (\EW|regis|regfile~12_combout\ & (\EW|myalu|ShiftLeft1~9_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~12_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|myalu|ShiftLeft1~9_combout\,
	datad => \EW|regis|Equal3~0_combout\,
	combout => \EW|myalu|ShiftLeft1~128_combout\);

-- Location: LCCOMB_X79_Y35_N6
\EW|myalu|ShiftLeft1~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~85_combout\ = (\EW|myalu|ShiftLeft1~84_combout\) # ((\EW|myalu|ShiftLeft1~128_combout\) # ((\EW|myalu|ShiftLeft1~10_combout\ & \EW|regis|readdata2[22]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|myalu|ShiftLeft1~84_combout\,
	datac => \EW|regis|readdata2[22]~88_combout\,
	datad => \EW|myalu|ShiftLeft1~128_combout\,
	combout => \EW|myalu|ShiftLeft1~85_combout\);

-- Location: LCCOMB_X79_Y33_N8
\EW|myalu|lo[24]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~458_combout\ = (\EW|myalu|lo[27]~415_combout\ & (\EW|myalu|lo[27]~414_combout\)) # (!\EW|myalu|lo[27]~415_combout\ & ((\EW|myalu|lo[27]~414_combout\ & ((\EW|myalu|ShiftLeft1~123_combout\))) # (!\EW|myalu|lo[27]~414_combout\ & 
-- (\EW|myalu|ShiftLeft1~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~415_combout\,
	datab => \EW|myalu|lo[27]~414_combout\,
	datac => \EW|myalu|ShiftLeft1~85_combout\,
	datad => \EW|myalu|ShiftLeft1~123_combout\,
	combout => \EW|myalu|lo[24]~458_combout\);

-- Location: LCCOMB_X79_Y33_N2
\EW|myalu|lo[24]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~459_combout\ = (\EW|myalu|lo[27]~415_combout\ & ((\EW|myalu|lo[24]~458_combout\ & ((!\EW|myalu|ShiftLeft1~64_combout\))) # (!\EW|myalu|lo[24]~458_combout\ & (\EW|regis|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~415_combout\,
	datab => \EW|myalu|lo[24]~458_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|myalu|ShiftLeft1~64_combout\,
	combout => \EW|myalu|lo[24]~459_combout\);

-- Location: LCCOMB_X79_Y33_N20
\EW|myalu|lo[24]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~460_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[24]~458_combout\ & ((!\EW|myalu|lo[24]~459_combout\))) # (!\EW|myalu|lo[24]~458_combout\ & (\EW|myalu|ShiftLeft1~91_combout\ & \EW|myalu|lo[24]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|ShiftLeft1~91_combout\,
	datac => \EW|myalu|lo[24]~458_combout\,
	datad => \EW|myalu|lo[24]~459_combout\,
	combout => \EW|myalu|lo[24]~460_combout\);

-- Location: LCCOMB_X79_Y33_N14
\EW|myalu|lo[24]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~461_combout\ = (\EW|myalu|lo[27]~421_combout\ & (\EW|myalu|lo[27]~420_combout\ & (\EW|myalu|ShiftRight0~70_combout\))) # (!\EW|myalu|lo[27]~421_combout\ & (((\EW|myalu|lo[24]~460_combout\)) # (!\EW|myalu|lo[27]~420_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~421_combout\,
	datab => \EW|myalu|lo[27]~420_combout\,
	datac => \EW|myalu|ShiftRight0~70_combout\,
	datad => \EW|myalu|lo[24]~460_combout\,
	combout => \EW|myalu|lo[24]~461_combout\);

-- Location: LCCOMB_X67_Y33_N26
\EW|myalu|lo[24]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~462_combout\ = (\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|lo[24]~461_combout\ & ((\EW|myalu|ShiftRight1~60_combout\))) # (!\EW|myalu|lo[24]~461_combout\ & (\EW|myalu|Add4~168_combout\)))) # (!\EW|controller|alu_op[1]~14_combout\ 
-- & (((\EW|myalu|lo[24]~461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[1]~14_combout\,
	datab => \EW|myalu|Add4~168_combout\,
	datac => \EW|myalu|lo[24]~461_combout\,
	datad => \EW|myalu|ShiftRight1~60_combout\,
	combout => \EW|myalu|lo[24]~462_combout\);

-- Location: LCCOMB_X67_Y33_N8
\EW|myalu|lo[24]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~463_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult1|auto_generated|op_1~12_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|regfile~44_combout\ & (!\EW|regis|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~44_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|regis|Equal2~1_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~12_combout\,
	combout => \EW|myalu|lo[24]~463_combout\);

-- Location: LCCOMB_X67_Y34_N8
\EW|myalu|lo[24]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~464_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult0|auto_generated|op_1~12_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|Equal3~1_combout\ & (\EW|regis|regfile~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|regis|regfile~11_combout\,
	datac => \EW|controller|alu_op[2]~5_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~12_combout\,
	combout => \EW|myalu|lo[24]~464_combout\);

-- Location: LCCOMB_X67_Y33_N18
\EW|myalu|lo[24]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~465_combout\ = (\EW|controller|alu_op[0]~21_combout\ & ((\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[24]~464_combout\))) # (!\EW|controller|alu_op[2]~5_combout\ & (!\EW|myalu|lo[24]~463_combout\ & 
-- !\EW|myalu|lo[24]~464_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & (\EW|myalu|lo[24]~463_combout\ $ (((!\EW|controller|alu_op[2]~5_combout\ & \EW|myalu|lo[24]~464_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|lo[24]~463_combout\,
	datad => \EW|myalu|lo[24]~464_combout\,
	combout => \EW|myalu|lo[24]~465_combout\);

-- Location: LCCOMB_X67_Y33_N28
\EW|myalu|lo[24]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~466_combout\ = (\EW|myalu|lo[27]~355_combout\ & (\EW|myalu|lo[27]~427_combout\ & (\EW|myalu|lo[24]~462_combout\))) # (!\EW|myalu|lo[27]~355_combout\ & (((\EW|myalu|lo[24]~465_combout\)) # (!\EW|myalu|lo[27]~427_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[27]~355_combout\,
	datab => \EW|myalu|lo[27]~427_combout\,
	datac => \EW|myalu|lo[24]~462_combout\,
	datad => \EW|myalu|lo[24]~465_combout\,
	combout => \EW|myalu|lo[24]~466_combout\);

-- Location: LCCOMB_X67_Y33_N2
\EW|myalu|lo[24]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~467_combout\ = (\EW|myalu|lo[1]~597_combout\ & ((\EW|regis|readdata2[24]~86_combout\ & ((\EW|regis|readdata1[24]~90_combout\) # (!\EW|myalu|lo[24]~466_combout\))) # (!\EW|regis|readdata2[24]~86_combout\ & 
-- (\EW|regis|readdata1[24]~90_combout\ & !\EW|myalu|lo[24]~466_combout\)))) # (!\EW|myalu|lo[1]~597_combout\ & (((\EW|myalu|lo[24]~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata2[24]~86_combout\,
	datab => \EW|myalu|lo[1]~597_combout\,
	datac => \EW|regis|readdata1[24]~90_combout\,
	datad => \EW|myalu|lo[24]~466_combout\,
	combout => \EW|myalu|lo[24]~467_combout\);

-- Location: LCCOMB_X67_Y33_N20
\EW|myalu|lo[24]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~468_combout\ = (\EW|myalu|lo[27]~342_combout\ & (((\EW|myalu|lo[27]~343_combout\)))) # (!\EW|myalu|lo[27]~342_combout\ & ((\EW|myalu|lo[27]~343_combout\ & (\EW|myalu|lo[24]~617_combout\)) # (!\EW|myalu|lo[27]~343_combout\ & 
-- ((\EW|myalu|lo[24]~467_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[24]~617_combout\,
	datab => \EW|myalu|lo[27]~342_combout\,
	datac => \EW|myalu|lo[27]~343_combout\,
	datad => \EW|myalu|lo[24]~467_combout\,
	combout => \EW|myalu|lo[24]~468_combout\);

-- Location: LCCOMB_X67_Y33_N10
\EW|myalu|lo[24]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~469_combout\ = (\EW|myalu|lo[27]~344_combout\ & ((\EW|myalu|lo[24]~468_combout\ & ((\EW|myalu|ShiftLeft0~43_combout\))) # (!\EW|myalu|lo[24]~468_combout\ & (\EW|myalu|ShiftLeft0~65_combout\)))) # (!\EW|myalu|lo[27]~344_combout\ & 
-- (((\EW|myalu|lo[24]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft0~65_combout\,
	datab => \EW|myalu|ShiftLeft0~43_combout\,
	datac => \EW|myalu|lo[27]~344_combout\,
	datad => \EW|myalu|lo[24]~468_combout\,
	combout => \EW|myalu|lo[24]~469_combout\);

-- Location: LCCOMB_X67_Y33_N0
\EW|myalu|lo[24]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[24]~470_combout\ = (\EW|myalu|lo[24]~413_combout\ & ((\EW|myalu|lo[24]~469_combout\) # ((\EW|myalu|lo[18]~364_combout\ & \EW|myalu|Add4~134_combout\)))) # (!\EW|myalu|lo[24]~413_combout\ & (\EW|myalu|lo[18]~364_combout\ & 
-- (\EW|myalu|Add4~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[24]~413_combout\,
	datab => \EW|myalu|lo[18]~364_combout\,
	datac => \EW|myalu|Add4~134_combout\,
	datad => \EW|myalu|lo[24]~469_combout\,
	combout => \EW|myalu|lo[24]~470_combout\);

-- Location: LCCOMB_X67_Y33_N12
\EW|r_WB[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|r_WB[24]~feeder_combout\ = \EW|myalu|lo[24]~470_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myalu|lo[24]~470_combout\,
	combout => \EW|r_WB[24]~feeder_combout\);

-- Location: FF_X67_Y33_N13
\EW|r_WB[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|r_WB[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(24));

-- Location: LCCOMB_X66_Y32_N4
\EW|regdata_WB[24]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[24]~21_combout\ = (\EW|regsel_WB\(1) & (((\EW|regsel_WB\(0))))) # (!\EW|regsel_WB\(1) & ((\EW|regsel_WB\(0) & (\EW|hi_WB\(24))) # (!\EW|regsel_WB\(0) & ((\EW|r_WB\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|hi_WB\(24),
	datab => \EW|regsel_WB\(1),
	datac => \EW|regsel_WB\(0),
	datad => \EW|r_WB\(24),
	combout => \EW|regdata_WB[24]~21_combout\);

-- Location: FF_X67_Y33_N1
\EW|lo_WB[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[24]~470_combout\,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(24));

-- Location: LCCOMB_X66_Y32_N2
\EW|regdata_WB[24]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[24]~22_combout\ = (\EW|regsel_WB\(1) & ((\EW|regdata_WB[24]~21_combout\ & (\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a24\)) # (!\EW|regdata_WB[24]~21_combout\ & ((\EW|lo_WB\(24)))))) # (!\EW|regsel_WB\(1) & 
-- (((\EW|regdata_WB[24]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a24\,
	datab => \EW|regsel_WB\(1),
	datac => \EW|regdata_WB[24]~21_combout\,
	datad => \EW|lo_WB\(24),
	combout => \EW|regdata_WB[24]~22_combout\);

-- Location: LCCOMB_X67_Y32_N10
\EW|regdata_WB[24]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[24]~23_combout\ = (!\EW|regsel_WB\(2) & \EW|regdata_WB[24]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regsel_WB\(2),
	datad => \EW|regdata_WB[24]~22_combout\,
	combout => \EW|regdata_WB[24]~23_combout\);

-- Location: FF_X79_Y39_N29
\EW|regis|regfile_rtl_1_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[24]~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(59));

-- Location: LCCOMB_X79_Y39_N28
\EW|regis|regfile~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~11_combout\ = (\EW|regis|regfile_rtl_1_bypass\(60) & ((\EW|regis|regfile~3_combout\ & (\EW|regis|regfile_rtl_1_bypass\(59))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a24\))))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(60) & (((\EW|regis|regfile_rtl_1_bypass\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile_rtl_1_bypass\(60),
	datab => \EW|regis|regfile~3_combout\,
	datac => \EW|regis|regfile_rtl_1_bypass\(59),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a24\,
	combout => \EW|regis|regfile~11_combout\);

-- Location: LCCOMB_X79_Y35_N14
\EW|myalu|ShiftRight1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~29_combout\ = (\EW|myalu|ShiftLeft1~10_combout\ & ((\EW|regis|regfile~11_combout\) # ((\EW|myalu|ShiftLeft1~9_combout\ & \EW|regis|regfile~8_combout\)))) # (!\EW|myalu|ShiftLeft1~10_combout\ & (((\EW|myalu|ShiftLeft1~9_combout\ & 
-- \EW|regis|regfile~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~10_combout\,
	datab => \EW|regis|regfile~11_combout\,
	datac => \EW|myalu|ShiftLeft1~9_combout\,
	datad => \EW|regis|regfile~8_combout\,
	combout => \EW|myalu|ShiftRight1~29_combout\);

-- Location: LCCOMB_X79_Y35_N0
\EW|myalu|ShiftRight1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~30_combout\ = (\EW|myalu|ShiftLeft1~11_combout\ & ((\EW|regis|regfile~10_combout\) # ((\EW|myalu|ShiftLeft1~8_combout\ & \EW|regis|regfile~13_combout\)))) # (!\EW|myalu|ShiftLeft1~11_combout\ & (((\EW|myalu|ShiftLeft1~8_combout\ & 
-- \EW|regis|regfile~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~11_combout\,
	datab => \EW|regis|regfile~10_combout\,
	datac => \EW|myalu|ShiftLeft1~8_combout\,
	datad => \EW|regis|regfile~13_combout\,
	combout => \EW|myalu|ShiftRight1~30_combout\);

-- Location: LCCOMB_X79_Y35_N22
\EW|myalu|ShiftRight1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~31_combout\ = (\EW|myalu|ShiftRight1~29_combout\) # (\EW|myalu|ShiftRight1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|ShiftRight1~29_combout\,
	datad => \EW|myalu|ShiftRight1~30_combout\,
	combout => \EW|myalu|ShiftRight1~31_combout\);

-- Location: LCCOMB_X79_Y33_N26
\EW|myalu|ShiftRight0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~25_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight1~31_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~34_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftRight1~31_combout\,
	datad => \EW|controller|alu_shamt[3]~3_combout\,
	combout => \EW|myalu|ShiftRight0~25_combout\);

-- Location: LCCOMB_X79_Y33_N30
\EW|myalu|ShiftRight1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~48_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|myalu|ShiftRight0~25_combout\) # ((!\EW|controller|alu_shamt[3]~3_combout\ & \EW|myalu|ShiftRight1~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|myalu|ShiftRight0~25_combout\,
	datad => \EW|myalu|ShiftRight1~77_combout\,
	combout => \EW|myalu|ShiftRight1~48_combout\);

-- Location: LCCOMB_X75_Y35_N16
\EW|myalu|lo~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~148_combout\ = (\EW|regis|readdata1[2]~81_combout\) # (\EW|regis|readdata2[2]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regis|readdata1[2]~81_combout\,
	datad => \EW|regis|readdata2[2]~54_combout\,
	combout => \EW|myalu|lo~148_combout\);

-- Location: LCCOMB_X75_Y35_N12
\EW|myalu|lo[2]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~152_combout\ = (\EW|myalu|lo[10]~102_combout\ & (((\EW|myalu|lo[10]~581_combout\)))) # (!\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[10]~581_combout\ & (\EW|myalu|lo[2]~151_combout\)) # (!\EW|myalu|lo[10]~581_combout\ & 
-- ((!\EW|myalu|lo~148_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[2]~151_combout\,
	datab => \EW|myalu|lo~148_combout\,
	datac => \EW|myalu|lo[10]~102_combout\,
	datad => \EW|myalu|lo[10]~581_combout\,
	combout => \EW|myalu|lo[2]~152_combout\);

-- Location: LCCOMB_X75_Y35_N22
\EW|myalu|lo[2]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~153_combout\ = (\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[2]~152_combout\ & ((\EW|myalu|ShiftRight1~48_combout\))) # (!\EW|myalu|lo[2]~152_combout\ & (\EW|myalu|lo~147_combout\)))) # (!\EW|myalu|lo[10]~102_combout\ & 
-- (((\EW|myalu|lo[2]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~147_combout\,
	datab => \EW|myalu|ShiftRight1~48_combout\,
	datac => \EW|myalu|lo[10]~102_combout\,
	datad => \EW|myalu|lo[2]~152_combout\,
	combout => \EW|myalu|lo[2]~153_combout\);

-- Location: LCCOMB_X79_Y37_N16
\EW|myalu|ShiftRight1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~43_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftRight1~42_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftRight0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight0~21_combout\,
	datab => \EW|regis|Equal3~1_combout\,
	datac => \EW|controller|alu_shamt[1]~0_combout\,
	datad => \EW|myalu|ShiftRight1~42_combout\,
	combout => \EW|myalu|ShiftRight1~43_combout\);

-- Location: LCCOMB_X77_Y36_N8
\EW|myalu|lo[2]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~145_combout\ = (\EW|myalu|lo[2]~144_combout\ & (((\EW|myalu|ShiftRight0~20_combout\)))) # (!\EW|myalu|lo[2]~144_combout\ & ((\EW|myalu|ShiftRight0~20_combout\ & ((\EW|myalu|ShiftRight1~43_combout\))) # (!\EW|myalu|ShiftRight0~20_combout\ & 
-- (\EW|myalu|ShiftRight1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[2]~144_combout\,
	datab => \EW|myalu|ShiftRight1~44_combout\,
	datac => \EW|myalu|ShiftRight0~20_combout\,
	datad => \EW|myalu|ShiftRight1~43_combout\,
	combout => \EW|myalu|lo[2]~145_combout\);

-- Location: LCCOMB_X73_Y39_N26
\EW|regis|regfile_rtl_1_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_1_bypass[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_1_bypass[20]~feeder_combout\);

-- Location: FF_X73_Y39_N27
\EW|regis|regfile_rtl_1_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_1_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_1_bypass\(20));

-- Location: LCCOMB_X75_Y39_N12
\EW|regis|regfile~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile~34_combout\ = (\EW|regis|regfile~3_combout\ & (((\EW|regis|regfile_rtl_1_bypass\(19))))) # (!\EW|regis|regfile~3_combout\ & ((\EW|regis|regfile_rtl_1_bypass\(20) & ((\EW|regis|regfile_rtl_1|auto_generated|ram_block1a4\))) # 
-- (!\EW|regis|regfile_rtl_1_bypass\(20) & (\EW|regis|regfile_rtl_1_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~3_combout\,
	datab => \EW|regis|regfile_rtl_1_bypass\(20),
	datac => \EW|regis|regfile_rtl_1_bypass\(19),
	datad => \EW|regis|regfile_rtl_1|auto_generated|ram_block1a4\,
	combout => \EW|regis|regfile~34_combout\);

-- Location: LCCOMB_X77_Y39_N14
\EW|myalu|ShiftRight1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~41_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~35_combout\)) # (!\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[0]~1_combout\,
	datac => \EW|regis|regfile~35_combout\,
	datad => \EW|regis|regfile~34_combout\,
	combout => \EW|myalu|ShiftRight1~41_combout\);

-- Location: LCCOMB_X79_Y37_N6
\EW|myalu|ShiftRight0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~22_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|regis|regfile~28_combout\))) # (!\EW|controller|alu_shamt[0]~1_combout\ & (\EW|regis|regfile~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regis|regfile~25_combout\,
	datac => \EW|controller|alu_shamt[0]~1_combout\,
	datad => \EW|regis|regfile~28_combout\,
	combout => \EW|myalu|ShiftRight0~22_combout\);

-- Location: LCCOMB_X79_Y33_N16
\EW|myalu|ShiftRight1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~46_combout\ = (\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|myalu|ShiftRight1~45_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|myalu|ShiftRight0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|ShiftRight0~22_combout\,
	datac => \EW|myalu|ShiftRight1~45_combout\,
	datad => \EW|controller|alu_shamt[1]~0_combout\,
	combout => \EW|myalu|ShiftRight1~46_combout\);

-- Location: LCCOMB_X79_Y33_N10
\EW|myalu|ShiftRight0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~23_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight1~37_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight1~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~37_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|myalu|ShiftRight1~46_combout\,
	combout => \EW|myalu|ShiftRight0~23_combout\);

-- Location: LCCOMB_X77_Y36_N30
\EW|myalu|lo[2]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~146_combout\ = (\EW|myalu|lo[2]~144_combout\ & ((\EW|myalu|lo[2]~145_combout\ & ((\EW|myalu|ShiftRight0~23_combout\))) # (!\EW|myalu|lo[2]~145_combout\ & (\EW|myalu|ShiftRight1~41_combout\)))) # (!\EW|myalu|lo[2]~144_combout\ & 
-- (\EW|myalu|lo[2]~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[2]~144_combout\,
	datab => \EW|myalu|lo[2]~145_combout\,
	datac => \EW|myalu|ShiftRight1~41_combout\,
	datad => \EW|myalu|ShiftRight0~23_combout\,
	combout => \EW|myalu|lo[2]~146_combout\);

-- Location: LCCOMB_X75_Y35_N14
\EW|myalu|lo[2]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~155_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|lo[2]~154_combout\)) # (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[2]~154_combout\ & (\EW|myalu|lo[2]~153_combout\)) # (!\EW|myalu|lo[2]~154_combout\ & 
-- ((\EW|myalu|lo[2]~146_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|myalu|lo[2]~154_combout\,
	datac => \EW|myalu|lo[2]~153_combout\,
	datad => \EW|myalu|lo[2]~146_combout\,
	combout => \EW|myalu|lo[2]~155_combout\);

-- Location: LCCOMB_X74_Y35_N10
\EW|myalu|lo[2]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~142_combout\ = (!\EW|controller|alu_op[3]~6_combout\ & (\EW|myalu|Mult0|auto_generated|w569w\(2) & ((!\EW|controller|alu_op[3]~8_combout\) # (!\EW|controller|alu_op[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~7_combout\,
	datab => \EW|controller|alu_op[3]~6_combout\,
	datac => \EW|myalu|Mult0|auto_generated|w569w\(2),
	datad => \EW|controller|alu_op[3]~8_combout\,
	combout => \EW|myalu|lo[2]~142_combout\);

-- Location: LCCOMB_X75_Y35_N28
\EW|myalu|lo[2]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~156_combout\ = (\EW|myalu|lo[2]~143_combout\ & ((\EW|myalu|lo[2]~155_combout\ & ((\EW|myalu|lo[2]~142_combout\))) # (!\EW|myalu|lo[2]~155_combout\ & (\EW|myalu|Mult1|auto_generated|w513w\(2))))) # (!\EW|myalu|lo[2]~143_combout\ & 
-- (\EW|myalu|lo[2]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[2]~143_combout\,
	datab => \EW|myalu|lo[2]~155_combout\,
	datac => \EW|myalu|Mult1|auto_generated|w513w\(2),
	datad => \EW|myalu|lo[2]~142_combout\,
	combout => \EW|myalu|lo[2]~156_combout\);

-- Location: LCCOMB_X75_Y35_N6
\EW|myalu|lo[2]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~159_combout\ = (\EW|myalu|lo[2]~141_combout\ & ((\EW|myalu|lo[2]~158_combout\) # ((\EW|myalu|lo[2]~157_combout\ & \EW|myalu|lo[2]~156_combout\)))) # (!\EW|myalu|lo[2]~141_combout\ & (\EW|myalu|lo[2]~157_combout\ & 
-- ((\EW|myalu|lo[2]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[2]~141_combout\,
	datab => \EW|myalu|lo[2]~157_combout\,
	datac => \EW|myalu|lo[2]~158_combout\,
	datad => \EW|myalu|lo[2]~156_combout\,
	combout => \EW|myalu|lo[2]~159_combout\);

-- Location: LCCOMB_X76_Y39_N12
\EW|myalu|lo[2]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[2]~341_combout\ = (\EW|myalu|lo[2]~159_combout\) # ((\EW|myalu|Add4~48_combout\ & \EW|myalu|lo[5]~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~48_combout\,
	datac => \EW|myalu|lo[2]~159_combout\,
	datad => \EW|myalu|lo[5]~138_combout\,
	combout => \EW|myalu|lo[2]~341_combout\);

-- Location: FF_X76_Y39_N19
\EW|r_WB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[2]~341_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|r_WB\(2));

-- Location: LCCOMB_X74_Y33_N8
\EW|myalu|hi[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[2]~59_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~32_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Decoder0~0_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~32_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~32_combout\,
	combout => \EW|myalu|hi[2]~59_combout\);

-- Location: LCCOMB_X76_Y39_N30
\EW|myalu|hi[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(2) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[2]~59_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[2]~59_combout\,
	datac => \EW|myalu|hi\(2),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(2));

-- Location: FF_X76_Y39_N25
\EW|hi_WB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(2),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(2));

-- Location: LCCOMB_X76_Y39_N18
\EW|regdata_WB[2]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[2]~84_combout\ = (\EW|regsel_WB\(0) & ((\EW|regsel_WB\(1)) # ((\EW|hi_WB\(2))))) # (!\EW|regsel_WB\(0) & (!\EW|regsel_WB\(1) & (\EW|r_WB\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(0),
	datab => \EW|regsel_WB\(1),
	datac => \EW|r_WB\(2),
	datad => \EW|hi_WB\(2),
	combout => \EW|regdata_WB[2]~84_combout\);

-- Location: LCCOMB_X76_Y39_N4
\EW|regdata_WB[2]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[2]~85_combout\ = (\EW|regsel_WB\(1) & ((\EW|regdata_WB[2]~84_combout\ & ((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a2\))) # (!\EW|regdata_WB[2]~84_combout\ & (\EW|lo_WB\(2))))) # (!\EW|regsel_WB\(1) & 
-- (((\EW|regdata_WB[2]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|lo_WB\(2),
	datab => \EW|regsel_WB\(1),
	datac => \EW|regdata_WB[2]~84_combout\,
	datad => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a2\,
	combout => \EW|regdata_WB[2]~85_combout\);

-- Location: LCCOMB_X68_Y39_N30
\EW|regdata_WB[2]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[2]~86_combout\ = (\EW|regsel_WB\(2) & (\EW|branch_addr_EX\(2))) # (!\EW|regsel_WB\(2) & ((\EW|regdata_WB[2]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regsel_WB\(2),
	datac => \EW|branch_addr_EX\(2),
	datad => \EW|regdata_WB[2]~85_combout\,
	combout => \EW|regdata_WB[2]~86_combout\);

-- Location: FF_X72_Y38_N1
\EW|regis|regfile_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[2]~86_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(15));

-- Location: LCCOMB_X72_Y38_N0
\EW|regis|readdata1[2]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[2]~64_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(15))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(16) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a2\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(16) & (\EW|regis|regfile_rtl_0_bypass\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(16),
	datac => \EW|regis|regfile_rtl_0_bypass\(15),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a2\,
	combout => \EW|regis|readdata1[2]~64_combout\);

-- Location: LCCOMB_X72_Y38_N26
\EW|regis|readdata1[2]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[2]~81_combout\ = (\EW|regis|Equal2~0_combout\ & ((\EW|myfetch|instruction_EX\(21) & ((\EW|regis|readdata1[2]~64_combout\))) # (!\EW|myfetch|instruction_EX\(21) & (!\KEY[2]~input_o\)))) # (!\EW|regis|Equal2~0_combout\ & 
-- (((\EW|regis|readdata1[2]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|readdata1[2]~64_combout\,
	combout => \EW|regis|readdata1[2]~81_combout\);

-- Location: LCCOMB_X63_Y35_N4
\EW|myfetch|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|Add0~0_combout\ = \EW|myfetch|pc\(0) $ (VCC)
-- \EW|myfetch|Add0~1\ = CARRY(\EW|myfetch|pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(0),
	datad => VCC,
	combout => \EW|myfetch|Add0~0_combout\,
	cout => \EW|myfetch|Add0~1\);

-- Location: LCCOMB_X63_Y35_N6
\EW|myfetch|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|Add0~2_combout\ = (\EW|myfetch|pc\(1) & (!\EW|myfetch|Add0~1\)) # (!\EW|myfetch|pc\(1) & ((\EW|myfetch|Add0~1\) # (GND)))
-- \EW|myfetch|Add0~3\ = CARRY((!\EW|myfetch|Add0~1\) # (!\EW|myfetch|pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(1),
	datad => VCC,
	cin => \EW|myfetch|Add0~1\,
	combout => \EW|myfetch|Add0~2_combout\,
	cout => \EW|myfetch|Add0~3\);

-- Location: LCCOMB_X63_Y35_N8
\EW|myfetch|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|Add0~4_combout\ = (\EW|myfetch|pc\(2) & (\EW|myfetch|Add0~3\ $ (GND))) # (!\EW|myfetch|pc\(2) & (!\EW|myfetch|Add0~3\ & VCC))
-- \EW|myfetch|Add0~5\ = CARRY((\EW|myfetch|pc\(2) & !\EW|myfetch|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(2),
	datad => VCC,
	cin => \EW|myfetch|Add0~3\,
	combout => \EW|myfetch|Add0~4_combout\,
	cout => \EW|myfetch|Add0~5\);

-- Location: LCCOMB_X65_Y35_N6
\EW|myfetch|pc~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~10_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & (((\EW|controller|pcsrc_EX[0]~12_combout\)))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & ((\EW|controller|pcsrc_EX[0]~12_combout\ & (\EW|Add1~4_combout\)) # 
-- (!\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|Add0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|pcsrc_EX[1]~2_combout\,
	datab => \EW|Add1~4_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|Add0~4_combout\,
	combout => \EW|myfetch|pc~10_combout\);

-- Location: LCCOMB_X65_Y35_N18
\EW|myfetch|pc~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~11_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & ((\EW|myfetch|pc~10_combout\ & ((\EW|regis|readdata1[2]~81_combout\))) # (!\EW|myfetch|pc~10_combout\ & (\EW|myfetch|instruction_EX\(2))))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & 
-- (((\EW|myfetch|pc~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|pcsrc_EX[1]~2_combout\,
	datab => \EW|myfetch|instruction_EX\(2),
	datac => \EW|regis|readdata1[2]~81_combout\,
	datad => \EW|myfetch|pc~10_combout\,
	combout => \EW|myfetch|pc~11_combout\);

-- Location: FF_X65_Y35_N19
\EW|myfetch|pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|pc~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|pc\(2));

-- Location: LCCOMB_X63_Y38_N20
\EW|myfetch|mem~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~29_combout\ = (\EW|myfetch|pc\(1) & (!\EW|myfetch|pc\(5) & ((\EW|myfetch|pc\(3))))) # (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(5) $ (\EW|myfetch|pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~29_combout\);

-- Location: LCCOMB_X63_Y38_N22
\EW|myfetch|instruction_EX~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~16_combout\ = (!\EW|myfetch|pc\(6) & (!\EW|myfetch|pc\(0) & (\EW|myfetch|pc\(4) & \EW|myfetch|mem~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|mem~29_combout\,
	combout => \EW|myfetch|instruction_EX~16_combout\);

-- Location: LCCOMB_X66_Y36_N26
\EW|myfetch|instruction_EX~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~17_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (\EW|myfetch|instruction_EX~16_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX~7_combout\,
	datac => \EW|myfetch|instruction_EX~16_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~17_combout\);

-- Location: FF_X66_Y36_N27
\EW|myfetch|instruction_EX[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EW|myfetch|instruction_EX~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(26));

-- Location: LCCOMB_X65_Y36_N26
\EW|controller|alu_op~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op~3_combout\ = (\EW|myfetch|instruction_EX\(5) & (((!\EW|myfetch|instruction_EX\(2))))) # (!\EW|myfetch|instruction_EX\(5) & ((\EW|myfetch|instruction_EX\(2)) # ((\EW|myfetch|instruction_EX\(0) & !\EW|myfetch|instruction_EX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(0),
	datab => \EW|myfetch|instruction_EX\(5),
	datac => \EW|myfetch|instruction_EX\(1),
	datad => \EW|myfetch|instruction_EX\(2),
	combout => \EW|controller|alu_op~3_combout\);

-- Location: LCCOMB_X66_Y36_N12
\EW|controller|alu_op[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[2]~4_combout\ = (\EW|controller|Equal0~0_combout\ & ((\EW|myfetch|instruction_EX\(4)) # ((\EW|myfetch|instruction_EX\(3)) # (\EW|controller|alu_op~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(4),
	datab => \EW|myfetch|instruction_EX\(3),
	datac => \EW|controller|alu_op~3_combout\,
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|controller|alu_op[2]~4_combout\);

-- Location: LCCOMB_X66_Y36_N18
\EW|controller|alu_op[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|alu_op[2]~5_combout\ = (\EW|controller|alu_op[2]~4_combout\) # ((\EW|myfetch|instruction_EX\(29) & (\EW|myfetch|instruction_EX\(28) & !\EW|myfetch|instruction_EX\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(29),
	datab => \EW|myfetch|instruction_EX\(28),
	datac => \EW|myfetch|instruction_EX\(26),
	datad => \EW|controller|alu_op[2]~4_combout\,
	combout => \EW|controller|alu_op[2]~5_combout\);

-- Location: LCCOMB_X74_Y32_N30
\EW|myalu|lo[10]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[10]~124_combout\ = (\EW|controller|alu_op[1]~14_combout\) # ((\EW|controller|rdrt[0]~2_combout\ & ((\EW|controller|alu_op[2]~5_combout\) # (\EW|controller|alu_op[0]~21_combout\))) # (!\EW|controller|rdrt[0]~2_combout\ & 
-- (!\EW|controller|alu_op[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|alu_op[0]~21_combout\,
	datad => \EW|controller|alu_op[1]~14_combout\,
	combout => \EW|myalu|lo[10]~124_combout\);

-- Location: LCCOMB_X69_Y36_N12
\EW|myalu|lo[6]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~303_combout\ = (!\EW|controller|alu_op[3]~6_combout\ & (\EW|myalu|Mult0|auto_generated|w569w\(6) & ((!\EW|controller|alu_op[3]~7_combout\) # (!\EW|controller|alu_op[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[3]~8_combout\,
	datab => \EW|controller|alu_op[3]~6_combout\,
	datac => \EW|myalu|Mult0|auto_generated|w569w\(6),
	datad => \EW|controller|alu_op[3]~7_combout\,
	combout => \EW|myalu|lo[6]~303_combout\);

-- Location: LCCOMB_X76_Y35_N28
\EW|myalu|lo[6]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~310_combout\ = (\EW|myalu|lo[10]~102_combout\ & ((\EW|myalu|lo[10]~581_combout\) # (\EW|regis|readdata2[6]~78_combout\ $ (\EW|regis|readdata1[6]~58_combout\)))) # (!\EW|myalu|lo[10]~102_combout\ & (!\EW|myalu|lo[10]~581_combout\ & 
-- (!\EW|regis|readdata2[6]~78_combout\ & !\EW|regis|readdata1[6]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~102_combout\,
	datab => \EW|myalu|lo[10]~581_combout\,
	datac => \EW|regis|readdata2[6]~78_combout\,
	datad => \EW|regis|readdata1[6]~58_combout\,
	combout => \EW|myalu|lo[6]~310_combout\);

-- Location: LCCOMB_X77_Y33_N4
\EW|myalu|ShiftLeft1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~72_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft1~35_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft1~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|ShiftLeft1~35_combout\,
	datad => \EW|myalu|ShiftLeft1~39_combout\,
	combout => \EW|myalu|ShiftLeft1~72_combout\);

-- Location: LCCOMB_X76_Y33_N26
\EW|myalu|lo~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~604_combout\ = (\EW|regis|regfile~32_combout\ & (\EW|regis|readdata1[6]~58_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~32_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|readdata1[6]~58_combout\,
	combout => \EW|myalu|lo~604_combout\);

-- Location: LCCOMB_X77_Y31_N26
\EW|myalu|lo[6]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~308_combout\ = (\EW|myalu|lo[10]~106_combout\ & ((\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|ShiftLeft1~72_combout\)) # (!\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|lo~604_combout\))))) # (!\EW|myalu|lo[10]~106_combout\ & 
-- (!\EW|controller|alu_op[3]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~106_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|ShiftLeft1~72_combout\,
	datad => \EW|myalu|lo~604_combout\,
	combout => \EW|myalu|lo[6]~308_combout\);

-- Location: LCCOMB_X77_Y31_N4
\EW|myalu|lo[6]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~309_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (((\EW|myalu|lo[6]~308_combout\)))) # (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo[6]~308_combout\ & (\EW|myalu|lo~603_combout\)) # (!\EW|myalu|lo[6]~308_combout\ & 
-- ((\EW|myalu|ShiftRight0~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo~603_combout\,
	datab => \EW|controller|alu_op[0]~21_combout\,
	datac => \EW|myalu|lo[6]~308_combout\,
	datad => \EW|myalu|ShiftRight0~95_combout\,
	combout => \EW|myalu|lo[6]~309_combout\);

-- Location: LCCOMB_X76_Y34_N10
\EW|myalu|lo[6]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~311_combout\ = (\EW|myalu|lo[10]~581_combout\ & ((\EW|myalu|lo[6]~310_combout\ & (\EW|myalu|ShiftRight1~69_combout\)) # (!\EW|myalu|lo[6]~310_combout\ & ((\EW|myalu|lo[6]~309_combout\))))) # (!\EW|myalu|lo[10]~581_combout\ & 
-- (((\EW|myalu|lo[6]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~69_combout\,
	datab => \EW|myalu|lo[10]~581_combout\,
	datac => \EW|myalu|lo[6]~310_combout\,
	datad => \EW|myalu|lo[6]~309_combout\,
	combout => \EW|myalu|lo[6]~311_combout\);

-- Location: LCCOMB_X76_Y34_N24
\EW|myalu|lo[6]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~312_combout\ = (\EW|myalu|lo[5]~260_combout\ & (((\EW|myalu|lo[5]~259_combout\)))) # (!\EW|myalu|lo[5]~260_combout\ & ((\EW|myalu|lo[5]~259_combout\ & (\EW|myalu|ShiftRight1~43_combout\)) # (!\EW|myalu|lo[5]~259_combout\ & 
-- ((\EW|myalu|lo[6]~311_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~43_combout\,
	datab => \EW|myalu|lo[5]~260_combout\,
	datac => \EW|myalu|lo[5]~259_combout\,
	datad => \EW|myalu|lo[6]~311_combout\,
	combout => \EW|myalu|lo[6]~312_combout\);

-- Location: LCCOMB_X76_Y34_N6
\EW|myalu|lo[6]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~313_combout\ = (\EW|myalu|lo[5]~260_combout\ & ((\EW|myalu|lo[6]~312_combout\ & (\EW|myalu|ShiftRight1~70_combout\)) # (!\EW|myalu|lo[6]~312_combout\ & ((\EW|myalu|ShiftRight0~16_combout\))))) # (!\EW|myalu|lo[5]~260_combout\ & 
-- (((\EW|myalu|lo[6]~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~70_combout\,
	datab => \EW|myalu|lo[5]~260_combout\,
	datac => \EW|myalu|ShiftRight0~16_combout\,
	datad => \EW|myalu|lo[6]~312_combout\,
	combout => \EW|myalu|lo[6]~313_combout\);

-- Location: LCCOMB_X68_Y30_N24
\EW|myalu|ShiftLeft0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~50_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftLeft0~23_combout\))) # (!\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftLeft0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftLeft0~26_combout\,
	datad => \EW|myalu|ShiftLeft0~23_combout\,
	combout => \EW|myalu|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X66_Y32_N0
\EW|myalu|lo~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~304_combout\ = \EW|myfetch|instruction_EX\(6) $ (\EW|regis|readdata1[6]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myfetch|instruction_EX\(6),
	datad => \EW|regis|readdata1[6]~58_combout\,
	combout => \EW|myalu|lo~304_combout\);

-- Location: LCCOMB_X66_Y32_N12
\EW|myalu|lo[6]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~306_combout\ = (\EW|myalu|lo[6]~305_combout\ & (((\EW|myalu|lo~304_combout\)) # (!\EW|myalu|lo[10]~121_combout\))) # (!\EW|myalu|lo[6]~305_combout\ & (\EW|myalu|lo[10]~121_combout\ & (\EW|myalu|ShiftLeft0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[6]~305_combout\,
	datab => \EW|myalu|lo[10]~121_combout\,
	datac => \EW|myalu|ShiftLeft0~50_combout\,
	datad => \EW|myalu|lo~304_combout\,
	combout => \EW|myalu|lo[6]~306_combout\);

-- Location: LCCOMB_X67_Y33_N4
\EW|myalu|lo[6]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~307_combout\ = (\EW|myalu|lo[6]~306_combout\ & \EW|controller|alu_op[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|lo[6]~306_combout\,
	datad => \EW|controller|alu_op[2]~5_combout\,
	combout => \EW|myalu|lo[6]~307_combout\);

-- Location: LCCOMB_X68_Y36_N26
\EW|myalu|lo[6]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~314_combout\ = (\EW|myalu|lo[5]~254_combout\ & (\EW|myalu|lo[5]~255_combout\)) # (!\EW|myalu|lo[5]~254_combout\ & ((\EW|myalu|lo[5]~255_combout\ & (\EW|myalu|lo[6]~313_combout\)) # (!\EW|myalu|lo[5]~255_combout\ & 
-- ((\EW|myalu|lo[6]~307_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[5]~254_combout\,
	datab => \EW|myalu|lo[5]~255_combout\,
	datac => \EW|myalu|lo[6]~313_combout\,
	datad => \EW|myalu|lo[6]~307_combout\,
	combout => \EW|myalu|lo[6]~314_combout\);

-- Location: LCCOMB_X68_Y36_N12
\EW|myalu|lo[6]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~315_combout\ = (\EW|myalu|lo[5]~598_combout\ & ((\EW|myalu|lo[6]~314_combout\ & (\EW|myalu|lo[6]~303_combout\)) # (!\EW|myalu|lo[6]~314_combout\ & ((\EW|myalu|Mult1|auto_generated|w513w\(6)))))) # (!\EW|myalu|lo[5]~598_combout\ & 
-- (((\EW|myalu|lo[6]~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[5]~598_combout\,
	datab => \EW|myalu|lo[6]~303_combout\,
	datac => \EW|myalu|lo[6]~314_combout\,
	datad => \EW|myalu|Mult1|auto_generated|w513w\(6),
	combout => \EW|myalu|lo[6]~315_combout\);

-- Location: LCCOMB_X68_Y36_N30
\EW|myalu|lo[6]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[6]~316_combout\ = (\EW|myalu|lo[5]~138_combout\ & (((\EW|myalu|Add4~56_combout\)))) # (!\EW|myalu|lo[5]~138_combout\ & (\EW|myalu|lo[10]~124_combout\ & ((\EW|myalu|lo[6]~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[5]~138_combout\,
	datab => \EW|myalu|lo[10]~124_combout\,
	datac => \EW|myalu|Add4~56_combout\,
	datad => \EW|myalu|lo[6]~315_combout\,
	combout => \EW|myalu|lo[6]~316_combout\);

-- Location: LCCOMB_X73_Y34_N6
\EW|myalu|lo[9]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[9]~208_combout\ = (\EW|myalu|lo[10]~116_combout\ & ((\EW|myalu|lo[10]~125_combout\ & ((\EW|myalu|Add4~62_combout\))) # (!\EW|myalu|lo[10]~125_combout\ & (\EW|myalu|lo[9]~592_combout\)))) # (!\EW|myalu|lo[10]~116_combout\ & 
-- (((!\EW|myalu|lo[10]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[9]~592_combout\,
	datab => \EW|myalu|lo[10]~116_combout\,
	datac => \EW|myalu|lo[10]~125_combout\,
	datad => \EW|myalu|Add4~62_combout\,
	combout => \EW|myalu|lo[9]~208_combout\);

-- Location: LCCOMB_X73_Y33_N26
\EW|myalu|lo[9]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[9]~201_combout\ = (\EW|myalu|lo[10]~581_combout\ & (((\EW|myalu|lo[10]~102_combout\)))) # (!\EW|myalu|lo[10]~581_combout\ & ((\EW|regis|readdata1[9]~53_combout\ & (\EW|myalu|lo[10]~102_combout\ & !\EW|regis|readdata2[9]~75_combout\)) # 
-- (!\EW|regis|readdata1[9]~53_combout\ & (\EW|myalu|lo[10]~102_combout\ $ (!\EW|regis|readdata2[9]~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~581_combout\,
	datab => \EW|regis|readdata1[9]~53_combout\,
	datac => \EW|myalu|lo[10]~102_combout\,
	datad => \EW|regis|readdata2[9]~75_combout\,
	combout => \EW|myalu|lo[9]~201_combout\);

-- Location: LCCOMB_X79_Y35_N8
\EW|myalu|lo~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~591_combout\ = (\EW|regis|regfile~27_combout\ & (\EW|regis|readdata1[9]~53_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~27_combout\,
	datab => \EW|myfetch|instruction_EX\(16),
	datac => \EW|regis|Equal3~0_combout\,
	datad => \EW|regis|readdata1[9]~53_combout\,
	combout => \EW|myalu|lo~591_combout\);

-- Location: LCCOMB_X79_Y35_N30
\EW|myalu|lo[9]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[9]~199_combout\ = (\EW|myalu|lo[10]~106_combout\ & ((\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|ShiftLeft1~57_combout\))) # (!\EW|controller|alu_op[3]~9_combout\ & (\EW|myalu|lo~591_combout\)))) # (!\EW|myalu|lo[10]~106_combout\ & 
-- (!\EW|controller|alu_op[3]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~106_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo~591_combout\,
	datad => \EW|myalu|ShiftLeft1~57_combout\,
	combout => \EW|myalu|lo[9]~199_combout\);

-- Location: LCCOMB_X73_Y32_N2
\EW|myalu|lo~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo~590_combout\ = (\EW|regis|readdata1[9]~53_combout\) # ((\EW|regis|regfile~27_combout\ & ((\EW|myfetch|instruction_EX\(16)) # (\EW|regis|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(16),
	datab => \EW|regis|Equal3~0_combout\,
	datac => \EW|regis|readdata1[9]~53_combout\,
	datad => \EW|regis|regfile~27_combout\,
	combout => \EW|myalu|lo~590_combout\);

-- Location: LCCOMB_X73_Y33_N20
\EW|myalu|lo[9]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[9]~200_combout\ = (\EW|controller|alu_op[0]~21_combout\ & (\EW|myalu|lo[9]~199_combout\)) # (!\EW|controller|alu_op[0]~21_combout\ & ((\EW|myalu|lo[9]~199_combout\ & (\EW|myalu|lo~590_combout\)) # (!\EW|myalu|lo[9]~199_combout\ & 
-- ((\EW|myalu|ShiftRight0~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[0]~21_combout\,
	datab => \EW|myalu|lo[9]~199_combout\,
	datac => \EW|myalu|lo~590_combout\,
	datad => \EW|myalu|ShiftRight0~57_combout\,
	combout => \EW|myalu|lo[9]~200_combout\);

-- Location: LCCOMB_X73_Y33_N14
\EW|myalu|lo[9]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[9]~202_combout\ = (\EW|myalu|lo[10]~581_combout\ & ((\EW|myalu|lo[9]~201_combout\ & (\EW|myalu|ShiftRight1~59_combout\)) # (!\EW|myalu|lo[9]~201_combout\ & ((\EW|myalu|lo[9]~200_combout\))))) # (!\EW|myalu|lo[10]~581_combout\ & 
-- (((\EW|myalu|lo[9]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~581_combout\,
	datab => \EW|myalu|ShiftRight1~59_combout\,
	datac => \EW|myalu|lo[9]~201_combout\,
	datad => \EW|myalu|lo[9]~200_combout\,
	combout => \EW|myalu|lo[9]~202_combout\);

-- Location: LCCOMB_X73_Y34_N16
\EW|myalu|lo[9]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[9]~203_combout\ = (\EW|myalu|lo[10]~112_combout\ & (\EW|myalu|lo[10]~111_combout\ & ((\EW|myalu|Mult0|auto_generated|w569w\(9))))) # (!\EW|myalu|lo[10]~112_combout\ & (((\EW|myalu|lo[9]~202_combout\)) # (!\EW|myalu|lo[10]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~112_combout\,
	datab => \EW|myalu|lo[10]~111_combout\,
	datac => \EW|myalu|lo[9]~202_combout\,
	datad => \EW|myalu|Mult0|auto_generated|w569w\(9),
	combout => \EW|myalu|lo[9]~203_combout\);

-- Location: LCCOMB_X75_Y33_N20
\EW|myalu|ShiftRight0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight0~44_combout\ = (\EW|regis|Equal3~1_combout\ & ((\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myalu|ShiftRight0~40_combout\)) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|ShiftRight0~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|Equal3~1_combout\,
	datab => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myalu|ShiftRight0~40_combout\,
	datad => \EW|myalu|ShiftRight0~43_combout\,
	combout => \EW|myalu|ShiftRight0~44_combout\);

-- Location: LCCOMB_X74_Y34_N16
\EW|myalu|lo[9]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[9]~204_combout\ = (\EW|myalu|lo[10]~100_combout\ & (((\EW|myalu|lo[9]~203_combout\)))) # (!\EW|myalu|lo[10]~100_combout\ & ((\EW|myalu|lo[9]~203_combout\ & (\EW|myalu|ShiftRight0~49_combout\)) # (!\EW|myalu|lo[9]~203_combout\ & 
-- ((\EW|myalu|ShiftRight0~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[10]~100_combout\,
	datab => \EW|myalu|ShiftRight0~49_combout\,
	datac => \EW|myalu|lo[9]~203_combout\,
	datad => \EW|myalu|ShiftRight0~44_combout\,
	combout => \EW|myalu|lo[9]~204_combout\);

-- Location: LCCOMB_X74_Y34_N20
\EW|myalu|lo[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo\(9) = (\EW|myalu|lo[10]~117_combout\ & ((\EW|myalu|lo[9]~208_combout\ & ((\EW|myalu|lo[9]~204_combout\))) # (!\EW|myalu|lo[9]~208_combout\ & (\EW|myalu|Mult1|auto_generated|w513w\(9))))) # (!\EW|myalu|lo[10]~117_combout\ & 
-- (((\EW|myalu|lo[9]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Mult1|auto_generated|w513w\(9),
	datab => \EW|myalu|lo[10]~117_combout\,
	datac => \EW|myalu|lo[9]~208_combout\,
	datad => \EW|myalu|lo[9]~204_combout\,
	combout => \EW|myalu|lo\(9));

-- Location: LCCOMB_X76_Y38_N24
\EW|datMem|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|always0~1_combout\ = (!\EW|myalu|lo\(8) & (!\EW|myalu|lo\(9) & (!\EW|myalu|lo\(10) & !\EW|myalu|lo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo\(8),
	datab => \EW|myalu|lo\(9),
	datac => \EW|myalu|lo\(10),
	datad => \EW|myalu|lo\(11),
	combout => \EW|datMem|always0~1_combout\);

-- Location: LCCOMB_X68_Y32_N4
\EW|myalu|lo[0]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~221_combout\ = (\EW|myalu|Add4~44_combout\ & \EW|myalu|lo[0]~118_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|Add4~44_combout\,
	datad => \EW|myalu|lo[0]~118_combout\,
	combout => \EW|myalu|lo[0]~221_combout\);

-- Location: LCCOMB_X68_Y32_N8
\EW|myalu|lo[0]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~225_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult0|auto_generated|w569w\(0))))) # (!\EW|controller|alu_op[2]~5_combout\ & (!\EW|regis|readdata1[0]~83_combout\ & (!\EW|regis|readdata2[0]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|regis|readdata1[0]~83_combout\,
	datac => \EW|regis|readdata2[0]~67_combout\,
	datad => \EW|myalu|Mult0|auto_generated|w569w\(0),
	combout => \EW|myalu|lo[0]~225_combout\);

-- Location: LCCOMB_X68_Y32_N10
\EW|myalu|lo[0]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~222_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult1|auto_generated|w513w\(0))))) # (!\EW|controller|alu_op[2]~5_combout\ & (\EW|regis|readdata2[0]~67_combout\ $ (((\EW|regis|readdata1[0]~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datab => \EW|regis|readdata2[0]~67_combout\,
	datac => \EW|myalu|Mult1|auto_generated|w513w\(0),
	datad => \EW|regis|readdata1[0]~83_combout\,
	combout => \EW|myalu|lo[0]~222_combout\);

-- Location: LCCOMB_X68_Y32_N18
\EW|myalu|lo[0]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~226_combout\ = (\EW|myalu|lo[0]~224_combout\ & (((\EW|myalu|lo[0]~225_combout\)) # (!\EW|controller|alu_op[1]~14_combout\))) # (!\EW|myalu|lo[0]~224_combout\ & (\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|lo[0]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[0]~224_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|lo[0]~225_combout\,
	datad => \EW|myalu|lo[0]~222_combout\,
	combout => \EW|myalu|lo[0]~226_combout\);

-- Location: LCCOMB_X68_Y32_N28
\EW|myalu|lo[0]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[0]~227_combout\ = (\EW|controller|rdrt[0]~2_combout\ & ((\EW|controller|alu_op[3]~9_combout\) # ((\EW|myalu|lo[0]~221_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (!\EW|controller|alu_op[3]~9_combout\ & 
-- ((\EW|myalu|lo[0]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[0]~221_combout\,
	datad => \EW|myalu|lo[0]~226_combout\,
	combout => \EW|myalu|lo[0]~227_combout\);

-- Location: LCCOMB_X76_Y38_N8
\EW|datMem|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|always0~2_combout\ = (!\EW|myalu|lo[1]~245_combout\ & ((!\EW|myalu|lo[0]~227_combout\) # (!\EW|myalu|lo[0]~252_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[0]~252_combout\,
	datac => \EW|myalu|lo[1]~245_combout\,
	datad => \EW|myalu|lo[0]~227_combout\,
	combout => \EW|datMem|always0~2_combout\);

-- Location: LCCOMB_X76_Y38_N10
\EW|datMem|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|always0~3_combout\ = (\EW|datMem|always0~2_combout\ & ((\EW|myalu|lo[0]~227_combout\ & (\EW|controller|alu_op[3]~9_combout\)) # (!\EW|myalu|lo[0]~227_combout\ & ((!\EW|myalu|Add1~71_combout\) # (!\EW|controller|alu_op[3]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[0]~227_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|datMem|always0~2_combout\,
	datad => \EW|myalu|Add1~71_combout\,
	combout => \EW|datMem|always0~3_combout\);

-- Location: LCCOMB_X76_Y38_N0
\EW|datMem|always0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|always0~4_combout\ = (!\EW|myalu|lo[4]~288_combout\ & (\EW|datMem|always0~1_combout\ & (!\EW|myalu|lo[7]~272_combout\ & \EW|datMem|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[4]~288_combout\,
	datab => \EW|datMem|always0~1_combout\,
	datac => \EW|myalu|lo[7]~272_combout\,
	datad => \EW|datMem|always0~3_combout\,
	combout => \EW|datMem|always0~4_combout\);

-- Location: LCCOMB_X75_Y39_N4
\EW|datMem|always0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|always0~5_combout\ = (\EW|datMem|always0~0_combout\ & (!\EW|myalu|lo[6]~316_combout\ & (!\EW|myalu|lo[5]~302_combout\ & \EW|datMem|always0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|datMem|always0~0_combout\,
	datab => \EW|myalu|lo[6]~316_combout\,
	datac => \EW|myalu|lo[5]~302_combout\,
	datad => \EW|datMem|always0~4_combout\,
	combout => \EW|datMem|always0~5_combout\);

-- Location: LCCOMB_X66_Y35_N30
\EW|controller|pcsrc_EX[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[0]~4_combout\ = (!\EW|myalu|lo[28]~367_combout\ & (!\EW|myalu|lo[29]~382_combout\ & ((!\EW|myalu|lo[28]~359_combout\) # (!\EW|myalu|lo[28]~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[28]~610_combout\,
	datab => \EW|myalu|lo[28]~367_combout\,
	datac => \EW|myalu|lo[28]~359_combout\,
	datad => \EW|myalu|lo[29]~382_combout\,
	combout => \EW|controller|pcsrc_EX[0]~4_combout\);

-- Location: LCCOMB_X76_Y37_N16
\EW|myalu|ShiftLeft1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft1~26_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (((\EW|regis|Equal3~1_combout\ & \EW|myalu|lo[23]~104_combout\)))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|ShiftLeft1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftLeft1~25_combout\,
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|regis|Equal3~1_combout\,
	datad => \EW|myalu|lo[23]~104_combout\,
	combout => \EW|myalu|ShiftLeft1~26_combout\);

-- Location: LCCOMB_X77_Y37_N16
\EW|myalu|lo[31]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~398_combout\ = (\EW|controller|alu_shamt[0]~1_combout\ & ((\EW|controller|alu_shamt[1]~0_combout\ & ((\EW|regis|regfile~4_combout\))) # (!\EW|controller|alu_shamt[1]~0_combout\ & (\EW|regis|regfile~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[0]~1_combout\,
	datab => \EW|controller|alu_shamt[1]~0_combout\,
	datac => \EW|regis|regfile~5_combout\,
	datad => \EW|regis|regfile~4_combout\,
	combout => \EW|myalu|lo[31]~398_combout\);

-- Location: LCCOMB_X77_Y36_N10
\EW|myalu|ShiftRight1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftRight1~74_combout\ = (\EW|myfetch|instruction_EX\(7) & (!\EW|myfetch|instruction_EX\(6) & (\EW|regis|regfile~6_combout\ & \EW|controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(7),
	datab => \EW|myfetch|instruction_EX\(6),
	datac => \EW|regis|regfile~6_combout\,
	datad => \EW|controller|Equal0~0_combout\,
	combout => \EW|myalu|ShiftRight1~74_combout\);

-- Location: LCCOMB_X77_Y37_N6
\EW|myalu|lo[31]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~399_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (((\EW|myalu|ShiftLeft1~115_combout\)))) # (!\EW|controller|alu_shamt[2]~2_combout\ & ((\EW|myalu|lo[31]~398_combout\) # ((\EW|myalu|ShiftRight1~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datab => \EW|myalu|lo[31]~398_combout\,
	datac => \EW|myalu|ShiftLeft1~115_combout\,
	datad => \EW|myalu|ShiftRight1~74_combout\,
	combout => \EW|myalu|lo[31]~399_combout\);

-- Location: LCCOMB_X76_Y37_N20
\EW|myalu|lo[31]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~401_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & ((\EW|myalu|lo[31]~399_combout\))) # (!\EW|controller|alu_shamt[3]~3_combout\ & (\EW|myalu|lo[31]~400_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|myalu|lo[31]~400_combout\,
	datad => \EW|myalu|lo[31]~399_combout\,
	combout => \EW|myalu|lo[31]~401_combout\);

-- Location: LCCOMB_X72_Y35_N30
\EW|myalu|lo[31]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~402_combout\ = (\EW|myalu|lo[18]~98_combout\ & (((\EW|myalu|lo[31]~401_combout\ & \EW|regis|Equal3~1_combout\)))) # (!\EW|myalu|lo[18]~98_combout\ & (\EW|myalu|ShiftLeft1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~98_combout\,
	datab => \EW|myalu|ShiftLeft1~26_combout\,
	datac => \EW|myalu|lo[31]~401_combout\,
	datad => \EW|regis|Equal3~1_combout\,
	combout => \EW|myalu|lo[31]~402_combout\);

-- Location: LCCOMB_X69_Y35_N14
\EW|myalu|lo[31]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~403_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & ((\EW|myalu|lo[31]~397_combout\) # ((\EW|myalu|lo[0]~220_combout\ & \EW|myalu|lo[31]~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[31]~397_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|lo[0]~220_combout\,
	datad => \EW|myalu|lo[31]~402_combout\,
	combout => \EW|myalu|lo[31]~403_combout\);

-- Location: LCCOMB_X68_Y33_N18
\EW|myalu|Add4~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~159_combout\ = (\EW|myalu|Add4~80_combout\ & (\EW|myfetch|instruction_EX\(15))) # (!\EW|myalu|Add4~80_combout\ & ((\EW|myalu|Add4~169_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~80_combout\,
	datab => \EW|myfetch|instruction_EX\(15),
	datad => \EW|myalu|Add4~169_combout\,
	combout => \EW|myalu|Add4~159_combout\);

-- Location: LCCOMB_X67_Y34_N16
\EW|myalu|Add4~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~157_combout\ = (!\EW|controller|alu_op[2]~5_combout\ & (\EW|controller|alu_op[3]~9_combout\ & \EW|controller|rdrt[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|controller|alu_op[3]~9_combout\,
	datad => \EW|controller|rdrt[0]~2_combout\,
	combout => \EW|myalu|Add4~157_combout\);

-- Location: LCCOMB_X67_Y34_N2
\EW|myalu|Add4~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~158_combout\ = (\EW|myalu|Add4~156_combout\) # ((\EW|myalu|Add4~157_combout\ & (\EW|myalu|Add4~169_combout\ & \EW|myalu|lo[0]~220_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~156_combout\,
	datab => \EW|myalu|Add4~157_combout\,
	datac => \EW|myalu|Add4~169_combout\,
	datad => \EW|myalu|lo[0]~220_combout\,
	combout => \EW|myalu|Add4~158_combout\);

-- Location: LCCOMB_X68_Y33_N16
\EW|myalu|Add4~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~160_combout\ = \EW|myalu|Add4~159_combout\ $ (\EW|myalu|Add4~153\ $ (!\EW|myalu|Add4~158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|Add4~159_combout\,
	datad => \EW|myalu|Add4~158_combout\,
	cin => \EW|myalu|Add4~153\,
	combout => \EW|myalu|Add4~160_combout\);

-- Location: LCCOMB_X69_Y35_N24
\EW|myalu|lo[31]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~404_combout\ = (\EW|myalu|lo[0]~118_combout\ & \EW|myalu|Add4~160_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|lo[0]~118_combout\,
	datad => \EW|myalu|Add4~160_combout\,
	combout => \EW|myalu|lo[31]~404_combout\);

-- Location: LCCOMB_X69_Y35_N8
\EW|myalu|Add4~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~163_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult0|auto_generated|op_1~26_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & (!\EW|myalu|Add4~169_combout\ & (!\EW|myalu|Add4~168_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~169_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|Add4~168_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~26_combout\,
	combout => \EW|myalu|Add4~163_combout\);

-- Location: LCCOMB_X69_Y35_N2
\EW|myalu|Add4~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|Add4~162_combout\ = (\EW|controller|alu_op[2]~5_combout\ & (((\EW|myalu|Mult1|auto_generated|op_1~26_combout\)))) # (!\EW|controller|alu_op[2]~5_combout\ & (\EW|myalu|Add4~169_combout\ $ ((\EW|myalu|Add4~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Add4~169_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|Add4~168_combout\,
	datad => \EW|myalu|Mult1|auto_generated|op_1~26_combout\,
	combout => \EW|myalu|Add4~162_combout\);

-- Location: LCCOMB_X69_Y35_N6
\EW|myalu|lo[31]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~407_combout\ = (\EW|myalu|lo[31]~406_combout\ & (((\EW|myalu|Add4~163_combout\)) # (!\EW|controller|alu_op[1]~14_combout\))) # (!\EW|myalu|lo[31]~406_combout\ & (\EW|controller|alu_op[1]~14_combout\ & ((\EW|myalu|Add4~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[31]~406_combout\,
	datab => \EW|controller|alu_op[1]~14_combout\,
	datac => \EW|myalu|Add4~163_combout\,
	datad => \EW|myalu|Add4~162_combout\,
	combout => \EW|myalu|lo[31]~407_combout\);

-- Location: LCCOMB_X69_Y35_N0
\EW|myalu|lo[31]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~408_combout\ = (\EW|controller|rdrt[0]~2_combout\ & ((\EW|controller|alu_op[3]~9_combout\) # ((\EW|myalu|lo[31]~404_combout\)))) # (!\EW|controller|rdrt[0]~2_combout\ & (!\EW|controller|alu_op[3]~9_combout\ & 
-- ((\EW|myalu|lo[31]~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|rdrt[0]~2_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[31]~404_combout\,
	datad => \EW|myalu|lo[31]~407_combout\,
	combout => \EW|myalu|lo[31]~408_combout\);

-- Location: LCCOMB_X69_Y35_N18
\EW|myalu|lo[31]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[31]~412_combout\ = (\EW|controller|alu_op[3]~9_combout\ & ((\EW|myalu|lo[31]~408_combout\ & (\EW|myalu|lo[31]~411_combout\)) # (!\EW|myalu|lo[31]~408_combout\ & ((\EW|myalu|lo[31]~403_combout\))))) # (!\EW|controller|alu_op[3]~9_combout\ & 
-- (((\EW|myalu|lo[31]~408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[31]~411_combout\,
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|myalu|lo[31]~403_combout\,
	datad => \EW|myalu|lo[31]~408_combout\,
	combout => \EW|myalu|lo[31]~412_combout\);

-- Location: LCCOMB_X65_Y34_N2
\EW|controller|pcsrc_EX[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[0]~6_combout\ = (!\EW|myfetch|instruction_EX\(26) & (!\EW|myfetch|instruction_EX\(27) & (\EW|myfetch|instruction_EX\(28) & !\EW|myfetch|instruction_EX\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|myfetch|instruction_EX\(27),
	datac => \EW|myfetch|instruction_EX\(28),
	datad => \EW|myfetch|instruction_EX\(29),
	combout => \EW|controller|pcsrc_EX[0]~6_combout\);

-- Location: LCCOMB_X68_Y31_N22
\EW|myalu|ShiftLeft0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|ShiftLeft0~60_combout\ = (\EW|controller|alu_shamt[2]~2_combout\ & (\EW|myfetch|instruction_EX\(7) & \EW|myalu|ShiftLeft0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[2]~2_combout\,
	datac => \EW|myfetch|instruction_EX\(7),
	datad => \EW|myalu|ShiftLeft0~9_combout\,
	combout => \EW|myalu|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X69_Y30_N22
\EW|myalu|lo[21]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~524_combout\ = (\EW|controller|alu_shamt[3]~3_combout\ & (\EW|controller|alu_op[1]~14_combout\ & \EW|myalu|ShiftLeft0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|alu_shamt[3]~3_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|ShiftLeft0~48_combout\,
	combout => \EW|myalu|lo[21]~524_combout\);

-- Location: LCCOMB_X68_Y31_N24
\EW|myalu|lo[21]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~525_combout\ = (\EW|myalu|lo[18]~485_combout\ & ((\EW|myalu|lo[18]~484_combout\ & ((\EW|myalu|lo[21]~524_combout\))) # (!\EW|myalu|lo[18]~484_combout\ & (\EW|regis|readdata1[21]~93_combout\)))) # (!\EW|myalu|lo[18]~485_combout\ & 
-- (((\EW|myalu|lo[18]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[21]~93_combout\,
	datab => \EW|myalu|lo[21]~524_combout\,
	datac => \EW|myalu|lo[18]~485_combout\,
	datad => \EW|myalu|lo[18]~484_combout\,
	combout => \EW|myalu|lo[21]~525_combout\);

-- Location: LCCOMB_X68_Y31_N26
\EW|myalu|lo[21]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~526_combout\ = (\EW|myalu|lo[18]~482_combout\ & ((\EW|myalu|lo[21]~525_combout\ & ((\EW|myalu|ShiftLeft0~60_combout\))) # (!\EW|myalu|lo[21]~525_combout\ & (\EW|myalu|ShiftLeft0~55_combout\)))) # (!\EW|myalu|lo[18]~482_combout\ & 
-- (((\EW|myalu|lo[21]~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~482_combout\,
	datab => \EW|myalu|ShiftLeft0~55_combout\,
	datac => \EW|myalu|ShiftLeft0~60_combout\,
	datad => \EW|myalu|lo[21]~525_combout\,
	combout => \EW|myalu|lo[21]~526_combout\);

-- Location: LCCOMB_X72_Y31_N16
\EW|myalu|lo[18]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[18]~477_combout\ = (\EW|controller|alu_op[3]~9_combout\ & ((!\EW|myalu|lo[18]~98_combout\) # (!\EW|controller|alu_op[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|controller|alu_op[3]~9_combout\,
	datac => \EW|controller|alu_op[1]~14_combout\,
	datad => \EW|myalu|lo[18]~98_combout\,
	combout => \EW|myalu|lo[18]~477_combout\);

-- Location: LCCOMB_X69_Y31_N20
\EW|myalu|lo[21]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~521_combout\ = (\EW|myalu|lo[21]~520_combout\ & (((\EW|myalu|Mult0|auto_generated|op_1~6_combout\)) # (!\EW|controller|alu_op[2]~5_combout\))) # (!\EW|myalu|lo[21]~520_combout\ & (\EW|controller|alu_op[2]~5_combout\ & 
-- (\EW|myalu|Mult1|auto_generated|op_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[21]~520_combout\,
	datab => \EW|controller|alu_op[2]~5_combout\,
	datac => \EW|myalu|Mult1|auto_generated|op_1~6_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~6_combout\,
	combout => \EW|myalu|lo[21]~521_combout\);

-- Location: LCCOMB_X69_Y31_N6
\EW|myalu|lo[21]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~522_combout\ = (\EW|myalu|lo[18]~477_combout\ & (((\EW|myalu|lo[18]~618_combout\)))) # (!\EW|myalu|lo[18]~477_combout\ & ((\EW|myalu|lo[18]~618_combout\ & (\EW|myalu|ShiftRight1~82_combout\)) # (!\EW|myalu|lo[18]~618_combout\ & 
-- ((\EW|myalu|lo[21]~521_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|ShiftRight1~82_combout\,
	datab => \EW|myalu|lo[18]~477_combout\,
	datac => \EW|myalu|lo[18]~618_combout\,
	datad => \EW|myalu|lo[21]~521_combout\,
	combout => \EW|myalu|lo[21]~522_combout\);

-- Location: LCCOMB_X69_Y31_N16
\EW|myalu|lo[21]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~523_combout\ = (\EW|myalu|lo[18]~477_combout\ & ((\EW|myalu|lo[21]~522_combout\ & ((\EW|myalu|Add4~168_combout\))) # (!\EW|myalu|lo[21]~522_combout\ & (\EW|myalu|lo[21]~519_combout\)))) # (!\EW|myalu|lo[18]~477_combout\ & 
-- (((\EW|myalu|lo[21]~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[21]~519_combout\,
	datab => \EW|myalu|lo[18]~477_combout\,
	datac => \EW|myalu|Add4~168_combout\,
	datad => \EW|myalu|lo[21]~522_combout\,
	combout => \EW|myalu|lo[21]~523_combout\);

-- Location: LCCOMB_X69_Y31_N10
\EW|myalu|lo[21]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~527_combout\ = (\EW|myalu|lo[18]~490_combout\ & ((\EW|myalu|lo[18]~488_combout\ & ((\EW|myalu|lo[21]~523_combout\))) # (!\EW|myalu|lo[18]~488_combout\ & (\EW|myalu|lo[21]~526_combout\)))) # (!\EW|myalu|lo[18]~490_combout\ & 
-- (!\EW|myalu|lo[18]~488_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~490_combout\,
	datab => \EW|myalu|lo[18]~488_combout\,
	datac => \EW|myalu|lo[21]~526_combout\,
	datad => \EW|myalu|lo[21]~523_combout\,
	combout => \EW|myalu|lo[21]~527_combout\);

-- Location: LCCOMB_X69_Y31_N24
\EW|myalu|lo[21]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~528_combout\ = (\EW|regis|readdata1[21]~93_combout\ & ((\EW|myalu|lo[21]~527_combout\) # ((\EW|myalu|lo[18]~489_combout\ & \EW|regis|readdata2[21]~89_combout\)))) # (!\EW|regis|readdata1[21]~93_combout\ & (\EW|myalu|lo[21]~527_combout\ & 
-- ((\EW|regis|readdata2[21]~89_combout\) # (!\EW|myalu|lo[18]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[21]~93_combout\,
	datab => \EW|myalu|lo[18]~489_combout\,
	datac => \EW|regis|readdata2[21]~89_combout\,
	datad => \EW|myalu|lo[21]~527_combout\,
	combout => \EW|myalu|lo[21]~528_combout\);

-- Location: LCCOMB_X69_Y31_N22
\EW|myalu|lo[21]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|lo[21]~623_combout\ = (\EW|myalu|lo[18]~363_combout\ & (((\EW|myalu|Add4~128_combout\)))) # (!\EW|myalu|lo[18]~363_combout\ & ((\EW|myalu|lo[18]~119_combout\ & (\EW|myalu|Add4~128_combout\)) # (!\EW|myalu|lo[18]~119_combout\ & 
-- ((\EW|myalu|lo[21]~528_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[18]~363_combout\,
	datab => \EW|myalu|lo[18]~119_combout\,
	datac => \EW|myalu|Add4~128_combout\,
	datad => \EW|myalu|lo[21]~528_combout\,
	combout => \EW|myalu|lo[21]~623_combout\);

-- Location: LCCOMB_X69_Y31_N2
\EW|controller|pcsrc_EX[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[0]~5_combout\ = (!\EW|myalu|lo[17]~620_combout\ & (!\EW|myalu|lo[18]~619_combout\ & (!\EW|myalu|lo[21]~623_combout\ & !\EW|myalu|lo[20]~621_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[17]~620_combout\,
	datab => \EW|myalu|lo[18]~619_combout\,
	datac => \EW|myalu|lo[21]~623_combout\,
	datad => \EW|myalu|lo[20]~621_combout\,
	combout => \EW|controller|pcsrc_EX[0]~5_combout\);

-- Location: LCCOMB_X69_Y31_N8
\EW|controller|pcsrc_EX[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[0]~9_combout\ = (\EW|controller|pcsrc_EX[0]~8_combout\ & (\EW|controller|pcsrc_EX[0]~6_combout\ & (!\EW|myalu|lo[22]~624_combout\ & \EW|controller|pcsrc_EX[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|pcsrc_EX[0]~8_combout\,
	datab => \EW|controller|pcsrc_EX[0]~6_combout\,
	datac => \EW|myalu|lo[22]~624_combout\,
	datad => \EW|controller|pcsrc_EX[0]~5_combout\,
	combout => \EW|controller|pcsrc_EX[0]~9_combout\);

-- Location: LCCOMB_X66_Y35_N10
\EW|controller|pcsrc_EX[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[0]~10_combout\ = (!\EW|myalu|lo[25]~457_combout\ & (!\EW|myalu|lo[27]~445_combout\ & (\EW|controller|pcsrc_EX[0]~9_combout\ & !\EW|myalu|lo[24]~470_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[25]~457_combout\,
	datab => \EW|myalu|lo[27]~445_combout\,
	datac => \EW|controller|pcsrc_EX[0]~9_combout\,
	datad => \EW|myalu|lo[24]~470_combout\,
	combout => \EW|controller|pcsrc_EX[0]~10_combout\);

-- Location: LCCOMB_X66_Y35_N2
\EW|controller|pcsrc_EX[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[0]~11_combout\ = (!\EW|myalu|lo[30]~396_combout\ & (!\EW|myalu|lo[31]~412_combout\ & (!\EW|myalu|lo[26]~432_combout\ & \EW|controller|pcsrc_EX[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo[30]~396_combout\,
	datab => \EW|myalu|lo[31]~412_combout\,
	datac => \EW|myalu|lo[26]~432_combout\,
	datad => \EW|controller|pcsrc_EX[0]~10_combout\,
	combout => \EW|controller|pcsrc_EX[0]~11_combout\);

-- Location: LCCOMB_X66_Y35_N20
\EW|controller|pcsrc_EX[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[0]~12_combout\ = (\EW|controller|pcsrc_EX[0]~3_combout\) # ((\EW|datMem|always0~5_combout\ & (\EW|controller|pcsrc_EX[0]~4_combout\ & \EW|controller|pcsrc_EX[0]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|pcsrc_EX[0]~3_combout\,
	datab => \EW|datMem|always0~5_combout\,
	datac => \EW|controller|pcsrc_EX[0]~4_combout\,
	datad => \EW|controller|pcsrc_EX[0]~11_combout\,
	combout => \EW|controller|pcsrc_EX[0]~12_combout\);

-- Location: LCCOMB_X67_Y38_N8
\EW|myfetch|instruction_EX~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~52_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (!\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|mem~143_combout\) # (\EW|myfetch|mem~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~7_combout\,
	datab => \EW|myfetch|mem~143_combout\,
	datac => \EW|myfetch|mem~140_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~52_combout\);

-- Location: FF_X67_Y38_N9
\EW|myfetch|instruction_EX[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(24));

-- Location: FF_X67_Y38_N21
\EW|myfetch|instruction_EX[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myfetch|instruction_EX~57_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(22));

-- Location: FF_X66_Y38_N5
\EW|myfetch|instruction_EX[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|instruction_EX~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(25));

-- Location: LCCOMB_X67_Y38_N20
\EW|regis|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|Equal2~0_combout\ = (\EW|myfetch|instruction_EX\(23) & (\EW|myfetch|instruction_EX\(24) & (\EW|myfetch|instruction_EX\(22) & \EW|myfetch|instruction_EX\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(23),
	datab => \EW|myfetch|instruction_EX\(24),
	datac => \EW|myfetch|instruction_EX\(22),
	datad => \EW|myfetch|instruction_EX\(25),
	combout => \EW|regis|Equal2~0_combout\);

-- Location: LCCOMB_X72_Y38_N20
\EW|regis|regfile_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|regfile_rtl_0_bypass[18]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \EW|regis|regfile_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X72_Y38_N21
\EW|regis|regfile_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|regfile_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(18));

-- Location: FF_X72_Y38_N11
\EW|regis|regfile_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[3]~89_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(17));

-- Location: LCCOMB_X72_Y38_N10
\EW|regis|readdata1[3]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[3]~63_combout\ = (\EW|regis|regfile~23_combout\ & (((\EW|regis|regfile_rtl_0_bypass\(17))))) # (!\EW|regis|regfile~23_combout\ & ((\EW|regis|regfile_rtl_0_bypass\(18) & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a3\))) # 
-- (!\EW|regis|regfile_rtl_0_bypass\(18) & (\EW|regis|regfile_rtl_0_bypass\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|regfile~23_combout\,
	datab => \EW|regis|regfile_rtl_0_bypass\(18),
	datac => \EW|regis|regfile_rtl_0_bypass\(17),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a3\,
	combout => \EW|regis|readdata1[3]~63_combout\);

-- Location: LCCOMB_X72_Y38_N12
\EW|regis|readdata1[3]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[3]~80_combout\ = (\EW|regis|Equal2~0_combout\ & ((\EW|myfetch|instruction_EX\(21) & ((\EW|regis|readdata1[3]~63_combout\))) # (!\EW|myfetch|instruction_EX\(21) & (!\KEY[3]~input_o\)))) # (!\EW|regis|Equal2~0_combout\ & 
-- (((\EW|regis|readdata1[3]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \EW|regis|Equal2~0_combout\,
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|readdata1[3]~63_combout\,
	combout => \EW|regis|readdata1[3]~80_combout\);

-- Location: LCCOMB_X63_Y35_N10
\EW|myfetch|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|Add0~6_combout\ = (\EW|myfetch|pc\(3) & (!\EW|myfetch|Add0~5\)) # (!\EW|myfetch|pc\(3) & ((\EW|myfetch|Add0~5\) # (GND)))
-- \EW|myfetch|Add0~7\ = CARRY((!\EW|myfetch|Add0~5\) # (!\EW|myfetch|pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(3),
	datad => VCC,
	cin => \EW|myfetch|Add0~5\,
	combout => \EW|myfetch|Add0~6_combout\,
	cout => \EW|myfetch|Add0~7\);

-- Location: LCCOMB_X65_Y35_N30
\EW|myfetch|pc~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~2_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & ((\EW|myfetch|instruction_EX\(3)) # ((\EW|controller|pcsrc_EX[0]~12_combout\)))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & (((!\EW|controller|pcsrc_EX[0]~12_combout\ & 
-- \EW|myfetch|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|pcsrc_EX[1]~2_combout\,
	datab => \EW|myfetch|instruction_EX\(3),
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|Add0~6_combout\,
	combout => \EW|myfetch|pc~2_combout\);

-- Location: LCCOMB_X65_Y35_N20
\EW|myfetch|pc~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~3_combout\ = (\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|pc~2_combout\ & ((\EW|regis|readdata1[3]~80_combout\))) # (!\EW|myfetch|pc~2_combout\ & (\EW|Add1~6_combout\)))) # (!\EW|controller|pcsrc_EX[0]~12_combout\ & 
-- (((\EW|myfetch|pc~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|Add1~6_combout\,
	datab => \EW|regis|readdata1[3]~80_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|pc~2_combout\,
	combout => \EW|myfetch|pc~3_combout\);

-- Location: FF_X65_Y35_N21
\EW|myfetch|pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|pc\(3));

-- Location: FF_X73_Y36_N23
\EW|branch_addr_EX[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|Add1~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|branch_addr_EX\(6));

-- Location: FF_X73_Y36_N17
\EW|lo_WB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[6]~316_combout\,
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|lo_WB\(6));

-- Location: LCCOMB_X73_Y36_N16
\EW|regdata_WB[6]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[6]~73_combout\ = (\EW|regdata_WB[6]~72_combout\ & ((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a6\) # ((!\EW|regsel_WB\(1))))) # (!\EW|regdata_WB[6]~72_combout\ & (((\EW|lo_WB\(6) & \EW|regsel_WB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regdata_WB[6]~72_combout\,
	datab => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a6\,
	datac => \EW|lo_WB\(6),
	datad => \EW|regsel_WB\(1),
	combout => \EW|regdata_WB[6]~73_combout\);

-- Location: LCCOMB_X73_Y36_N22
\EW|regdata_WB[6]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[6]~74_combout\ = (\EW|regsel_WB\(2) & (\EW|branch_addr_EX\(6))) # (!\EW|regsel_WB\(2) & ((\EW|regdata_WB[6]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regsel_WB\(2),
	datac => \EW|branch_addr_EX\(6),
	datad => \EW|regdata_WB[6]~73_combout\,
	combout => \EW|regdata_WB[6]~74_combout\);

-- Location: FF_X68_Y38_N15
\EW|regis|regfile_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[6]~74_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(23));

-- Location: LCCOMB_X68_Y38_N14
\EW|regis|readdata1[6]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[6]~58_combout\ = (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|readdata1[6]~57_combout\ & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a6\))) # (!\EW|regis|readdata1[6]~57_combout\ & (\EW|regis|regfile_rtl_0_bypass\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[6]~57_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|regfile_rtl_0_bypass\(23),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a6\,
	combout => \EW|regis|readdata1[6]~58_combout\);

-- Location: LCCOMB_X65_Y32_N16
\EW|controller|pcsrc_EX[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[1]~0_combout\ = (!\EW|myfetch|instruction_EX\(0) & (\EW|controller|Equal1~0_combout\ & !\EW|myfetch|instruction_EX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(0),
	datab => \EW|controller|Equal1~0_combout\,
	datac => \EW|myfetch|instruction_EX\(4),
	combout => \EW|controller|pcsrc_EX[1]~0_combout\);

-- Location: LCCOMB_X65_Y34_N24
\EW|controller|pcsrc_EX[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[1]~1_combout\ = (\EW|myfetch|instruction_EX\(28) & ((\EW|myfetch|instruction_EX\(27)))) # (!\EW|myfetch|instruction_EX\(28) & (\EW|controller|pcsrc_EX[1]~0_combout\ & !\EW|myfetch|instruction_EX\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(28),
	datac => \EW|controller|pcsrc_EX[1]~0_combout\,
	datad => \EW|myfetch|instruction_EX\(27),
	combout => \EW|controller|pcsrc_EX[1]~1_combout\);

-- Location: LCCOMB_X65_Y34_N18
\EW|controller|pcsrc_EX[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|pcsrc_EX[1]~2_combout\ = (\EW|myfetch|instruction_EX\(26) & ((\EW|controller|pcsrc_EX[1]~1_combout\) # ((!\EW|myfetch|instruction_EX\(27))))) # (!\EW|myfetch|instruction_EX\(26) & (!\EW|myfetch|instruction_EX\(29) & 
-- ((\EW|controller|pcsrc_EX[1]~1_combout\) # (\EW|myfetch|instruction_EX\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|controller|pcsrc_EX[1]~1_combout\,
	datac => \EW|myfetch|instruction_EX\(27),
	datad => \EW|myfetch|instruction_EX\(29),
	combout => \EW|controller|pcsrc_EX[1]~2_combout\);

-- Location: LCCOMB_X63_Y35_N14
\EW|myfetch|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|Add0~10_combout\ = (\EW|myfetch|pc\(5) & (!\EW|myfetch|Add0~9\)) # (!\EW|myfetch|pc\(5) & ((\EW|myfetch|Add0~9\) # (GND)))
-- \EW|myfetch|Add0~11\ = CARRY((!\EW|myfetch|Add0~9\) # (!\EW|myfetch|pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(5),
	datad => VCC,
	cin => \EW|myfetch|Add0~9\,
	combout => \EW|myfetch|Add0~10_combout\,
	cout => \EW|myfetch|Add0~11\);

-- Location: LCCOMB_X63_Y35_N16
\EW|myfetch|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|Add0~12_combout\ = (\EW|myfetch|pc\(6) & (\EW|myfetch|Add0~11\ $ (GND))) # (!\EW|myfetch|pc\(6) & (!\EW|myfetch|Add0~11\ & VCC))
-- \EW|myfetch|Add0~13\ = CARRY((\EW|myfetch|pc\(6) & !\EW|myfetch|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datad => VCC,
	cin => \EW|myfetch|Add0~11\,
	combout => \EW|myfetch|Add0~12_combout\,
	cout => \EW|myfetch|Add0~13\);

-- Location: LCCOMB_X65_Y35_N28
\EW|myfetch|pc~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~6_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & (((\EW|controller|pcsrc_EX[0]~12_combout\)))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & ((\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|Add1~12_combout\))) # 
-- (!\EW|controller|pcsrc_EX[0]~12_combout\ & (\EW|myfetch|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|pcsrc_EX[1]~2_combout\,
	datab => \EW|myfetch|Add0~12_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|Add1~12_combout\,
	combout => \EW|myfetch|pc~6_combout\);

-- Location: LCCOMB_X65_Y35_N16
\EW|myfetch|pc~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~7_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & ((\EW|myfetch|pc~6_combout\ & ((\EW|regis|readdata1[6]~58_combout\))) # (!\EW|myfetch|pc~6_combout\ & (\EW|myfetch|instruction_EX\(6))))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & 
-- (((\EW|myfetch|pc~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(6),
	datab => \EW|regis|readdata1[6]~58_combout\,
	datac => \EW|controller|pcsrc_EX[1]~2_combout\,
	datad => \EW|myfetch|pc~6_combout\,
	combout => \EW|myfetch|pc~7_combout\);

-- Location: FF_X65_Y35_N17
\EW|myfetch|pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|pc~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|pc\(6));

-- Location: LCCOMB_X66_Y39_N8
\EW|myfetch|mem~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~107_combout\ = (!\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(3) & (!\EW|myfetch|pc\(2) & \EW|myfetch|pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(1),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(2),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~107_combout\);

-- Location: LCCOMB_X66_Y39_N2
\EW|myfetch|mem~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~108_combout\ = (!\EW|myfetch|pc\(5) & ((\EW|myfetch|pc\(1) & (\EW|myfetch|pc\(2) & \EW|myfetch|pc\(4))) # (!\EW|myfetch|pc\(1) & ((!\EW|myfetch|pc\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(4),
	combout => \EW|myfetch|mem~108_combout\);

-- Location: LCCOMB_X66_Y39_N28
\EW|myfetch|mem~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~109_combout\ = (\EW|myfetch|mem~85_combout\ & ((\EW|myfetch|mem~108_combout\) # ((\EW|myfetch|mem~106_combout\ & \EW|myfetch|mem~107_combout\)))) # (!\EW|myfetch|mem~85_combout\ & (\EW|myfetch|mem~106_combout\ & 
-- (\EW|myfetch|mem~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~85_combout\,
	datab => \EW|myfetch|mem~106_combout\,
	datac => \EW|myfetch|mem~107_combout\,
	datad => \EW|myfetch|mem~108_combout\,
	combout => \EW|myfetch|mem~109_combout\);

-- Location: LCCOMB_X66_Y39_N14
\EW|myfetch|mem~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~113_combout\ = (\EW|myfetch|pc\(6) & ((\EW|myfetch|mem~109_combout\))) # (!\EW|myfetch|pc\(6) & (\EW|myfetch|mem~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~112_combout\,
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|mem~109_combout\,
	combout => \EW|myfetch|mem~113_combout\);

-- Location: LCCOMB_X65_Y35_N0
\EW|myfetch|instruction_EX~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~35_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (\EW|myfetch|mem~113_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~7_combout\,
	datab => \EW|myfetch|mem~113_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~35_combout\);

-- Location: FF_X65_Y35_N1
\EW|myfetch|instruction_EX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EW|myfetch|instruction_EX~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(4));

-- Location: LCCOMB_X63_Y35_N28
\EW|myfetch|pc~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~8_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & (((\EW|controller|pcsrc_EX[0]~12_combout\)))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & ((\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|Add1~8_combout\))) # 
-- (!\EW|controller|pcsrc_EX[0]~12_combout\ & (\EW|myfetch|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|Add0~8_combout\,
	datab => \EW|controller|pcsrc_EX[1]~2_combout\,
	datac => \EW|Add1~8_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|pc~8_combout\);

-- Location: LCCOMB_X63_Y35_N30
\EW|myfetch|pc~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~9_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & ((\EW|myfetch|pc~8_combout\ & ((\EW|regis|readdata1[4]~62_combout\))) # (!\EW|myfetch|pc~8_combout\ & (\EW|myfetch|instruction_EX\(4))))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & 
-- (((\EW|myfetch|pc~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|pcsrc_EX[1]~2_combout\,
	datab => \EW|myfetch|instruction_EX\(4),
	datac => \EW|regis|readdata1[4]~62_combout\,
	datad => \EW|myfetch|pc~8_combout\,
	combout => \EW|myfetch|pc~9_combout\);

-- Location: FF_X63_Y35_N31
\EW|myfetch|pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|pc~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|pc\(4));

-- Location: LCCOMB_X66_Y40_N20
\EW|myfetch|instruction_EX~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~11_combout\ = (\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(0) $ (((\EW|myfetch|pc\(5)) # (\EW|myfetch|pc\(4)))))) # (!\EW|myfetch|pc\(3) & (\EW|myfetch|pc\(0) & ((\EW|myfetch|pc\(5)) # (\EW|myfetch|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(4),
	datac => \EW|myfetch|pc\(3),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|instruction_EX~11_combout\);

-- Location: LCCOMB_X65_Y39_N6
\EW|myfetch|instruction_EX~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~10_combout\ = (\EW|myfetch|pc\(5) & ((\EW|myfetch|pc\(1)) # ((\EW|myfetch|pc\(2) & !\EW|myfetch|pc\(6))))) # (!\EW|myfetch|pc\(5) & (\EW|myfetch|pc\(6) & ((\EW|myfetch|pc\(1)) # (!\EW|myfetch|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(6),
	combout => \EW|myfetch|instruction_EX~10_combout\);

-- Location: LCCOMB_X66_Y36_N10
\EW|myfetch|instruction_EX~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~15_combout\ = (\EW|myfetch|instruction_EX~14_combout\ & (\EW|myfetch|instruction_EX~9_combout\ & (\EW|myfetch|instruction_EX~11_combout\ $ (\EW|myfetch|instruction_EX~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX~14_combout\,
	datab => \EW|myfetch|instruction_EX~11_combout\,
	datac => \EW|myfetch|instruction_EX~10_combout\,
	datad => \EW|myfetch|instruction_EX~9_combout\,
	combout => \EW|myfetch|instruction_EX~15_combout\);

-- Location: FF_X66_Y36_N11
\EW|myfetch|instruction_EX[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EW|myfetch|instruction_EX~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(27));

-- Location: LCCOMB_X65_Y34_N12
\EW|controller|regsel[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|regsel[2]~7_combout\ = (\EW|myfetch|instruction_EX\(26) & ((\EW|myfetch|instruction_EX\(28)) # ((!\EW|myfetch|instruction_EX\(27))))) # (!\EW|myfetch|instruction_EX\(26) & (!\EW|myfetch|instruction_EX\(29) & 
-- ((\EW|myfetch|instruction_EX\(28)) # (\EW|myfetch|instruction_EX\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|myfetch|instruction_EX\(28),
	datac => \EW|myfetch|instruction_EX\(27),
	datad => \EW|myfetch|instruction_EX\(29),
	combout => \EW|controller|regsel[2]~7_combout\);

-- Location: LCCOMB_X65_Y34_N16
\EW|regsel_WB[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regsel_WB[2]~feeder_combout\ = \EW|controller|regsel[2]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|controller|regsel[2]~7_combout\,
	combout => \EW|regsel_WB[2]~feeder_combout\);

-- Location: FF_X65_Y34_N17
\EW|regsel_WB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regsel_WB[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regsel_WB\(2));

-- Location: LCCOMB_X65_Y37_N26
\EW|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|Add1~18_combout\ = \EW|myfetch|pc\(9) $ (\EW|Add1~17\ $ (\EW|myfetch|instruction_EX\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(9),
	datad => \EW|myfetch|instruction_EX\(9),
	cin => \EW|Add1~17\,
	combout => \EW|Add1~18_combout\);

-- Location: FF_X74_Y40_N1
\EW|branch_addr_EX[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|Add1~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|branch_addr_EX\(9));

-- Location: LCCOMB_X74_Y40_N20
\EW|myalu|hi[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi[9]~50_combout\ = (\EW|myalu|Decoder0~0_combout\ & ((\EW|myalu|Mult0|auto_generated|op_1~46_combout\))) # (!\EW|myalu|Decoder0~0_combout\ & (\EW|myalu|Mult1|auto_generated|op_1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|Decoder0~0_combout\,
	datab => \EW|myalu|Mult1|auto_generated|op_1~46_combout\,
	datad => \EW|myalu|Mult0|auto_generated|op_1~46_combout\,
	combout => \EW|myalu|hi[9]~50_combout\);

-- Location: LCCOMB_X74_Y40_N14
\EW|myalu|hi[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myalu|hi\(9) = (GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & (\EW|myalu|hi[9]~50_combout\)) # (!GLOBAL(\EW|myalu|hi[30]~64clkctrl_outclk\) & ((\EW|myalu|hi\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myalu|hi[9]~50_combout\,
	datac => \EW|myalu|hi\(9),
	datad => \EW|myalu|hi[30]~64clkctrl_outclk\,
	combout => \EW|myalu|hi\(9));

-- Location: FF_X74_Y40_N11
\EW|hi_WB[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|hi\(9),
	sload => VCC,
	ena => \EW|controller|enhilo~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|hi_WB\(9));

-- Location: LCCOMB_X74_Y40_N10
\EW|regdata_WB[9]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[9]~58_combout\ = (\EW|regdata_WB[9]~57_combout\ & ((\EW|datMem|regfile_rtl_0|auto_generated|ram_block1a9\) # ((!\EW|regsel_WB\(0))))) # (!\EW|regdata_WB[9]~57_combout\ & (((\EW|hi_WB\(9) & \EW|regsel_WB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regdata_WB[9]~57_combout\,
	datab => \EW|datMem|regfile_rtl_0|auto_generated|ram_block1a9\,
	datac => \EW|hi_WB\(9),
	datad => \EW|regsel_WB\(0),
	combout => \EW|regdata_WB[9]~58_combout\);

-- Location: LCCOMB_X74_Y40_N0
\EW|regdata_WB[9]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regdata_WB[9]~59_combout\ = (\EW|regsel_WB\(2) & (\EW|branch_addr_EX\(9))) # (!\EW|regsel_WB\(2) & ((\EW|regdata_WB[9]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|regsel_WB\(2),
	datac => \EW|branch_addr_EX\(9),
	datad => \EW|regdata_WB[9]~58_combout\,
	combout => \EW|regdata_WB[9]~59_combout\);

-- Location: FF_X68_Y38_N11
\EW|regis|regfile_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[9]~59_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(29));

-- Location: LCCOMB_X68_Y38_N10
\EW|regis|readdata1[9]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[9]~53_combout\ = (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|readdata1[9]~52_combout\ & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a9\))) # (!\EW|regis|readdata1[9]~52_combout\ & (\EW|regis|regfile_rtl_0_bypass\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[9]~52_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|regfile_rtl_0_bypass\(29),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a9\,
	combout => \EW|regis|readdata1[9]~53_combout\);

-- Location: LCCOMB_X65_Y37_N2
\EW|myfetch|pc~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~16_combout\ = (\EW|controller|pcsrc_EX[0]~12_combout\ & (((\EW|Add1~16_combout\) # (\EW|controller|pcsrc_EX[1]~2_combout\)))) # (!\EW|controller|pcsrc_EX[0]~12_combout\ & (\EW|myfetch|Add0~16_combout\ & 
-- ((!\EW|controller|pcsrc_EX[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|Add0~16_combout\,
	datab => \EW|Add1~16_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|controller|pcsrc_EX[1]~2_combout\,
	combout => \EW|myfetch|pc~16_combout\);

-- Location: LCCOMB_X65_Y37_N6
\EW|myfetch|pc~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~17_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & ((\EW|myfetch|pc~16_combout\ & (\EW|regis|readdata1[8]~55_combout\)) # (!\EW|myfetch|pc~16_combout\ & ((\EW|myfetch|instruction_EX\(8)))))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & 
-- (((\EW|myfetch|pc~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[8]~55_combout\,
	datab => \EW|controller|pcsrc_EX[1]~2_combout\,
	datac => \EW|myfetch|instruction_EX\(8),
	datad => \EW|myfetch|pc~16_combout\,
	combout => \EW|myfetch|pc~17_combout\);

-- Location: FF_X65_Y37_N7
\EW|myfetch|pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|pc~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|pc\(8));

-- Location: LCCOMB_X63_Y35_N18
\EW|myfetch|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|Add0~14_combout\ = (\EW|myfetch|pc\(7) & (!\EW|myfetch|Add0~13\)) # (!\EW|myfetch|pc\(7) & ((\EW|myfetch|Add0~13\) # (GND)))
-- \EW|myfetch|Add0~15\ = CARRY((!\EW|myfetch|Add0~13\) # (!\EW|myfetch|pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(7),
	datad => VCC,
	cin => \EW|myfetch|Add0~13\,
	combout => \EW|myfetch|Add0~14_combout\,
	cout => \EW|myfetch|Add0~15\);

-- Location: LCCOMB_X63_Y35_N2
\EW|myfetch|pc~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~18_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & (((\EW|myfetch|instruction_EX\(7)) # (\EW|controller|pcsrc_EX[0]~12_combout\)))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & (\EW|myfetch|Add0~14_combout\ & 
-- ((!\EW|controller|pcsrc_EX[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|pcsrc_EX[1]~2_combout\,
	datab => \EW|myfetch|Add0~14_combout\,
	datac => \EW|myfetch|instruction_EX\(7),
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|pc~18_combout\);

-- Location: LCCOMB_X63_Y35_N24
\EW|myfetch|pc~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~19_combout\ = (\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|pc~18_combout\ & ((\EW|regis|readdata1[7]~79_combout\))) # (!\EW|myfetch|pc~18_combout\ & (\EW|Add1~14_combout\)))) # (!\EW|controller|pcsrc_EX[0]~12_combout\ & 
-- (((\EW|myfetch|pc~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|Add1~14_combout\,
	datab => \EW|regis|readdata1[7]~79_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|pc~18_combout\,
	combout => \EW|myfetch|pc~19_combout\);

-- Location: FF_X63_Y35_N25
\EW|myfetch|pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|pc~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|pc\(7));

-- Location: LCCOMB_X63_Y35_N22
\EW|myfetch|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|Add0~18_combout\ = \EW|myfetch|Add0~17\ $ (\EW|myfetch|pc\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \EW|myfetch|pc\(9),
	cin => \EW|myfetch|Add0~17\,
	combout => \EW|myfetch|Add0~18_combout\);

-- Location: LCCOMB_X65_Y37_N28
\EW|myfetch|pc~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~14_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & ((\EW|myfetch|instruction_EX\(9)) # ((\EW|controller|pcsrc_EX[0]~12_combout\)))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & (((!\EW|controller|pcsrc_EX[0]~12_combout\ & 
-- \EW|myfetch|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(9),
	datab => \EW|controller|pcsrc_EX[1]~2_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|Add0~18_combout\,
	combout => \EW|myfetch|pc~14_combout\);

-- Location: LCCOMB_X65_Y37_N0
\EW|myfetch|pc~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~15_combout\ = (\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|pc~14_combout\ & ((\EW|regis|readdata1[9]~53_combout\))) # (!\EW|myfetch|pc~14_combout\ & (\EW|Add1~18_combout\)))) # (!\EW|controller|pcsrc_EX[0]~12_combout\ & 
-- (((\EW|myfetch|pc~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|Add1~18_combout\,
	datab => \EW|regis|readdata1[9]~53_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|pc~14_combout\,
	combout => \EW|myfetch|pc~15_combout\);

-- Location: FF_X65_Y37_N1
\EW|myfetch|pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|pc~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|pc\(9));

-- Location: LCCOMB_X65_Y37_N4
\EW|myfetch|instruction_EX~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~7_combout\ = (!\EW|myfetch|pc\(8) & (!\EW|myfetch|pc\(9) & (!\EW|myfetch|pc\(7) & !\EW|controller|pcsrc_EX[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(8),
	datab => \EW|myfetch|pc\(9),
	datac => \EW|myfetch|pc\(7),
	datad => \EW|controller|pcsrc_EX[1]~2_combout\,
	combout => \EW|myfetch|instruction_EX~7_combout\);

-- Location: LCCOMB_X63_Y39_N20
\EW|myfetch|mem~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~153_combout\ = (\EW|myfetch|pc\(2) & ((\EW|myfetch|pc\(4) & ((\EW|myfetch|pc\(3)))) # (!\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(1))))) # (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(1),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~153_combout\);

-- Location: LCCOMB_X63_Y39_N10
\EW|myfetch|mem~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~154_combout\ = (!\EW|myfetch|pc\(5) & (\EW|myfetch|mem~153_combout\ & (\EW|myfetch|pc\(6) $ (\EW|myfetch|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|pc\(6),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|mem~153_combout\,
	combout => \EW|myfetch|mem~154_combout\);

-- Location: LCCOMB_X63_Y40_N14
\EW|myfetch|mem~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~155_combout\ = (\EW|myfetch|pc\(2) & ((\EW|myfetch|pc\(1)) # (\EW|myfetch|pc\(6) $ (!\EW|myfetch|pc\(4))))) # (!\EW|myfetch|pc\(2) & ((\EW|myfetch|pc\(6)) # ((!\EW|myfetch|pc\(4) & \EW|myfetch|pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(1),
	combout => \EW|myfetch|mem~155_combout\);

-- Location: LCCOMB_X63_Y40_N8
\EW|myfetch|mem~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~156_combout\ = (\EW|myfetch|mem~154_combout\) # ((\EW|myfetch|pc\(5) & (!\EW|myfetch|mem~155_combout\ & !\EW|myfetch|pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(5),
	datab => \EW|myfetch|mem~154_combout\,
	datac => \EW|myfetch|mem~155_combout\,
	datad => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~156_combout\);

-- Location: LCCOMB_X63_Y40_N10
\EW|myfetch|mem~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~157_combout\ = (\EW|myfetch|mem~152_combout\ & ((\EW|myfetch|mem~144_combout\) # ((!\EW|myfetch|pc\(0) & \EW|myfetch|mem~156_combout\)))) # (!\EW|myfetch|mem~152_combout\ & (!\EW|myfetch|pc\(0) & (\EW|myfetch|mem~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~152_combout\,
	datab => \EW|myfetch|pc\(0),
	datac => \EW|myfetch|mem~156_combout\,
	datad => \EW|myfetch|mem~144_combout\,
	combout => \EW|myfetch|mem~157_combout\);

-- Location: LCCOMB_X66_Y38_N0
\EW|myfetch|instruction_EX~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~58_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (\EW|myfetch|mem~157_combout\ & !\EW|controller|pcsrc_EX[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|instruction_EX~7_combout\,
	datac => \EW|myfetch|mem~157_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~58_combout\);

-- Location: FF_X67_Y38_N23
\EW|myfetch|instruction_EX[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myfetch|instruction_EX~58_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(21));

-- Location: LCCOMB_X67_Y38_N22
\EW|regis|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|Equal2~1_combout\ = (!\EW|myfetch|instruction_EX\(21) & \EW|regis|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myfetch|instruction_EX\(21),
	datad => \EW|regis|Equal2~0_combout\,
	combout => \EW|regis|Equal2~1_combout\);

-- Location: FF_X68_Y38_N17
\EW|regis|regfile_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regdata_WB[5]~83_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|regis|regfile_rtl_0_bypass\(21));

-- Location: LCCOMB_X68_Y38_N16
\EW|regis|readdata1[5]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|regis|readdata1[5]~60_combout\ = (!\EW|regis|Equal2~1_combout\ & ((\EW|regis|readdata1[5]~59_combout\ & ((\EW|regis|regfile_rtl_0|auto_generated|ram_block1a5\))) # (!\EW|regis|readdata1[5]~59_combout\ & (\EW|regis|regfile_rtl_0_bypass\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[5]~59_combout\,
	datab => \EW|regis|Equal2~1_combout\,
	datac => \EW|regis|regfile_rtl_0_bypass\(21),
	datad => \EW|regis|regfile_rtl_0|auto_generated|ram_block1a5\,
	combout => \EW|regis|readdata1[5]~60_combout\);

-- Location: LCCOMB_X65_Y35_N24
\EW|myfetch|pc~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~12_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & ((\EW|myfetch|instruction_EX\(5)) # ((\EW|controller|pcsrc_EX[0]~12_combout\)))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & (((!\EW|controller|pcsrc_EX[0]~12_combout\ & 
-- \EW|myfetch|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|pcsrc_EX[1]~2_combout\,
	datab => \EW|myfetch|instruction_EX\(5),
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|Add0~10_combout\,
	combout => \EW|myfetch|pc~12_combout\);

-- Location: LCCOMB_X65_Y35_N10
\EW|myfetch|pc~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~13_combout\ = (\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|pc~12_combout\ & ((\EW|regis|readdata1[5]~60_combout\))) # (!\EW|myfetch|pc~12_combout\ & (\EW|Add1~10_combout\)))) # (!\EW|controller|pcsrc_EX[0]~12_combout\ & 
-- (((\EW|myfetch|pc~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|Add1~10_combout\,
	datab => \EW|regis|readdata1[5]~60_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|pc~12_combout\,
	combout => \EW|myfetch|pc~13_combout\);

-- Location: FF_X65_Y35_N11
\EW|myfetch|pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|pc~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|pc\(5));

-- Location: LCCOMB_X63_Y38_N0
\EW|myfetch|mem~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~106_combout\ = (!\EW|myfetch|pc\(4) & \EW|myfetch|pc\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|mem~106_combout\);

-- Location: LCCOMB_X63_Y38_N14
\EW|myfetch|mem~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~116_combout\ = (\EW|myfetch|pc\(0) & ((\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(3) & !\EW|myfetch|pc\(1))) # (!\EW|myfetch|pc\(2) & (!\EW|myfetch|pc\(3) & \EW|myfetch|pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~116_combout\);

-- Location: LCCOMB_X63_Y38_N2
\EW|myfetch|mem~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~114_combout\ = (!\EW|myfetch|pc\(5) & ((\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(3) $ (!\EW|myfetch|pc\(0)))) # (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(3) & !\EW|myfetch|pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(2),
	datab => \EW|myfetch|pc\(3),
	datac => \EW|myfetch|pc\(5),
	datad => \EW|myfetch|pc\(0),
	combout => \EW|myfetch|mem~114_combout\);

-- Location: LCCOMB_X63_Y38_N28
\EW|myfetch|mem~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~115_combout\ = (\EW|myfetch|pc\(4) & (\EW|myfetch|pc\(1) & \EW|myfetch|mem~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(4),
	datab => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|mem~114_combout\,
	combout => \EW|myfetch|mem~115_combout\);

-- Location: LCCOMB_X63_Y38_N8
\EW|myfetch|mem~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~117_combout\ = (\EW|myfetch|pc\(6) & ((\EW|myfetch|mem~115_combout\) # ((\EW|myfetch|mem~106_combout\ & \EW|myfetch|mem~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|pc\(6),
	datab => \EW|myfetch|mem~106_combout\,
	datac => \EW|myfetch|mem~116_combout\,
	datad => \EW|myfetch|mem~115_combout\,
	combout => \EW|myfetch|mem~117_combout\);

-- Location: LCCOMB_X65_Y36_N20
\EW|myfetch|instruction_EX~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~36_combout\ = (!\EW|controller|pcsrc_EX[0]~12_combout\ & (\EW|myfetch|instruction_EX~7_combout\ & ((\EW|myfetch|mem~120_combout\) # (\EW|myfetch|mem~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~120_combout\,
	datab => \EW|myfetch|mem~117_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|instruction_EX~7_combout\,
	combout => \EW|myfetch|instruction_EX~36_combout\);

-- Location: FF_X65_Y36_N21
\EW|myfetch|instruction_EX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EW|myfetch|instruction_EX~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(0));

-- Location: LCCOMB_X63_Y35_N26
\EW|myfetch|pc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~0_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & (((\EW|controller|pcsrc_EX[0]~12_combout\)))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & ((\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|Add1~0_combout\))) # 
-- (!\EW|controller|pcsrc_EX[0]~12_combout\ & (\EW|myfetch|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|pcsrc_EX[1]~2_combout\,
	datab => \EW|myfetch|Add0~0_combout\,
	datac => \EW|Add1~0_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|pc~0_combout\);

-- Location: LCCOMB_X63_Y35_N0
\EW|myfetch|pc~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~1_combout\ = (\EW|myfetch|pc~0_combout\ & ((\EW|regis|readdata1[0]~83_combout\) # ((!\EW|controller|pcsrc_EX[1]~2_combout\)))) # (!\EW|myfetch|pc~0_combout\ & (((\EW|myfetch|instruction_EX\(0) & \EW|controller|pcsrc_EX[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[0]~83_combout\,
	datab => \EW|myfetch|instruction_EX\(0),
	datac => \EW|myfetch|pc~0_combout\,
	datad => \EW|controller|pcsrc_EX[1]~2_combout\,
	combout => \EW|myfetch|pc~1_combout\);

-- Location: FF_X63_Y35_N1
\EW|myfetch|pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|pc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|pc\(0));

-- Location: LCCOMB_X65_Y35_N4
\EW|myfetch|pc~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~4_combout\ = (\EW|controller|pcsrc_EX[1]~2_combout\ & ((\EW|myfetch|instruction_EX\(1)) # ((\EW|controller|pcsrc_EX[0]~12_combout\)))) # (!\EW|controller|pcsrc_EX[1]~2_combout\ & (((!\EW|controller|pcsrc_EX[0]~12_combout\ & 
-- \EW|myfetch|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|controller|pcsrc_EX[1]~2_combout\,
	datab => \EW|myfetch|instruction_EX\(1),
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|Add0~2_combout\,
	combout => \EW|myfetch|pc~4_combout\);

-- Location: LCCOMB_X65_Y35_N8
\EW|myfetch|pc~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|pc~5_combout\ = (\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|pc~4_combout\ & (\EW|regis|readdata1[1]~82_combout\)) # (!\EW|myfetch|pc~4_combout\ & ((\EW|Add1~2_combout\))))) # (!\EW|controller|pcsrc_EX[0]~12_combout\ & 
-- (((\EW|myfetch|pc~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|regis|readdata1[1]~82_combout\,
	datab => \EW|Add1~2_combout\,
	datac => \EW|controller|pcsrc_EX[0]~12_combout\,
	datad => \EW|myfetch|pc~4_combout\,
	combout => \EW|myfetch|pc~5_combout\);

-- Location: FF_X65_Y35_N9
\EW|myfetch|pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myfetch|pc~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|pc\(1));

-- Location: LCCOMB_X67_Y40_N16
\EW|myfetch|mem~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~36_combout\ = (!\EW|myfetch|pc\(1) & !\EW|myfetch|pc\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EW|myfetch|pc\(1),
	datac => \EW|myfetch|pc\(3),
	combout => \EW|myfetch|mem~36_combout\);

-- Location: LCCOMB_X67_Y40_N24
\EW|myfetch|instruction_EX~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~18_combout\ = (\EW|myfetch|pc\(6) & \EW|myfetch|pc\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myfetch|pc\(6),
	datad => \EW|myfetch|pc\(5),
	combout => \EW|myfetch|instruction_EX~18_combout\);

-- Location: LCCOMB_X67_Y40_N2
\EW|myfetch|mem~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~35_combout\ = (\EW|myfetch|mem~34_combout\ & (!\EW|myfetch|pc\(2) & (\EW|myfetch|pc\(1) & \EW|myfetch|instruction_EX~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~34_combout\,
	datab => \EW|myfetch|pc\(2),
	datac => \EW|myfetch|pc\(1),
	datad => \EW|myfetch|instruction_EX~18_combout\,
	combout => \EW|myfetch|mem~35_combout\);

-- Location: LCCOMB_X67_Y40_N28
\EW|myfetch|mem~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|mem~38_combout\ = (!\EW|myfetch|pc\(4) & ((\EW|myfetch|mem~35_combout\) # ((!\EW|myfetch|mem~37_combout\ & \EW|myfetch|mem~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~37_combout\,
	datab => \EW|myfetch|mem~36_combout\,
	datac => \EW|myfetch|pc\(4),
	datad => \EW|myfetch|mem~35_combout\,
	combout => \EW|myfetch|mem~38_combout\);

-- Location: LCCOMB_X66_Y36_N14
\EW|myfetch|instruction_EX~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|myfetch|instruction_EX~19_combout\ = (\EW|myfetch|instruction_EX~7_combout\ & (!\EW|controller|pcsrc_EX[0]~12_combout\ & ((\EW|myfetch|mem~33_combout\) # (\EW|myfetch|mem~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|mem~33_combout\,
	datab => \EW|myfetch|mem~38_combout\,
	datac => \EW|myfetch|instruction_EX~7_combout\,
	datad => \EW|controller|pcsrc_EX[0]~12_combout\,
	combout => \EW|myfetch|instruction_EX~19_combout\);

-- Location: FF_X66_Y36_N15
\EW|myfetch|instruction_EX[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EW|myfetch|instruction_EX~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|myfetch|instruction_EX\(28));

-- Location: LCCOMB_X65_Y34_N28
\EW|controller|memwrite_EX~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|controller|memwrite_EX~0_combout\ = (\EW|myfetch|instruction_EX\(26) & (!\EW|myfetch|instruction_EX\(28) & (\EW|myfetch|instruction_EX\(27) & \EW|myfetch|instruction_EX\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myfetch|instruction_EX\(26),
	datab => \EW|myfetch|instruction_EX\(28),
	datac => \EW|myfetch|instruction_EX\(27),
	datad => \EW|myfetch|instruction_EX\(29),
	combout => \EW|controller|memwrite_EX~0_combout\);

-- Location: LCCOMB_X75_Y39_N6
\EW|datMem|always0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|always0~6_combout\ = (!\EW|myalu|lo\(13)) # (!\EW|myalu|lo\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo\(12),
	datad => \EW|myalu|lo\(13),
	combout => \EW|datMem|always0~6_combout\);

-- Location: LCCOMB_X75_Y39_N2
\EW|datMem|always0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|always0~7_combout\ = (\EW|myalu|lo\(15) & (\EW|myalu|lo\(14) & ((\EW|datMem|always0~5_combout\) # (\EW|datMem|always0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EW|myalu|lo\(15),
	datab => \EW|myalu|lo\(14),
	datac => \EW|datMem|always0~5_combout\,
	datad => \EW|datMem|always0~6_combout\,
	combout => \EW|datMem|always0~7_combout\);

-- Location: LCCOMB_X75_Y39_N16
\EW|datMem|vga_we~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_we~0_combout\ = (\EW|controller|memwrite_EX~0_combout\ & \EW|datMem|always0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|controller|memwrite_EX~0_combout\,
	datad => \EW|datMem|always0~7_combout\,
	combout => \EW|datMem|vga_we~0_combout\);

-- Location: FF_X75_Y39_N17
\EW|datMem|vga_we\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_we~q\);

-- Location: LCCOMB_X70_Y39_N0
\EW|datMem|vga_data[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_data[16]~feeder_combout\ = \EW|regis|readdata2[16]~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regis|readdata2[16]~91_combout\,
	combout => \EW|datMem|vga_data[16]~feeder_combout\);

-- Location: FF_X70_Y39_N1
\EW|datMem|vga_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_data[16]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(16));

-- Location: FF_X76_Y38_N13
\EW|datMem|vga_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[0]~340_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(0));

-- Location: FF_X75_Y39_N19
\EW|datMem|vga_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|myalu|lo[1]~245_combout\,
	sload => VCC,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(1));

-- Location: LCCOMB_X77_Y39_N0
\EW|datMem|vga_addr[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_addr[2]~feeder_combout\ = \EW|myalu|lo[2]~341_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myalu|lo[2]~341_combout\,
	combout => \EW|datMem|vga_addr[2]~feeder_combout\);

-- Location: FF_X77_Y39_N1
\EW|datMem|vga_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_addr[2]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(2));

-- Location: FF_X75_Y35_N25
\EW|datMem|vga_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo[3]~175_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(3));

-- Location: LCCOMB_X76_Y38_N22
\EW|datMem|vga_addr[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_addr[4]~feeder_combout\ = \EW|myalu|lo[4]~288_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|lo[4]~288_combout\,
	combout => \EW|datMem|vga_addr[4]~feeder_combout\);

-- Location: FF_X76_Y38_N23
\EW|datMem|vga_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_addr[4]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(4));

-- Location: LCCOMB_X75_Y39_N20
\EW|datMem|vga_addr[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_addr[5]~feeder_combout\ = \EW|myalu|lo[5]~302_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|lo[5]~302_combout\,
	combout => \EW|datMem|vga_addr[5]~feeder_combout\);

-- Location: FF_X75_Y39_N21
\EW|datMem|vga_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_addr[5]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(5));

-- Location: LCCOMB_X75_Y39_N22
\EW|datMem|vga_addr[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_addr[6]~feeder_combout\ = \EW|myalu|lo[6]~316_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myalu|lo[6]~316_combout\,
	combout => \EW|datMem|vga_addr[6]~feeder_combout\);

-- Location: FF_X75_Y39_N23
\EW|datMem|vga_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_addr[6]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(6));

-- Location: LCCOMB_X75_Y39_N28
\EW|datMem|vga_addr[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_addr[7]~feeder_combout\ = \EW|myalu|lo[7]~272_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|lo[7]~272_combout\,
	combout => \EW|datMem|vga_addr[7]~feeder_combout\);

-- Location: FF_X75_Y39_N29
\EW|datMem|vga_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_addr[7]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(7));

-- Location: LCCOMB_X76_Y38_N4
\EW|datMem|vga_addr[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_addr[8]~feeder_combout\ = \EW|myalu|lo\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|lo\(8),
	combout => \EW|datMem|vga_addr[8]~feeder_combout\);

-- Location: FF_X76_Y38_N5
\EW|datMem|vga_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_addr[8]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(8));

-- Location: FF_X74_Y34_N21
\EW|datMem|vga_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo\(9),
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(9));

-- Location: LCCOMB_X76_Y38_N6
\EW|datMem|vga_addr[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_addr[10]~feeder_combout\ = \EW|myalu|lo\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|myalu|lo\(10),
	combout => \EW|datMem|vga_addr[10]~feeder_combout\);

-- Location: FF_X76_Y38_N7
\EW|datMem|vga_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_addr[10]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(10));

-- Location: LCCOMB_X76_Y38_N16
\EW|datMem|vga_addr[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_addr[11]~feeder_combout\ = \EW|myalu|lo\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|myalu|lo\(11),
	combout => \EW|datMem|vga_addr[11]~feeder_combout\);

-- Location: FF_X76_Y38_N17
\EW|datMem|vga_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_addr[11]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(11));

-- Location: FF_X74_Y34_N7
\EW|datMem|vga_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|myalu|lo\(12),
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_addr\(12));

-- Location: FF_X49_Y46_N19
\mydisplay|mysync|v_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|v_count[3]~16_combout\,
	sclr => \mydisplay|mysync|LessThan3~2_combout\,
	ena => \mydisplay|mysync|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|v_count\(3));

-- Location: M9K_X37_Y47_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y50_N0
\mydisplay|mysync|VGA_R~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_R~0_combout\ = (\mydisplay|mysync|video_on~0_combout\ & (!\mydisplay|mysync|LessThan7~0_combout\ & \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|video_on~0_combout\,
	datac => \mydisplay|mysync|LessThan7~0_combout\,
	datad => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a16~portbdataout\,
	combout => \mydisplay|mysync|VGA_R~0_combout\);

-- Location: FF_X38_Y50_N1
\mydisplay|mysync|VGA_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_R~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_R\(0));

-- Location: LCCOMB_X70_Y39_N2
\EW|datMem|vga_data[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_data[17]~feeder_combout\ = \EW|regis|readdata2[17]~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regis|readdata2[17]~90_combout\,
	combout => \EW|datMem|vga_data[17]~feeder_combout\);

-- Location: FF_X70_Y39_N3
\EW|datMem|vga_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_data[17]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(17));

-- Location: M9K_X51_Y51_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y46_N0
\mydisplay|mysync|video_on~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|video_on~0_combout\ = (!\mydisplay|mysync|v_count\(9) & (((!\mydisplay|mysync|h_count\(8) & !\mydisplay|mysync|h_count\(7))) # (!\mydisplay|mysync|h_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|h_count\(9),
	datab => \mydisplay|mysync|h_count\(8),
	datac => \mydisplay|mysync|v_count\(9),
	datad => \mydisplay|mysync|h_count\(7),
	combout => \mydisplay|mysync|video_on~0_combout\);

-- Location: LCCOMB_X40_Y51_N4
\mydisplay|mysync|VGA_R~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_R~1_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a17~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_R~1_combout\);

-- Location: FF_X40_Y51_N5
\mydisplay|mysync|VGA_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_R~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_R\(1));

-- Location: FF_X74_Y39_N1
\EW|datMem|vga_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regis|readdata2[18]~65_combout\,
	sload => VCC,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(18));

-- Location: M9K_X51_Y44_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y51_N6
\mydisplay|mysync|VGA_R~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_R~2_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a18~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_R~2_combout\);

-- Location: FF_X40_Y51_N7
\mydisplay|mysync|VGA_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_R~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_R\(2));

-- Location: FF_X75_Y39_N7
\EW|datMem|vga_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regis|readdata2[19]~63_combout\,
	sload => VCC,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(19));

-- Location: M9K_X64_Y50_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y50_N2
\mydisplay|mysync|VGA_R~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_R~3_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a19~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_R~3_combout\);

-- Location: FF_X38_Y50_N3
\mydisplay|mysync|VGA_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_R~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_R\(3));

-- Location: LCCOMB_X40_Y51_N8
\mydisplay|mysync|VGA_R~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_R~4_combout\ = (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20~portbdataout\ & (!\mydisplay|mysync|LessThan7~0_combout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a20~portbdataout\,
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_R~4_combout\);

-- Location: FF_X40_Y51_N9
\mydisplay|mysync|VGA_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_R~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_R\(4));

-- Location: LCCOMB_X70_Y39_N8
\EW|datMem|vga_data[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_data[21]~feeder_combout\ = \EW|regis|readdata2[21]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regis|readdata2[21]~89_combout\,
	combout => \EW|datMem|vga_data[21]~feeder_combout\);

-- Location: FF_X70_Y39_N9
\EW|datMem|vga_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_data[21]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(21));

-- Location: M9K_X64_Y47_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y51_N26
\mydisplay|mysync|VGA_R~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_R~5_combout\ = (\mydisplay|mysync|video_on~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21~portbdataout\ & !\mydisplay|mysync|LessThan7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|video_on~0_combout\,
	datab => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a21~portbdataout\,
	datad => \mydisplay|mysync|LessThan7~0_combout\,
	combout => \mydisplay|mysync|VGA_R~5_combout\);

-- Location: FF_X40_Y51_N27
\mydisplay|mysync|VGA_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_R~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_R\(5));

-- Location: LCCOMB_X79_Y39_N0
\EW|datMem|vga_data[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_data[22]~feeder_combout\ = \EW|regis|readdata2[22]~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regis|readdata2[22]~88_combout\,
	combout => \EW|datMem|vga_data[22]~feeder_combout\);

-- Location: FF_X79_Y39_N1
\EW|datMem|vga_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_data[22]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(22));

-- Location: M9K_X78_Y47_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y51_N24
\mydisplay|mysync|VGA_R~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_R~6_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a22~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_R~6_combout\);

-- Location: FF_X40_Y51_N25
\mydisplay|mysync|VGA_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_R~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_R\(6));

-- Location: LCCOMB_X79_Y39_N18
\EW|datMem|vga_data[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_data[23]~feeder_combout\ = \EW|regis|readdata2[23]~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regis|readdata2[23]~87_combout\,
	combout => \EW|datMem|vga_data[23]~feeder_combout\);

-- Location: FF_X79_Y39_N19
\EW|datMem|vga_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_data[23]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(23));

-- Location: M9K_X51_Y47_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y50_N20
\mydisplay|mysync|VGA_R~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_R~7_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a23~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_R~7_combout\);

-- Location: FF_X50_Y50_N21
\mydisplay|mysync|VGA_R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_R~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_R\(7));

-- Location: LCCOMB_X74_Y37_N26
\EW|datMem|vga_data[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_data[8]~feeder_combout\ = \EW|regis|readdata2[8]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regis|readdata2[8]~76_combout\,
	combout => \EW|datMem|vga_data[8]~feeder_combout\);

-- Location: FF_X74_Y37_N27
\EW|datMem|vga_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_data[8]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(8));

-- Location: M9K_X37_Y45_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y50_N16
\mydisplay|mysync|VGA_G~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_G~0_combout\ = (\mydisplay|mysync|video_on~0_combout\ & (!\mydisplay|mysync|LessThan7~0_combout\ & \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|video_on~0_combout\,
	datac => \mydisplay|mysync|LessThan7~0_combout\,
	datad => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a8~portbdataout\,
	combout => \mydisplay|mysync|VGA_G~0_combout\);

-- Location: FF_X38_Y50_N17
\mydisplay|mysync|VGA_G[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_G~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_G\(0));

-- Location: FF_X72_Y39_N1
\EW|datMem|vga_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|readdata2[9]~75_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(9));

-- Location: M9K_X37_Y48_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y50_N14
\mydisplay|mysync|VGA_G~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_G~1_combout\ = (\mydisplay|mysync|video_on~0_combout\ & (!\mydisplay|mysync|LessThan7~0_combout\ & \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|video_on~0_combout\,
	datac => \mydisplay|mysync|LessThan7~0_combout\,
	datad => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a9~portbdataout\,
	combout => \mydisplay|mysync|VGA_G~1_combout\);

-- Location: FF_X38_Y50_N15
\mydisplay|mysync|VGA_G[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_G~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_G\(1));

-- Location: FF_X70_Y39_N11
\EW|datMem|vga_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regis|readdata2[10]~74_combout\,
	sload => VCC,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(10));

-- Location: M9K_X64_Y51_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y51_N22
\mydisplay|mysync|VGA_G~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_G~2_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a10~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_G~2_combout\);

-- Location: FF_X40_Y51_N23
\mydisplay|mysync|VGA_G[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_G~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_G\(2));

-- Location: FF_X74_Y39_N31
\EW|datMem|vga_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regis|readdata2[11]~73_combout\,
	sload => VCC,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(11));

-- Location: M9K_X51_Y45_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y50_N26
\mydisplay|mysync|VGA_G~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_G~3_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a11~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_G~3_combout\);

-- Location: FF_X50_Y50_N27
\mydisplay|mysync|VGA_G[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_G~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_G\(3));

-- Location: LCCOMB_X70_Y39_N12
\EW|datMem|vga_data[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_data[12]~feeder_combout\ = \EW|regis|readdata2[12]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regis|readdata2[12]~72_combout\,
	combout => \EW|datMem|vga_data[12]~feeder_combout\);

-- Location: FF_X70_Y39_N13
\EW|datMem|vga_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_data[12]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(12));

-- Location: M9K_X37_Y44_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y50_N20
\mydisplay|mysync|VGA_G~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_G~4_combout\ = (\mydisplay|mysync|video_on~0_combout\ & (!\mydisplay|mysync|LessThan7~0_combout\ & \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|video_on~0_combout\,
	datac => \mydisplay|mysync|LessThan7~0_combout\,
	datad => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	combout => \mydisplay|mysync|VGA_G~4_combout\);

-- Location: FF_X38_Y50_N21
\mydisplay|mysync|VGA_G[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_G~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_G\(4));

-- Location: FF_X75_Y37_N25
\EW|datMem|vga_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|readdata2[13]~71_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(13));

-- Location: M9K_X64_Y46_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y46_N24
\mydisplay|mysync|VGA_G~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_G~5_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a13~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_G~5_combout\);

-- Location: FF_X48_Y46_N25
\mydisplay|mysync|VGA_G[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_G~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_G\(5));

-- Location: FF_X72_Y39_N7
\EW|datMem|vga_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|readdata2[14]~70_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(14));

-- Location: M9K_X64_Y48_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y51_N16
\mydisplay|mysync|VGA_G~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_G~6_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a14~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_G~6_combout\);

-- Location: FF_X40_Y51_N17
\mydisplay|mysync|VGA_G[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_G~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_G\(6));

-- Location: LCCOMB_X74_Y37_N16
\EW|datMem|vga_data[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_data[15]~feeder_combout\ = \EW|regis|readdata2[15]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regis|readdata2[15]~69_combout\,
	combout => \EW|datMem|vga_data[15]~feeder_combout\);

-- Location: FF_X74_Y37_N17
\EW|datMem|vga_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_data[15]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(15));

-- Location: M9K_X51_Y50_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y50_N16
\mydisplay|mysync|VGA_G~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_G~7_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a15~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_G~7_combout\);

-- Location: FF_X50_Y50_N17
\mydisplay|mysync|VGA_G[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_G~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_G\(7));

-- Location: FF_X72_Y39_N25
\EW|datMem|vga_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|readdata2[0]~67_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(0));

-- Location: M9K_X64_Y49_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y51_N2
\mydisplay|mysync|VGA_B~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_B~0_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_B~0_combout\);

-- Location: FF_X40_Y51_N3
\mydisplay|mysync|VGA_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_B~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_B\(0));

-- Location: FF_X72_Y39_N15
\EW|datMem|vga_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|readdata2[1]~68_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(1));

-- Location: M9K_X37_Y51_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y51_N12
\mydisplay|mysync|VGA_B~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_B~1_combout\ = (\mydisplay|mysync|video_on~0_combout\ & (!\mydisplay|mysync|LessThan7~0_combout\ & \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|video_on~0_combout\,
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datad => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\,
	combout => \mydisplay|mysync|VGA_B~1_combout\);

-- Location: FF_X40_Y51_N13
\mydisplay|mysync|VGA_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_B~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_B\(1));

-- Location: FF_X74_Y39_N13
\EW|datMem|vga_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regis|readdata2[2]~54_combout\,
	sload => VCC,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(2));

-- Location: M9K_X37_Y46_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y50_N22
\mydisplay|mysync|VGA_B~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_B~2_combout\ = (\mydisplay|mysync|video_on~0_combout\ & (!\mydisplay|mysync|LessThan7~0_combout\ & \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|video_on~0_combout\,
	datac => \mydisplay|mysync|LessThan7~0_combout\,
	datad => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	combout => \mydisplay|mysync|VGA_B~2_combout\);

-- Location: FF_X38_Y50_N23
\mydisplay|mysync|VGA_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_B~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_B\(2));

-- Location: LCCOMB_X75_Y39_N24
\EW|datMem|vga_data[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_data[3]~feeder_combout\ = \EW|regis|readdata2[3]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EW|regis|readdata2[3]~66_combout\,
	combout => \EW|datMem|vga_data[3]~feeder_combout\);

-- Location: FF_X75_Y39_N25
\EW|datMem|vga_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_data[3]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(3));

-- Location: M9K_X51_Y49_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y50_N22
\mydisplay|mysync|VGA_B~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_B~3_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_B~3_combout\);

-- Location: FF_X50_Y50_N23
\mydisplay|mysync|VGA_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_B~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_B\(3));

-- Location: FF_X75_Y39_N15
\EW|datMem|vga_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \EW|regis|readdata2[4]~58_combout\,
	sload => VCC,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(4));

-- Location: M9K_X51_Y46_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y50_N12
\mydisplay|mysync|VGA_B~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_B~4_combout\ = (\mydisplay|mysync|video_on~0_combout\ & (!\mydisplay|mysync|LessThan7~0_combout\ & \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|video_on~0_combout\,
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datad => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	combout => \mydisplay|mysync|VGA_B~4_combout\);

-- Location: FF_X50_Y50_N13
\mydisplay|mysync|VGA_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_B~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_B\(4));

-- Location: FF_X75_Y37_N31
\EW|datMem|vga_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|readdata2[5]~79_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(5));

-- Location: M9K_X51_Y48_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y50_N6
\mydisplay|mysync|VGA_B~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_B~5_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_B~5_combout\);

-- Location: FF_X50_Y50_N7
\mydisplay|mysync|VGA_B[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_B~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_B\(5));

-- Location: LCCOMB_X70_Y39_N14
\EW|datMem|vga_data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \EW|datMem|vga_data[6]~feeder_combout\ = \EW|regis|readdata2[6]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EW|regis|readdata2[6]~78_combout\,
	combout => \EW|datMem|vga_data[6]~feeder_combout\);

-- Location: FF_X70_Y39_N15
\EW|datMem|vga_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|datMem|vga_data[6]~feeder_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(6));

-- Location: M9K_X37_Y50_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y50_N12
\mydisplay|mysync|VGA_B~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_B~6_combout\ = (\mydisplay|mysync|video_on~0_combout\ & (!\mydisplay|mysync|LessThan7~0_combout\ & \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|video_on~0_combout\,
	datac => \mydisplay|mysync|LessThan7~0_combout\,
	datad => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\,
	combout => \mydisplay|mysync|VGA_B~6_combout\);

-- Location: FF_X38_Y50_N13
\mydisplay|mysync|VGA_B[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_B~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_B\(6));

-- Location: FF_X75_Y37_N13
\EW|datMem|vga_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \EW|regis|readdata2[7]~77_combout\,
	ena => \EW|datMem|vga_we~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EW|datMem|vga_data\(7));

-- Location: M9K_X51_Y52_N0
\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EW|datMem|vga_we~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \EW|datMem|vga_we~q\,
	portadatain => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y50_N8
\mydisplay|mysync|VGA_B~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_B~7_combout\ = (!\mydisplay|mysync|LessThan7~0_combout\ & (\mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\ & \mydisplay|mysync|video_on~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mydisplay|mysync|LessThan7~0_combout\,
	datac => \mydisplay|mydisplay|myvmem8192x24|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\,
	datad => \mydisplay|mysync|video_on~0_combout\,
	combout => \mydisplay|mysync|VGA_B~7_combout\);

-- Location: FF_X50_Y50_N9
\mydisplay|mysync|VGA_B[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_B~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_B\(7));

-- Location: LCCOMB_X48_Y46_N12
\mydisplay|mysync|VGA_V_SYNC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_V_SYNC~0_combout\ = (\mydisplay|mysync|Equal0~2_combout\ & (\mydisplay|mysync|always1~1_combout\)) # (!\mydisplay|mysync|Equal0~2_combout\ & ((\mydisplay|mysync|VGA_V_SYNC~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|always1~1_combout\,
	datac => \mydisplay|mysync|VGA_V_SYNC~q\,
	datad => \mydisplay|mysync|Equal0~2_combout\,
	combout => \mydisplay|mysync|VGA_V_SYNC~0_combout\);

-- Location: FF_X48_Y46_N13
\mydisplay|mysync|VGA_V_SYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|VGA_V_SYNC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_V_SYNC~q\);

-- Location: LCCOMB_X48_Y46_N14
\mydisplay|mysync|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|always0~1_combout\ = (\mydisplay|mysync|always0~0_combout\) # ((\mydisplay|mysync|h_count\(8)) # ((!\mydisplay|mysync|h_count\(7)) # (!\mydisplay|mysync|h_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|always0~0_combout\,
	datab => \mydisplay|mysync|h_count\(8),
	datac => \mydisplay|mysync|h_count\(9),
	datad => \mydisplay|mysync|h_count\(7),
	combout => \mydisplay|mysync|always0~1_combout\);

-- Location: FF_X48_Y46_N15
\mydisplay|mysync|VGA_H_SYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \mydisplay|mypll|altpll_component|_clk0~clkctrl_outclk\,
	d => \mydisplay|mysync|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mydisplay|mysync|VGA_H_SYNC~q\);

-- Location: LCCOMB_X48_Y46_N18
\mydisplay|mysync|VGA_BLANK\ : cycloneive_lcell_comb
-- Equation(s):
-- \mydisplay|mysync|VGA_BLANK~combout\ = (\mydisplay|mysync|VGA_V_SYNC~q\ & \mydisplay|mysync|VGA_H_SYNC~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mydisplay|mysync|VGA_V_SYNC~q\,
	datac => \mydisplay|mysync|VGA_H_SYNC~q\,
	combout => \mydisplay|mysync|VGA_BLANK~combout\);

-- Location: CLKCTRL_G4
\mydisplay|mypll|altpll_component|_clk1~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \mydisplay|mypll|altpll_component|_clk1~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \mydisplay|mypll|altpll_component|_clk1~clkctrl_outclk\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LCCOMB_X72_Y38_N8
\hex7_display|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex7_display|WideOr6~0_combout\ = (\KEY[1]~input_o\ & (\KEY[2]~input_o\ $ (((\KEY[0]~input_o\) # (!\KEY[3]~input_o\))))) # (!\KEY[1]~input_o\ & (!\KEY[0]~input_o\ & (\KEY[2]~input_o\ & !\KEY[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[2]~input_o\,
	datad => \KEY[3]~input_o\,
	combout => \hex7_display|WideOr6~0_combout\);

-- Location: LCCOMB_X74_Y37_N8
\hex7_display|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex7_display|WideOr5~0_combout\ = (\KEY[3]~input_o\ & ((\KEY[2]~input_o\) # (\KEY[1]~input_o\ $ (!\KEY[0]~input_o\)))) # (!\KEY[3]~input_o\ & ((\KEY[0]~input_o\ & (\KEY[2]~input_o\)) # (!\KEY[0]~input_o\ & ((\KEY[1]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \KEY[2]~input_o\,
	datac => \KEY[1]~input_o\,
	datad => \KEY[0]~input_o\,
	combout => \hex7_display|WideOr5~0_combout\);

-- Location: LCCOMB_X72_Y38_N14
\hex7_display|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex7_display|WideOr4~0_combout\ = (\KEY[2]~input_o\ & ((\KEY[1]~input_o\) # ((!\KEY[3]~input_o\) # (!\KEY[0]~input_o\)))) # (!\KEY[2]~input_o\ & ((\KEY[3]~input_o\) # ((\KEY[1]~input_o\ & !\KEY[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[2]~input_o\,
	datad => \KEY[3]~input_o\,
	combout => \hex7_display|WideOr4~0_combout\);

-- Location: LCCOMB_X72_Y38_N28
\hex7_display|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex7_display|WideOr3~0_combout\ = (\KEY[1]~input_o\ & ((\KEY[0]~input_o\ $ (!\KEY[2]~input_o\)) # (!\KEY[3]~input_o\))) # (!\KEY[1]~input_o\ & ((\KEY[0]~input_o\ & ((\KEY[3]~input_o\) # (!\KEY[2]~input_o\))) # (!\KEY[0]~input_o\ & (\KEY[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[2]~input_o\,
	datad => \KEY[3]~input_o\,
	combout => \hex7_display|WideOr3~0_combout\);

-- Location: LCCOMB_X72_Y38_N6
\hex7_display|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex7_display|WideOr2~0_combout\ = (\KEY[1]~input_o\ & ((\KEY[2]~input_o\ & (!\KEY[0]~input_o\)) # (!\KEY[2]~input_o\ & ((\KEY[3]~input_o\))))) # (!\KEY[1]~input_o\ & (!\KEY[0]~input_o\ & ((\KEY[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[2]~input_o\,
	datad => \KEY[3]~input_o\,
	combout => \hex7_display|WideOr2~0_combout\);

-- Location: LCCOMB_X72_Y38_N4
\hex7_display|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex7_display|WideOr1~0_combout\ = (\KEY[1]~input_o\ & ((\KEY[2]~input_o\ & (!\KEY[0]~input_o\ & \KEY[3]~input_o\)) # (!\KEY[2]~input_o\ & ((!\KEY[3]~input_o\))))) # (!\KEY[1]~input_o\ & (\KEY[3]~input_o\ & ((\KEY[2]~input_o\) # (!\KEY[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[2]~input_o\,
	datad => \KEY[3]~input_o\,
	combout => \hex7_display|WideOr1~0_combout\);

-- Location: LCCOMB_X72_Y38_N22
\hex7_display|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex7_display|WideOr0~0_combout\ = (\KEY[3]~input_o\ & ((\KEY[1]~input_o\ & ((\KEY[2]~input_o\))) # (!\KEY[1]~input_o\ & (!\KEY[0]~input_o\ & !\KEY[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[2]~input_o\,
	datad => \KEY[3]~input_o\,
	combout => \hex7_display|WideOr0~0_combout\);
END structure;


