Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Mar  7 20:20:24 2020
| Host         : KELF317N running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file axi_mlp_v1_0_timing_summary_routed.rpt -pb axi_mlp_v1_0_timing_summary_routed.pb -rpx axi_mlp_v1_0_timing_summary_routed.rpx -warn_on_violation
| Design       : axi_mlp_v1_0
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.240        0.000                      0                 3152        0.185        0.000                      0                 3152        2.750        0.000                       0                   451  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
s00_axi_aclk   {0.000 4.000}        8.000           125.000         
s00_axis_aclk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
s00_axi_aclk        0.240        0.000                      0                 3152        0.185        0.000                      0                 3152        2.750        0.000                       0                   451  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 mlp/layer_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/product_tmp_next0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s00_axi_aclk rise@8.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 2.735ns (37.020%)  route 4.653ns (62.980%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.674     4.897    mlp/clk
    SLICE_X34Y46         FDRE                                         r  mlp/layer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.415 r  mlp/layer_reg_reg[1]/Q
                         net (fo=32, routed)          0.671     6.086    mlp/layer_reg[1]
    SLICE_X33Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.210 r  mlp/baddr0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.210    mlp/baddr0_carry_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.760 r  mlp/baddr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.760    mlp/baddr0_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.094 r  mlp/baddr0_carry__0/O[1]
                         net (fo=1, routed)           0.408     7.502    mlp/baddr0[5]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.303     7.805 r  mlp/mem_s_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.433     8.238    mlp/mem_s_reg_0_255_0_0_i_13_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.362 r  mlp/mem_s_reg_0_255_0_0_i_5/O
                         net (fo=288, routed)         1.403     9.765    bram/mem_s_reg_512_767_17_17/A5
    SLICE_X32Y31         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124     9.889 r  bram/mem_s_reg_512_767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.889    bram/mem_s_reg_512_767_17_17/OD
    SLICE_X32Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    10.130 r  bram/mem_s_reg_512_767_17_17/F7.B/O
                         net (fo=1, routed)           0.000    10.130    bram/mem_s_reg_512_767_17_17/O0
    SLICE_X32Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    10.228 r  bram/mem_s_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           0.859    11.087    bram/mem_s_reg_512_767_17_17_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.319    11.406 r  bram/product_tmp_next0_i_21/O
                         net (fo=14, routed)          0.879    12.285    mlp/D[17]
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     8.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.585    12.468    mlp/clk
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/CLK
                         clock pessimism              0.455    12.922    
                         clock uncertainty           -0.035    12.887    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    12.525    mlp/product_tmp_next0
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 mlp/layer_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/product_tmp_next0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s00_axi_aclk rise@8.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 2.735ns (37.121%)  route 4.633ns (62.879%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.674     4.897    mlp/clk
    SLICE_X34Y46         FDRE                                         r  mlp/layer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.415 r  mlp/layer_reg_reg[1]/Q
                         net (fo=32, routed)          0.671     6.086    mlp/layer_reg[1]
    SLICE_X33Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.210 r  mlp/baddr0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.210    mlp/baddr0_carry_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.760 r  mlp/baddr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.760    mlp/baddr0_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.094 r  mlp/baddr0_carry__0/O[1]
                         net (fo=1, routed)           0.408     7.502    mlp/baddr0[5]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.303     7.805 r  mlp/mem_s_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.433     8.238    mlp/mem_s_reg_0_255_0_0_i_13_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.362 r  mlp/mem_s_reg_0_255_0_0_i_5/O
                         net (fo=288, routed)         1.403     9.765    bram/mem_s_reg_512_767_17_17/A5
    SLICE_X32Y31         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124     9.889 r  bram/mem_s_reg_512_767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.889    bram/mem_s_reg_512_767_17_17/OD
    SLICE_X32Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    10.130 r  bram/mem_s_reg_512_767_17_17/F7.B/O
                         net (fo=1, routed)           0.000    10.130    bram/mem_s_reg_512_767_17_17/O0
    SLICE_X32Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    10.228 r  bram/mem_s_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           0.859    11.087    bram/mem_s_reg_512_767_17_17_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.319    11.406 r  bram/product_tmp_next0_i_21/O
                         net (fo=14, routed)          0.859    12.265    mlp/D[17]
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     8.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.585    12.468    mlp/clk
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/CLK
                         clock pessimism              0.455    12.922    
                         clock uncertainty           -0.035    12.887    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362    12.525    mlp/product_tmp_next0
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 mlp/layer_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/product_tmp_next0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s00_axi_aclk rise@8.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 2.735ns (37.121%)  route 4.633ns (62.879%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.674     4.897    mlp/clk
    SLICE_X34Y46         FDRE                                         r  mlp/layer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.415 r  mlp/layer_reg_reg[1]/Q
                         net (fo=32, routed)          0.671     6.086    mlp/layer_reg[1]
    SLICE_X33Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.210 r  mlp/baddr0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.210    mlp/baddr0_carry_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.760 r  mlp/baddr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.760    mlp/baddr0_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.094 r  mlp/baddr0_carry__0/O[1]
                         net (fo=1, routed)           0.408     7.502    mlp/baddr0[5]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.303     7.805 r  mlp/mem_s_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.433     8.238    mlp/mem_s_reg_0_255_0_0_i_13_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.362 r  mlp/mem_s_reg_0_255_0_0_i_5/O
                         net (fo=288, routed)         1.403     9.765    bram/mem_s_reg_512_767_17_17/A5
    SLICE_X32Y31         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124     9.889 r  bram/mem_s_reg_512_767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.889    bram/mem_s_reg_512_767_17_17/OD
    SLICE_X32Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    10.130 r  bram/mem_s_reg_512_767_17_17/F7.B/O
                         net (fo=1, routed)           0.000    10.130    bram/mem_s_reg_512_767_17_17/O0
    SLICE_X32Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    10.228 r  bram/mem_s_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           0.859    11.087    bram/mem_s_reg_512_767_17_17_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.319    11.406 r  bram/product_tmp_next0_i_21/O
                         net (fo=14, routed)          0.859    12.265    mlp/D[17]
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     8.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.585    12.468    mlp/clk
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/CLK
                         clock pessimism              0.455    12.922    
                         clock uncertainty           -0.035    12.887    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362    12.525    mlp/product_tmp_next0
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 mlp/layer_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/product_tmp_next0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s00_axi_aclk rise@8.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 2.735ns (37.121%)  route 4.633ns (62.879%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.674     4.897    mlp/clk
    SLICE_X34Y46         FDRE                                         r  mlp/layer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.415 r  mlp/layer_reg_reg[1]/Q
                         net (fo=32, routed)          0.671     6.086    mlp/layer_reg[1]
    SLICE_X33Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.210 r  mlp/baddr0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.210    mlp/baddr0_carry_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.760 r  mlp/baddr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.760    mlp/baddr0_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.094 r  mlp/baddr0_carry__0/O[1]
                         net (fo=1, routed)           0.408     7.502    mlp/baddr0[5]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.303     7.805 r  mlp/mem_s_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.433     8.238    mlp/mem_s_reg_0_255_0_0_i_13_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.362 r  mlp/mem_s_reg_0_255_0_0_i_5/O
                         net (fo=288, routed)         1.403     9.765    bram/mem_s_reg_512_767_17_17/A5
    SLICE_X32Y31         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124     9.889 r  bram/mem_s_reg_512_767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.889    bram/mem_s_reg_512_767_17_17/OD
    SLICE_X32Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    10.130 r  bram/mem_s_reg_512_767_17_17/F7.B/O
                         net (fo=1, routed)           0.000    10.130    bram/mem_s_reg_512_767_17_17/O0
    SLICE_X32Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    10.228 r  bram/mem_s_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           0.859    11.087    bram/mem_s_reg_512_767_17_17_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.319    11.406 r  bram/product_tmp_next0_i_21/O
                         net (fo=14, routed)          0.859    12.265    mlp/D[17]
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     8.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.585    12.468    mlp/clk
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/CLK
                         clock pessimism              0.455    12.922    
                         clock uncertainty           -0.035    12.887    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362    12.525    mlp/product_tmp_next0
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 mlp/state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/product_tmp_next0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s00_axi_aclk rise@8.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 2.295ns (31.218%)  route 5.057ns (68.782%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.674     4.897    mlp/clk
    SLICE_X33Y43         FDRE                                         r  mlp/state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     5.316 r  mlp/state_reg_reg[3]/Q
                         net (fo=125, routed)         1.036     6.352    mlp/state_reg[3]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.327     6.679 r  mlp/mem_s_reg_0_255_0_0_i_23/O
                         net (fo=3, routed)           0.605     7.284    mlp/mem_s_reg_0_255_0_0_i_23_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.326     7.610 r  mlp/mem_s_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.439     8.049    mlp/mem_s_reg_0_255_0_0_i_17_n_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.173 r  mlp/mem_s_reg_0_255_0_0_i_8/O
                         net (fo=288, routed)         1.333     9.506    bram/mem_s_reg_512_767_11_11/A2
    SLICE_X28Y32         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.478     9.984 r  bram/mem_s_reg_512_767_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.984    bram/mem_s_reg_512_767_11_11/OA
    SLICE_X28Y32         MUXF7 (Prop_muxf7_I1_O)      0.214    10.198 r  bram/mem_s_reg_512_767_11_11/F7.A/O
                         net (fo=1, routed)           0.000    10.198    bram/mem_s_reg_512_767_11_11/O1
    SLICE_X28Y32         MUXF8 (Prop_muxf8_I1_O)      0.088    10.286 r  bram/mem_s_reg_512_767_11_11/F8/O
                         net (fo=1, routed)           0.942    11.228    bram/mem_s_reg_512_767_11_11_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I1_O)        0.319    11.547 r  bram/product_tmp_next0_i_27/O
                         net (fo=2, routed)           0.702    12.249    mlp/D[11]
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     8.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.585    12.468    mlp/clk
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/CLK
                         clock pessimism              0.489    12.956    
                         clock uncertainty           -0.035    12.921    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.362    12.559    mlp/product_tmp_next0
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 mlp/state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/product_tmp_next0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s00_axi_aclk rise@8.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 2.190ns (30.040%)  route 5.100ns (69.960%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.674     4.897    mlp/clk
    SLICE_X33Y43         FDRE                                         r  mlp/state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     5.316 r  mlp/state_reg_reg[3]/Q
                         net (fo=125, routed)         1.036     6.352    mlp/state_reg[3]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.327     6.679 r  mlp/mem_s_reg_0_255_0_0_i_23/O
                         net (fo=3, routed)           0.605     7.284    mlp/mem_s_reg_0_255_0_0_i_23_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.326     7.610 r  mlp/mem_s_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.439     8.049    mlp/mem_s_reg_0_255_0_0_i_17_n_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.173 r  mlp/mem_s_reg_0_255_0_0_i_8/O
                         net (fo=288, routed)         1.462     9.634    bram/mem_s_reg_768_1023_0_0/A2
    SLICE_X34Y30         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.373    10.007 r  bram/mem_s_reg_768_1023_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.007    bram/mem_s_reg_768_1023_0_0/OA
    SLICE_X34Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    10.221 r  bram/mem_s_reg_768_1023_0_0/F7.A/O
                         net (fo=1, routed)           0.000    10.221    bram/mem_s_reg_768_1023_0_0/O1
    SLICE_X34Y30         MUXF8 (Prop_muxf8_I1_O)      0.088    10.309 r  bram/mem_s_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.858    11.167    bram/mem_s_reg_768_1023_0_0_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.319    11.486 r  bram/product_tmp_next0_i_38/O
                         net (fo=2, routed)           0.701    12.187    mlp/D[0]
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     8.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.585    12.468    mlp/clk
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/CLK
                         clock pessimism              0.489    12.956    
                         clock uncertainty           -0.035    12.921    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    12.559    mlp/product_tmp_next0
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 mlp/layer_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/product_tmp_next0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s00_axi_aclk rise@8.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 2.735ns (37.736%)  route 4.513ns (62.264%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.674     4.897    mlp/clk
    SLICE_X34Y46         FDRE                                         r  mlp/layer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.415 r  mlp/layer_reg_reg[1]/Q
                         net (fo=32, routed)          0.671     6.086    mlp/layer_reg[1]
    SLICE_X33Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.210 r  mlp/baddr0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.210    mlp/baddr0_carry_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.760 r  mlp/baddr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.760    mlp/baddr0_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.094 r  mlp/baddr0_carry__0/O[1]
                         net (fo=1, routed)           0.408     7.502    mlp/baddr0[5]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.303     7.805 r  mlp/mem_s_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.433     8.238    mlp/mem_s_reg_0_255_0_0_i_13_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.362 r  mlp/mem_s_reg_0_255_0_0_i_5/O
                         net (fo=288, routed)         1.403     9.765    bram/mem_s_reg_512_767_17_17/A5
    SLICE_X32Y31         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124     9.889 r  bram/mem_s_reg_512_767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.889    bram/mem_s_reg_512_767_17_17/OD
    SLICE_X32Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    10.130 r  bram/mem_s_reg_512_767_17_17/F7.B/O
                         net (fo=1, routed)           0.000    10.130    bram/mem_s_reg_512_767_17_17/O0
    SLICE_X32Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    10.228 r  bram/mem_s_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           0.859    11.087    bram/mem_s_reg_512_767_17_17_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.319    11.406 r  bram/product_tmp_next0_i_21/O
                         net (fo=14, routed)          0.739    12.145    mlp/D[17]
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     8.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.585    12.468    mlp/clk
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/CLK
                         clock pessimism              0.455    12.922    
                         clock uncertainty           -0.035    12.887    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    12.525    mlp/product_tmp_next0
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 mlp/layer_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/product_tmp_next0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s00_axi_aclk rise@8.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 2.735ns (37.736%)  route 4.513ns (62.264%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.674     4.897    mlp/clk
    SLICE_X34Y46         FDRE                                         r  mlp/layer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.415 r  mlp/layer_reg_reg[1]/Q
                         net (fo=32, routed)          0.671     6.086    mlp/layer_reg[1]
    SLICE_X33Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.210 r  mlp/baddr0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.210    mlp/baddr0_carry_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.760 r  mlp/baddr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.760    mlp/baddr0_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.094 r  mlp/baddr0_carry__0/O[1]
                         net (fo=1, routed)           0.408     7.502    mlp/baddr0[5]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.303     7.805 r  mlp/mem_s_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.433     8.238    mlp/mem_s_reg_0_255_0_0_i_13_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.362 r  mlp/mem_s_reg_0_255_0_0_i_5/O
                         net (fo=288, routed)         1.403     9.765    bram/mem_s_reg_512_767_17_17/A5
    SLICE_X32Y31         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124     9.889 r  bram/mem_s_reg_512_767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.889    bram/mem_s_reg_512_767_17_17/OD
    SLICE_X32Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    10.130 r  bram/mem_s_reg_512_767_17_17/F7.B/O
                         net (fo=1, routed)           0.000    10.130    bram/mem_s_reg_512_767_17_17/O0
    SLICE_X32Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    10.228 r  bram/mem_s_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           0.859    11.087    bram/mem_s_reg_512_767_17_17_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.319    11.406 r  bram/product_tmp_next0_i_21/O
                         net (fo=14, routed)          0.739    12.145    mlp/D[17]
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     8.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.585    12.468    mlp/clk
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/CLK
                         clock pessimism              0.455    12.922    
                         clock uncertainty           -0.035    12.887    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362    12.525    mlp/product_tmp_next0
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 mlp/layer_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/product_tmp_next0/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s00_axi_aclk rise@8.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 2.735ns (38.041%)  route 4.455ns (61.959%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.674     4.897    mlp/clk
    SLICE_X34Y46         FDRE                                         r  mlp/layer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.415 r  mlp/layer_reg_reg[1]/Q
                         net (fo=32, routed)          0.671     6.086    mlp/layer_reg[1]
    SLICE_X33Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.210 r  mlp/baddr0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.210    mlp/baddr0_carry_i_3_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.760 r  mlp/baddr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.760    mlp/baddr0_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.094 r  mlp/baddr0_carry__0/O[1]
                         net (fo=1, routed)           0.408     7.502    mlp/baddr0[5]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.303     7.805 r  mlp/mem_s_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.433     8.238    mlp/mem_s_reg_0_255_0_0_i_13_n_0
    SLICE_X33Y43         LUT4 (Prop_lut4_I3_O)        0.124     8.362 r  mlp/mem_s_reg_0_255_0_0_i_5/O
                         net (fo=288, routed)         1.403     9.765    bram/mem_s_reg_512_767_17_17/A5
    SLICE_X32Y31         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124     9.889 r  bram/mem_s_reg_512_767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.889    bram/mem_s_reg_512_767_17_17/OD
    SLICE_X32Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    10.130 r  bram/mem_s_reg_512_767_17_17/F7.B/O
                         net (fo=1, routed)           0.000    10.130    bram/mem_s_reg_512_767_17_17/O0
    SLICE_X32Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    10.228 r  bram/mem_s_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           0.859    11.087    bram/mem_s_reg_512_767_17_17_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.319    11.406 r  bram/product_tmp_next0_i_21/O
                         net (fo=14, routed)          0.680    12.087    mlp/D[17]
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     8.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.585    12.468    mlp/clk
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/CLK
                         clock pessimism              0.455    12.922    
                         clock uncertainty           -0.035    12.887    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    12.525    mlp/product_tmp_next0
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 mlp/product_tmp_next0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/acc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s00_axi_aclk rise@8.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 5.890ns (79.731%)  route 1.497ns (20.269%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 12.380 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.759     4.981    mlp/clk
    DSP48_X1Y14          DSP48E1                                      r  mlp/product_tmp_next0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     8.990 r  mlp/product_tmp_next0/P[15]
                         net (fo=2, routed)           0.926     9.917    mlp/product_tmp_next0_n_90
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.041 r  mlp/acc_next0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.041    mlp/acc_next0_carry_i_3_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.591 r  mlp/acc_next0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.591    mlp/acc_next0_carry_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  mlp/acc_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.705    mlp/acc_next0_carry__0_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  mlp/acc_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.819    mlp/acc_next0_carry__1_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  mlp/acc_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.933    mlp/acc_next0_carry__2_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  mlp/acc_next0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.047    mlp/acc_next0_carry__3_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.161 r  mlp/acc_next0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.161    mlp/acc_next0_carry__4_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.495 r  mlp/acc_next0_carry__5/O[1]
                         net (fo=1, routed)           0.571    12.066    mlp/acc_next0_carry__5_n_6
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.303    12.369 r  mlp/acc_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    12.369    mlp/acc_next[25]
    SLICE_X29Y40         FDRE                                         r  mlp/acc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     8.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.497    12.380    mlp/clk
    SLICE_X29Y40         FDRE                                         r  mlp/acc_reg_reg[25]/C
                         clock pessimism              0.455    12.835    
                         clock uncertainty           -0.035    12.800    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)        0.032    12.832    mlp/acc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 memory_subsystem/toggle_s_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_mlp_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.760%)  route 0.136ns (42.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.591     1.518    memory_subsystem/clk
    SLICE_X40Y42         FDRE                                         r  memory_subsystem/toggle_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memory_subsystem/toggle_s_reg/Q
                         net (fo=1, routed)           0.136     1.795    memory_subsystem/toggle_mm2al
    SLICE_X42Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  memory_subsystem/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    axi_mlp_v1_0_S00_AXI_inst/D[0]
    SLICE_X42Y43         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.861     2.037    axi_mlp_v1_0_S00_AXI_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.120     1.655    axi_mlp_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 axi_mlp_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_mlp_v1_0_S00_AXI_inst/S_WR_START_O_reg/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.587     1.514    axi_mlp_v1_0_S00_AXI_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.678 f  axi_mlp_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/Q
                         net (fo=1, routed)           0.082     1.760    axi_mlp_v1_0_S00_AXI_inst/p_0_in[0]
    SLICE_X43Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  axi_mlp_v1_0_S00_AXI_inst/S_WR_START_O0_out/O
                         net (fo=1, routed)           0.000     1.805    axi_mlp_v1_0_S00_AXI_inst/S_WR_START_O0_out__0
    SLICE_X43Y33         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/S_WR_START_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.854     2.030    axi_mlp_v1_0_S00_AXI_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/S_WR_START_O_reg/C
                         clock pessimism             -0.503     1.527    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.091     1.618    axi_mlp_v1_0_S00_AXI_inst/S_WR_START_O_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mlp/res_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_subsystem/cl_num_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.756%)  route 0.174ns (55.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.590     1.517    mlp/clk
    SLICE_X39Y44         FDRE                                         r  mlp/res_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mlp/res_reg_reg[3]/Q
                         net (fo=1, routed)           0.174     1.832    memory_subsystem/cl_num_s_reg[3]_0[3]
    SLICE_X40Y44         FDRE                                         r  memory_subsystem/cl_num_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.861     2.037    memory_subsystem/clk
    SLICE_X40Y44         FDRE                                         r  memory_subsystem/cl_num_s_reg[3]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.070     1.625    memory_subsystem/cl_num_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mlp/acc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.984%)  route 0.135ns (42.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.559     1.486    mlp/clk
    SLICE_X27Y34         FDRE                                         r  mlp/acc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mlp/acc_reg_reg[6]/Q
                         net (fo=5, routed)           0.135     1.761    mlp/acc_reg[6]
    SLICE_X27Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.806 r  mlp/acc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.806    mlp/acc_next[6]
    SLICE_X27Y34         FDRE                                         r  mlp/acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.825     2.001    mlp/clk
    SLICE_X27Y34         FDRE                                         r  mlp/acc_reg_reg[6]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X27Y34         FDRE (Hold_fdre_C_D)         0.092     1.578    mlp/acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 axi_mlp_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_mlp_v1_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.834%)  route 0.098ns (30.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.587     1.514    axi_mlp_v1_0_S00_AXI_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  axi_mlp_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=4, routed)           0.098     1.740    axi_mlp_v1_0_S00_AXI_inst/s00_axi_awready_OBUF
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.099     1.839 r  axi_mlp_v1_0_S00_AXI_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.839    axi_mlp_v1_0_S00_AXI_inst/axi_bvalid_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.854     2.030    axi_mlp_v1_0_S00_AXI_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism             -0.516     1.514    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.092     1.606    axi_mlp_v1_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 axi_mlp_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_mlp_v1_0_S00_AXI_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.620%)  route 0.099ns (30.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.588     1.515    axi_mlp_v1_0_S00_AXI_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  axi_mlp_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=4, routed)           0.099     1.742    axi_mlp_v1_0_S00_AXI_inst/s00_axi_arready_OBUF
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.099     1.841 r  axi_mlp_v1_0_S00_AXI_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     1.841    axi_mlp_v1_0_S00_AXI_inst/axi_rvalid_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.856     2.032    axi_mlp_v1_0_S00_AXI_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                         clock pessimism             -0.517     1.515    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.091     1.606    axi_mlp_v1_0_S00_AXI_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 memory_subsystem/cl_num_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_mlp_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.592     1.519    memory_subsystem/clk
    SLICE_X41Y45         FDRE                                         r  memory_subsystem/cl_num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  memory_subsystem/cl_num_s_reg[1]/Q
                         net (fo=1, routed)           0.186     1.846    axi_mlp_v1_0_S00_AXI_inst/Q[0]
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.891 r  axi_mlp_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    axi_mlp_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X42Y45         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.861     2.037    axi_mlp_v1_0_S00_AXI_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  axi_mlp_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.120     1.655    axi_mlp_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mlp/p_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/p_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.564     1.491    mlp/clk
    SLICE_X32Y47         FDRE                                         r  mlp/p_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  mlp/p_reg_reg[7]/Q
                         net (fo=6, routed)           0.149     1.804    mlp/p_reg[7]
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  mlp/p_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.849    mlp/p_next[7]
    SLICE_X32Y47         FDRE                                         r  mlp/p_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.832     2.008    mlp/clk
    SLICE_X32Y47         FDRE                                         r  mlp/p_reg_reg[7]/C
                         clock pessimism             -0.517     1.491    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.121     1.612    mlp/p_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 mlp/res_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_subsystem/cl_num_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.592     1.519    mlp/clk
    SLICE_X41Y44         FDRE                                         r  mlp/res_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mlp/res_reg_reg[1]/Q
                         net (fo=1, routed)           0.183     1.843    memory_subsystem/cl_num_s_reg[3]_0[1]
    SLICE_X41Y45         FDRE                                         r  memory_subsystem/cl_num_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.861     2.037    memory_subsystem/clk
    SLICE_X41Y45         FDRE                                         r  memory_subsystem/cl_num_s_reg[1]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.070     1.605    memory_subsystem/cl_num_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mlp/p_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mlp/p_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.183%)  route 0.170ns (44.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.564     1.491    mlp/clk
    SLICE_X34Y47         FDRE                                         r  mlp/p_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  mlp/p_reg_reg[1]/Q
                         net (fo=7, routed)           0.170     1.824    mlp/p_reg[1]
    SLICE_X34Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  mlp/p_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    mlp/p_next[2]
    SLICE_X34Y48         FDRE                                         r  mlp/p_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.833     2.009    mlp/clk
    SLICE_X34Y48         FDRE                                         r  mlp/p_reg_reg[2]/C
                         clock pessimism             -0.502     1.507    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.120     1.627    mlp/p_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s00_axi_aclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { s00_axi_aclk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  s00_axi_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y29   axi_mlp_v1_0_S00_AXI_inst/REG_DATA_O_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y33   axi_mlp_v1_0_S00_AXI_inst/S_WR_START_O_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X43Y34   axi_mlp_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X43Y34   axi_mlp_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y35   axi_mlp_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X42Y33   axi_mlp_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X42Y33   axi_mlp_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y33   axi_mlp_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X43Y33   axi_mlp_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y35   bram/mem_s_reg_0_255_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y35   bram/mem_s_reg_0_255_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y35   bram/mem_s_reg_0_255_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y35   bram/mem_s_reg_0_255_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y33   bram/mem_s_reg_256_511_14_14/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y33   bram/mem_s_reg_256_511_14_14/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y33   bram/mem_s_reg_256_511_14_14/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y33   bram/mem_s_reg_256_511_14_14/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y35   bram/mem_s_reg_256_511_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y35   bram/mem_s_reg_256_511_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X32Y36   bram/mem_s_reg_512_767_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X32Y39   bram/mem_s_reg_512_767_7_7/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X32Y39   bram/mem_s_reg_512_767_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X32Y39   bram/mem_s_reg_512_767_7_7/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X32Y39   bram/mem_s_reg_512_767_7_7/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X32Y39   bram/mem_s_reg_512_767_7_7/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X32Y39   bram/mem_s_reg_512_767_7_7/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X32Y39   bram/mem_s_reg_512_767_7_7/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X32Y39   bram/mem_s_reg_512_767_7_7/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y35   bram/mem_s_reg_512_767_8_8/RAMS64E_A/CLK




