
**** Build of configuration Nios II for project DE1_SoC_ADC ****

make all 
Info: Building ../DE1_SoC_ADC_bsp/
make --no-print-directory -C ../DE1_SoC_ADC_bsp/
[BSP build complete]
Info: Linking DE1_SoC_ADC.elf
nios2-elf-g++  -T'../DE1_SoC_ADC_bsp//linker.x' -msys-crt0='../DE1_SoC_ADC_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../DE1_SoC_ADC_bsp/   -Wl,-Map=DE1_SoC_ADC.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx  -o DE1_SoC_ADC.elf obj/default/main.o -lm 
nios2-elf-insert DE1_SoC_ADC.elf --thread_model hal --cpu_name nios2_qsys --qsys true --simulation_enabled false --id 0 --sidp 0x81008 --timestamp 1418976083 --stderr_dev jtag_uart --stdin_dev jtag_uart --stdout_dev jtag_uart --sopc_system_name DE1_SoC_QSYS --quartus_project_dir "D:/Dee/de1_soc/cd/CD_HW_revF/Demonstrations/FPGA/DE1_SoC_ADC" --jdi D:/Dee/de1_soc/cd/CD_HW_revF/Demonstrations/FPGA/DE1_SoC_ADC/software/DE1_SoC_ADC_bsp/../../DE1_SoC_ADC.jdi --sopcinfo D:/Dee/de1_soc/cd/CD_HW_revF/Demonstrations/FPGA/DE1_SoC_ADC/software/DE1_SoC_ADC_bsp/../../DE1_SoC_QSYS.sopcinfo
Info: (DE1_SoC_ADC.elf) 56 KBytes program size (code + initialized data).
Info:                   93 KBytes free for stack + heap.
Info: Creating DE1_SoC_ADC.objdump
nios2-elf-objdump --disassemble --syms --all-header --source DE1_SoC_ADC.elf >DE1_SoC_ADC.objdump
[DE1_SoC_ADC build complete]

**** Build Finished ****
