

================================================================
== Vitis HLS Report for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1'
================================================================
* Date:           Wed Jul 16 18:22:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      644|      644|  2.576 us|  2.576 us|  643|  643|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_734_1  |      642|      642|         8|          5|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 11 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln734 = store i8 0, i8 %i_2" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 12 'store' 'store_ln734' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i8 %i_2" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.91ns)   --->   "%icmp_ln734 = icmp_eq  i8 %i, i8 128" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 15 'icmp' 'icmp_ln734' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.91ns)   --->   "%add_ln734 = add i8 %i, i8 1" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 16 'add' 'add_ln734' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln734 = br i1 %icmp_ln734, void %for.body.i.split, void %for.inc8.preheader.exitStub" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 17 'br' 'br_ln734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln734 = zext i8 %i" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 18 'zext' 'zext_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%revIdxTab_addr = getelementptr i7 %revIdxTab, i64 0, i64 %zext_ln734" [FFT.cpp:735->FFT.cpp:761]   --->   Operation 19 'getelementptr' 'revIdxTab_addr' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.32ns)   --->   "%j = load i7 %revIdxTab_addr" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 20 'load' 'j' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/2] ( I:2.32ns O:2.32ns )   --->   "%j = load i7 %revIdxTab_addr" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 21 'load' 'j' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 128> <RAM>
ST_3 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln734 = store i8 %add_ln734, i8 %i_2" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 22 'store' 'store_ln734' <Predicate = (!icmp_ln734)> <Delay = 1.58>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln734 = br void %for.body.i" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 23 'br' 'br_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln734)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln734 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 24 'specpipeline' 'specpipeline_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln734 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln734 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 26 'specloopname' 'specloopname_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i7 %j" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 27 'zext' 'zext_ln736' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln736_1 = zext i7 %j" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 28 'zext' 'zext_ln736_1' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.91ns)   --->   "%icmp_ln736 = icmp_ult  i8 %i, i8 %zext_ln736_1" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 29 'icmp' 'icmp_ln736' <Predicate = (!icmp_ln734)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln736 = br i1 %icmp_ln736, void %for.inc.i, void %if.then.i" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 30 'br' 'br_ln736' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_buf_1_addr = getelementptr i32 %p_buf_1, i64 0, i64 %zext_ln734" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 31 'getelementptr' 'p_buf_1_addr' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 0.00>
ST_4 : Operation 32 [3/3] (1.68ns)   --->   "%p_buf_1_load = load i7 %p_buf_1_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 32 'load' 'p_buf_1_load' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_buf_addr = getelementptr i32 %p_buf, i64 0, i64 %zext_ln734" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 33 'getelementptr' 'p_buf_addr' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 0.00>
ST_4 : Operation 34 [3/3] (1.68ns)   --->   "%p_buf_load = load i7 %p_buf_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 34 'load' 'p_buf_load' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_buf_1_addr_1 = getelementptr i32 %p_buf_1, i64 0, i64 %zext_ln736" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 35 'getelementptr' 'p_buf_1_addr_1' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 0.00>
ST_4 : Operation 36 [3/3] (1.68ns)   --->   "%p_buf_1_load_1 = load i7 %p_buf_1_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 36 'load' 'p_buf_1_load_1' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_buf_addr_1 = getelementptr i32 %p_buf, i64 0, i64 %zext_ln736" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 37 'getelementptr' 'p_buf_addr_1' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 0.00>
ST_4 : Operation 38 [3/3] (1.68ns)   --->   "%p_buf_load_1 = load i7 %p_buf_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 38 'load' 'p_buf_load_1' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 39 [2/3] (1.68ns)   --->   "%p_buf_1_load = load i7 %p_buf_1_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 39 'load' 'p_buf_1_load' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 40 [2/3] (1.68ns)   --->   "%p_buf_load = load i7 %p_buf_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 40 'load' 'p_buf_load' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 41 [2/3] (1.68ns)   --->   "%p_buf_1_load_1 = load i7 %p_buf_1_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 41 'load' 'p_buf_1_load_1' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 42 [2/3] (1.68ns)   --->   "%p_buf_load_1 = load i7 %p_buf_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 42 'load' 'p_buf_load_1' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 1.68>
ST_6 : Operation 43 [1/3] ( I:1.68ns O:1.68ns )   --->   "%p_buf_1_load = load i7 %p_buf_1_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 43 'load' 'p_buf_1_load' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 44 [1/3] ( I:1.68ns O:1.68ns )   --->   "%p_buf_load = load i7 %p_buf_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 44 'load' 'p_buf_load' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 45 [1/3] ( I:1.68ns O:1.68ns )   --->   "%p_buf_1_load_1 = load i7 %p_buf_1_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 45 'load' 'p_buf_1_load_1' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 46 [1/3] ( I:1.68ns O:1.68ns )   --->   "%p_buf_load_1 = load i7 %p_buf_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 46 'load' 'p_buf_load_1' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 7 <SV = 6> <Delay = 1.68>
ST_7 : Operation 47 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln194 = store i32 %p_buf_1_load_1, i7 %p_buf_1_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 47 'store' 'store_ln194' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 48 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln194 = store i32 %p_buf_load_1, i7 %p_buf_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 48 'store' 'store_ln194' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 1.68>
ST_8 : Operation 49 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln195 = store i32 %p_buf_1_load, i7 %p_buf_1_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->FFT.cpp:736->FFT.cpp:761]   --->   Operation 49 'store' 'store_ln195' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 50 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln195 = store i32 %p_buf_load, i7 %p_buf_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->FFT.cpp:736->FFT.cpp:761]   --->   Operation 50 'store' 'store_ln195' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln736 = br void %for.inc.i" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 51 'br' 'br_ln736' <Predicate = (icmp_ln736)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln734', FFT.cpp:734->FFT.cpp:761) of constant 0 on local variable 'i', FFT.cpp:734->FFT.cpp:761 [5]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('i', FFT.cpp:734->FFT.cpp:761) on local variable 'i', FFT.cpp:734->FFT.cpp:761 [8]  (0.000 ns)
	'getelementptr' operation 7 bit ('revIdxTab_addr', FFT.cpp:735->FFT.cpp:761) [17]  (0.000 ns)
	'load' operation 7 bit ('j', FFT.cpp:736->FFT.cpp:761) on array 'revIdxTab' [18]  (2.322 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'load' operation 7 bit ('j', FFT.cpp:736->FFT.cpp:761) on array 'revIdxTab' [18]  (2.322 ns)

 <State 4>: 1.915ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln736', FFT.cpp:736->FFT.cpp:761) [21]  (1.915 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 1.682ns
The critical path consists of the following:
	'load' operation 32 bit ('p_buf_1_load', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761) on array 'p_buf_1' [25]  (1.682 ns)

 <State 7>: 1.682ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln194', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761) of variable 'p_buf_1_load_1', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761 on array 'p_buf_1' [32]  (1.682 ns)

 <State 8>: 1.682ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln195', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->FFT.cpp:736->FFT.cpp:761) of variable 'p_buf_1_load', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761 on array 'p_buf_1' [34]  (1.682 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
