<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 12.900.0.16</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.4 (Version 12.900.0.16)</p>
        <p>Date: Thu Apr 23 03:44:31 2020
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>FFT_Accel_system</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>M2S010</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>144 TQ</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 85 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.14 - 1.26 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>BEST, TYPICAL, WORST</td>
            </tr>
            <tr>
                <td>Scenario for Timing Analysis</td>
                <td>timing_analysis</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0</td>
                <td>10.000</td>
                <td>100.000</td>
                <td>2.513</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL1</td>
                <td>8.000</td>
                <td>125.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</td>
                <td>20.000</td>
                <td>50.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>GMII_RX_CLK</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Clock Domain FFT_Accel_system_sb_0/CCC_0/GL0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>FFT_AHB_Wrapper_0/HRDATA_sig[3]:D</td>
                <td>6.790</td>
                <td>2.513</td>
                <td>13.603</td>
                <td>16.116</td>
                <td>0.298</td>
                <td>7.487</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>FFT_AHB_Wrapper_0/smpl_read:EN</td>
                <td>6.573</td>
                <td>2.680</td>
                <td>13.386</td>
                <td>16.066</td>
                <td>0.363</td>
                <td>7.320</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>FFT_AHB_Wrapper_0/HRDATA_sig[0]:D</td>
                <td>6.633</td>
                <td>2.685</td>
                <td>13.446</td>
                <td>16.131</td>
                <td>0.298</td>
                <td>7.315</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>FFT_AHB_Wrapper_0/HRDATA_sig[1]:D</td>
                <td>6.591</td>
                <td>2.736</td>
                <td>13.404</td>
                <td>16.140</td>
                <td>0.298</td>
                <td>7.264</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>FFT_AHB_Wrapper_0/abs_val_read:EN</td>
                <td>6.470</td>
                <td>2.767</td>
                <td>13.283</td>
                <td>16.050</td>
                <td>0.363</td>
                <td>7.233</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FFT_AHB_Wrapper_0/HRDATA_sig[3]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.116</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>13.603</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.513</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.809</td>
                <td>4.809</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.232</td>
                <td>5.041</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.194</td>
                <td>5.235</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.331</td>
                <td>5.566</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>5.861</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.452</td>
                <td>6.313</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.246</td>
                <td>6.559</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</td>
                <td/>
                <td>+</td>
                <td>0.254</td>
                <td>6.813</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[14]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MSS_010_IP</td>
                <td>+</td>
                <td>1.587</td>
                <td>8.400</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/PREGATEDHADDR[14]:B</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[14]</td>
                <td/>
                <td>+</td>
                <td>0.757</td>
                <td>9.157</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/PREGATEDHADDR[14]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.102</td>
                <td>9.259</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_sx[0]:B</td>
                <td>net</td>
                <td>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/M0GATEDHADDR[14]</td>
                <td/>
                <td>+</td>
                <td>0.257</td>
                <td>9.516</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_sx[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.338</td>
                <td>9.854</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[0]:A</td>
                <td>net</td>
                <td>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_sx_Z[0]</td>
                <td/>
                <td>+</td>
                <td>0.109</td>
                <td>9.963</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.117</td>
                <td>10.080</td>
                <td>7</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIP3621[2]:C</td>
                <td>net</td>
                <td>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/xhdl1221[0]</td>
                <td/>
                <td>+</td>
                <td>0.739</td>
                <td>10.819</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIP3621[2]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.088</td>
                <td>10.907</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_AHB_Wrapper_0/FFT_Core/g0_5:B</td>
                <td>net</td>
                <td>N_249_i</td>
                <td/>
                <td>+</td>
                <td>0.295</td>
                <td>11.202</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_AHB_Wrapper_0/FFT_Core/g0_5:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.088</td>
                <td>11.290</td>
                <td>40</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_AHB_Wrapper_0/FFT_Core/p_AHB_Reg_Read.HRDATA_sig_11_5_ns[3]:A</td>
                <td>net</td>
                <td>FFT_AHB_Wrapper_0/HADDR_S_sig_3[1]</td>
                <td/>
                <td>+</td>
                <td>0.997</td>
                <td>12.287</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_AHB_Wrapper_0/FFT_Core/p_AHB_Reg_Read.HRDATA_sig_11_5_ns[3]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.237</td>
                <td>12.524</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_AHB_Wrapper_0/FFT_Core/p_AHB_Reg_Read.HRDATA_sig_11[3]:A</td>
                <td>net</td>
                <td>FFT_AHB_Wrapper_0/FFT_Core/N_285</td>
                <td/>
                <td>+</td>
                <td>0.903</td>
                <td>13.427</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_AHB_Wrapper_0/FFT_Core/p_AHB_Reg_Read.HRDATA_sig_11[3]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.088</td>
                <td>13.515</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_AHB_Wrapper_0/HRDATA_sig[3]:D</td>
                <td>net</td>
                <td>FFT_AHB_Wrapper_0/HRDATA_sig_11[3]</td>
                <td/>
                <td>+</td>
                <td>0.088</td>
                <td>13.603</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.603</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>10.000</td>
                <td>10.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.809</td>
                <td>14.809</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.232</td>
                <td>15.041</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>15.236</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.333</td>
                <td>15.569</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>15.864</td>
                <td>92</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_AHB_Wrapper_0/HRDATA_sig[3]:CLK</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.550</td>
                <td>16.414</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_AHB_Wrapper_0/HRDATA_sig[3]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.298</td>
                <td>16.116</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.116</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MDINT</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[0]</td>
                <td>2.976</td>
                <td/>
                <td>2.976</td>
                <td/>
                <td>0.664</td>
                <td>-0.241</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>USB_UART_TXD</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_RXD_F2H_SCP</td>
                <td>2.879</td>
                <td/>
                <td>2.879</td>
                <td/>
                <td>0.427</td>
                <td>-0.575</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Board_Buttons[0]</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO8A_F2H_GPIN</td>
                <td>2.359</td>
                <td/>
                <td>2.359</td>
                <td/>
                <td>0.570</td>
                <td>-0.952</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Board_Buttons[1]</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO9A_F2H_GPIN</td>
                <td>2.276</td>
                <td/>
                <td>2.276</td>
                <td/>
                <td>0.528</td>
                <td>-1.077</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MDINT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[0]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.976</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MDINT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDINT_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>MDINT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDINT_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.823</td>
                <td>0.823</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MDINT_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>MDINT_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.018</td>
                <td>0.841</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MDINT_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.061</td>
                <td>0.902</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST_RNO:A</td>
                <td>net</td>
                <td>MDINT_c</td>
                <td/>
                <td>+</td>
                <td>1.311</td>
                <td>2.213</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST_RNO:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.069</td>
                <td>2.282</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MDINT_c_i</td>
                <td/>
                <td>+</td>
                <td>0.414</td>
                <td>2.696</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.136</td>
                <td>2.832</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[0]</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/F2H_INTERRUPT_net[0]</td>
                <td/>
                <td>+</td>
                <td>0.144</td>
                <td>2.976</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.976</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.741</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.110</td>
                <td>N/C</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.187</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.168</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.257</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.141</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</td>
                <td/>
                <td>+</td>
                <td>0.145</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[0]</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:MSS_010_IP</td>
                <td>-</td>
                <td>0.664</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>USB_UART_RXD</td>
                <td>8.633</td>
                <td/>
                <td>15.446</td>
                <td/>
                <td>15.446</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FFT_AHB_Wrapper_0/INT_sig:CLK</td>
                <td>Board_LEDs[1]</td>
                <td>8.838</td>
                <td/>
                <td>15.291</td>
                <td/>
                <td>15.291</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK</td>
                <td>ETH_NRESET</td>
                <td>7.242</td>
                <td/>
                <td>13.646</td>
                <td/>
                <td>13.646</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: USB_UART_RXD</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>15.446</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.809</td>
                <td>4.809</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.232</td>
                <td>5.041</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.194</td>
                <td>5.235</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.331</td>
                <td>5.566</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>5.861</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.452</td>
                <td>6.313</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.246</td>
                <td>6.559</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</td>
                <td/>
                <td>+</td>
                <td>0.254</td>
                <td>6.813</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_TXD_MGPIO27B_H2F_A</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MSS_010_IP</td>
                <td>+</td>
                <td>1.673</td>
                <td>8.486</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>USB_UART_RXD_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>USB_UART_RXD_c</td>
                <td/>
                <td>+</td>
                <td>3.189</td>
                <td>11.675</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>USB_UART_RXD_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.388</td>
                <td>12.063</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>USB_UART_RXD_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>USB_UART_RXD_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.205</td>
                <td>12.268</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>USB_UART_RXD_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>3.178</td>
                <td>15.446</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>USB_UART_RXD</td>
                <td>net</td>
                <td>USB_UART_RXD</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>15.446</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.446</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.809</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>USB_UART_RXD</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</td>
                <td>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_3[4]:ALn</td>
                <td>2.893</td>
                <td>6.708</td>
                <td>9.308</td>
                <td>16.016</td>
                <td>0.415</td>
                <td>3.292</td>
                <td>-0.016</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</td>
                <td>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_2[3]:ALn</td>
                <td>2.893</td>
                <td>6.708</td>
                <td>9.308</td>
                <td>16.016</td>
                <td>0.415</td>
                <td>3.292</td>
                <td>-0.016</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</td>
                <td>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_0[3]:ALn</td>
                <td>2.893</td>
                <td>6.708</td>
                <td>9.308</td>
                <td>16.016</td>
                <td>0.415</td>
                <td>3.292</td>
                <td>-0.016</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</td>
                <td>FFT_AHB_Wrapper_0/Alpha_Max_plus_Beta_Min_0/valid_pipe[2]:ALn</td>
                <td>2.896</td>
                <td>6.708</td>
                <td>9.311</td>
                <td>16.019</td>
                <td>0.415</td>
                <td>3.292</td>
                <td>-0.019</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</td>
                <td>FFT_AHB_Wrapper_0/Alpha_Max_plus_Beta_Min_0/val_B_sig[6]:ALn</td>
                <td>2.896</td>
                <td>6.708</td>
                <td>9.311</td>
                <td>16.019</td>
                <td>0.415</td>
                <td>3.292</td>
                <td>-0.019</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_3[4]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.016</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.308</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.708</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.809</td>
                <td>4.809</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.232</td>
                <td>5.041</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.194</td>
                <td>5.235</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.319</td>
                <td>5.554</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>5.849</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.566</td>
                <td>6.415</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>6.517</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_Z</td>
                <td/>
                <td>+</td>
                <td>1.275</td>
                <td>7.792</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.259</td>
                <td>8.051</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD/U0_RGB1_RGB3:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.337</td>
                <td>8.388</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD/U0_RGB1_RGB3:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>8.683</td>
                <td>84</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_3[4]:ALn</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD/U0_RGB1_RGB3_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.625</td>
                <td>9.308</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.308</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>10.000</td>
                <td>10.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.809</td>
                <td>14.809</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.232</td>
                <td>15.041</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>15.236</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.334</td>
                <td>15.570</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>15.865</td>
                <td>84</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_3[4]:CLK</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.566</td>
                <td>16.431</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_3[4]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>16.016</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.016</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain FFT_Accel_system_sb_0/CCC_0/GL1</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</td>
                <td>GMII_TXD[2]</td>
                <td>10.103</td>
                <td/>
                <td>16.865</td>
                <td/>
                <td>16.865</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</td>
                <td>GMII_TXD[0]</td>
                <td>10.000</td>
                <td/>
                <td>16.762</td>
                <td/>
                <td>16.762</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</td>
                <td>GMII_TX_EN</td>
                <td>9.724</td>
                <td/>
                <td>16.486</td>
                <td/>
                <td>16.486</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</td>
                <td>GMII_TX_ER</td>
                <td>9.710</td>
                <td/>
                <td>16.472</td>
                <td/>
                <td>16.472</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</td>
                <td>GMII_TXD[3]</td>
                <td>9.643</td>
                <td/>
                <td>16.405</td>
                <td/>
                <td>16.405</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: GMII_TXD[2]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>16.865</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.800</td>
                <td>4.800</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL1_INST:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.236</td>
                <td>5.036</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL1_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.194</td>
                <td>5.230</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.337</td>
                <td>5.567</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>5.862</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.449</td>
                <td>6.311</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.228</td>
                <td>6.539</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/GTX_CLKPF_net</td>
                <td/>
                <td>+</td>
                <td>0.223</td>
                <td>6.762</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:TXDF[2]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MSS_010_IP</td>
                <td>+</td>
                <td>3.261</td>
                <td>10.023</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GMII_TXD_obuf[2]/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>GMII_TXD_c[2]</td>
                <td/>
                <td>+</td>
                <td>3.963</td>
                <td>13.986</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>GMII_TXD_obuf[2]/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.388</td>
                <td>14.374</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GMII_TXD_obuf[2]/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>GMII_TXD_obuf[2]/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.244</td>
                <td>14.618</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>GMII_TXD_obuf[2]/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.247</td>
                <td>16.865</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GMII_TXD[2]</td>
                <td>net</td>
                <td>GMII_TXD[2]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>16.865</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.865</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/GL1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.800</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>GMII_TXD[2]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain GMII_RX_CLK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>GMII_RX_ER</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_ERRF</td>
                <td>3.969</td>
                <td/>
                <td>3.969</td>
                <td/>
                <td>-0.586</td>
                <td>-0.298</td>
                <td>TYPICAL</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>GMII_RXD[4]</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[4]</td>
                <td>3.846</td>
                <td/>
                <td>3.846</td>
                <td/>
                <td>-0.530</td>
                <td>-0.365</td>
                <td>TYPICAL</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>GMII_RXD[0]</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[0]</td>
                <td>2.458</td>
                <td/>
                <td>2.458</td>
                <td/>
                <td>-0.435</td>
                <td>-0.433</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>GMII_RXD[3]</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[3]</td>
                <td>3.866</td>
                <td/>
                <td>3.866</td>
                <td/>
                <td>-0.639</td>
                <td>-0.454</td>
                <td>TYPICAL</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>GMII_RXD[2]</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[2]</td>
                <td>2.478</td>
                <td/>
                <td>2.478</td>
                <td/>
                <td>-0.499</td>
                <td>-0.477</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: GMII_RX_ER</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_ERRF</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.969</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>GMII_RX_ER</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>GMII_RX_ER_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>GMII_RX_ER</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>GMII_RX_ER_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.381</td>
                <td>1.381</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GMII_RX_ER_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>GMII_RX_ER_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.092</td>
                <td>1.473</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>GMII_RX_ER_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.142</td>
                <td>1.615</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B</td>
                <td>net</td>
                <td>GMII_RX_ER_c</td>
                <td/>
                <td>+</td>
                <td>1.900</td>
                <td>3.515</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.230</td>
                <td>3.745</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_ERRF</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/RX_ERRF_net</td>
                <td/>
                <td>+</td>
                <td>0.224</td>
                <td>3.969</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.969</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>GMII_RX_CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>GMII_RX_CLK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>GMII_RX_CLK_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>GMII_RX_CLK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>GMII_RX_CLK_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.206</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>GMII_RX_CLK_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>GMII_RX_CLK_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.082</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>GMII_RX_CLK_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.113</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A</td>
                <td>net</td>
                <td>GMII_RX_CLK_c</td>
                <td/>
                <td>+</td>
                <td>1.906</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.194</td>
                <td>N/C</td>
                <td>0</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_CLKPF</td>
                <td>net</td>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/RX_CLKPF_net</td>
                <td/>
                <td>+</td>
                <td>0.180</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_ERRF</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:MSS_010_IP</td>
                <td>-</td>
                <td>-0.586</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>TYPICAL</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MDINT</td>
                <td>Board_LEDs[0]</td>
                <td>9.182</td>
                <td/>
                <td>9.182</td>
                <td/>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MDINT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Board_LEDs[0]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.182</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MDINT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MDINT_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>MDINT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MDINT_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.651</td>
                <td>1.651</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MDINT_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>MDINT_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.046</td>
                <td>1.697</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MDINT_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.122</td>
                <td>1.819</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Board_LEDs_obuf[0]/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>MDINT_c</td>
                <td/>
                <td>+</td>
                <td>2.727</td>
                <td>4.546</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Board_LEDs_obuf[0]/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.388</td>
                <td>4.934</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Board_LEDs_obuf[0]/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>Board_LEDs_obuf[0]/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.773</td>
                <td>5.707</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Board_LEDs_obuf[0]/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>3.475</td>
                <td>9.182</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Board_LEDs[0]</td>
                <td>net</td>
                <td>Board_LEDs[0]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.182</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.182</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MDINT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Board_LEDs[0]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Path Set User Sets</h2>
    </body>
</html>
