[Generics]
G_W              = 32
G_SW             = 32
G_STOP_AT_FAULT  = True
G_TEST_MODE      = 4
G_TEST_IPSTALL   = 10
G_TEST_ISSTALL   = 100
G_TEST_OSTALL    = 40
G_LOG2_FIFODEPTH = 8
G_FNAME_PDI      = "pdi.txt"
G_FNAME_SDI      = "sdi.txt"
G_FNAME_DO       = "do.txt"
G_FNAME_LOG      = "log.txt"
G_FNAME_RESULT   = "result.txt"
[Variables]
CLOCK_PERIOD     = 14.0
VHDL_STD         = 08 #This can be 08 or 93
FPGA_PART        = xc7a100tcsg324-3
; SYNTH_OPTIONS    = -flatten_hierarchy rebuilt -retiming -directive Default
; OPT_OPTIONS      = -directive ExploreWithRemap
; PLACE_OPTIONS    = -directive Default
; ROUTE_OPTIONS    = -directive Default
; PYS_OPT_OPTIONS  = -directive Default
