{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636998085936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636998085942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:41:25 2021 " "Processing started: Mon Nov 15 11:41:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636998085942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998085942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998085942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636998086215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636998086215 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "../components/accelerometer/spi.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1636998094780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "../components/accelerometer/spi.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636998094781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/accelerometer/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/accelerometer/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../components/accelerometer/spi.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998094783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998094783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/accelerometer/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/accelerometer/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "../components/accelerometer/gsensor.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998094784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998094784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/accelerometer/ADXL345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/accelerometer/ADXL345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "../components/accelerometer/ADXL345_controller.vhd" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/ADXL345_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095248 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "../components/accelerometer/ADXL345_controller.vhd" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/ADXL345_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/ship.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/ship.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ship_movement-arch " "Found design unit 1: ship_movement-arch" {  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095249 ""} { "Info" "ISGN_ENTITY_NAME" "1 ship_movement " "Found entity 1: ship_movement" {  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/objDisp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/objDisp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 objDisp-arch " "Found design unit 1: objDisp-arch" {  } { { "../components/objDisp.vhdl" "" { Text "/home/jon/github/FPGADefender/components/objDisp.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095250 ""} { "Info" "ISGN_ENTITY_NAME" "1 objDisp " "Found entity 1: objDisp" {  } { { "../components/objDisp.vhdl" "" { Text "/home/jon/github/FPGADefender/components/objDisp.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/clk_div.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/clk_div.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-rtl " "Found design unit 1: clk_div-rtl" {  } { { "../components/clk_div.vhdl" "" { Text "/home/jon/github/FPGADefender/components/clk_div.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095251 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../components/clk_div.vhdl" "" { Text "/home/jon/github/FPGADefender/components/clk_div.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/my_data_types.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /home/jon/github/FPGADefender/components/my_data_types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_data_types " "Found design unit 1: my_data_types" {  } { { "../components/my_data_types.vhdl" "" { Text "/home/jon/github/FPGADefender/components/my_data_types.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_data_types-body " "Found design unit 2: my_data_types-body" {  } { { "../components/my_data_types.vhdl" "" { Text "/home/jon/github/FPGADefender/components/my_data_types.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/bitmaps.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /home/jon/github/FPGADefender/components/bitmaps.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitmaps " "Found design unit 1: bitmaps" {  } { { "../components/bitmaps.vhdl" "" { Text "/home/jon/github/FPGADefender/components/bitmaps.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/project_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/project_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_top_level-rtl " "Found design unit 1: project_top_level-rtl" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095265 ""} { "Info" "ISGN_ENTITY_NAME" "1 project_top_level " "Found entity 1: project_top_level" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/rng/pseudorandom_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/rng/pseudorandom_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudorandom_8-behavior " "Found design unit 1: pseudorandom_8-behavior" {  } { { "../components/rng/pseudorandom_8.vhdl" "" { Text "/home/jon/github/FPGADefender/components/rng/pseudorandom_8.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095265 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudorandom_8 " "Found entity 1: pseudorandom_8" {  } { { "../components/rng/pseudorandom_8.vhdl" "" { Text "/home/jon/github/FPGADefender/components/rng/pseudorandom_8.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/rng/lsfr_base.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/rng/lsfr_base.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsfr_base-behavior " "Found design unit 1: lsfr_base-behavior" {  } { { "../components/rng/lsfr_base.vhdl" "" { Text "/home/jon/github/FPGADefender/components/rng/lsfr_base.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095266 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsfr_base " "Found entity 1: lsfr_base" {  } { { "../components/rng/lsfr_base.vhdl" "" { Text "/home/jon/github/FPGADefender/components/rng/lsfr_base.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/vga/vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/vga/vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "../components/vga/vga_pll_25_175.vhd" "" { Text "/home/jon/github/FPGADefender/components/vga/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095268 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "../components/vga/vga_pll_25_175.vhd" "" { Text "/home/jon/github/FPGADefender/components/vga/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/vga/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/vga/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "../components/vga/vga_controller.vhd" "" { Text "/home/jon/github/FPGADefender/components/vga/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095269 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../components/vga/vga_controller.vhd" "" { Text "/home/jon/github/FPGADefender/components/vga/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/score.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/score.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "../components/score.vhdl" "" { Text "/home/jon/github/FPGADefender/components/score.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095270 ""} { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../components/score.vhdl" "" { Text "/home/jon/github/FPGADefender/components/score.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "../components/counter.vhdl" "" { Text "/home/jon/github/FPGADefender/components/counter.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095271 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../components/counter.vhdl" "" { Text "/home/jon/github/FPGADefender/components/counter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/bin2seg7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/bin2seg7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2seg7-behavior " "Found design unit 1: bin2seg7-behavior" {  } { { "../components/bin2seg7.vhdl" "" { Text "/home/jon/github/FPGADefender/components/bin2seg7.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095272 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2seg7 " "Found entity 1: bin2seg7" {  } { { "../components/bin2seg7.vhdl" "" { Text "/home/jon/github/FPGADefender/components/bin2seg7.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/jon/github/FPGADefender/quartus/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project_top_level " "Elaborating entity \"project_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636998095364 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 project_top_level.vhd(20) " "VHDL Signal Declaration warning at project_top_level.vhd(20): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 project_top_level.vhd(20) " "VHDL Signal Declaration warning at project_top_level.vhd(20): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 project_top_level.vhd(20) " "VHDL Signal Declaration warning at project_top_level.vhd(20): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 project_top_level.vhd(20) " "VHDL Signal Declaration warning at project_top_level.vhd(20): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_display_en project_top_level.vhd(129) " "Verilog HDL or VHDL warning at project_top_level.vhd(129): object \"global_display_en\" assigned a value but never read" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ship_collision project_top_level.vhd(150) " "VHDL Signal Declaration warning at project_top_level.vhd(150): used explicit default value for signal \"ship_collision\" because signal was never assigned a value" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 150 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_over project_top_level.vhd(156) " "Verilog HDL or VHDL warning at project_top_level.vhd(156): object \"game_over\" assigned a value but never read" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "top_line_pixel project_top_level.vhd(212) " "VHDL Process Statement warning at project_top_level.vhd(212): signal \"top_line_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "top_line_pixel project_top_level.vhd(213) " "VHDL Process Statement warning at project_top_level.vhd(213): signal \"top_line_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_pixel project_top_level.vhd(214) " "VHDL Process Statement warning at project_top_level.vhd(214): signal \"score_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_pixel project_top_level.vhd(215) " "VHDL Process Statement warning at project_top_level.vhd(215): signal \"score_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship_life_pixels project_top_level.vhd(216) " "VHDL Process Statement warning at project_top_level.vhd(216): signal \"ship_life_pixels\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship_life_pixels project_top_level.vhd(217) " "VHDL Process Statement warning at project_top_level.vhd(217): signal \"ship_life_pixels\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095469 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship_life_pixels project_top_level.vhd(218) " "VHDL Process Statement warning at project_top_level.vhd(218): signal \"ship_life_pixels\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095470 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship_life_pixels project_top_level.vhd(219) " "VHDL Process Statement warning at project_top_level.vhd(219): signal \"ship_life_pixels\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095470 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship_life_pixels project_top_level.vhd(220) " "VHDL Process Statement warning at project_top_level.vhd(220): signal \"ship_life_pixels\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095470 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship_life_pixels project_top_level.vhd(221) " "VHDL Process Statement warning at project_top_level.vhd(221): signal \"ship_life_pixels\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095470 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship_pixel project_top_level.vhd(222) " "VHDL Process Statement warning at project_top_level.vhd(222): signal \"ship_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095470 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship_pixel project_top_level.vhd(223) " "VHDL Process Statement warning at project_top_level.vhd(223): signal \"ship_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095470 "|project_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 vga_pll_25_175:PLL1 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"vga_pll_25_175:PLL1\"" {  } { { "../project_top_level.vhd" "PLL1" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll_25_175:PLL1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll_25_175:PLL1\|altpll:altpll_component\"" {  } { { "../components/vga/vga_pll_25_175.vhd" "altpll_component" { Text "/home/jon/github/FPGADefender/components/vga/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll_25_175:PLL1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll_25_175:PLL1\|altpll:altpll_component\"" {  } { { "../components/vga/vga_pll_25_175.vhd" "" { Text "/home/jon/github/FPGADefender/components/vga/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll_25_175:PLL1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll_25_175:PLL1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998095513 ""}  } { { "../components/vga/vga_pll_25_175.vhd" "" { Text "/home/jon/github/FPGADefender/components/vga/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636998095513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "/home/jon/github/FPGADefender/quartus/db/vga_pll_25_175_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998095566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998095566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll vga_pll_25_175:PLL1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"vga_pll_25_175:PLL1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/storage/large_programs/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:VGA_CONTROLL " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:VGA_CONTROLL\"" {  } { { "../project_top_level.vhd" "VGA_CONTROLL" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objDisp objDisp:TOP_LINE " "Elaborating entity \"objDisp\" for hierarchy \"objDisp:TOP_LINE\"" {  } { { "../project_top_level.vhd" "TOP_LINE" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ship_movement ship_movement:SHIP_OFFSET_GEN " "Elaborating entity \"ship_movement\" for hierarchy \"ship_movement:SHIP_OFFSET_GEN\"" {  } { { "../project_top_level.vhd" "SHIP_OFFSET_GEN" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095641 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_x ship.vhdl(90) " "VHDL Process Statement warning at ship.vhdl(90): signal \"data_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095642 "|project_top_level|ship_movement:SHIP_OFFSET_GEN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_y ship.vhdl(109) " "VHDL Process Statement warning at ship.vhdl(109): signal \"data_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095642 "|project_top_level|ship_movement:SHIP_OFFSET_GEN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_x ship.vhdl(128) " "VHDL Process Statement warning at ship.vhdl(128): signal \"data_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095642 "|project_top_level|ship_movement:SHIP_OFFSET_GEN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_x ship.vhdl(130) " "VHDL Process Statement warning at ship.vhdl(130): signal \"data_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095642 "|project_top_level|ship_movement:SHIP_OFFSET_GEN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_y ship.vhdl(140) " "VHDL Process Statement warning at ship.vhdl(140): signal \"data_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095643 "|project_top_level|ship_movement:SHIP_OFFSET_GEN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_y ship.vhdl(146) " "VHDL Process Statement warning at ship.vhdl(146): signal \"data_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095643 "|project_top_level|ship_movement:SHIP_OFFSET_GEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div ship_movement:SHIP_OFFSET_GEN\|clk_div:U1 " "Elaborating entity \"clk_div\" for hierarchy \"ship_movement:SHIP_OFFSET_GEN\|clk_div:U1\"" {  } { { "../components/ship.vhdl" "U1" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095643 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "div clk_div.vhdl(19) " "VHDL Process Statement warning at clk_div.vhdl(19): signal \"div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components/clk_div.vhdl" "" { Text "/home/jon/github/FPGADefender/components/clk_div.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095644 "|project_top_level|ship_movement:SHIP_OFFSET_GEN|clk_div:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "div clk_div.vhdl(22) " "VHDL Process Statement warning at clk_div.vhdl(22): signal \"div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components/clk_div.vhdl" "" { Text "/home/jon/github/FPGADefender/components/clk_div.vhdl" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636998095644 "|project_top_level|ship_movement:SHIP_OFFSET_GEN|clk_div:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADXL345_controller ship_movement:SHIP_OFFSET_GEN\|ADXL345_controller:U2 " "Elaborating entity \"ADXL345_controller\" for hierarchy \"ship_movement:SHIP_OFFSET_GEN\|ADXL345_controller:U2\"" {  } { { "../components/ship.vhdl" "U2" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor ship_movement:SHIP_OFFSET_GEN\|ADXL345_controller:U2\|gsensor:U0 " "Elaborating entity \"gsensor\" for hierarchy \"ship_movement:SHIP_OFFSET_GEN\|ADXL345_controller:U2\|gsensor:U0\"" {  } { { "../components/accelerometer/ADXL345_controller.vhd" "U0" { Text "/home/jon/github/FPGADefender/components/accelerometer/ADXL345_controller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gsensor.sv(28) " "Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20)" {  } { { "../components/accelerometer/gsensor.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/gsensor.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636998095647 "|project_top_level|ship_movement:SHIP_OFFSET_GEN|ADXL345_controller:U2|gsensor:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 gsensor.sv(266) " "Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6)" {  } { { "../components/accelerometer/gsensor.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/gsensor.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636998095647 "|project_top_level|ship_movement:SHIP_OFFSET_GEN|ADXL345_controller:U2|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.opcode 0 gsensor.sv(84) " "Net \"spi_program.data_a.opcode\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "../components/accelerometer/gsensor.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636998095647 "|project_top_level|ship_movement:SHIP_OFFSET_GEN|ADXL345_controller:U2|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.immediate 0 gsensor.sv(84) " "Net \"spi_program.data_a.immediate\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "../components/accelerometer/gsensor.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636998095647 "|project_top_level|ship_movement:SHIP_OFFSET_GEN|ADXL345_controller:U2|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.waddr_a 0 gsensor.sv(84) " "Net \"spi_program.waddr_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "../components/accelerometer/gsensor.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636998095647 "|project_top_level|ship_movement:SHIP_OFFSET_GEN|ADXL345_controller:U2|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.we_a 0 gsensor.sv(84) " "Net \"spi_program.we_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "../components/accelerometer/gsensor.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636998095647 "|project_top_level|ship_movement:SHIP_OFFSET_GEN|ADXL345_controller:U2|gsensor:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi ship_movement:SHIP_OFFSET_GEN\|ADXL345_controller:U2\|gsensor:U0\|spi:u0 " "Elaborating entity \"spi\" for hierarchy \"ship_movement:SHIP_OFFSET_GEN\|ADXL345_controller:U2\|gsensor:U0\|spi:u0\"" {  } { { "../components/accelerometer/gsensor.sv" "u0" { Text "/home/jon/github/FPGADefender/components/accelerometer/gsensor.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.sv(47) " "Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "../components/accelerometer/spi.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/spi.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636998095648 "|project_top_level|ship_movement:SHIP_OFFSET_GEN|ADXL345_controller:U2|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi.sv(156) " "Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "../components/accelerometer/spi.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/spi.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636998095648 "|project_top_level|ship_movement:SHIP_OFFSET_GEN|ADXL345_controller:U2|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 spi.sv(204) " "Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4)" {  } { { "../components/accelerometer/spi.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/spi.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636998095648 "|project_top_level|ship_movement:SHIP_OFFSET_GEN|ADXL345_controller:U2|gsensor:U0|spi:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ship_movement:SHIP_OFFSET_GEN\|counter:U3 " "Elaborating entity \"counter\" for hierarchy \"ship_movement:SHIP_OFFSET_GEN\|counter:U3\"" {  } { { "../components/ship.vhdl" "U3" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objDisp objDisp:SHIP_CURR " "Elaborating entity \"objDisp\" for hierarchy \"objDisp:SHIP_CURR\"" {  } { { "../project_top_level.vhd" "SHIP_CURR" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objDisp objDisp:SCORE_1 " "Elaborating entity \"objDisp\" for hierarchy \"objDisp:SCORE_1\"" {  } { { "../project_top_level.vhd" "SCORE_1" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998095683 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 /home/jon/github/FPGADefender/quartus/db/final_project.ram0_gsensor_889e66e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"/home/jon/github/FPGADefender/quartus/db/final_project.ram0_gsensor_889e66e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1636998166032 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ship_movement:SHIP_OFFSET_GEN\|ADXL345_controller:U2\|gsensor:U0\|spi_program " "RAM logic \"ship_movement:SHIP_OFFSET_GEN\|ADXL345_controller:U2\|gsensor:U0\|spi_program\" is uninferred because MIF is not supported for the selected family" {  } { { "../components/accelerometer/gsensor.sv" "spi_program" { Text "/home/jon/github/FPGADefender/components/accelerometer/gsensor.sv" 84 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1636998166071 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1636998166071 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ship_movement:SHIP_OFFSET_GEN\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ship_movement:SHIP_OFFSET_GEN\|Mult0\"" {  } { { "../components/ship.vhdl" "Mult0" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 93 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636998285466 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ship_movement:SHIP_OFFSET_GEN\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ship_movement:SHIP_OFFSET_GEN\|Mult2\"" {  } { { "../components/ship.vhdl" "Mult2" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636998285466 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ship_movement:SHIP_OFFSET_GEN\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ship_movement:SHIP_OFFSET_GEN\|Mult1\"" {  } { { "../components/ship.vhdl" "Mult1" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636998285466 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ship_movement:SHIP_OFFSET_GEN\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ship_movement:SHIP_OFFSET_GEN\|Mult3\"" {  } { { "../components/ship.vhdl" "Mult3" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 117 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636998285466 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1636998285466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\"" {  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998285528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0 " "Instantiated megafunction \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285528 ""}  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636998285528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\|multcore:mult_core ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/storage/large_programs/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 93 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998285545 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/storage/large_programs/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 93 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998285552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/storage/large_programs/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 93 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998285563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2vg " "Found entity 1: add_sub_2vg" {  } { { "db/add_sub_2vg.tdf" "" { Text "/home/jon/github/FPGADefender/quartus/db/add_sub_2vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636998285619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998285619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\|altshift:external_latency_ffs ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/storage/large_programs/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 93 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998285625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1\"" {  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998285638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1 " "Instantiated megafunction \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636998285638 ""}  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636998285638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1\|multcore:mult_core ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/storage/large_programs/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 98 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998285641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/storage/large_programs/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 98 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998285643 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1\|altshift:external_latency_ffs ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ship_movement:SHIP_OFFSET_GEN\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/storage/large_programs/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 98 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998285645 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 24 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1636998286907 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1636998286907 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1636998286907 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1636998286907 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636998295453 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1636998295453 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636998295454 "|project_top_level|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636998295454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636998295773 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636998322637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jon/github/FPGADefender/quartus/output_files/final_project.map.smsg " "Generated suppressed messages file /home/jon/github/FPGADefender/quartus/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998322950 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636998323711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636998323711 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_L " "No output dependent on input pin \"reset_L\"" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636998324987 "|project_top_level|reset_L"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pause " "No output dependent on input pin \"pause\"" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636998324987 "|project_top_level|pause"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shoot_L " "No output dependent on input pin \"shoot_L\"" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636998324987 "|project_top_level|shoot_L"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1636998324987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6875 " "Implemented 6875 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636998324987 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636998324987 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1636998324987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6820 " "Implemented 6820 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636998324987 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1636998324987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636998324987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636998325390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:45:25 2021 " "Processing ended: Mon Nov 15 11:45:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636998325390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:00 " "Elapsed time: 00:04:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636998325390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:14 " "Total CPU time (on all processors): 00:04:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636998325390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636998325390 ""}
