; BTOR description generated by Yosys 0.36+61 (git sha1 df65634e0, clang 10.0.0-4ubuntu1 -fPIC -Os) for module rvfi_testbench.
1 sort bitvec 1
2 input 1 check ; rvfi_testbench.sv:21.9-21.14
3 input 1 clock ; rvfi_testbench.sv:24.8-24.13
4 input 1 reset ; rvfi_testbench.sv:24.15-24.20
5 const 1 1
6 const 1 0
7 state 1
8 init 1 7 5
9 next 1 7 6
10 eq 1 4 7
11 not 1 5
12 or 1 10 11
13 constraint 12
14 not 1 3
15 not 1 5
16 or 1 14 15
17 constraint 16
18 state 1
19 state 1
20 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_5
21 ite 1 20 5 6
22 sort bitvec 32
23 sort bitvec 2
24 const 23 01
25 sort bitvec 4
26 sext 25 24 2
27 sort bitvec 28
28 const 27 0000000000000000000000000000
29 concat 22 28 26
30 const 22 00000000000000000000000000000000
31 state 22 wrapper.uut.memory_to_writeBack_RS1
32 state 1 wrapper.uut.memory_to_writeBack_RS1_USE
33 ite 22 32 31 30
34 state 22 wrapper.uut.memory_to_writeBack_FORMAL_INSTRUCTION
35 sort bitvec 5
36 slice 35 34 19 15
37 redor 1 36
38 ite 22 37 33 30
39 sort bitvec 12
40 slice 39 34 31 20
41 slice 1 34 31 31
42 sort bitvec 13
43 concat 42 41 40
44 slice 1 34 31 31
45 sort bitvec 14
46 concat 45 44 43
47 slice 1 34 31 31
48 sort bitvec 15
49 concat 48 47 46
50 slice 1 34 31 31
51 sort bitvec 16
52 concat 51 50 49
53 slice 1 34 31 31
54 sort bitvec 17
55 concat 54 53 52
56 slice 1 34 31 31
57 sort bitvec 18
58 concat 57 56 55
59 slice 1 34 31 31
60 sort bitvec 19
61 concat 60 59 58
62 slice 1 34 31 31
63 sort bitvec 20
64 concat 63 62 61
65 slice 1 34 31 31
66 sort bitvec 21
67 concat 66 65 64
68 slice 1 34 31 31
69 sort bitvec 22
70 concat 69 68 67
71 slice 1 34 31 31
72 sort bitvec 23
73 concat 72 71 70
74 slice 1 34 31 31
75 sort bitvec 24
76 concat 75 74 73
77 slice 1 34 31 31
78 sort bitvec 25
79 concat 78 77 76
80 slice 1 34 31 31
81 sort bitvec 26
82 concat 81 80 79
83 slice 1 34 31 31
84 sort bitvec 27
85 concat 84 83 82
86 slice 1 34 31 31
87 concat 27 86 85
88 slice 1 34 31 31
89 sort bitvec 29
90 concat 89 88 87
91 slice 1 34 31 31
92 sort bitvec 30
93 concat 92 91 90
94 slice 1 34 31 31
95 sort bitvec 31
96 concat 95 94 93
97 slice 1 34 31 31
98 concat 22 97 96
99 add 22 38 98
100 const 23 00
101 slice 92 99 31 2
102 concat 22 101 100
103 sub 22 99 102
104 sll 22 29 103
105 slice 25 104 3 0
106 redor 1 105
107 and 1 106 6
108 ite 1 107 21 19
109 sort bitvec 8
110 const 109 00000000
111 state 109 cycle_reg
112 init 109 111 110
113 ite 109 4 110 111
114 uext 109 5 7
115 ult 1 113 114
116 not 1 115
117 and 1 116 2
118 ite 1 117 108 18
119 ite 1 107 5 6
120 ite 1 117 119 6
121 not 1 118
122 and 1 120 121
123 state 1
124 state 1
125 const 35 00000
126 state 78
127 slice 35 126 11 7
128 state 1 wrapper.uut.memory_to_writeBack_REGFILE_WRITE_VALID
129 ite 35 128 127 125
130 redor 1 129
131 not 1 130
132 ite 1 107 131 124
133 ite 1 117 132 123
134 not 1 133
135 and 1 120 134
136 state 1
137 state 1
138 state 22 wrapper.uut.memory_to_writeBack_REGFILE_WRITE_DATA
139 state 22 wrapper.uut.memory_to_writeBack_MEMORY_READ_DATA
140 slice 109 139 7 0
141 slice 109 139 31 24
142 state 23 wrapper.uut.memory_to_writeBack_MEMORY_ADDRESS_LOW
143 const 23 11
144 eq 1 142 143
145 ite 109 144 141 140
146 slice 109 139 23 16
147 const 23 10
148 eq 1 142 147
149 ite 109 148 146 145
150 slice 109 139 15 8
151 uext 23 5 1
152 eq 1 142 151
153 ite 109 152 150 149
154 ite 109 148 141 150
155 concat 51 154 153
156 slice 51 139 31 16
157 concat 22 156 155
158 slice 1 154 7 7
159 slice 1 126 14 14
160 not 1 159
161 and 1 158 160
162 concat 51 154 153
163 concat 54 161 162
164 concat 57 161 163
165 concat 60 161 164
166 concat 63 161 165
167 concat 66 161 166
168 concat 69 161 167
169 concat 72 161 168
170 concat 75 161 169
171 concat 78 161 170
172 concat 81 161 171
173 concat 84 161 172
174 concat 27 161 173
175 concat 89 161 174
176 concat 92 161 175
177 concat 95 161 176
178 concat 22 161 177
179 slice 23 126 13 12
180 uext 23 5 1
181 eq 1 179 180
182 ite 22 181 178 157
183 slice 1 153 7 7
184 and 1 183 160
185 sort bitvec 9
186 concat 185 184 153
187 sort bitvec 10
188 concat 187 184 186
189 sort bitvec 11
190 concat 189 184 188
191 concat 39 184 190
192 concat 42 184 191
193 concat 45 184 192
194 concat 48 184 193
195 concat 51 184 194
196 concat 54 184 195
197 concat 57 184 196
198 concat 60 184 197
199 concat 63 184 198
200 concat 66 184 199
201 concat 69 184 200
202 concat 72 184 201
203 concat 75 184 202
204 concat 78 184 203
205 concat 81 184 204
206 concat 84 184 205
207 concat 27 184 206
208 concat 89 184 207
209 concat 92 184 208
210 concat 95 184 209
211 concat 22 184 210
212 redor 1 179
213 not 1 212
214 ite 22 213 211 182
215 state 1 wrapper.uut.writeBack_arbitration_isValid
216 state 1 wrapper.uut.memory_to_writeBack_MEMORY_ENABLE
217 and 1 215 216
218 ite 22 217 214 138
219 ite 22 128 218 30
220 redor 1 219
221 not 1 220
222 ite 1 107 221 137
223 ite 1 117 222 136
224 not 1 223
225 and 1 120 224
226 state 1
227 state 1
228 state 25 wrapper.uut.memory_to_writeBack_FORMAL_MEM_WMASK
229 redor 1 228
230 not 1 229
231 ite 1 107 230 227
232 ite 1 117 231 226
233 not 1 232
234 and 1 120 233
235 state 1
236 state 1
237 redor 1 33
238 not 1 237
239 slice 35 126 19 15
240 ite 35 32 239 125
241 redor 1 240
242 not 1 241
243 ite 1 242 238 236
244 state 1
245 ite 1 107 244 243
246 ite 1 117 245 235
247 ite 1 242 5 6
248 ite 1 107 6 247
249 ite 1 117 248 6
250 not 1 246
251 and 1 249 250
252 state 1
253 state 1
254 state 22 wrapper.uut.memory_to_writeBack_RS2
255 state 1 wrapper.uut.memory_to_writeBack_RS2_USE
256 ite 22 255 254 30
257 redor 1 256
258 not 1 257
259 slice 35 126 24 20
260 ite 35 255 259 125
261 redor 1 260
262 not 1 261
263 ite 1 262 258 253
264 state 1
265 ite 1 107 264 263
266 ite 1 117 265 252
267 ite 1 262 5 6
268 ite 1 107 6 267
269 ite 1 117 268 6
270 not 1 266
271 and 1 269 270
272 state 1
273 state 1
274 eq 1 36 240
275 ite 1 37 274 273
276 state 1
277 ite 1 107 276 275
278 ite 1 117 277 272
279 ite 1 37 5 6
280 ite 1 107 6 279
281 ite 1 117 280 6
282 not 1 278
283 and 1 281 282
284 state 1
285 not 1 284
286 and 1 6 285
287 state 1
288 slice 35 34 11 7
289 eq 1 288 129
290 state 1
291 ite 1 107 290 289
292 ite 1 117 291 287
293 ite 1 107 6 5
294 ite 1 117 293 6
295 not 1 292
296 and 1 294 295
297 state 1
298 sort bitvec 3
299 const 298 000
300 slice 89 103 28 0
301 concat 22 300 299
302 srl 22 139 301
303 slice 109 302 7 0
304 redor 1 288
305 ite 109 304 303 110
306 const 75 000000000000000000000000
307 concat 22 306 305
308 eq 1 307 219
309 state 1
310 ite 1 107 309 308
311 ite 1 117 310 297
312 not 1 311
313 and 1 294 312
314 state 1
315 state 22 wrapper.uut.memory_to_writeBack_PC
316 const 298 100
317 uext 22 316 29
318 add 22 315 317
319 state 22 wrapper.uut.memory_to_writeBack_FORMAL_PC_NEXT
320 eq 1 318 319
321 state 1
322 ite 1 107 321 320
323 ite 1 117 322 314
324 not 1 323
325 and 1 294 324
326 state 1
327 state 1
328 state 22 wrapper.uut.memory_to_writeBack_FORMAL_MEM_ADDR
329 eq 1 102 328
330 const 25 0000
331 redor 1 330
332 redor 1 105
333 or 1 331 332
334 ite 1 333 329 327
335 state 1
336 ite 1 107 335 334
337 ite 1 117 336 326
338 ite 1 333 5 6
339 ite 1 107 6 338
340 ite 1 117 339 6
341 not 1 337
342 and 1 340 341
343 state 1
344 state 1
345 state 25 wrapper.uut.memory_to_writeBack_FORMAL_MEM_RMASK
346 slice 1 345 0 0
347 slice 1 228 0 0
348 ite 1 347 346 344
349 state 1
350 ite 1 107 349 348
351 ite 1 117 350 343
352 ite 1 347 5 6
353 ite 1 107 6 352
354 ite 1 117 353 6
355 not 1 351
356 and 1 354 355
357 state 1
358 state 1
359 slice 1 345 1 1
360 slice 1 228 1 1
361 ite 1 360 359 358
362 state 1
363 ite 1 107 362 361
364 ite 1 117 363 357
365 ite 1 360 5 6
366 ite 1 107 6 365
367 ite 1 117 366 6
368 not 1 364
369 and 1 367 368
370 state 1
371 state 1
372 slice 1 345 2 2
373 slice 1 228 2 2
374 ite 1 373 372 371
375 state 1
376 ite 1 107 375 374
377 ite 1 117 376 370
378 ite 1 373 5 6
379 ite 1 107 6 378
380 ite 1 117 379 6
381 not 1 377
382 and 1 380 381
383 state 1
384 state 1
385 slice 1 345 3 3
386 slice 1 228 3 3
387 ite 1 386 385 384
388 state 1
389 ite 1 107 388 387
390 ite 1 117 389 383
391 ite 1 386 5 6
392 ite 1 107 6 391
393 ite 1 117 392 6
394 not 1 390
395 and 1 393 394
396 state 1
397 state 1
398 state 22 wrapper.uut.memory_to_writeBack_FORMAL_MEM_WDATA
399 slice 109 398 7 0
400 eq 1 140 399
401 ite 1 347 400 397
402 state 1
403 ite 1 107 402 401
404 ite 1 117 403 396
405 not 1 404
406 and 1 354 405
407 state 1
408 state 1
409 slice 109 398 15 8
410 eq 1 150 409
411 ite 1 360 410 408
412 state 1
413 ite 1 107 412 411
414 ite 1 117 413 407
415 not 1 414
416 and 1 367 415
417 state 1
418 state 1
419 slice 109 398 23 16
420 eq 1 146 419
421 ite 1 373 420 418
422 state 1
423 ite 1 107 422 421
424 ite 1 117 423 417
425 not 1 424
426 and 1 380 425
427 state 1
428 state 1
429 slice 109 398 31 24
430 eq 1 141 429
431 ite 1 386 430 428
432 state 1
433 ite 1 107 432 431
434 ite 1 117 433 427
435 not 1 434
436 and 1 393 435
437 state 1
438 state 1
439 slice 1 105 0 0
440 ite 1 439 346 438
441 state 1
442 ite 1 107 441 440
443 ite 1 117 442 437
444 ite 1 439 5 6
445 ite 1 107 6 444
446 ite 1 117 445 6
447 not 1 443
448 and 1 446 447
449 state 1
450 state 1
451 slice 1 105 1 1
452 ite 1 451 359 450
453 state 1
454 ite 1 107 453 452
455 ite 1 117 454 449
456 ite 1 451 5 6
457 ite 1 107 6 456
458 ite 1 117 457 6
459 not 1 455
460 and 1 458 459
461 state 1
462 state 1
463 slice 1 105 2 2
464 ite 1 463 372 462
465 state 1
466 ite 1 107 465 464
467 ite 1 117 466 461
468 ite 1 463 5 6
469 ite 1 107 6 468
470 ite 1 117 469 6
471 not 1 467
472 and 1 470 471
473 state 1
474 state 1
475 slice 1 105 3 3
476 ite 1 475 385 474
477 state 1
478 ite 1 107 477 476
479 ite 1 117 478 473
480 ite 1 475 5 6
481 ite 1 107 6 480
482 ite 1 117 481 6
483 not 1 479
484 and 1 482 483
485 state 1
486 not 1 21
487 state 1
488 ite 1 107 487 486
489 ite 1 117 488 485
490 not 1 489
491 and 1 294 490
492 state 1
493 ite 1 20 5 215
494 state 1 wrapper.uut.writeBack_FormalPlugin_haltFired
495 ite 1 494 6 493
496 and 1 116 495
497 slice 298 34 14 12
498 eq 1 497 316
499 and 1 496 498
500 sort bitvec 7
501 slice 500 34 6 0
502 uext 500 143 5
503 eq 1 501 502
504 and 1 499 503
505 ite 1 117 504 492
506 ite 1 117 5 6
507 not 1 506
508 or 1 505 507
509 constraint 508
510 uext 1 284 0 _witness_.anyseq_auto_setundef_cc_533_execute_2863
511 uext 1 492 0 _witness_.anyseq_auto_setundef_cc_533_execute_2865
512 uext 1 19 0 _witness_.anyseq_auto_setundef_cc_533_execute_2867
513 uext 1 18 0 _witness_.anyseq_auto_setundef_cc_533_execute_2869
514 uext 1 124 0 _witness_.anyseq_auto_setundef_cc_533_execute_2871
515 uext 1 123 0 _witness_.anyseq_auto_setundef_cc_533_execute_2873
516 uext 1 137 0 _witness_.anyseq_auto_setundef_cc_533_execute_2875
517 uext 1 136 0 _witness_.anyseq_auto_setundef_cc_533_execute_2877
518 uext 1 227 0 _witness_.anyseq_auto_setundef_cc_533_execute_2879
519 uext 1 226 0 _witness_.anyseq_auto_setundef_cc_533_execute_2881
520 uext 1 236 0 _witness_.anyseq_auto_setundef_cc_533_execute_2883
521 uext 1 244 0 _witness_.anyseq_auto_setundef_cc_533_execute_2885
522 uext 1 235 0 _witness_.anyseq_auto_setundef_cc_533_execute_2887
523 uext 1 253 0 _witness_.anyseq_auto_setundef_cc_533_execute_2889
524 uext 1 264 0 _witness_.anyseq_auto_setundef_cc_533_execute_2891
525 uext 1 252 0 _witness_.anyseq_auto_setundef_cc_533_execute_2893
526 uext 1 273 0 _witness_.anyseq_auto_setundef_cc_533_execute_2895
527 uext 1 276 0 _witness_.anyseq_auto_setundef_cc_533_execute_2897
528 uext 1 272 0 _witness_.anyseq_auto_setundef_cc_533_execute_2899
529 uext 1 290 0 _witness_.anyseq_auto_setundef_cc_533_execute_2901
530 uext 1 287 0 _witness_.anyseq_auto_setundef_cc_533_execute_2903
531 uext 1 309 0 _witness_.anyseq_auto_setundef_cc_533_execute_2905
532 uext 1 297 0 _witness_.anyseq_auto_setundef_cc_533_execute_2907
533 uext 1 321 0 _witness_.anyseq_auto_setundef_cc_533_execute_2909
534 uext 1 314 0 _witness_.anyseq_auto_setundef_cc_533_execute_2911
535 uext 1 327 0 _witness_.anyseq_auto_setundef_cc_533_execute_2913
536 uext 1 335 0 _witness_.anyseq_auto_setundef_cc_533_execute_2915
537 uext 1 326 0 _witness_.anyseq_auto_setundef_cc_533_execute_2917
538 uext 1 344 0 _witness_.anyseq_auto_setundef_cc_533_execute_2919
539 uext 1 349 0 _witness_.anyseq_auto_setundef_cc_533_execute_2921
540 uext 1 343 0 _witness_.anyseq_auto_setundef_cc_533_execute_2923
541 uext 1 397 0 _witness_.anyseq_auto_setundef_cc_533_execute_2925
542 uext 1 402 0 _witness_.anyseq_auto_setundef_cc_533_execute_2927
543 uext 1 396 0 _witness_.anyseq_auto_setundef_cc_533_execute_2929
544 uext 1 438 0 _witness_.anyseq_auto_setundef_cc_533_execute_2931
545 uext 1 441 0 _witness_.anyseq_auto_setundef_cc_533_execute_2933
546 uext 1 437 0 _witness_.anyseq_auto_setundef_cc_533_execute_2935
547 uext 1 358 0 _witness_.anyseq_auto_setundef_cc_533_execute_2937
548 uext 1 362 0 _witness_.anyseq_auto_setundef_cc_533_execute_2939
549 uext 1 357 0 _witness_.anyseq_auto_setundef_cc_533_execute_2941
550 uext 1 408 0 _witness_.anyseq_auto_setundef_cc_533_execute_2943
551 uext 1 412 0 _witness_.anyseq_auto_setundef_cc_533_execute_2945
552 uext 1 407 0 _witness_.anyseq_auto_setundef_cc_533_execute_2947
553 uext 1 450 0 _witness_.anyseq_auto_setundef_cc_533_execute_2949
554 uext 1 453 0 _witness_.anyseq_auto_setundef_cc_533_execute_2951
555 uext 1 449 0 _witness_.anyseq_auto_setundef_cc_533_execute_2953
556 uext 1 371 0 _witness_.anyseq_auto_setundef_cc_533_execute_2955
557 uext 1 375 0 _witness_.anyseq_auto_setundef_cc_533_execute_2957
558 uext 1 370 0 _witness_.anyseq_auto_setundef_cc_533_execute_2959
559 uext 1 418 0 _witness_.anyseq_auto_setundef_cc_533_execute_2961
560 uext 1 422 0 _witness_.anyseq_auto_setundef_cc_533_execute_2963
561 uext 1 417 0 _witness_.anyseq_auto_setundef_cc_533_execute_2965
562 uext 1 462 0 _witness_.anyseq_auto_setundef_cc_533_execute_2967
563 uext 1 465 0 _witness_.anyseq_auto_setundef_cc_533_execute_2969
564 uext 1 461 0 _witness_.anyseq_auto_setundef_cc_533_execute_2971
565 uext 1 384 0 _witness_.anyseq_auto_setundef_cc_533_execute_2973
566 uext 1 388 0 _witness_.anyseq_auto_setundef_cc_533_execute_2975
567 uext 1 383 0 _witness_.anyseq_auto_setundef_cc_533_execute_2977
568 uext 1 428 0 _witness_.anyseq_auto_setundef_cc_533_execute_2979
569 uext 1 432 0 _witness_.anyseq_auto_setundef_cc_533_execute_2981
570 uext 1 427 0 _witness_.anyseq_auto_setundef_cc_533_execute_2983
571 uext 1 474 0 _witness_.anyseq_auto_setundef_cc_533_execute_2985
572 uext 1 477 0 _witness_.anyseq_auto_setundef_cc_533_execute_2987
573 uext 1 473 0 _witness_.anyseq_auto_setundef_cc_533_execute_2989
574 uext 1 487 0 _witness_.anyseq_auto_setundef_cc_533_execute_2991
575 uext 1 485 0 _witness_.anyseq_auto_setundef_cc_533_execute_2993
576 state 22
577 uext 22 576 0 _witness_.anyseq_auto_setundef_cc_533_execute_2995
578 state 22
579 uext 22 578 0 _witness_.anyseq_auto_setundef_cc_533_execute_2997
580 state 35
581 uext 35 580 0 _witness_.anyseq_auto_setundef_cc_533_execute_2999
582 sort bitvec 55
583 state 582
584 uext 582 583 0 _witness_.anyseq_auto_setundef_cc_533_execute_3001
585 state 187
586 uext 187 585 0 _witness_.anyseq_auto_setundef_cc_533_execute_3003
587 uext 1 2 0 checker_inst.check ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.22-16.27
588 uext 1 3 0 checker_inst.clock ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.8-16.13
589 uext 1 21 0 checker_inst.halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:28.50-28.54
590 uext 22 34 0 checker_inst.insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:26.34-26.38
591 uext 1 5 0 checker_inst.insn_pma_x ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.8-97.18
592 uext 22 99 0 checker_inst.insn_spec.addr ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:45.17-45.21|rvfi_insn_check.sv:71.17-95.4
593 uext 298 497 0 checker_inst.insn_spec.insn_funct3 ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:32.14-32.25|rvfi_insn_check.sv:71.17-95.4
594 uext 22 98 0 checker_inst.insn_spec.insn_imm ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:30.17-30.25|rvfi_insn_check.sv:71.17-95.4
595 uext 500 501 0 checker_inst.insn_spec.insn_opcode ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:34.14-34.25|rvfi_insn_check.sv:71.17-95.4
596 uext 22 30 0 checker_inst.insn_spec.insn_padding ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:29.17-29.29|rvfi_insn_check.sv:71.17-95.4
597 uext 35 288 0 checker_inst.insn_spec.insn_rd ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:33.14-33.21|rvfi_insn_check.sv:71.17-95.4
598 uext 35 36 0 checker_inst.insn_spec.insn_rs1 ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:31.14-31.22|rvfi_insn_check.sv:71.17-95.4
599 uext 1 5 0 checker_inst.insn_spec.misa_ok ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:40.8-40.15|rvfi_insn_check.sv:71.17-95.4
600 uext 109 303 0 checker_inst.insn_spec.result ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:46.14-46.20|rvfi_insn_check.sv:71.17-95.4
601 uext 22 34 0 checker_inst.insn_spec.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:5.25-5.34|rvfi_insn_check.sv:71.17-95.4
602 uext 22 139 0 checker_inst.insn_spec.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:9.25-9.39|rvfi_insn_check.sv:71.17-95.4
603 uext 22 315 0 checker_inst.insn_spec.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:6.25-6.38|rvfi_insn_check.sv:71.17-95.4
604 uext 22 38 0 checker_inst.insn_spec.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:7.25-7.39|rvfi_insn_check.sv:71.17-95.4
605 uext 22 30 0 checker_inst.insn_spec.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:8.25-8.39|rvfi_insn_check.sv:71.17-95.4
606 uext 1 496 0 checker_inst.insn_spec.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:4.41-4.51|rvfi_insn_check.sv:71.17-95.4
607 uext 22 102 0 checker_inst.insn_spec.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:22.25-22.38|rvfi_insn_check.sv:71.17-95.4
608 uext 25 105 0 checker_inst.insn_spec.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:23.25-23.39|rvfi_insn_check.sv:71.17-95.4
609 uext 22 30 0 checker_inst.insn_spec.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:25.25-25.39|rvfi_insn_check.sv:71.17-95.4
610 uext 25 330 0 checker_inst.insn_spec.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:24.25-24.39|rvfi_insn_check.sv:71.17-95.4
611 uext 22 318 0 checker_inst.insn_spec.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:21.25-21.38|rvfi_insn_check.sv:71.17-95.4
612 uext 35 288 0 checker_inst.insn_spec.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:19.41-19.53|rvfi_insn_check.sv:71.17-95.4
613 uext 22 307 0 checker_inst.insn_spec.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:20.25-20.38|rvfi_insn_check.sv:71.17-95.4
614 uext 35 36 0 checker_inst.insn_spec.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:17.41-17.54|rvfi_insn_check.sv:71.17-95.4
615 uext 35 125 0 checker_inst.insn_spec.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:18.41-18.54|rvfi_insn_check.sv:71.17-95.4
616 uext 1 6 0 checker_inst.insn_spec.spec_trap ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:16.41-16.50|rvfi_insn_check.sv:71.17-95.4
617 uext 1 504 0 checker_inst.insn_spec.spec_valid ; rvfi_testbench.sv:40.18-59.3|insn_lbu.v:15.41-15.51|rvfi_insn_check.sv:71.17-95.4
618 uext 1 6 0 checker_inst.intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:29.50-29.54
619 uext 1 107 0 checker_inst.mem_access_fault ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:126.8-126.24
620 uext 22 328 0 checker_inst.mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:39.34-39.42
621 uext 1 5 0 checker_inst.mem_pma_r ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.20-97.29
622 uext 1 5 0 checker_inst.mem_pma_w ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.31-97.40
623 uext 22 139 0 checker_inst.mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:42.34-42.43
624 uext 25 345 0 checker_inst.mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:40.34-40.43
625 uext 22 398 0 checker_inst.mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:43.34-43.43
626 uext 25 228 0 checker_inst.mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:41.34-41.43
627 uext 22 315 0 checker_inst.pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:36.34-36.42
628 uext 22 319 0 checker_inst.pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:37.34-37.42
629 uext 35 129 0 checker_inst.rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:34.50-34.57
630 uext 22 219 0 checker_inst.rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:35.34-35.42
631 uext 1 115 0 checker_inst.reset ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.15-16.20
632 uext 35 240 0 checker_inst.rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:30.50-30.58
633 uext 22 33 0 checker_inst.rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:32.34-32.43
634 uext 22 38 0 checker_inst.rs1_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:68.34-68.51
635 uext 35 260 0 checker_inst.rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:31.50-31.58
636 uext 22 256 0 checker_inst.rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:33.34-33.43
637 uext 22 30 0 checker_inst.rs2_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:69.34-69.51
638 uext 1 21 0 checker_inst.rvfi_halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.270-17.279
639 uext 22 34 0 checker_inst.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.150-17.159
640 uext 1 6 0 checker_inst.rvfi_intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.330-17.339
641 uext 23 24 0 checker_inst.rvfi_ixl ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.450-17.458
642 uext 22 328 0 checker_inst.rvfi_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.894-17.907
643 uext 22 139 0 checker_inst.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1026-17.1040
644 uext 25 345 0 checker_inst.rvfi_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.938-17.952
645 uext 22 398 0 checker_inst.rvfi_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1070-17.1084
646 uext 25 228 0 checker_inst.rvfi_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.982-17.996
647 uext 23 143 0 checker_inst.rvfi_mode ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.390-17.399
648 sort bitvec 64
649 state 648 wrapper.uut.writeBack_FormalPlugin_order
650 uext 648 649 0 checker_inst.rvfi_order ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.106-17.116
651 uext 22 315 0 checker_inst.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.806-17.819
652 uext 22 319 0 checker_inst.rvfi_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.850-17.863
653 uext 35 129 0 checker_inst.rvfi_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.718-17.730
654 uext 22 219 0 checker_inst.rvfi_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.762-17.775
655 uext 35 240 0 checker_inst.rvfi_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.510-17.523
656 uext 22 33 0 checker_inst.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.614-17.628
657 uext 35 260 0 checker_inst.rvfi_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.570-17.583
658 uext 22 256 0 checker_inst.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.658-17.672
659 uext 1 21 0 checker_inst.rvfi_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.210-17.219
660 uext 1 495 0 checker_inst.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.46-17.56
661 uext 22 102 0 checker_inst.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:63.34-63.47
662 uext 25 105 0 checker_inst.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:64.34-64.48
663 uext 22 30 0 checker_inst.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:66.34-66.48
664 uext 25 330 0 checker_inst.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:65.34-65.48
665 uext 22 318 0 checker_inst.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:62.34-62.47
666 uext 35 288 0 checker_inst.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:60.50-60.62
667 uext 22 307 0 checker_inst.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:61.34-61.47
668 uext 35 36 0 checker_inst.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:58.50-58.63
669 uext 35 125 0 checker_inst.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:59.50-59.63
670 uext 1 6 0 checker_inst.spec_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:57.50-57.59
671 uext 1 504 0 checker_inst.spec_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:56.50-56.60
672 uext 1 21 0 checker_inst.trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:27.50-27.54
673 uext 1 496 0 checker_inst.valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:25.19-25.24
674 uext 109 113 0 cycle ; rvfi_testbench.sv:34.13-34.18
675 uext 1 21 0 rvfi_halt ; rvfi_testbench.sv:26.320-26.329
676 uext 22 34 0 rvfi_insn ; rvfi_testbench.sv:26.180-26.189
677 uext 1 6 0 rvfi_intr ; rvfi_testbench.sv:26.390-26.399
678 uext 23 24 0 rvfi_ixl ; rvfi_testbench.sv:26.530-26.538
679 uext 22 328 0 rvfi_mem_addr ; rvfi_testbench.sv:26.1064-26.1077
680 uext 22 139 0 rvfi_mem_rdata ; rvfi_testbench.sv:26.1226-26.1240
681 uext 25 345 0 rvfi_mem_rmask ; rvfi_testbench.sv:26.1118-26.1132
682 uext 22 398 0 rvfi_mem_wdata ; rvfi_testbench.sv:26.1280-26.1294
683 uext 25 228 0 rvfi_mem_wmask ; rvfi_testbench.sv:26.1172-26.1186
684 uext 23 143 0 rvfi_mode ; rvfi_testbench.sv:26.460-26.469
685 uext 648 649 0 rvfi_order ; rvfi_testbench.sv:26.126-26.136
686 uext 22 315 0 rvfi_pc_rdata ; rvfi_testbench.sv:26.956-26.969
687 uext 22 319 0 rvfi_pc_wdata ; rvfi_testbench.sv:26.1010-26.1023
688 uext 35 129 0 rvfi_rd_addr ; rvfi_testbench.sv:26.848-26.860
689 uext 22 219 0 rvfi_rd_wdata ; rvfi_testbench.sv:26.902-26.915
690 uext 35 240 0 rvfi_rs1_addr ; rvfi_testbench.sv:26.600-26.613
691 uext 22 33 0 rvfi_rs1_rdata ; rvfi_testbench.sv:26.724-26.738
692 uext 35 260 0 rvfi_rs2_addr ; rvfi_testbench.sv:26.670-26.683
693 uext 22 256 0 rvfi_rs2_rdata ; rvfi_testbench.sv:26.778-26.792
694 uext 1 21 0 rvfi_trap ; rvfi_testbench.sv:26.250-26.259
695 uext 1 495 0 rvfi_valid ; rvfi_testbench.sv:26.56-26.66
696 uext 1 3 0 wrapper.clock ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:2.16-2.21
697 state 22 wrapper.uut.decode_to_execute_SRC1
698 state 22 wrapper.uut.decode_to_execute_SRC2
699 not 22 698
700 state 1 wrapper.uut.decode_to_execute_SRC_USE_SUB_LESS
701 ite 22 700 699 698
702 add 22 697 701
703 ite 1 700 5 6
704 const 95 0000000000000000000000000000000
705 concat 22 704 703
706 add 22 702 705
707 state 1 wrapper.uut.decode_to_execute_SRC2_FORCE_ZERO
708 ite 22 707 697 706
709 uext 22 708 0 wrapper.dBus_cmd_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:18.25-18.49
710 state 22 wrapper.uut.decode_to_execute_RS2
711 slice 51 710 15 0
712 slice 51 710 15 0
713 concat 22 712 711
714 state 22 wrapper.uut.decode_to_execute_INSTRUCTION
715 slice 23 714 13 12
716 uext 23 5 1
717 eq 1 715 716
718 ite 22 717 713 710
719 slice 109 710 7 0
720 slice 109 710 7 0
721 concat 51 720 719
722 slice 109 710 7 0
723 concat 75 722 721
724 slice 109 710 7 0
725 concat 22 724 723
726 redor 1 715
727 not 1 726
728 ite 22 727 725 718
729 uext 22 728 0 wrapper.dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:19.25-19.46
730 uext 23 715 0 wrapper.dBus_cmd_payload_size ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:20.24-20.45
731 state 1 wrapper.uut.decode_to_execute_MEMORY_STORE
732 uext 1 731 0 wrapper.dBus_cmd_payload_wr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:17.19-17.38
733 state 1
734 uext 1 733 0 wrapper.dBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:21.22-21.36
735 state 1 wrapper.uut.execute_arbitration_isValid
736 state 1 wrapper.uut.decode_to_execute_MEMORY_ENABLE
737 and 1 735 736
738 state 1 wrapper.uut.execute_to_memory_ALIGNEMENT_FAULT
739 ite 1 738 5 6
740 state 1 wrapper.uut.memory_arbitration_isValid
741 state 1 wrapper.uut.execute_to_memory_MEMORY_ENABLE
742 and 1 740 741
743 ite 1 742 739 6
744 ite 1 743 5 6
745 state 1 wrapper.uut.execute_to_memory_MEMORY_STORE
746 not 1 745
747 and 1 742 746
748 state 1
749 not 1 748
750 and 1 747 749
751 ite 1 750 5 744
752 not 1 751
753 and 1 737 752
754 state 1 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_hit
755 state 1 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_hazard
756 not 1 755
757 and 1 754 756
758 state 23 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_line_branchWish
759 slice 1 758 1 1
760 and 1 757 759
761 state 1 wrapper.uut.execute_to_memory_BRANCH_DO
762 neq 1 760 761
763 state 1 wrapper.uut.execute_to_memory_TARGET_MISSMATCH2
764 and 1 761 763
765 or 1 762 764
766 and 1 740 765
767 ite 1 766 5 6
768 not 1 767
769 and 1 753 768
770 eq 1 715 147
771 slice 23 708 1 0
772 redor 1 771
773 and 1 770 772
774 slice 1 708 0 0
775 and 1 717 774
776 or 1 773 775
777 ite 1 776 5 6
778 not 1 777
779 and 1 769 778
780 uext 1 779 0 wrapper.dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:16.19-16.33
781 state 22
782 uext 22 781 0 wrapper.dBus_rsp_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:23.31-23.44
783 uext 1 748 0 wrapper.dBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:22.25-22.39
784 state 22 wrapper.uut.IBusSimplePlugin_fetchPc_pcReg
785 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_inc
786 concat 298 785 100
787 uext 22 786 29
788 add 22 784 787
789 slice 1 788 1 1
790 ite 1 785 6 789
791 slice 1 788 0 0
792 concat 23 790 791
793 slice 92 788 31 2
794 concat 22 793 792
795 state 22 wrapper.uut.IBusSimplePlugin_predictor_line_target
796 state 23 wrapper.uut.IBusSimplePlugin_predictor_line_branchWish
797 slice 1 796 1 1
798 state 63 wrapper.uut.IBusSimplePlugin_predictor_line_source
799 state 22 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_payload
800 slice 63 799 31 12
801 eq 1 798 800
802 state 1 wrapper.uut.IBusSimplePlugin_predictor_line_last2Bytes
803 not 1 802
804 slice 1 799 1 1
805 and 1 803 804
806 ite 1 805 6 801
807 and 1 797 806
808 state 1 wrapper.uut.IBusSimplePlugin_predictor_buffer_hazard_regNextWhen
809 state 1 wrapper.uut.IBusSimplePlugin_predictor_buffer_pcCorrected
810 or 1 808 809
811 not 1 810
812 and 1 807 811
813 state 1 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_valid
814 and 1 812 813
815 ite 22 814 795 794
816 state 1 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesReg
817 ite 1 816 5 804
818 slice 1 799 0 0
819 concat 23 817 818
820 slice 92 799 31 2
821 concat 22 820 819
822 state 1
823 state 1 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy
824 ite 1 823 5 822
825 state 298 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter
826 redor 1 825
827 not 1 826
828 and 1 824 827
829 and 1 813 828
830 and 1 806 811
831 and 1 830 797
832 and 1 829 831
833 and 1 832 802
834 state 22
835 sort bitvec 33
836 state 835 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error_2
837 slice 22 836 32 1
838 ite 22 823 837 834
839 slice 23 838 1 0
840 neq 1 839 143
841 slice 23 838 17 16
842 neq 1 841 143
843 not 1 842
844 and 1 840 843
845 or 1 816 804
846 state 1 wrapper.uut.IBusSimplePlugin_decompressor_bufferValid
847 or 1 845 846
848 ite 1 847 843 844
849 and 1 833 848
850 ite 1 849 5 6
851 ite 22 850 821 815
852 state 22 wrapper.uut.execute_to_memory_NEXT_PC2
853 state 22 wrapper.uut.execute_to_memory_BRANCH_CALC
854 ite 22 761 853 852
855 ite 22 766 854 851
856 slice 92 855 31 2
857 concat 22 856 100
858 uext 22 857 0 wrapper.iBus_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:10.25-10.44
859 state 1
860 uext 1 859 0 wrapper.iBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:11.22-11.36
861 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_booted
862 state 1 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_valid
863 state 22 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst
864 sort bitvec 6
865 slice 864 863 5 0
866 slice 23 863 14 13
867 concat 109 866 865
868 const 864 100011
869 uext 109 868 2
870 eq 1 867 869
871 slice 500 863 6 0
872 slice 1 863 13 13
873 concat 109 872 871
874 uext 109 143 6
875 eq 1 873 874
876 slice 500 863 6 0
877 slice 298 863 14 12
878 concat 187 877 876
879 slice 35 863 29 25
880 concat 48 879 878
881 slice 1 863 31 31
882 concat 51 881 880
883 const 864 110011
884 uext 51 883 10
885 eq 1 882 884
886 const 187 1010110011
887 uext 51 886 6
888 eq 1 882 887
889 slice 500 863 6 0
890 slice 500 863 31 25
891 concat 45 890 889
892 uext 45 883 8
893 eq 1 891 892
894 slice 500 863 6 0
895 slice 23 863 14 13
896 concat 185 895 894
897 const 25 1111
898 uext 185 897 5
899 eq 1 896 898
900 slice 23 863 1 0
901 slice 25 863 6 3
902 concat 864 901 900
903 slice 298 863 14 12
904 concat 185 903 902
905 uext 185 883 3
906 eq 1 904 905
907 slice 35 863 4 0
908 slice 1 863 6 6
909 concat 864 908 907
910 slice 1 863 12 12
911 concat 500 910 909
912 slice 1 863 14 14
913 concat 109 912 911
914 uext 109 143 6
915 eq 1 913 914
916 slice 500 863 6 0
917 slice 298 863 14 12
918 concat 187 917 916
919 slice 25 863 29 26
920 concat 45 919 918
921 slice 1 863 31 31
922 concat 48 921 920
923 const 187 1010010011
924 uext 48 923 5
925 eq 1 922 924
926 slice 500 863 6 0
927 slice 23 863 13 12
928 concat 185 927 926
929 slice 864 863 31 26
930 concat 48 929 928
931 const 109 10010011
932 uext 48 931 7
933 eq 1 930 932
934 eq 1 873 931
935 slice 500 863 6 0
936 slice 1 863 14 14
937 concat 109 936 935
938 const 109 11100011
939 eq 1 937 938
940 slice 25 863 3 0
941 slice 23 863 6 5
942 concat 864 941 940
943 slice 1 863 12 12
944 concat 500 943 942
945 uext 500 143 5
946 eq 1 944 945
947 slice 500 863 6 0
948 const 500 1101111
949 eq 1 947 948
950 slice 35 863 4 0
951 slice 1 863 6 6
952 concat 864 951 950
953 const 35 10111
954 uext 864 953 1
955 eq 1 952 954
956 concat 23 875 870
957 concat 298 885 956
958 concat 25 888 957
959 concat 35 893 958
960 concat 864 899 959
961 concat 500 906 960
962 concat 109 915 961
963 concat 185 925 962
964 concat 187 933 963
965 concat 189 934 964
966 concat 39 939 965
967 concat 42 946 966
968 concat 45 949 967
969 concat 48 955 968
970 redor 1 969
971 not 1 970
972 and 1 862 971
973 ite 1 972 5 6
974 state 35 wrapper.uut.HazardSimplePlugin_writeBackBuffer_payload_address
975 slice 35 863 19 15
976 eq 1 974 975
977 ite 1 976 5 6
978 state 1 wrapper.uut.HazardSimplePlugin_writeBackBuffer_valid
979 ite 1 978 977 6
980 eq 1 127 975
981 ite 1 980 5 979
982 and 1 128 215
983 ite 1 982 981 979
984 state 22 wrapper.uut.execute_to_memory_INSTRUCTION
985 slice 35 984 11 7
986 eq 1 985 975
987 ite 1 986 5 983
988 state 1 wrapper.uut.execute_to_memory_REGFILE_WRITE_VALID
989 and 1 740 988
990 ite 1 989 987 983
991 slice 35 714 11 7
992 eq 1 991 975
993 ite 1 992 5 990
994 state 1 wrapper.uut.decode_to_execute_REGFILE_WRITE_VALID
995 and 1 735 994
996 ite 1 995 993 990
997 const 89 00000000000000000000000000000
998 slice 1 863 2 2
999 concat 298 998 100
1000 concat 22 997 999
1001 redor 1 1000
1002 not 1 1001
1003 const 84 000000000000000000000000000
1004 slice 23 863 4 3
1005 concat 35 1004 299
1006 concat 22 1003 1005
1007 redor 1 1006
1008 not 1 1007
1009 concat 23 1008 1002
1010 redor 1 1009
1011 ite 1 1010 996 6
1012 slice 35 863 24 20
1013 eq 1 974 1012
1014 ite 1 1013 5 6
1015 ite 1 978 1014 6
1016 eq 1 127 1012
1017 ite 1 1016 5 1015
1018 ite 1 982 1017 1015
1019 eq 1 985 1012
1020 ite 1 1019 5 1018
1021 ite 1 989 1020 1018
1022 eq 1 991 1012
1023 ite 1 1022 5 1021
1024 ite 1 995 1023 1021
1025 slice 1 863 2 2
1026 slice 1 863 5 5
1027 concat 23 1026 1025
1028 eq 1 1027 147
1029 ite 1 1028 1024 6
1030 or 1 1011 1029
1031 and 1 862 1030
1032 ite 1 1031 5 6
1033 not 1 733
1034 and 1 737 1033
1035 and 1 1034 778
1036 ite 1 1035 5 6
1037 or 1 1036 751
1038 or 1 1037 751
1039 or 1 1032 1038
1040 or 1 973 1039
1041 not 1 1040
1042 not 1 813
1043 and 1 846 842
1044 not 1 1043
1045 not 1 847
1046 and 1 1045 840
1047 and 1 1046 842
1048 not 1 1047
1049 and 1 1044 1048
1050 or 1 1042 1049
1051 and 1 1041 1050
1052 not 1 845
1053 and 1 1052 840
1054 or 1 846 1053
1055 and 1 802 1054
1056 ite 1 1055 6 806
1057 and 1 797 1056
1058 and 1 1057 811
1059 not 1 850
1060 and 1 829 1059
1061 not 1 846
1062 and 1 845 1061
1063 and 1 1062 843
1064 not 1 1063
1065 and 1 1060 1064
1066 and 1 1065 1041
1067 and 1 1058 1066
1068 ite 1 1067 5 1051
1069 and 1 829 1068
1070 ite 1 813 1069 1068
1071 state 298 wrapper.uut.IBusSimplePlugin_pending_value
1072 const 298 111
1073 neq 1 1071 1072
1074 and 1 1070 1073
1075 and 1 861 1074
1076 uext 1 1075 0 wrapper.iBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:9.25-9.39
1077 uext 22 834 0 wrapper.iBus_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:13.29-13.42
1078 uext 1 822 0 wrapper.iBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:12.22-12.36
1079 uext 1 4 0 wrapper.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:3.16-3.21
1080 uext 1 21 0 wrapper.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.275-4.284
1081 uext 22 34 0 wrapper.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.153-4.162
1082 uext 1 6 0 wrapper.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.336-4.345
1083 uext 23 24 0 wrapper.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.458-4.466
1084 uext 22 328 0 wrapper.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.911-4.924
1085 uext 22 139 0 wrapper.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1046-4.1060
1086 uext 25 345 0 wrapper.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.956-4.970
1087 uext 22 398 0 wrapper.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1091-4.1105
1088 uext 25 228 0 wrapper.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1001-4.1015
1089 uext 23 143 0 wrapper.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.397-4.406
1090 uext 648 649 0 wrapper.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.108-4.118
1091 uext 22 315 0 wrapper.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.821-4.834
1092 uext 22 319 0 wrapper.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.866-4.879
1093 uext 35 129 0 wrapper.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.731-4.743
1094 uext 22 219 0 wrapper.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.776-4.789
1095 uext 35 240 0 wrapper.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.519-4.532
1096 uext 22 33 0 wrapper.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.625-4.639
1097 uext 35 260 0 wrapper.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.580-4.593
1098 uext 22 256 0 wrapper.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.670-4.684
1099 uext 1 21 0 wrapper.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.214-4.223
1100 uext 1 495 0 wrapper.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.47-4.57
1101 state 1
1102 uext 1 1101 0 wrapper.trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:6.18-6.22
1103 uext 22 854 0 wrapper.uut.BranchPlugin_jumpInterface_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:458.23-458.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1104 uext 1 766 0 wrapper.uut.BranchPlugin_jumpInterface_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:457.23-457.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1105 state 22 wrapper.uut.execute_to_memory_REGFILE_WRITE_DATA
1106 uext 22 1105 0 wrapper.uut.DBusSimplePlugin_memoryExceptionPort_payload_badAddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:453.23-453.75|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1107 uext 1 743 0 wrapper.uut.DBusSimplePlugin_memoryExceptionPort_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:451.23-451.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1108 uext 1 976 0 wrapper.uut.HazardSimplePlugin_addr0Match ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:782.23-782.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1109 uext 1 1013 0 wrapper.uut.HazardSimplePlugin_addr1Match ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:783.23-783.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1110 uext 1 1011 0 wrapper.uut.HazardSimplePlugin_src0Hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:774.23-774.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1111 uext 1 1029 0 wrapper.uut.HazardSimplePlugin_src1Hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:775.23-775.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1112 uext 35 127 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:777.23-777.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1113 uext 22 218 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:778.23-778.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1114 uext 1 982 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:776.23-776.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1115 uext 1 1074 0 wrapper.uut.IBusSimplePlugin_cmdFork_canEmit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:695.23-695.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1116 and 1 1075 859
1117 uext 1 1116 0 wrapper.uut.IBusSimplePlugin_cmd_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:697.23-697.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1118 uext 22 857 0 wrapper.uut.IBusSimplePlugin_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:690.23-690.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1119 uext 1 859 0 wrapper.uut.IBusSimplePlugin_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:689.23-689.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1120 uext 1 1075 0 wrapper.uut.IBusSimplePlugin_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:688.23-688.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1121 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decodePc_injectedDecode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:505.23-505.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1122 state 22 wrapper.uut.IBusSimplePlugin_decodePc_pcReg
1123 const 298 010
1124 state 1 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc
1125 ite 298 1124 1123 316
1126 uext 22 1125 29
1127 add 22 1122 1126
1128 uext 22 1127 0 wrapper.uut.IBusSimplePlugin_decodePc_pcPlus ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:504.23-504.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1129 state 22 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_target
1130 uext 22 1129 0 wrapper.uut.IBusSimplePlugin_decodePc_predictionPcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:508.23-508.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1131 state 23 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_branchWish
1132 slice 1 1131 1 1
1133 state 1 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_hit
1134 and 1 1132 1133
1135 state 1 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_hazard
1136 not 1 1135
1137 and 1 1134 1136
1138 and 1 862 1041
1139 and 1 1137 1138
1140 uext 1 1139 0 wrapper.uut.IBusSimplePlugin_decodePc_predictionPcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:507.23-507.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1141 state 51 wrapper.uut.IBusSimplePlugin_decompressor_bufferData
1142 and 1 1046 843
1143 and 1 846 843
1144 or 1 1142 1143
1145 slice 51 838 15 0
1146 slice 51 838 31 16
1147 state 1 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesLatch
1148 ite 1 1060 845 1147
1149 ite 51 1148 1146 1145
1150 slice 51 838 31 16
1151 concat 22 1150 1149
1152 slice 51 838 15 0
1153 concat 22 1152 1141
1154 state 1 wrapper.uut.IBusSimplePlugin_decompressor_bufferValidLatch
1155 ite 1 1060 846 1154
1156 ite 22 1155 1153 1151
1157 slice 23 1156 1 0
1158 neq 1 1157 143
1159 not 1 1158
1160 and 1 845 1159
1161 and 1 1160 843
1162 or 1 1144 1161
1163 uext 1 1162 0 wrapper.uut.IBusSimplePlugin_decompressor_bufferFill ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:599.23-599.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1164 uext 1 1155 0 wrapper.uut.IBusSimplePlugin_decompressor_bufferValidPatched ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:563.23-563.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1165 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decompressor_consumeCurrent ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:553.23-553.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1166 const 185 000100011
1167 const 109 00010010
1168 slice 298 1156 11 9
1169 concat 39 1168 1166
1170 concat 63 1167 1169
1171 slice 35 1156 6 2
1172 concat 78 1171 1170
1173 slice 1 1156 12 12
1174 concat 81 1173 1172
1175 slice 23 1156 8 7
1176 concat 27 1175 1174
1177 concat 22 330 1176
1178 slice 298 1156 15 13
1179 slice 23 1156 1 0
1180 concat 35 1179 1178
1181 const 35 10110
1182 eq 1 1180 1181
1183 ite 22 1182 1177 576
1184 const 500 0110011
1185 slice 35 1156 11 7
1186 slice 1 1156 12 12
1187 ite 35 1186 1185 125
1188 slice 35 1156 11 7
1189 concat 39 1188 1184
1190 concat 48 299 1189
1191 concat 63 1187 1190
1192 slice 35 1156 6 2
1193 concat 78 1192 1191
1194 const 500 1100111
1195 ite 1 1186 5 6
1196 const 500 0000000
1197 concat 109 1195 1194
1198 concat 48 1196 1197
1199 slice 35 1156 11 7
1200 concat 63 1199 1198
1201 concat 78 125 1200
1202 slice 35 1156 6 2
1203 redor 1 1202
1204 not 1 1203
1205 ite 78 1204 1201 1193
1206 const 78 0000100000000000001110011
1207 slice 189 1156 12 2
1208 const 189 10000000000
1209 eq 1 1207 1208
1210 ite 78 1209 1206 1205
1211 concat 22 1196 1210
1212 const 35 10100
1213 eq 1 1180 1212
1214 ite 22 1213 1211 1183
1215 const 500 0000011
1216 const 187 0000010010
1217 slice 35 1156 11 7
1218 concat 39 1217 1215
1219 concat 69 1216 1218
1220 slice 298 1156 6 4
1221 concat 78 1220 1219
1222 slice 1 1156 12 12
1223 concat 81 1222 1221
1224 slice 23 1156 3 2
1225 concat 27 1224 1223
1226 concat 22 330 1225
1227 const 35 10010
1228 eq 1 1180 1227
1229 ite 22 1228 1226 1214
1230 const 500 0010011
1231 const 298 001
1232 slice 35 1156 11 7
1233 concat 39 1232 1230
1234 concat 48 1231 1233
1235 slice 35 1156 11 7
1236 concat 63 1235 1234
1237 slice 35 1156 6 2
1238 concat 78 1237 1236
1239 concat 22 1196 1238
1240 const 35 10000
1241 eq 1 1180 1240
1242 ite 22 1241 1239 1229
1243 const 500 1100011
1244 const 500 0000001
1245 slice 1 1156 12 12
1246 concat 109 1245 1243
1247 slice 23 1156 4 3
1248 concat 187 1247 1246
1249 slice 23 1156 11 10
1250 concat 39 1249 1248
1251 concat 48 1231 1250
1252 slice 298 1156 9 7
1253 concat 57 1252 1251
1254 concat 78 1244 1253
1255 slice 1 1156 2 2
1256 concat 81 1255 1254
1257 slice 23 1156 6 5
1258 concat 27 1257 1256
1259 slice 1 1156 12 12
1260 concat 89 1259 1258
1261 slice 1 1156 12 12
1262 concat 92 1261 1260
1263 slice 1 1156 12 12
1264 concat 95 1263 1262
1265 slice 1 1156 12 12
1266 concat 22 1265 1264
1267 uext 35 897 1
1268 eq 1 1180 1267
1269 ite 22 1268 1266 1242
1270 slice 1 1156 12 12
1271 concat 109 1270 1243
1272 slice 23 1156 4 3
1273 concat 187 1272 1271
1274 slice 23 1156 11 10
1275 concat 39 1274 1273
1276 concat 48 299 1275
1277 slice 298 1156 9 7
1278 concat 57 1277 1276
1279 concat 78 1244 1278
1280 slice 1 1156 2 2
1281 concat 81 1280 1279
1282 slice 23 1156 6 5
1283 concat 27 1282 1281
1284 slice 1 1156 12 12
1285 concat 89 1284 1283
1286 slice 1 1156 12 12
1287 concat 92 1286 1285
1288 slice 1 1156 12 12
1289 concat 95 1288 1287
1290 slice 1 1156 12 12
1291 concat 22 1290 1289
1292 const 25 1110
1293 uext 35 1292 1
1294 eq 1 1180 1293
1295 ite 22 1294 1291 1269
1296 const 39 000001101111
1297 slice 1 1156 12 12
1298 concat 42 1297 1296
1299 slice 1 1156 12 12
1300 concat 45 1299 1298
1301 slice 1 1156 12 12
1302 concat 48 1301 1300
1303 slice 1 1156 12 12
1304 concat 51 1303 1302
1305 slice 1 1156 12 12
1306 concat 54 1305 1304
1307 slice 1 1156 12 12
1308 concat 57 1307 1306
1309 slice 1 1156 12 12
1310 concat 60 1309 1308
1311 slice 1 1156 12 12
1312 concat 63 1311 1310
1313 slice 1 1156 12 12
1314 concat 66 1313 1312
1315 slice 298 1156 5 3
1316 concat 75 1315 1314
1317 slice 1 1156 11 11
1318 concat 78 1317 1316
1319 slice 1 1156 2 2
1320 concat 81 1319 1318
1321 slice 1 1156 7 7
1322 concat 84 1321 1320
1323 slice 1 1156 6 6
1324 concat 27 1323 1322
1325 slice 23 1156 10 9
1326 concat 92 1325 1324
1327 slice 1 1156 8 8
1328 concat 95 1327 1326
1329 slice 1 1156 12 12
1330 concat 22 1329 1328
1331 const 25 1101
1332 uext 35 1331 1
1333 eq 1 1180 1332
1334 ite 22 1333 1330 1295
1335 const 864 010011
1336 slice 23 1156 11 10
1337 neq 1 1336 143
1338 ite 864 1337 1335 883
1339 const 298 110
1340 slice 23 1156 6 5
1341 eq 1 1340 147
1342 ite 298 1341 1339 1072
1343 uext 23 5 1
1344 eq 1 1340 1343
1345 ite 298 1344 316 1342
1346 redor 1 1340
1347 not 1 1346
1348 ite 298 1347 299 1345
1349 eq 1 1336 147
1350 ite 298 1349 1072 1348
1351 const 298 101
1352 uext 23 5 1
1353 eq 1 1336 1352
1354 redor 1 1336
1355 not 1 1354
1356 concat 23 1355 1353
1357 redor 1 1356
1358 ite 298 1357 1351 1350
1359 slice 298 1156 4 2
1360 concat 35 24 1359
1361 slice 1 1156 11 11
1362 not 1 1361
1363 or 1 1362 1337
1364 ite 35 1363 1202 1360
1365 eq 1 1336 143
1366 and 1 1365 1347
1367 or 1 1353 1366
1368 concat 864 1367 125
1369 concat 500 6 1368
1370 slice 1 1156 12 12
1371 slice 1 1156 12 12
1372 concat 23 1371 1370
1373 slice 1 1156 12 12
1374 concat 298 1373 1372
1375 slice 1 1156 12 12
1376 concat 25 1375 1374
1377 slice 1 1156 12 12
1378 concat 35 1377 1376
1379 slice 1 1156 12 12
1380 concat 864 1379 1378
1381 slice 1 1156 12 12
1382 concat 500 1381 1380
1383 ite 500 1349 1382 1369
1384 concat 500 6 1338
1385 slice 298 1156 9 7
1386 concat 187 1385 1384
1387 concat 39 24 1386
1388 concat 48 1358 1387
1389 slice 298 1156 9 7
1390 concat 57 1389 1388
1391 concat 63 24 1390
1392 concat 78 1364 1391
1393 concat 22 1383 1392
1394 const 25 1100
1395 uext 35 1394 1
1396 eq 1 1180 1395
1397 ite 22 1396 1393 1334
1398 const 500 0110111
1399 slice 35 1156 11 7
1400 concat 39 1399 1398
1401 slice 35 1156 6 2
1402 concat 54 1401 1400
1403 slice 1 1156 12 12
1404 concat 57 1403 1402
1405 slice 1 1156 12 12
1406 concat 60 1405 1404
1407 slice 1 1156 12 12
1408 concat 63 1407 1406
1409 slice 1 1156 12 12
1410 concat 66 1409 1408
1411 slice 1 1156 12 12
1412 concat 69 1411 1410
1413 slice 1 1156 12 12
1414 concat 72 1413 1412
1415 slice 1 1156 12 12
1416 concat 75 1415 1414
1417 slice 1 1156 12 12
1418 concat 78 1417 1416
1419 slice 1 1156 12 12
1420 concat 81 1419 1418
1421 slice 1 1156 12 12
1422 concat 84 1421 1420
1423 slice 1 1156 12 12
1424 concat 27 1423 1422
1425 slice 1 1156 12 12
1426 concat 89 1425 1424
1427 slice 35 1156 11 7
1428 concat 39 1427 1230
1429 concat 48 299 1428
1430 slice 35 1156 11 7
1431 concat 63 1430 1429
1432 concat 75 330 1431
1433 slice 1 1156 6 6
1434 concat 78 1433 1432
1435 slice 1 1156 2 2
1436 concat 81 1435 1434
1437 slice 1 1156 5 5
1438 concat 84 1437 1436
1439 slice 23 1156 4 3
1440 concat 89 1439 1438
1441 uext 35 147 3
1442 eq 1 1185 1441
1443 ite 89 1442 1440 1426
1444 slice 1 1156 12 12
1445 concat 92 1444 1443
1446 slice 1 1156 12 12
1447 concat 95 1446 1445
1448 slice 1 1156 12 12
1449 concat 22 1448 1447
1450 const 25 1011
1451 uext 35 1450 1
1452 eq 1 1180 1451
1453 ite 22 1452 1449 1397
1454 slice 35 1156 11 7
1455 concat 39 1454 1230
1456 concat 63 110 1455
1457 slice 35 1156 6 2
1458 concat 78 1457 1456
1459 slice 1 1156 12 12
1460 concat 81 1459 1458
1461 slice 1 1156 12 12
1462 concat 84 1461 1460
1463 slice 1 1156 12 12
1464 concat 27 1463 1462
1465 slice 1 1156 12 12
1466 concat 89 1465 1464
1467 slice 1 1156 12 12
1468 concat 92 1467 1466
1469 slice 1 1156 12 12
1470 concat 95 1469 1468
1471 slice 1 1156 12 12
1472 concat 22 1471 1470
1473 const 25 1010
1474 uext 35 1473 1
1475 eq 1 1180 1474
1476 ite 22 1475 1472 1453
1477 const 39 000011101111
1478 slice 1 1156 12 12
1479 concat 42 1478 1477
1480 slice 1 1156 12 12
1481 concat 45 1480 1479
1482 slice 1 1156 12 12
1483 concat 48 1482 1481
1484 slice 1 1156 12 12
1485 concat 51 1484 1483
1486 slice 1 1156 12 12
1487 concat 54 1486 1485
1488 slice 1 1156 12 12
1489 concat 57 1488 1487
1490 slice 1 1156 12 12
1491 concat 60 1490 1489
1492 slice 1 1156 12 12
1493 concat 63 1492 1491
1494 slice 1 1156 12 12
1495 concat 66 1494 1493
1496 slice 298 1156 5 3
1497 concat 75 1496 1495
1498 slice 1 1156 11 11
1499 concat 78 1498 1497
1500 slice 1 1156 2 2
1501 concat 81 1500 1499
1502 slice 1 1156 7 7
1503 concat 84 1502 1501
1504 slice 1 1156 6 6
1505 concat 27 1504 1503
1506 slice 23 1156 10 9
1507 concat 92 1506 1505
1508 slice 1 1156 8 8
1509 concat 95 1508 1507
1510 slice 1 1156 12 12
1511 concat 22 1510 1509
1512 const 25 1001
1513 uext 35 1512 1
1514 eq 1 1180 1513
1515 ite 22 1514 1511 1476
1516 slice 35 1156 11 7
1517 concat 39 1516 1230
1518 concat 48 299 1517
1519 slice 35 1156 11 7
1520 concat 63 1519 1518
1521 slice 35 1156 6 2
1522 concat 78 1521 1520
1523 slice 1 1156 12 12
1524 concat 81 1523 1522
1525 slice 1 1156 12 12
1526 concat 84 1525 1524
1527 slice 1 1156 12 12
1528 concat 27 1527 1526
1529 slice 1 1156 12 12
1530 concat 89 1529 1528
1531 slice 1 1156 12 12
1532 concat 92 1531 1530
1533 slice 1 1156 12 12
1534 concat 95 1533 1532
1535 slice 1 1156 12 12
1536 concat 22 1535 1534
1537 const 25 1000
1538 uext 35 1537 1
1539 eq 1 1180 1538
1540 ite 22 1539 1536 1515
1541 slice 1 1156 6 6
1542 concat 187 1541 1166
1543 slice 23 1156 11 10
1544 concat 39 1543 1542
1545 concat 48 1123 1544
1546 slice 298 1156 9 7
1547 concat 57 1546 1545
1548 concat 63 24 1547
1549 slice 298 1156 4 2
1550 concat 72 1549 1548
1551 concat 78 24 1550
1552 slice 1 1156 12 12
1553 concat 81 1552 1551
1554 slice 1 1156 5 5
1555 concat 84 1554 1553
1556 concat 22 125 1555
1557 uext 35 1339 2
1558 eq 1 1180 1557
1559 ite 22 1558 1556 1540
1560 const 35 01001
1561 const 25 0001
1562 slice 298 1156 4 2
1563 concat 187 1562 1215
1564 concat 48 1560 1563
1565 slice 298 1156 9 7
1566 concat 57 1565 1564
1567 concat 69 1561 1566
1568 slice 1 1156 6 6
1569 concat 72 1568 1567
1570 slice 298 1156 12 10
1571 concat 81 1570 1569
1572 slice 1 1156 5 5
1573 concat 84 1572 1571
1574 concat 22 125 1573
1575 uext 35 147 3
1576 eq 1 1180 1575
1577 ite 22 1576 1574 1559
1578 const 39 000001000001
1579 slice 298 1156 4 2
1580 concat 187 1579 1230
1581 concat 69 1578 1580
1582 slice 1 1156 6 6
1583 concat 72 1582 1581
1584 slice 1 1156 5 5
1585 concat 75 1584 1583
1586 slice 23 1156 12 11
1587 concat 81 1586 1585
1588 slice 25 1156 10 7
1589 concat 92 1588 1587
1590 concat 22 100 1589
1591 redor 1 1180
1592 not 1 1591
1593 ite 22 1592 1590 1577
1594 uext 22 1593 0 wrapper.uut.IBusSimplePlugin_decompressor_decompressed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:568.23-568.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1595 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decompressor_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:552.23-552.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1596 uext 22 799 0 wrapper.uut.IBusSimplePlugin_decompressor_input_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:542.23-542.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1597 uext 22 838 0 wrapper.uut.IBusSimplePlugin_decompressor_input_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:544.23-544.75|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1598 uext 1 1068 0 wrapper.uut.IBusSimplePlugin_decompressor_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:541.23-541.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1599 uext 1 1060 0 wrapper.uut.IBusSimplePlugin_decompressor_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:540.23-540.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1600 uext 1 842 0 wrapper.uut.IBusSimplePlugin_decompressor_isInputHighRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:557.23-557.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1601 uext 1 840 0 wrapper.uut.IBusSimplePlugin_decompressor_isInputLowRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:556.23-556.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1602 uext 1 1158 0 wrapper.uut.IBusSimplePlugin_decompressor_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:566.23-566.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1603 uext 1 1066 0 wrapper.uut.IBusSimplePlugin_decompressor_output_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:598.23-598.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1604 uext 1 1066 0 wrapper.uut.IBusSimplePlugin_decompressor_output_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:686.23-686.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1605 uext 1 1158 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:551.23-551.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1606 uext 22 799 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:548.23-548.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1607 ite 22 1158 1593 1156
1608 uext 22 1607 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:550.23-550.76|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1609 uext 1 1041 0 wrapper.uut.IBusSimplePlugin_decompressor_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:547.23-547.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1610 uext 1 1065 0 wrapper.uut.IBusSimplePlugin_decompressor_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:546.23-546.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1611 uext 22 1156 0 wrapper.uut.IBusSimplePlugin_decompressor_raw ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:565.23-565.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1612 uext 1 845 0 wrapper.uut.IBusSimplePlugin_decompressor_throw2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:559.23-559.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1613 uext 1 1148 0 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesPatched ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:564.23-564.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1614 uext 1 847 0 wrapper.uut.IBusSimplePlugin_decompressor_unaligned ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:560.23-560.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1615 uext 1 767 0 wrapper.uut.IBusSimplePlugin_externalFlush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:478.23-478.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1616 ite 1 814 5 6
1617 ite 1 850 5 1616
1618 ite 1 766 5 1617
1619 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_correctionReg
1620 or 1 1618 1619
1621 uext 1 1620 0 wrapper.uut.IBusSimplePlugin_fetchPc_corrected ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:488.23-488.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1622 uext 1 1618 0 wrapper.uut.IBusSimplePlugin_fetchPc_correction ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:485.23-485.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1623 not 1 1074
1624 not 1 859
1625 or 1 1623 1624
1626 and 1 861 1625
1627 ite 1 1626 5 6
1628 not 1 1627
1629 and 1 1070 1628
1630 and 1 861 1629
1631 uext 1 1630 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:487.23-487.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1632 uext 1 1630 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:493.23-493.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1633 slice 95 855 31 1
1634 concat 22 1633 6
1635 uext 22 1634 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:483.23-483.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1636 uext 1 1629 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:482.23-482.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1637 uext 1 861 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:481.23-481.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1638 uext 22 1634 0 wrapper.uut.IBusSimplePlugin_fetchPc_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:495.23-495.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1639 uext 1 6 0 wrapper.uut.IBusSimplePlugin_fetchPc_pcRegPropagate ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:489.23-489.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1640 uext 22 795 0 wrapper.uut.IBusSimplePlugin_fetchPc_predictionPcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:497.23-497.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1641 uext 1 814 0 wrapper.uut.IBusSimplePlugin_fetchPc_predictionPcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:496.23-496.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1642 uext 22 821 0 wrapper.uut.IBusSimplePlugin_fetchPc_redo_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:499.23-499.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1643 uext 1 850 0 wrapper.uut.IBusSimplePlugin_fetchPc_redo_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:498.23-498.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1644 uext 1 760 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_cmd_hadBranch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:442.23-442.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1645 uext 22 853 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_rsp_finalPc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:445.23-445.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1646 state 22 wrapper.uut.execute_to_memory_PC
1647 state 1 wrapper.uut.execute_to_memory_IS_RVC
1648 not 1 1647
1649 slice 1 1646 1 1
1650 and 1 1648 1649
1651 ite 22 1650 852 1646
1652 uext 22 1651 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_rsp_sourceLastWord ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:446.23-446.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1653 uext 1 6 0 wrapper.uut.IBusSimplePlugin_fetcherHalt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:440.23-440.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1654 or 1 767 850
1655 uext 1 1654 0 wrapper.uut.IBusSimplePlugin_iBusRsp_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:527.23-527.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1656 uext 22 799 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:536.23-536.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1657 uext 22 838 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:538.23-538.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1658 uext 1 1068 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:535.23-535.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1659 uext 1 829 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:534.23-534.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1660 uext 1 850 0 wrapper.uut.IBusSimplePlugin_iBusRsp_redoFetch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:510.23-510.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1661 uext 1 1627 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:517.23-517.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1662 uext 22 1634 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:513.23-513.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1663 uext 1 1629 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:512.23-512.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1664 uext 1 861 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:511.23-511.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1665 uext 22 799 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:530.23-530.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1666 uext 1 1070 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:529.23-529.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1667 uext 1 813 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:528.23-528.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1668 uext 22 1634 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:516.23-516.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1669 uext 1 1070 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:515.23-515.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1670 and 1 861 1628
1671 uext 1 1670 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:514.23-514.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1672 uext 1 6 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:524.23-524.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1673 uext 22 799 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:520.23-520.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1674 uext 1 1070 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:519.23-519.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1675 uext 1 813 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:518.23-518.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1676 uext 22 799 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:523.23-523.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1677 uext 1 1070 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:522.23-522.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1678 uext 1 813 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:521.23-521.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1679 uext 1 1138 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:685.23-685.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1680 uext 1 1124 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_payload_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:608.23-608.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1681 uext 22 863 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:607.23-607.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1682 uext 1 1041 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:604.23-604.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1683 uext 1 862 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:603.23-603.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1684 state 22 wrapper.uut.IBusSimplePlugin_injector_formal_rawInDecode
1685 uext 22 854 0 wrapper.uut.IBusSimplePlugin_jump_pcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:480.23-480.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1686 uext 1 766 0 wrapper.uut.IBusSimplePlugin_jump_pcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:479.23-479.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1687 redor 1 825
1688 or 1 1687 1654
1689 or 1 1069 1688
1690 and 1 824 1689
1691 uext 1 1690 0 wrapper.uut.IBusSimplePlugin_pending_dec ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:692.23-692.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1692 uext 1 1116 0 wrapper.uut.IBusSimplePlugin_pending_inc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:691.23-691.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1693 uext 298 1116 2
1694 add 298 1071 1693
1695 uext 298 1690 2
1696 sub 298 1694 1695
1697 uext 298 1696 0 wrapper.uut.IBusSimplePlugin_pending_next ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:694.23-694.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1698 state 1 wrapper.uut.IBusSimplePlugin_predictor_writeLast_valid
1699 state 187 wrapper.uut.IBusSimplePlugin_predictor_writeLast_payload_address
1700 slice 187 799 11 2
1701 eq 1 1699 1700
1702 and 1 1698 1701
1703 uext 1 1702 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:648.23-648.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1704 state 582 wrapper.uut._zz_IBusSimplePlugin_predictor_history_port1
1705 slice 23 1704 21 20
1706 uext 23 1705 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:643.23-643.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1707 slice 1 1704 22 22
1708 uext 1 1707 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:644.23-644.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1709 slice 63 1704 19 0
1710 uext 63 1709 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:642.23-642.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1711 slice 22 1704 54 23
1712 uext 22 1711 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:645.23-645.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1713 uext 1 831 0 wrapper.uut.IBusSimplePlugin_predictor_compressor_predictionBranch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:682.23-682.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1714 uext 1 849 0 wrapper.uut.IBusSimplePlugin_predictor_compressor_unalignedWordIssue ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:683.23-683.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1715 uext 1 810 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:657.23-657.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1716 uext 1 806 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:658.23-658.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1717 uext 23 796 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:660.23-660.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1718 uext 1 802 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:661.23-661.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1719 uext 63 798 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:659.23-659.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1720 uext 22 795 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:662.23-662.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1721 uext 1 810 0 wrapper.uut.IBusSimplePlugin_predictor_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:654.23-654.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1722 slice 187 1651 11 2
1723 ite 187 849 1700 1722
1724 uext 187 5 9
1725 sub 187 1723 1724
1726 uext 187 1725 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:624.23-624.90|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1727 eq 1 758 147
1728 uext 23 1727 1
1729 add 23 758 1728
1730 uext 23 5 1
1731 eq 1 758 1730
1732 uext 23 1731 1
1733 sub 23 1729 1732
1734 uext 23 759 1
1735 sub 23 758 1734
1736 not 1 759
1737 uext 23 1736 1
1738 add 23 1735 1737
1739 ite 23 754 1738 147
1740 ite 23 765 1739 1733
1741 ite 23 849 100 1740
1742 uext 23 1741 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:626.23-626.98|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1743 and 1 1649 1647
1744 uext 1 1743 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:627.23-627.98|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1745 slice 63 1651 31 12
1746 uext 63 1745 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:625.23-625.94|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1747 uext 22 853 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:628.23-628.94|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1748 ite 1 765 5 754
1749 and 1 740 752
1750 not 1 1749
1751 or 1 755 1750
1752 ite 1 1751 6 1748
1753 ite 1 849 5 1752
1754 uext 1 1753 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:623.23-623.80|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1755 uext 187 1723 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:630.23-630.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1756 uext 23 1741 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:632.23-632.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1757 uext 1 1743 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:633.23-633.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1758 uext 63 1745 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:631.23-631.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1759 uext 22 853 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:634.23-634.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1760 uext 1 1753 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:629.23-629.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1761 uext 1 806 0 wrapper.uut.IBusSimplePlugin_predictor_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:655.23-655.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1762 uext 1 810 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:663.23-663.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1763 uext 1 1056 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:664.23-664.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1764 uext 23 796 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:666.23-666.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1765 uext 1 802 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:667.23-667.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1766 uext 63 798 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:665.23-665.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1767 uext 22 795 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:668.23-668.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1768 uext 1 1135 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:675.23-675.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1769 uext 1 1133 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:676.23-676.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1770 uext 23 1131 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:678.23-678.81|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1771 uext 22 1129 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:680.23-680.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1772 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_exceptionDetected ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:720.23-720.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1773 uext 22 799 0 wrapper.uut.IBusSimplePlugin_rspJoin_fetchRsp_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:709.23-709.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1774 uext 22 838 0 wrapper.uut.IBusSimplePlugin_rspJoin_fetchRsp_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:711.23-711.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1775 uext 1 1069 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:721.23-721.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1776 uext 1 1069 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:722.23-722.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1777 uext 22 799 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:716.23-716.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1778 uext 22 838 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:718.23-718.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1779 uext 1 1068 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:715.23-715.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1780 uext 1 829 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:714.23-714.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1781 uext 835 836 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3708.23-3708.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1782 uext 835 836 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3711.23-3711.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1783 uext 1 3 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3687.23-3687.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1784 uext 1 823 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.full ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3703.23-3703.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1785 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3685.23-3685.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1786 uext 1 823 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_occupancy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3686.23-3686.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1787 uext 22 838 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3684.23-3684.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1788 uext 1 1689 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3682.23-3682.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1789 uext 1 824 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3681.23-3681.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1790 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3679.23-3679.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1791 uext 22 834 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3680.23-3680.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1792 not 1 823
1793 uext 1 1792 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3678.23-3678.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1794 uext 1 822 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3677.23-3677.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1795 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popPtr_willClear ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3697.23-3697.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1796 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popPtr_willOverflowIfInc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3698.23-3698.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1797 uext 1 1690 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popping ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3705.23-3705.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1798 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.ptrMatch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3700.23-3700.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1799 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushPtr_willClear ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3693.23-3693.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1800 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushPtr_willOverflowIfInc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3694.23-3694.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1801 and 1 822 1792
1802 uext 1 1801 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushing ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3704.23-3704.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1803 slice 1 836 0 0
1804 uext 1 1803 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.readed_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3706.23-3706.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1805 uext 22 837 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.readed_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3707.23-3707.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1806 uext 1 4 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3688.23-3688.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1807 ite 1 1801 5 6
1808 uext 1 1807 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Phase_l623 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3691.23-3691.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1809 uext 1 823 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Stream_l1019 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3709.23-3709.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1810 neq 1 1801 1690
1811 uext 1 1810 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Stream_l1032 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3710.23-3710.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1812 uext 1 823 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_occupancy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:78.23-78.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1813 uext 1 1690 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:708.23-708.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1814 uext 22 838 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:77.23-77.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1815 uext 1 1689 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:70.23-70.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1816 uext 1 824 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:75.23-75.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1817 uext 1 1792 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_push_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:74.23-74.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1818 uext 1 1688 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:707.23-707.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1819 uext 22 838 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:701.23-701.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1820 uext 1 1069 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:699.23-699.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1821 uext 1 828 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:698.23-698.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1822 state 1 wrapper.uut._zz_3
1823 ite 1 1822 5 982
1824 ite 1 1823 5 6
1825 uext 1 1824 0 wrapper.uut._zz_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:344.23-344.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1826 ite 1 1753 5 6
1827 uext 1 1826 0 wrapper.uut._zz_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:375.23-375.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1828 concat 22 997 1125
1829 uext 22 1828 0 wrapper.uut._zz_IBusSimplePlugin_decodePc_pcPlus ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:98.23-98.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1830 uext 298 1125 0 wrapper.uut._zz_IBusSimplePlugin_decodePc_pcPlus_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:99.23-99.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1831 slice 51 1156 15 0
1832 uext 51 1831 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:567.23-567.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1833 slice 298 1156 9 7
1834 concat 35 24 1833
1835 uext 35 1834 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:569.23-569.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1836 slice 1 1156 12 12
1837 slice 1 1156 12 12
1838 concat 23 1837 1836
1839 slice 1 1156 12 12
1840 concat 298 1839 1838
1841 slice 1 1156 12 12
1842 concat 25 1841 1840
1843 slice 1 1156 12 12
1844 concat 35 1843 1842
1845 slice 1 1156 12 12
1846 concat 864 1845 1844
1847 slice 1 1156 12 12
1848 concat 500 1847 1846
1849 slice 1 1156 12 12
1850 concat 109 1849 1848
1851 slice 1 1156 12 12
1852 concat 185 1851 1850
1853 slice 1 1156 12 12
1854 concat 187 1853 1852
1855 slice 1 1156 12 12
1856 concat 189 1855 1854
1857 slice 1 1156 12 12
1858 concat 39 1857 1856
1859 slice 1 1156 12 12
1860 concat 42 1859 1858
1861 slice 1 1156 12 12
1862 concat 45 1861 1860
1863 slice 1 1156 12 12
1864 concat 48 1863 1862
1865 uext 48 1864 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:578.23-578.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1866 uext 1 1186 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:579.23-579.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1867 slice 1 1156 12 12
1868 slice 1 1156 12 12
1869 concat 23 1868 1867
1870 slice 1 1156 12 12
1871 concat 298 1870 1869
1872 uext 298 1871 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_12 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:580.23-580.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1873 uext 1 1186 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:581.23-581.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1874 slice 1 1156 12 12
1875 slice 1 1156 12 12
1876 concat 23 1875 1874
1877 slice 1 1156 12 12
1878 concat 298 1877 1876
1879 slice 1 1156 12 12
1880 concat 25 1879 1878
1881 slice 1 1156 12 12
1882 concat 35 1881 1880
1883 slice 1 1156 12 12
1884 concat 864 1883 1882
1885 slice 1 1156 12 12
1886 concat 500 1885 1884
1887 slice 1 1156 12 12
1888 concat 109 1887 1886
1889 slice 1 1156 12 12
1890 concat 185 1889 1888
1891 slice 1 1156 12 12
1892 concat 187 1891 1890
1893 uext 187 1892 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_14 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:582.23-582.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1894 slice 298 1156 5 3
1895 concat 25 1894 6
1896 slice 1 1156 11 11
1897 concat 35 1896 1895
1898 slice 1 1156 2 2
1899 concat 864 1898 1897
1900 slice 1 1156 7 7
1901 concat 500 1900 1899
1902 slice 1 1156 6 6
1903 concat 109 1902 1901
1904 slice 23 1156 10 9
1905 concat 187 1904 1903
1906 slice 1 1156 8 8
1907 concat 189 1906 1905
1908 slice 1 1156 12 12
1909 concat 39 1908 1907
1910 slice 1 1156 12 12
1911 concat 42 1910 1909
1912 slice 1 1156 12 12
1913 concat 45 1912 1911
1914 slice 1 1156 12 12
1915 concat 48 1914 1913
1916 slice 1 1156 12 12
1917 concat 51 1916 1915
1918 slice 1 1156 12 12
1919 concat 54 1918 1917
1920 slice 1 1156 12 12
1921 concat 57 1920 1919
1922 slice 1 1156 12 12
1923 concat 60 1922 1921
1924 slice 1 1156 12 12
1925 concat 63 1924 1923
1926 slice 1 1156 12 12
1927 concat 66 1926 1925
1928 uext 66 1927 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_15 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:583.23-583.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1929 uext 1 1186 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:584.23-584.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1930 slice 1 1156 12 12
1931 slice 1 1156 12 12
1932 concat 23 1931 1930
1933 slice 1 1156 12 12
1934 concat 298 1933 1932
1935 slice 1 1156 12 12
1936 concat 25 1935 1934
1937 slice 1 1156 12 12
1938 concat 35 1937 1936
1939 uext 35 1938 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_17 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:585.23-585.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1940 slice 23 1156 4 3
1941 concat 298 1940 6
1942 slice 23 1156 11 10
1943 concat 35 1942 1941
1944 slice 1 1156 2 2
1945 concat 864 1944 1943
1946 slice 23 1156 6 5
1947 concat 109 1946 1945
1948 slice 1 1156 12 12
1949 concat 185 1948 1947
1950 slice 1 1156 12 12
1951 concat 187 1950 1949
1952 slice 1 1156 12 12
1953 concat 189 1952 1951
1954 slice 1 1156 12 12
1955 concat 39 1954 1953
1956 slice 1 1156 12 12
1957 concat 42 1956 1955
1958 uext 42 1957 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_18 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:586.23-586.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1959 uext 35 125 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_19 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:587.23-587.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1960 uext 35 1360 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:570.23-570.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1961 const 35 00001
1962 uext 35 1961 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_20 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:588.23-588.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1963 const 35 00010
1964 uext 35 1963 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_21 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:589.23-589.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1965 uext 1 1337 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:591.23-591.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1966 uext 298 1348 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_23 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:594.23-594.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1967 uext 298 1358 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_24 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:595.23-595.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1968 uext 1 1186 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:596.23-596.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1969 uext 500 1382 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_26 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:597.23-597.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1970 const 39 000000000000
1971 slice 35 1156 6 2
1972 concat 54 1971 1970
1973 slice 1 1156 12 12
1974 concat 57 1973 1972
1975 slice 1 1156 12 12
1976 concat 60 1975 1974
1977 slice 1 1156 12 12
1978 concat 63 1977 1976
1979 slice 1 1156 12 12
1980 concat 66 1979 1978
1981 slice 1 1156 12 12
1982 concat 69 1981 1980
1983 slice 1 1156 12 12
1984 concat 72 1983 1982
1985 slice 1 1156 12 12
1986 concat 75 1985 1984
1987 slice 1 1156 12 12
1988 concat 78 1987 1986
1989 slice 1 1156 12 12
1990 concat 81 1989 1988
1991 slice 1 1156 12 12
1992 concat 84 1991 1990
1993 slice 1 1156 12 12
1994 concat 27 1993 1992
1995 slice 1 1156 12 12
1996 concat 89 1995 1994
1997 slice 1 1156 12 12
1998 concat 92 1997 1996
1999 slice 1 1156 12 12
2000 concat 95 1999 1998
2001 slice 1 1156 12 12
2002 concat 22 2001 2000
2003 uext 22 2002 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_27 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:100.23-100.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2004 uext 1 1353 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_28 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:101.23-101.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2005 uext 1 1366 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:102.23-102.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2006 slice 1 1156 6 6
2007 concat 298 2006 100
2008 slice 298 1156 12 10
2009 concat 864 2008 2007
2010 slice 1 1156 5 5
2011 concat 500 2010 2009
2012 concat 39 125 2011
2013 uext 39 2012 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:571.23-571.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2014 uext 500 1196 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_30 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:103.23-103.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2015 uext 35 1202 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:104.23-104.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2016 uext 1 1186 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_32 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:105.23-105.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2017 uext 35 1185 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_33 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:106.23-106.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2018 slice 25 1156 12 9
2019 concat 864 2018 100
2020 slice 23 1156 8 7
2021 concat 109 2020 2019
2022 concat 39 330 2021
2023 uext 39 2022 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:107.23-107.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2024 uext 39 2022 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_35 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:108.23-108.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2025 uext 1 1186 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:572.23-572.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2026 slice 35 1156 6 2
2027 slice 1 1156 12 12
2028 concat 864 2027 2026
2029 slice 1 1156 12 12
2030 concat 500 2029 2028
2031 slice 1 1156 12 12
2032 concat 109 2031 2030
2033 slice 1 1156 12 12
2034 concat 185 2033 2032
2035 slice 1 1156 12 12
2036 concat 187 2035 2034
2037 slice 1 1156 12 12
2038 concat 189 2037 2036
2039 slice 1 1156 12 12
2040 concat 39 2039 2038
2041 uext 39 2040 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:573.23-573.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2042 uext 1 1186 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:574.23-574.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2043 uext 187 1892 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:575.23-575.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2044 uext 66 1927 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:576.23-576.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2045 uext 1 1186 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:577.23-577.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2046 concat 298 785 100
2047 concat 22 997 2046
2048 uext 22 2047 0 wrapper.uut._zz_IBusSimplePlugin_fetchPc_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:96.23-96.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2049 uext 298 786 0 wrapper.uut._zz_IBusSimplePlugin_fetchPc_pc_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:97.23-97.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2050 uext 1 5 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:723.23-723.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2051 uext 1 1628 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:525.23-525.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2052 uext 1 5 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_1_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:526.23-526.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2053 uext 298 1694 0 wrapper.uut._zz_IBusSimplePlugin_pending_next ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:128.23-128.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2054 concat 298 100 1116
2055 uext 298 2054 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:129.23-129.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2056 uext 1 1116 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:130.23-130.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2057 concat 298 100 1690
2058 uext 298 2057 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:131.23-131.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2059 uext 1 1690 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:132.23-132.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2060 uext 187 1700 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:114.23-114.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2061 slice 92 799 31 2
2062 uext 92 2061 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_hazard_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:115.23-115.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2063 slice 92 855 31 2
2064 uext 92 2063 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:641.23-641.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2065 uext 582 1704 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_line_source_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:646.23-646.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2066 uext 92 2061 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:127.23-127.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2067 uext 23 1729 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:117.23-117.90|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2068 concat 23 6 1727
2069 uext 23 2068 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:118.23-118.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2070 uext 1 1727 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:119.23-119.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2071 concat 23 6 1731
2072 uext 23 2071 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:120.23-120.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2073 uext 1 1731 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:121.23-121.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2074 uext 23 1735 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:122.23-122.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2075 slice 1 758 1 1
2076 concat 23 6 2075
2077 uext 23 2076 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:123.23-123.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2078 uext 1 759 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:124.23-124.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2079 concat 23 6 1736
2080 uext 23 2079 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:125.23-125.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2081 uext 1 1736 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:126.23-126.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2082 slice 63 1651 31 12
2083 concat 69 1741 2082
2084 concat 72 1743 2083
2085 concat 582 853 2084
2086 uext 582 2085 0 wrapper.uut._zz_IBusSimplePlugin_predictor_history_port ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:111.23-111.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2087 uext 63 800 0 wrapper.uut._zz_IBusSimplePlugin_predictor_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:116.23-116.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2088 and 1 824 1687
2089 concat 298 100 2088
2090 uext 298 2089 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:133.23-133.76|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2091 uext 1 2088 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:134.23-134.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2092 uext 298 2057 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:135.23-135.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2093 uext 1 1690 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:136.23-136.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2094 state 22 wrapper.uut._zz_RegFilePlugin_regFile_port0
2095 state 22 wrapper.uut._zz_RegFilePlugin_regFile_port1
2096 slice 187 855 11 2
2097 uext 187 2096 0 wrapper.uut._zz__zz_IBusSimplePlugin_predictor_buffer_line_source_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:113.23-113.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2098 slice 298 863 4 2
2099 concat 35 2098 100
2100 concat 22 1003 2099
2101 uext 22 2100 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:138.23-138.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2102 const 22 00000000000000000000000000000100
2103 uext 22 2102 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:139.23-139.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2104 slice 1 863 12 12
2105 uext 1 2104 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:148.23-148.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2106 const 60 0000000000000000000
2107 slice 1 863 12 12
2108 concat 42 2107 1970
2109 concat 22 2106 2108
2110 uext 22 2109 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:149.23-149.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2111 const 22 00000000000000000001000000000000
2112 uext 22 2111 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_12 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:150.23-150.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2113 slice 1 863 2 2
2114 slice 1 863 6 6
2115 concat 23 2114 2113
2116 uext 23 5 1
2117 eq 1 2115 2116
2118 slice 1 863 2 2
2119 slice 1 863 4 4
2120 concat 23 2119 2118
2121 uext 23 5 1
2122 eq 1 2120 2121
2123 eq 1 2115 147
2124 slice 1 863 2 2
2125 slice 1 863 4 4
2126 concat 23 2125 2124
2127 slice 1 863 13 13
2128 concat 298 2127 2126
2129 eq 1 2128 1339
2130 slice 1 863 2 2
2131 slice 23 863 5 4
2132 concat 298 2131 2130
2133 slice 1 863 30 30
2134 concat 25 2133 2132
2135 eq 1 2134 1292
2136 concat 23 2129 2123
2137 concat 298 2135 2136
2138 redor 1 2137
2139 const 78 0000000000000000000000000
2140 slice 23 863 4 3
2141 concat 35 2140 299
2142 concat 864 6 2141
2143 slice 1 863 6 6
2144 concat 500 2143 2142
2145 concat 22 2139 2144
2146 redor 1 2145
2147 not 1 2146
2148 slice 1 863 2 2
2149 slice 1 863 4 4
2150 concat 23 2149 2148
2151 slice 23 863 14 13
2152 concat 25 2151 2150
2153 uext 25 1339 1
2154 eq 1 2152 2153
2155 slice 1 863 2 2
2156 slice 1 863 4 4
2157 concat 23 2156 2155
2158 slice 1 863 14 14
2159 concat 298 2158 2157
2160 eq 1 2159 1339
2161 const 81 00000000000000000000000000
2162 slice 1 863 5 5
2163 concat 864 2162 125
2164 concat 22 2161 2163
2165 redor 1 2164
2166 not 1 2165
2167 slice 1 863 2 2
2168 concat 23 2167 2166
2169 redor 1 2168
2170 slice 298 863 6 4
2171 uext 298 147 1
2172 eq 1 2170 2171
2173 slice 1 863 2 2
2174 concat 23 2173 2172
2175 redor 1 2174
2176 slice 1 863 3 3
2177 slice 1 863 6 6
2178 concat 23 2177 2176
2179 eq 1 2178 143
2180 slice 1 863 3 3
2181 concat 25 2180 299
2182 concat 35 6 2181
2183 slice 1 863 5 5
2184 concat 864 2183 2182
2185 concat 22 2161 2184
2186 redor 1 2185
2187 not 1 2186
2188 slice 23 863 3 2
2189 uext 23 5 1
2190 eq 1 2188 2189
2191 concat 23 2187 2179
2192 concat 298 2190 2191
2193 slice 1 863 4 4
2194 concat 25 2193 2192
2195 redor 1 2194
2196 input 1
2197 input 1
2198 slice 1 863 12 12
2199 slice 1 863 14 14
2200 concat 23 2199 2198
2201 uext 23 5 1
2202 eq 1 2200 2201
2203 slice 1 863 4 4
2204 slice 1 863 13 13
2205 concat 23 2204 2203
2206 eq 1 2205 147
2207 concat 23 2206 2202
2208 redor 1 2207
2209 slice 23 863 13 12
2210 eq 1 2209 147
2211 concat 23 2122 2117
2212 concat 298 2138 2211
2213 concat 25 2147 2212
2214 concat 35 1010 2213
2215 concat 864 2154 2214
2216 concat 500 2160 2215
2217 concat 109 2169 2216
2218 concat 185 2175 2217
2219 concat 187 2195 2218
2220 concat 189 2196 2219
2221 slice 23 863 5 4
2222 concat 42 2221 2220
2223 concat 45 2197 2222
2224 concat 48 1028 2223
2225 concat 51 2208 2224
2226 concat 54 2210 2225
2227 uext 54 2226 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:151.23-151.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2228 uext 1 2210 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_14 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:152.23-152.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2229 uext 23 2207 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_15 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:153.23-153.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2230 const 22 00000000000000000010000000010000
2231 uext 22 2230 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:154.23-154.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2232 const 22 00000000000000000101000000000000
2233 uext 22 2232 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_17 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:155.23-155.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2234 uext 1 1028 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_18 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:156.23-156.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2235 const 22 00000000000000000000000000100100
2236 uext 22 2235 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_19 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:157.23-157.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2237 slice 1 863 3 3
2238 concat 25 2237 299
2239 concat 864 100 2238
2240 slice 1 863 6 6
2241 concat 500 2240 2239
2242 concat 22 2139 2241
2243 uext 22 2242 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:140.23-140.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2244 input 1
2245 uext 1 2244 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_20 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:158.23-158.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2246 input 1
2247 concat 23 2122 2117
2248 concat 298 2138 2247
2249 concat 25 2147 2248
2250 concat 35 1010 2249
2251 concat 864 2154 2250
2252 concat 500 2160 2251
2253 concat 109 2169 2252
2254 concat 185 2175 2253
2255 concat 187 2195 2254
2256 concat 189 2246 2255
2257 slice 23 863 5 4
2258 concat 42 2257 2256
2259 uext 42 2258 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:160.23-160.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2260 slice 1 863 5 5
2261 uext 1 2260 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_23 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:161.23-161.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2262 slice 1 863 4 4
2263 uext 1 2262 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_24 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:162.23-162.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2264 input 1
2265 uext 1 2264 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:163.23-163.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2266 uext 1 2195 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_28 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:166.23-166.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2267 uext 1 2179 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:167.23-167.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2268 const 22 00000000000000000000000001000000
2269 uext 22 2268 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:141.23-141.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2270 concat 23 2190 2187
2271 uext 23 2270 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_30 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:168.23-168.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2272 slice 23 863 3 2
2273 concat 25 2272 100
2274 concat 22 28 2273
2275 uext 22 2274 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:169.23-169.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2276 uext 22 2102 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_32 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:170.23-170.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2277 uext 22 2185 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_33 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:171.23-171.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2278 uext 22 30 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:172.23-172.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2279 concat 23 2122 2117
2280 concat 298 2138 2279
2281 concat 25 2147 2280
2282 concat 35 1010 2281
2283 concat 864 2154 2282
2284 concat 500 2160 2283
2285 concat 109 2169 2284
2286 concat 185 2175 2285
2287 uext 185 2286 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_35 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:173.23-173.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2288 slice 1 863 2 2
2289 uext 1 2288 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_36 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:174.23-174.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2290 uext 1 2172 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_37 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:175.23-175.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2291 const 22 00000000000000000000000001110000
2292 uext 22 2291 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_38 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:176.23-176.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2293 uext 23 2168 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_39 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:177.23-177.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2294 slice 1 863 2 2
2295 slice 1 863 4 4
2296 concat 23 2295 2294
2297 slice 298 863 14 12
2298 concat 35 2297 2296
2299 eq 1 2298 1181
2300 uext 1 2299 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:142.23-142.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2301 uext 22 2164 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_40 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:178.23-178.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2302 uext 22 30 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_41 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:179.23-179.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2303 uext 1 2160 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_42 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:180.23-180.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2304 const 185 000000000
2305 const 54 00000000000000000
2306 slice 1 863 2 2
2307 concat 298 2306 100
2308 concat 25 6 2307
2309 slice 1 863 4 4
2310 concat 35 2309 2308
2311 concat 45 2304 2310
2312 slice 1 863 14 14
2313 concat 48 2312 2311
2314 concat 22 2305 2313
2315 uext 22 2314 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_43 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:181.23-181.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2316 const 22 00000000000000000100000000010000
2317 uext 22 2316 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_44 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:182.23-182.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2318 uext 1 2154 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_45 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:183.23-183.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2319 uext 1 2154 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_46 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:184.23-184.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2320 concat 23 2122 2117
2321 concat 298 2138 2320
2322 concat 25 2147 2321
2323 concat 35 1010 2322
2324 uext 35 2323 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_47 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:185.23-185.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2325 concat 23 1002 1008
2326 uext 23 2325 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_48 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:186.23-186.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2327 uext 22 2102 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_49 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:187.23-187.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2328 uext 35 1339 2
2329 eq 1 2298 2328
2330 slice 1 863 2 2
2331 slice 1 863 4 4
2332 concat 23 2331 2330
2333 slice 23 863 13 12
2334 concat 25 2333 2332
2335 slice 1 863 30 30
2336 concat 35 2335 2334
2337 eq 1 2336 1181
2338 concat 23 2337 2329
2339 uext 23 2338 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:143.23-143.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2340 uext 1 2147 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_50 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:188.23-188.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2341 const 22 00000000000000000000000001011000
2342 uext 22 2341 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_51 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:189.23-189.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2343 uext 1 2138 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_52 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:190.23-190.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2344 uext 1 2123 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_53 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:191.23-191.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2345 uext 1 2129 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_54 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:192.23-192.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2346 uext 1 2135 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_55 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:193.23-193.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2347 concat 23 2122 2117
2348 uext 23 2347 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_56 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:194.23-194.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2349 uext 1 2122 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_57 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:195.23-195.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2350 uext 1 2117 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:196.23-196.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2351 const 22 01000000000000000011000000010100
2352 uext 22 2351 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:144.23-144.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2353 const 22 00000000000000000111000000010100
2354 uext 22 2353 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:145.23-145.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2355 slice 1 863 2 2
2356 slice 23 863 6 5
2357 concat 298 2356 2355
2358 uext 298 143 1
2359 eq 1 2357 2358
2360 uext 1 2359 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:146.23-146.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2361 const 22 00000000000000000000000001100100
2362 uext 22 2361 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:147.23-147.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2363 uext 22 1828 0 wrapper.uut._zz__zz_decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:109.23-109.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2364 uext 298 1125 0 wrapper.uut._zz__zz_decode_FORMAL_PC_NEXT_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:110.23-110.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2365 uext 298 1125 0 wrapper.uut._zz__zz_decode_SRC1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:202.23-202.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2366 uext 35 975 0 wrapper.uut._zz__zz_decode_SRC1_1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:203.23-203.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2367 slice 35 863 11 7
2368 slice 500 863 31 25
2369 concat 39 2368 2367
2370 uext 39 2369 0 wrapper.uut._zz__zz_decode_SRC2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:204.23-204.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2371 slice 187 714 30 21
2372 slice 1 714 20 20
2373 concat 189 2372 2371
2374 slice 109 714 19 12
2375 concat 60 2374 2373
2376 slice 1 714 31 31
2377 concat 63 2376 2375
2378 uext 63 2377 0 wrapper.uut._zz__zz_execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:212.23-212.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2379 slice 25 714 11 8
2380 slice 864 714 30 25
2381 concat 187 2380 2379
2382 slice 1 714 7 7
2383 concat 189 2382 2381
2384 slice 1 714 31 31
2385 concat 39 2384 2383
2386 uext 39 2385 0 wrapper.uut._zz__zz_execute_BRANCH_SRC22_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:213.23-213.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2387 slice 1 697 31 31
2388 slice 1 698 31 31
2389 state 1 wrapper.uut.decode_to_execute_SRC_LESS_UNSIGNED
2390 ite 1 2389 2388 2387
2391 slice 1 708 31 31
2392 eq 1 2387 2388
2393 ite 1 2392 2391 2390
2394 uext 1 2393 0 wrapper.uut._zz__zz_execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:201.23-201.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2395 uext 22 728 0 wrapper.uut._zz_dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:726.23-726.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2396 uext 1 6 0 wrapper.uut._zz_dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:724.23-724.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2397 slice 1 863 12 12
2398 concat 23 2397 2210
2399 uext 23 2398 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:256.23-256.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2400 uext 23 2398 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:350.23-350.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2401 uext 23 2398 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:748.23-748.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2402 concat 23 2160 2154
2403 uext 23 2402 0 wrapper.uut._zz_decode_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:268.23-268.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2404 uext 23 2402 0 wrapper.uut._zz_decode_ALU_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:352.23-352.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2405 uext 23 2402 0 wrapper.uut._zz_decode_ALU_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:746.23-746.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2406 eq 1 2178 147
2407 slice 298 863 4 2
2408 uext 298 5 2
2409 eq 1 2407 2408
2410 concat 23 2409 2179
2411 redor 1 2410
2412 concat 23 2411 2406
2413 uext 23 2412 0 wrapper.uut._zz_decode_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:246.23-246.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2414 uext 23 2412 0 wrapper.uut._zz_decode_BRANCH_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:348.23-348.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2415 input 1
2416 input 1
2417 redor 1 2338
2418 concat 23 2122 2117
2419 concat 298 2138 2418
2420 concat 25 2147 2419
2421 concat 35 1010 2420
2422 concat 864 2154 2421
2423 concat 500 2160 2422
2424 concat 109 2169 2423
2425 concat 185 2175 2424
2426 concat 187 2195 2425
2427 concat 189 2415 2426
2428 slice 23 863 5 4
2429 concat 42 2428 2427
2430 concat 45 2416 2429
2431 concat 48 1028 2430
2432 concat 51 2208 2431
2433 concat 54 2210 2432
2434 slice 1 863 12 12
2435 concat 57 2434 2433
2436 concat 60 2359 2435
2437 concat 63 2417 2436
2438 concat 66 2299 2437
2439 concat 69 2406 2438
2440 concat 72 2411 2439
2441 uext 72 2440 0 wrapper.uut._zz_decode_BRANCH_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:740.23-740.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2442 uext 1 1008 0 wrapper.uut._zz_decode_BRANCH_CTRL_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:741.23-741.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2443 uext 1 2288 0 wrapper.uut._zz_decode_BRANCH_CTRL_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:742.23-742.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2444 uext 1 2179 0 wrapper.uut._zz_decode_BRANCH_CTRL_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:743.23-743.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2445 uext 1 2262 0 wrapper.uut._zz_decode_BRANCH_CTRL_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:744.23-744.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2446 uext 23 2412 0 wrapper.uut._zz_decode_BRANCH_CTRL_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:750.23-750.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2447 ite 22 1139 1129 1127
2448 uext 22 2447 0 wrapper.uut._zz_decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:378.23-378.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2449 const 22 00000000000000000100000001111111
2450 uext 22 2449 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:84.23-84.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2451 const 864 000000
2452 const 57 000000000000000000
2453 slice 500 863 6 0
2454 concat 42 2451 2453
2455 slice 1 863 13 13
2456 concat 45 2455 2454
2457 concat 22 2452 2456
2458 uext 22 2457 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:85.23-85.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2459 uext 1 933 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:94.23-94.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2460 concat 23 888 885
2461 uext 23 2460 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:95.23-95.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2462 const 22 00000000000000000010000000010011
2463 uext 22 2462 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:86.23-86.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2464 uext 1 870 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:87.23-87.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2465 uext 1 875 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:88.23-88.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2466 concat 23 888 885
2467 concat 298 933 2466
2468 concat 25 925 2467
2469 concat 35 893 2468
2470 concat 864 899 2469
2471 concat 500 906 2470
2472 concat 109 915 2471
2473 uext 109 2472 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:89.23-89.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2474 const 22 00000000000000000110000001111111
2475 uext 22 2474 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:90.23-90.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2476 slice 500 863 6 0
2477 concat 78 2452 2476
2478 slice 500 863 31 25
2479 concat 22 2478 2477
2480 uext 22 2479 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:91.23-91.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2481 const 22 00000000000000000000000000110011
2482 uext 22 2481 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:92.23-92.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2483 uext 1 925 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:93.23-93.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2484 uext 1 5 0 wrapper.uut._zz_decode_RegFilePlugin_rs1Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:198.23-198.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2485 uext 1 5 0 wrapper.uut._zz_decode_RegFilePlugin_rs2Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:200.23-200.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2486 concat 23 2299 2417
2487 uext 23 2486 0 wrapper.uut._zz_decode_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:252.23-252.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2488 uext 23 2486 0 wrapper.uut._zz_decode_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:349.23-349.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2489 uext 23 2486 0 wrapper.uut._zz_decode_SHIFT_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:749.23-749.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2490 uext 22 2094 0 wrapper.uut._zz_decode_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:331.23-331.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2491 slice 35 863 19 15
2492 concat 22 1003 2491
2493 slice 63 863 31 12
2494 concat 22 2493 1970
2495 uext 23 5 1
2496 eq 1 2347 2495
2497 ite 22 2496 2494 2492
2498 eq 1 2347 147
2499 ite 22 2498 1828 2497
2500 redor 1 2347
2501 not 1 2500
2502 ite 22 2501 2094 2499
2503 uext 22 2502 0 wrapper.uut._zz_decode_SRC1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:762.23-762.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2504 uext 23 2347 0 wrapper.uut._zz_decode_SRC1_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:333.23-333.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2505 uext 23 2347 0 wrapper.uut._zz_decode_SRC1_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:353.23-353.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2506 uext 23 2347 0 wrapper.uut._zz_decode_SRC1_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:745.23-745.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2507 uext 22 1122 0 wrapper.uut._zz_decode_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:327.23-327.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2508 uext 22 2095 0 wrapper.uut._zz_decode_SRC2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:328.23-328.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2509 slice 1 863 31 31
2510 uext 1 2509 0 wrapper.uut._zz_decode_SRC2_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:763.23-763.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2511 slice 1 863 31 31
2512 slice 1 863 31 31
2513 concat 23 2512 2511
2514 slice 1 863 31 31
2515 concat 298 2514 2513
2516 slice 1 863 31 31
2517 concat 25 2516 2515
2518 slice 1 863 31 31
2519 concat 35 2518 2517
2520 slice 1 863 31 31
2521 concat 864 2520 2519
2522 slice 1 863 31 31
2523 concat 500 2522 2521
2524 slice 1 863 31 31
2525 concat 109 2524 2523
2526 slice 1 863 31 31
2527 concat 185 2526 2525
2528 slice 1 863 31 31
2529 concat 187 2528 2527
2530 slice 1 863 31 31
2531 concat 189 2530 2529
2532 slice 1 863 31 31
2533 concat 39 2532 2531
2534 slice 1 863 31 31
2535 concat 42 2534 2533
2536 slice 1 863 31 31
2537 concat 45 2536 2535
2538 slice 1 863 31 31
2539 concat 48 2538 2537
2540 slice 1 863 31 31
2541 concat 51 2540 2539
2542 slice 1 863 31 31
2543 concat 54 2542 2541
2544 slice 1 863 31 31
2545 concat 57 2544 2543
2546 slice 1 863 31 31
2547 concat 60 2546 2545
2548 slice 1 863 31 31
2549 concat 63 2548 2547
2550 uext 63 2549 0 wrapper.uut._zz_decode_SRC2_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:764.23-764.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2551 uext 1 2509 0 wrapper.uut._zz_decode_SRC2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:765.23-765.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2552 uext 63 2549 0 wrapper.uut._zz_decode_SRC2_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:766.23-766.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2553 slice 35 863 11 7
2554 slice 500 863 31 25
2555 concat 39 2554 2553
2556 slice 1 863 31 31
2557 concat 42 2556 2555
2558 slice 1 863 31 31
2559 concat 45 2558 2557
2560 slice 1 863 31 31
2561 concat 48 2560 2559
2562 slice 1 863 31 31
2563 concat 51 2562 2561
2564 slice 1 863 31 31
2565 concat 54 2564 2563
2566 slice 1 863 31 31
2567 concat 57 2566 2565
2568 slice 1 863 31 31
2569 concat 60 2568 2567
2570 slice 1 863 31 31
2571 concat 63 2570 2569
2572 slice 1 863 31 31
2573 concat 66 2572 2571
2574 slice 1 863 31 31
2575 concat 69 2574 2573
2576 slice 1 863 31 31
2577 concat 72 2576 2575
2578 slice 1 863 31 31
2579 concat 75 2578 2577
2580 slice 1 863 31 31
2581 concat 78 2580 2579
2582 slice 1 863 31 31
2583 concat 81 2582 2581
2584 slice 1 863 31 31
2585 concat 84 2584 2583
2586 slice 1 863 31 31
2587 concat 27 2586 2585
2588 slice 1 863 31 31
2589 concat 89 2588 2587
2590 slice 1 863 31 31
2591 concat 92 2590 2589
2592 slice 1 863 31 31
2593 concat 95 2592 2591
2594 slice 1 863 31 31
2595 concat 22 2594 2593
2596 concat 23 2175 2169
2597 eq 1 2596 147
2598 ite 22 2597 2595 1122
2599 slice 39 863 31 20
2600 slice 1 863 31 31
2601 concat 42 2600 2599
2602 slice 1 863 31 31
2603 concat 45 2602 2601
2604 slice 1 863 31 31
2605 concat 48 2604 2603
2606 slice 1 863 31 31
2607 concat 51 2606 2605
2608 slice 1 863 31 31
2609 concat 54 2608 2607
2610 slice 1 863 31 31
2611 concat 57 2610 2609
2612 slice 1 863 31 31
2613 concat 60 2612 2611
2614 slice 1 863 31 31
2615 concat 63 2614 2613
2616 slice 1 863 31 31
2617 concat 66 2616 2615
2618 slice 1 863 31 31
2619 concat 69 2618 2617
2620 slice 1 863 31 31
2621 concat 72 2620 2619
2622 slice 1 863 31 31
2623 concat 75 2622 2621
2624 slice 1 863 31 31
2625 concat 78 2624 2623
2626 slice 1 863 31 31
2627 concat 81 2626 2625
2628 slice 1 863 31 31
2629 concat 84 2628 2627
2630 slice 1 863 31 31
2631 concat 27 2630 2629
2632 slice 1 863 31 31
2633 concat 89 2632 2631
2634 slice 1 863 31 31
2635 concat 92 2634 2633
2636 slice 1 863 31 31
2637 concat 95 2636 2635
2638 slice 1 863 31 31
2639 concat 22 2638 2637
2640 uext 23 5 1
2641 eq 1 2596 2640
2642 ite 22 2641 2639 2598
2643 redor 1 2596
2644 not 1 2643
2645 ite 22 2644 2095 2642
2646 uext 22 2645 0 wrapper.uut._zz_decode_SRC2_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:767.23-767.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2647 uext 23 2596 0 wrapper.uut._zz_decode_SRC2_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:330.23-330.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2648 uext 23 2596 0 wrapper.uut._zz_decode_SRC2_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:351.23-351.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2649 uext 23 2596 0 wrapper.uut._zz_decode_SRC2_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:747.23-747.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2650 uext 23 2398 0 wrapper.uut._zz_decode_to_execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:257.23-257.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2651 uext 23 2398 0 wrapper.uut._zz_decode_to_execute_ALU_BITWISE_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:258.23-258.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2652 uext 23 2402 0 wrapper.uut._zz_decode_to_execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:269.23-269.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2653 uext 23 2402 0 wrapper.uut._zz_decode_to_execute_ALU_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:270.23-270.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2654 uext 23 2412 0 wrapper.uut._zz_decode_to_execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:247.23-247.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2655 uext 23 2412 0 wrapper.uut._zz_decode_to_execute_BRANCH_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:248.23-248.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2656 uext 23 2486 0 wrapper.uut._zz_decode_to_execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:253.23-253.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2657 uext 23 2486 0 wrapper.uut._zz_decode_to_execute_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:254.23-254.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2658 state 23 wrapper.uut.decode_to_execute_ALU_BITWISE_CTRL
2659 uext 23 2658 0 wrapper.uut._zz_execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:343.23-343.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2660 state 23 wrapper.uut.decode_to_execute_ALU_CTRL
2661 uext 23 2660 0 wrapper.uut._zz_execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:339.23-339.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2662 state 23 wrapper.uut.decode_to_execute_BRANCH_CTRL
2663 uext 23 2662 0 wrapper.uut._zz_execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:309.23-309.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2664 not 1 2393
2665 slice 1 714 12 12
2666 slice 1 714 14 14
2667 concat 23 2666 2665
2668 eq 1 2667 143
2669 ite 1 2668 2664 2393
2670 eq 1 697 698
2671 not 1 2670
2672 slice 298 714 14 12
2673 uext 298 5 2
2674 eq 1 2672 2673
2675 ite 1 2674 2671 2669
2676 redor 1 2672
2677 not 1 2676
2678 ite 1 2677 2670 2675
2679 uext 1 2678 0 wrapper.uut._zz_execute_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:801.23-801.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2680 eq 1 2662 143
2681 eq 1 2662 147
2682 concat 23 2681 2680
2683 redor 1 2682
2684 ite 1 2683 5 2678
2685 redor 1 2662
2686 not 1 2685
2687 ite 1 2686 6 2684
2688 uext 1 2687 0 wrapper.uut._zz_execute_BRANCH_DO_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:802.23-802.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2689 slice 1 714 31 31
2690 uext 1 2689 0 wrapper.uut._zz_execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:804.23-804.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2691 slice 1 714 31 31
2692 slice 1 714 31 31
2693 concat 23 2692 2691
2694 slice 1 714 31 31
2695 concat 298 2694 2693
2696 slice 1 714 31 31
2697 concat 25 2696 2695
2698 slice 1 714 31 31
2699 concat 35 2698 2697
2700 slice 1 714 31 31
2701 concat 864 2700 2699
2702 slice 1 714 31 31
2703 concat 500 2702 2701
2704 slice 1 714 31 31
2705 concat 109 2704 2703
2706 slice 1 714 31 31
2707 concat 185 2706 2705
2708 slice 1 714 31 31
2709 concat 187 2708 2707
2710 slice 1 714 31 31
2711 concat 189 2710 2709
2712 uext 189 2711 0 wrapper.uut._zz_execute_BRANCH_SRC22_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:805.23-805.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2713 uext 1 2689 0 wrapper.uut._zz_execute_BRANCH_SRC22_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:806.23-806.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2714 slice 1 714 31 31
2715 slice 1 714 31 31
2716 concat 23 2715 2714
2717 slice 1 714 31 31
2718 concat 298 2717 2716
2719 slice 1 714 31 31
2720 concat 25 2719 2718
2721 slice 1 714 31 31
2722 concat 35 2721 2720
2723 slice 1 714 31 31
2724 concat 864 2723 2722
2725 slice 1 714 31 31
2726 concat 500 2725 2724
2727 slice 1 714 31 31
2728 concat 109 2727 2726
2729 slice 1 714 31 31
2730 concat 185 2729 2728
2731 slice 1 714 31 31
2732 concat 187 2731 2730
2733 slice 1 714 31 31
2734 concat 189 2733 2732
2735 slice 1 714 31 31
2736 concat 39 2735 2734
2737 slice 1 714 31 31
2738 concat 42 2737 2736
2739 slice 1 714 31 31
2740 concat 45 2739 2738
2741 slice 1 714 31 31
2742 concat 48 2741 2740
2743 slice 1 714 31 31
2744 concat 51 2743 2742
2745 slice 1 714 31 31
2746 concat 54 2745 2744
2747 slice 1 714 31 31
2748 concat 57 2747 2746
2749 slice 1 714 31 31
2750 concat 60 2749 2748
2751 slice 1 714 31 31
2752 concat 63 2751 2750
2753 uext 63 2752 0 wrapper.uut._zz_execute_BRANCH_SRC22_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:807.23-807.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2754 uext 1 2689 0 wrapper.uut._zz_execute_BRANCH_SRC22_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:808.23-808.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2755 slice 1 714 31 31
2756 slice 1 714 31 31
2757 concat 23 2756 2755
2758 slice 1 714 31 31
2759 concat 298 2758 2757
2760 slice 1 714 31 31
2761 concat 25 2760 2759
2762 slice 1 714 31 31
2763 concat 35 2762 2761
2764 slice 1 714 31 31
2765 concat 864 2764 2763
2766 slice 1 714 31 31
2767 concat 500 2766 2765
2768 slice 1 714 31 31
2769 concat 109 2768 2767
2770 slice 1 714 31 31
2771 concat 185 2770 2769
2772 slice 1 714 31 31
2773 concat 187 2772 2771
2774 slice 1 714 31 31
2775 concat 189 2774 2773
2776 slice 1 714 31 31
2777 concat 39 2776 2775
2778 slice 1 714 31 31
2779 concat 42 2778 2777
2780 slice 1 714 31 31
2781 concat 45 2780 2779
2782 slice 1 714 31 31
2783 concat 48 2782 2781
2784 slice 1 714 31 31
2785 concat 51 2784 2783
2786 slice 1 714 31 31
2787 concat 54 2786 2785
2788 slice 1 714 31 31
2789 concat 57 2788 2787
2790 slice 1 714 31 31
2791 concat 60 2790 2789
2792 uext 60 2791 0 wrapper.uut._zz_execute_BRANCH_SRC22_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:809.23-809.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2793 slice 25 714 11 8
2794 concat 35 2793 6
2795 slice 864 714 30 25
2796 concat 189 2795 2794
2797 slice 1 714 7 7
2798 concat 39 2797 2796
2799 slice 1 714 31 31
2800 concat 42 2799 2798
2801 slice 1 714 31 31
2802 concat 45 2801 2800
2803 slice 1 714 31 31
2804 concat 48 2803 2802
2805 slice 1 714 31 31
2806 concat 51 2805 2804
2807 slice 1 714 31 31
2808 concat 54 2807 2806
2809 slice 1 714 31 31
2810 concat 57 2809 2808
2811 slice 1 714 31 31
2812 concat 60 2811 2810
2813 slice 1 714 31 31
2814 concat 63 2813 2812
2815 slice 39 714 31 20
2816 slice 1 714 31 31
2817 concat 42 2816 2815
2818 slice 1 714 31 31
2819 concat 45 2818 2817
2820 slice 1 714 31 31
2821 concat 48 2820 2819
2822 slice 1 714 31 31
2823 concat 51 2822 2821
2824 slice 1 714 31 31
2825 concat 54 2824 2823
2826 slice 1 714 31 31
2827 concat 57 2826 2825
2828 slice 1 714 31 31
2829 concat 60 2828 2827
2830 slice 1 714 31 31
2831 concat 63 2830 2829
2832 ite 63 2680 2831 2814
2833 slice 187 714 30 21
2834 concat 189 2833 6
2835 slice 1 714 20 20
2836 concat 39 2835 2834
2837 slice 109 714 19 12
2838 concat 63 2837 2836
2839 ite 63 2681 2838 2832
2840 slice 1 714 31 31
2841 concat 66 2840 2839
2842 slice 1 714 31 31
2843 concat 69 2842 2841
2844 slice 1 714 31 31
2845 concat 72 2844 2843
2846 slice 1 714 31 31
2847 concat 75 2846 2845
2848 slice 1 714 31 31
2849 concat 78 2848 2847
2850 slice 1 714 31 31
2851 concat 81 2850 2849
2852 slice 1 714 31 31
2853 concat 84 2852 2851
2854 slice 1 714 31 31
2855 concat 27 2854 2853
2856 slice 1 714 31 31
2857 concat 89 2856 2855
2858 slice 1 714 31 31
2859 concat 92 2858 2857
2860 slice 1 714 31 31
2861 concat 95 2860 2859
2862 slice 1 714 31 31
2863 concat 22 2862 2861
2864 uext 22 2863 0 wrapper.uut._zz_execute_BRANCH_SRC22_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:810.23-810.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2865 const 25 0011
2866 ite 25 717 2865 897
2867 ite 25 727 1561 2866
2868 uext 25 2867 0 wrapper.uut._zz_execute_DBusSimplePlugin_formalMask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:728.23-728.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2869 slice 1 697 31 31
2870 slice 1 697 30 30
2871 concat 23 2870 2869
2872 slice 1 697 29 29
2873 concat 298 2872 2871
2874 slice 1 697 28 28
2875 concat 25 2874 2873
2876 slice 1 697 27 27
2877 concat 35 2876 2875
2878 slice 1 697 26 26
2879 concat 864 2878 2877
2880 slice 1 697 25 25
2881 concat 500 2880 2879
2882 slice 1 697 24 24
2883 concat 109 2882 2881
2884 slice 1 697 23 23
2885 concat 185 2884 2883
2886 slice 1 697 22 22
2887 concat 187 2886 2885
2888 slice 1 697 21 21
2889 concat 189 2888 2887
2890 slice 1 697 20 20
2891 concat 39 2890 2889
2892 slice 1 697 19 19
2893 concat 42 2892 2891
2894 slice 1 697 18 18
2895 concat 45 2894 2893
2896 slice 1 697 17 17
2897 concat 48 2896 2895
2898 slice 1 697 16 16
2899 concat 51 2898 2897
2900 slice 1 697 15 15
2901 concat 54 2900 2899
2902 slice 1 697 14 14
2903 concat 57 2902 2901
2904 slice 1 697 13 13
2905 concat 60 2904 2903
2906 slice 1 697 12 12
2907 concat 63 2906 2905
2908 slice 1 697 11 11
2909 concat 66 2908 2907
2910 slice 1 697 10 10
2911 concat 69 2910 2909
2912 slice 1 697 9 9
2913 concat 72 2912 2911
2914 slice 1 697 8 8
2915 concat 75 2914 2913
2916 slice 1 697 7 7
2917 concat 78 2916 2915
2918 slice 1 697 6 6
2919 concat 81 2918 2917
2920 slice 1 697 5 5
2921 concat 84 2920 2919
2922 slice 1 697 4 4
2923 concat 27 2922 2921
2924 slice 1 697 3 3
2925 concat 89 2924 2923
2926 slice 1 697 2 2
2927 concat 92 2926 2925
2928 slice 1 697 1 1
2929 concat 95 2928 2927
2930 slice 1 697 0 0
2931 concat 22 2930 2929
2932 uext 22 2931 0 wrapper.uut._zz_execute_FullBarrelShifterPlugin_reversed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:771.23-771.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2933 state 1 wrapper.uut.decode_to_execute_IS_RVC
2934 ite 298 2933 1123 316
2935 concat 22 997 2934
2936 uext 22 2935 0 wrapper.uut._zz_execute_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:79.23-79.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2937 uext 298 2934 0 wrapper.uut._zz_execute_NEXT_PC2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:80.23-80.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2938 concat 22 704 2393
2939 uext 23 5 1
2940 eq 1 2660 2939
2941 ite 22 2940 2938 708
2942 xor 22 697 698
2943 or 22 697 698
2944 uext 23 5 1
2945 eq 1 2658 2944
2946 ite 22 2945 2943 2942
2947 and 22 697 698
2948 eq 1 2658 147
2949 ite 22 2948 2947 2946
2950 eq 1 2660 147
2951 ite 22 2950 2949 2941
2952 uext 22 2951 0 wrapper.uut._zz_execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:761.23-761.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2953 state 23 wrapper.uut.decode_to_execute_SHIFT_CTRL
2954 uext 23 2953 0 wrapper.uut._zz_execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:323.23-323.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2955 uext 23 5 1
2956 eq 1 2953 2955
2957 ite 22 2956 2931 697
2958 eq 1 2953 143
2959 slice 1 2957 31 31
2960 and 1 2958 2959
2961 concat 835 2960 2957
2962 slice 35 698 4 0
2963 uext 835 2962 28
2964 sra 835 2961 2963
2965 slice 22 2964 31 0
2966 uext 22 2965 0 wrapper.uut._zz_execute_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:81.23-81.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2967 input 1
2968 concat 835 2967 2965
2969 uext 835 2968 0 wrapper.uut._zz_execute_SHIFT_RIGHT_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:82.23-82.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2970 uext 835 2961 0 wrapper.uut._zz_execute_SHIFT_RIGHT_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:83.23-83.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2971 uext 22 706 0 wrapper.uut._zz_execute_SrcPlugin_addSub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:205.23-205.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2972 uext 22 702 0 wrapper.uut._zz_execute_SrcPlugin_addSub_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:206.23-206.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2973 uext 22 697 0 wrapper.uut._zz_execute_SrcPlugin_addSub_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:207.23-207.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2974 uext 22 701 0 wrapper.uut._zz_execute_SrcPlugin_addSub_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:208.23-208.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2975 uext 22 705 0 wrapper.uut._zz_execute_SrcPlugin_addSub_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:209.23-209.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2976 const 22 00000000000000000000000000000001
2977 uext 22 2976 0 wrapper.uut._zz_execute_SrcPlugin_addSub_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:210.23-210.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2978 uext 22 30 0 wrapper.uut._zz_execute_SrcPlugin_addSub_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:211.23-211.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2979 uext 23 2953 0 wrapper.uut._zz_execute_to_memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:249.23-249.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2980 uext 23 2953 0 wrapper.uut._zz_execute_to_memory_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:250.23-250.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2981 state 23 wrapper.uut.execute_to_memory_SHIFT_CTRL
2982 uext 23 2981 0 wrapper.uut._zz_memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:321.23-321.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2983 state 22 wrapper.uut.execute_to_memory_FORMAL_PC_NEXT
2984 ite 22 766 854 2983
2985 uext 22 2984 0 wrapper.uut._zz_memory_to_writeBack_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:376.23-376.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2986 state 22 wrapper.uut.execute_to_memory_SHIFT_RIGHT
2987 eq 1 2981 147
2988 eq 1 2981 143
2989 concat 23 2988 2987
2990 redor 1 2989
2991 ite 22 2990 2986 1105
2992 slice 1 2986 31 31
2993 slice 1 2986 30 30
2994 concat 23 2993 2992
2995 slice 1 2986 29 29
2996 concat 298 2995 2994
2997 slice 1 2986 28 28
2998 concat 25 2997 2996
2999 slice 1 2986 27 27
3000 concat 35 2999 2998
3001 slice 1 2986 26 26
3002 concat 864 3001 3000
3003 slice 1 2986 25 25
3004 concat 500 3003 3002
3005 slice 1 2986 24 24
3006 concat 109 3005 3004
3007 slice 1 2986 23 23
3008 concat 185 3007 3006
3009 slice 1 2986 22 22
3010 concat 187 3009 3008
3011 slice 1 2986 21 21
3012 concat 189 3011 3010
3013 slice 1 2986 20 20
3014 concat 39 3013 3012
3015 slice 1 2986 19 19
3016 concat 42 3015 3014
3017 slice 1 2986 18 18
3018 concat 45 3017 3016
3019 slice 1 2986 17 17
3020 concat 48 3019 3018
3021 slice 1 2986 16 16
3022 concat 51 3021 3020
3023 slice 1 2986 15 15
3024 concat 54 3023 3022
3025 slice 1 2986 14 14
3026 concat 57 3025 3024
3027 slice 1 2986 13 13
3028 concat 60 3027 3026
3029 slice 1 2986 12 12
3030 concat 63 3029 3028
3031 slice 1 2986 11 11
3032 concat 66 3031 3030
3033 slice 1 2986 10 10
3034 concat 69 3033 3032
3035 slice 1 2986 9 9
3036 concat 72 3035 3034
3037 slice 1 2986 8 8
3038 concat 75 3037 3036
3039 slice 1 2986 7 7
3040 concat 78 3039 3038
3041 slice 1 2986 6 6
3042 concat 81 3041 3040
3043 slice 1 2986 5 5
3044 concat 84 3043 3042
3045 slice 1 2986 4 4
3046 concat 27 3045 3044
3047 slice 1 2986 3 3
3048 concat 89 3047 3046
3049 slice 1 2986 2 2
3050 concat 92 3049 3048
3051 slice 1 2986 1 1
3052 concat 95 3051 3050
3053 slice 1 2986 0 0
3054 concat 22 3053 3052
3055 uext 23 5 1
3056 eq 1 2981 3055
3057 ite 22 3056 3054 2991
3058 ite 22 740 3057 1105
3059 uext 22 3058 0 wrapper.uut._zz_memory_to_writeBack_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:319.23-319.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3060 uext 22 3054 0 wrapper.uut._zz_memory_to_writeBack_REGFILE_WRITE_DATA_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:773.23-773.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3061 uext 1 128 0 wrapper.uut._zz_rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:386.23-386.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3062 uext 22 218 0 wrapper.uut._zz_rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:385.23-385.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3063 input 500
3064 concat 22 3063 126
3065 uext 22 3064 0 wrapper.uut._zz_rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:388.23-388.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3066 uext 1 32 0 wrapper.uut._zz_rvfi_rs1_addr_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:389.23-389.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3067 uext 1 255 0 wrapper.uut._zz_rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:387.23-387.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3068 state 1 wrapper.uut.memory_to_writeBack_FORMAL_HALT
3069 uext 1 3068 0 wrapper.uut._zz_when_FormalPlugin_l114 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:381.23-381.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3070 state 1 wrapper.uut.execute_to_memory_FORMAL_HALT
3071 ite 1 743 5 3070
3072 uext 1 3071 0 wrapper.uut._zz_when_FormalPlugin_l114_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:382.23-382.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3073 state 1 wrapper.uut.decode_to_execute_FORMAL_HALT
3074 ite 1 767 6 3073
3075 uext 1 3074 0 wrapper.uut._zz_when_FormalPlugin_l114_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:383.23-383.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3076 ite 1 767 6 973
3077 uext 1 3076 0 wrapper.uut._zz_when_FormalPlugin_l114_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:384.23-384.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3078 uext 1 184 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:734.23-734.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3079 uext 22 211 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:735.23-735.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3080 uext 1 161 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:736.23-736.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3081 uext 22 178 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:737.23-737.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3082 uext 1 3 0 wrapper.uut.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:44.23-44.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3083 uext 22 708 0 wrapper.uut.dBus_cmd_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:38.23-38.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3084 uext 22 728 0 wrapper.uut.dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:39.23-39.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3085 uext 23 715 0 wrapper.uut.dBus_cmd_payload_size ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:40.23-40.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3086 uext 1 731 0 wrapper.uut.dBus_cmd_payload_wr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:37.23-37.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3087 uext 1 733 0 wrapper.uut.dBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:36.23-36.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3088 uext 1 779 0 wrapper.uut.dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:35.23-35.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3089 uext 22 781 0 wrapper.uut.dBus_rsp_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:43.23-43.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3090 uext 1 6 0 wrapper.uut.dBus_rsp_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:42.23-42.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3091 uext 1 748 0 wrapper.uut.dBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:41.23-41.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3092 uext 22 863 0 wrapper.uut.decodeExceptionPort_payload_badAddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:456.23-456.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3093 const 25 0010
3094 uext 25 3093 0 wrapper.uut.decodeExceptionPort_payload_code ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:455.23-455.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3095 uext 1 972 0 wrapper.uut.decodeExceptionPort_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:454.23-454.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3096 uext 23 2398 0 wrapper.uut.decode_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:255.23-255.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3097 uext 23 2402 0 wrapper.uut.decode_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:267.23-267.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3098 uext 23 2412 0 wrapper.uut.decode_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:245.23-245.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3099 uext 1 2264 0 wrapper.uut.decode_BYPASSABLE_EXECUTE_STAGE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:266.23-266.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3100 uext 1 2262 0 wrapper.uut.decode_BYPASSABLE_MEMORY_STAGE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:265.23-265.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3101 uext 1 6 0 wrapper.uut.decode_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:298.23-298.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3102 uext 22 1684 0 wrapper.uut.decode_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:294.23-294.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3103 uext 22 2447 0 wrapper.uut.decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:290.23-290.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3104 uext 22 863 0 wrapper.uut.decode_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:379.23-379.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3105 ite 22 1040 863 1607
3106 uext 22 3105 0 wrapper.uut.decode_INSTRUCTION_ANTICIPATED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:345.23-345.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3107 uext 1 1124 0 wrapper.uut.decode_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:380.23-380.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3108 uext 1 970 0 wrapper.uut.decode_LEGAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:347.23-347.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3109 uext 1 2147 0 wrapper.uut.decode_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:274.23-274.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3110 uext 1 2260 0 wrapper.uut.decode_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:263.23-263.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3111 uext 22 1122 0 wrapper.uut.decode_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:377.23-377.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3112 uext 1 1135 0 wrapper.uut.decode_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:281.23-281.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3113 uext 1 1133 0 wrapper.uut.decode_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:282.23-282.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3114 uext 23 1131 0 wrapper.uut.decode_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:284.23-284.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3115 uext 22 1129 0 wrapper.uut.decode_PREDICTION_CONTEXT_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:286.23-286.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3116 slice 35 863 11 7
3117 redor 1 3116
3118 not 1 3117
3119 ite 1 3118 6 2195
3120 uext 1 3119 0 wrapper.uut.decode_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:346.23-346.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3121 uext 22 2094 0 wrapper.uut.decode_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:244.23-244.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3122 uext 1 1010 0 wrapper.uut.decode_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:311.23-311.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3123 uext 22 2095 0 wrapper.uut.decode_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:241.23-241.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3124 uext 1 1028 0 wrapper.uut.decode_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:310.23-310.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3125 slice 35 3105 19 15
3126 uext 35 3125 0 wrapper.uut.decode_RegFilePlugin_regFileReadAddress1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:752.23-752.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3127 slice 35 3105 24 20
3128 uext 35 3127 0 wrapper.uut.decode_RegFilePlugin_regFileReadAddress2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:753.23-753.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3129 uext 22 2094 0 wrapper.uut.decode_RegFilePlugin_rs1Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:754.23-754.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3130 uext 22 2095 0 wrapper.uut.decode_RegFilePlugin_rs2Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:755.23-755.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3131 uext 23 2486 0 wrapper.uut.decode_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:251.23-251.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3132 uext 22 2502 0 wrapper.uut.decode_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:237.23-237.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3133 uext 23 2347 0 wrapper.uut.decode_SRC1_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:332.23-332.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3134 uext 22 2645 0 wrapper.uut.decode_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:236.23-236.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3135 uext 23 2596 0 wrapper.uut.decode_SRC2_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:329.23-329.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3136 not 1 2138
3137 and 1 2359 3136
3138 uext 1 3137 0 wrapper.uut.decode_SRC2_FORCE_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:238.23-238.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3139 uext 1 2359 0 wrapper.uut.decode_SRC_ADD_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:335.23-335.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3140 uext 1 2208 0 wrapper.uut.decode_SRC_LESS_UNSIGNED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:259.23-259.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3141 uext 1 2138 0 wrapper.uut.decode_SRC_USE_SUB_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:334.23-334.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3142 uext 1 6 0 wrapper.uut.decode_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:395.23-395.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3143 uext 1 6 0 wrapper.uut.decode_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:396.23-396.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3144 uext 1 1032 0 wrapper.uut.decode_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:393.23-393.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3145 uext 1 973 0 wrapper.uut.decode_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:392.23-392.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3146 ite 1 767 5 6
3147 not 1 3146
3148 and 1 1138 3147
3149 uext 1 3148 0 wrapper.uut.decode_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:402.23-402.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3150 uext 1 767 0 wrapper.uut.decode_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:400.23-400.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3151 uext 1 1040 0 wrapper.uut.decode_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:398.23-398.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3152 uext 1 1039 0 wrapper.uut.decode_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:399.23-399.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3153 uext 1 862 0 wrapper.uut.decode_arbitration_isValid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:397.23-397.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3154 uext 1 3146 0 wrapper.uut.decode_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:394.23-394.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3155 state 22 wrapper.uut.decode_to_execute_FORMAL_INSTRUCTION
3156 state 22 wrapper.uut.decode_to_execute_FORMAL_PC_NEXT
3157 state 22 wrapper.uut.decode_to_execute_PC
3158 state 1 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_hazard
3159 state 1 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_hit
3160 state 23 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_line_branchWish
3161 state 22 wrapper.uut.decode_to_execute_RS1
3162 state 1 wrapper.uut.decode_to_execute_RS1_USE
3163 state 1 wrapper.uut.decode_to_execute_RS2_USE
3164 uext 1 776 0 wrapper.uut.execute_ALIGNEMENT_FAULT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:366.23-366.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3165 uext 23 2658 0 wrapper.uut.execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:342.23-342.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3166 uext 23 2660 0 wrapper.uut.execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:338.23-338.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3167 ite 22 2680 3161 3157
3168 add 22 3167 2863
3169 slice 95 3168 31 1
3170 concat 22 3169 6
3171 uext 22 3170 0 wrapper.uut.execute_BRANCH_CALC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:303.23-303.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3172 uext 23 2662 0 wrapper.uut.execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:308.23-308.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3173 uext 1 2687 0 wrapper.uut.execute_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:218.23-218.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3174 uext 22 2863 0 wrapper.uut.execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:305.23-305.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3175 uext 22 3168 0 wrapper.uut.execute_BranchPlugin_branchAdder ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:811.23-811.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3176 uext 22 3167 0 wrapper.uut.execute_BranchPlugin_branch_src1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:803.23-803.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3177 uext 1 2670 0 wrapper.uut.execute_BranchPlugin_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:799.23-799.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3178 uext 25 771 2
3179 sll 25 2867 3178
3180 uext 25 3179 0 wrapper.uut.execute_DBusSimplePlugin_formalMask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:729.23-729.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3181 uext 1 777 0 wrapper.uut.execute_DBusSimplePlugin_skipCmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:725.23-725.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3182 uext 1 3073 0 wrapper.uut.execute_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:297.23-297.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3183 uext 22 3155 0 wrapper.uut.execute_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:293.23-293.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3184 slice 92 708 31 2
3185 concat 22 3184 100
3186 uext 22 3185 0 wrapper.uut.execute_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:233.23-233.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3187 not 1 731
3188 and 1 779 3187
3189 ite 25 3188 3179 330
3190 uext 25 3189 0 wrapper.uut.execute_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:227.23-227.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3191 uext 22 728 0 wrapper.uut.execute_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:224.23-224.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3192 and 1 779 731
3193 ite 25 3192 3179 330
3194 uext 25 3193 0 wrapper.uut.execute_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:230.23-230.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3195 uext 22 3156 0 wrapper.uut.execute_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:289.23-289.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3196 uext 35 2962 0 wrapper.uut.execute_FullBarrelShifterPlugin_amplitude ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:770.23-770.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3197 uext 22 2957 0 wrapper.uut.execute_FullBarrelShifterPlugin_reversed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:772.23-772.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3198 uext 22 714 0 wrapper.uut.execute_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:363.23-363.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3199 uext 1 2933 0 wrapper.uut.execute_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:304.23-304.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3200 uext 22 2949 0 wrapper.uut.execute_IntAluPlugin_bitwise ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:760.23-760.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3201 uext 23 771 0 wrapper.uut.execute_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:235.23-235.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3202 uext 1 736 0 wrapper.uut.execute_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:365.23-365.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3203 uext 1 731 0 wrapper.uut.execute_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:364.23-364.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3204 uext 22 2934 29
3205 add 22 3157 3204
3206 uext 22 3205 0 wrapper.uut.execute_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:217.23-217.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3207 uext 22 3157 0 wrapper.uut.execute_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:306.23-306.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3208 uext 1 3158 0 wrapper.uut.execute_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:275.23-275.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3209 uext 1 3159 0 wrapper.uut.execute_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:276.23-276.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3210 uext 23 3160 0 wrapper.uut.execute_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:278.23-278.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3211 uext 22 2951 0 wrapper.uut.execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:221.23-221.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3212 uext 1 994 0 wrapper.uut.execute_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:312.23-312.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3213 uext 22 3161 0 wrapper.uut.execute_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:307.23-307.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3214 uext 1 3162 0 wrapper.uut.execute_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:273.23-273.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3215 uext 22 710 0 wrapper.uut.execute_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:362.23-362.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3216 uext 1 3163 0 wrapper.uut.execute_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:262.23-262.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3217 uext 23 2953 0 wrapper.uut.execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:322.23-322.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3218 uext 22 2965 0 wrapper.uut.execute_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:219.23-219.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3219 uext 22 697 0 wrapper.uut.execute_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:341.23-341.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3220 uext 22 698 0 wrapper.uut.execute_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:340.23-340.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3221 uext 1 707 0 wrapper.uut.execute_SRC2_FORCE_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:325.23-325.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3222 uext 22 708 0 wrapper.uut.execute_SRC_ADD ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:361.23-361.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3223 uext 22 708 0 wrapper.uut.execute_SRC_ADD_SUB ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:336.23-336.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3224 uext 1 2393 0 wrapper.uut.execute_SRC_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:337.23-337.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3225 uext 1 2389 0 wrapper.uut.execute_SRC_LESS_UNSIGNED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:324.23-324.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3226 uext 1 700 0 wrapper.uut.execute_SRC_USE_SUB_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:326.23-326.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3227 uext 22 708 0 wrapper.uut.execute_SrcPlugin_addSub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:768.23-768.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3228 uext 1 2393 0 wrapper.uut.execute_SrcPlugin_less ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:769.23-769.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3229 neq 1 1122 3170
3230 uext 1 3229 0 wrapper.uut.execute_TARGET_MISSMATCH2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:216.23-216.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3231 uext 1 6 0 wrapper.uut.execute_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:406.23-406.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3232 uext 1 6 0 wrapper.uut.execute_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:407.23-407.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3233 uext 1 6 0 wrapper.uut.execute_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:404.23-404.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3234 uext 1 1036 0 wrapper.uut.execute_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:403.23-403.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3235 uext 1 767 0 wrapper.uut.execute_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:411.23-411.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3236 uext 1 1037 0 wrapper.uut.execute_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:409.23-409.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3237 uext 1 751 0 wrapper.uut.execute_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:410.23-410.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3238 uext 1 3146 0 wrapper.uut.execute_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:405.23-405.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3239 state 22 wrapper.uut.execute_to_memory_FORMAL_INSTRUCTION
3240 state 22 wrapper.uut.execute_to_memory_FORMAL_MEM_ADDR
3241 state 25 wrapper.uut.execute_to_memory_FORMAL_MEM_RMASK
3242 state 22 wrapper.uut.execute_to_memory_FORMAL_MEM_WDATA
3243 state 25 wrapper.uut.execute_to_memory_FORMAL_MEM_WMASK
3244 state 23 wrapper.uut.execute_to_memory_MEMORY_ADDRESS_LOW
3245 state 22 wrapper.uut.execute_to_memory_RS1
3246 state 1 wrapper.uut.execute_to_memory_RS1_USE
3247 state 22 wrapper.uut.execute_to_memory_RS2
3248 state 1 wrapper.uut.execute_to_memory_RS2_USE
3249 uext 22 857 0 wrapper.uut.iBus_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:31.23-31.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3250 uext 1 859 0 wrapper.uut.iBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:30.23-30.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3251 uext 1 1075 0 wrapper.uut.iBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:29.23-29.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3252 uext 1 6 0 wrapper.uut.iBus_rsp_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:33.23-33.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3253 uext 22 834 0 wrapper.uut.iBus_rsp_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:34.23-34.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3254 uext 1 6 0 wrapper.uut.iBus_rsp_toStream_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:705.23-705.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3255 uext 22 834 0 wrapper.uut.iBus_rsp_toStream_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:706.23-706.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3256 uext 1 1792 0 wrapper.uut.iBus_rsp_toStream_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:704.23-704.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3257 uext 1 822 0 wrapper.uut.iBus_rsp_toStream_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:703.23-703.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3258 uext 1 822 0 wrapper.uut.iBus_rsp_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:32.23-32.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3259 uext 22 3064 0 wrapper.uut.lastStageInstruction ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:436.23-436.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3260 uext 1 215 0 wrapper.uut.lastStageIsFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:439.23-439.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3261 uext 1 215 0 wrapper.uut.lastStageIsValid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:438.23-438.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3262 uext 22 315 0 wrapper.uut.lastStagePc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:437.23-437.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3263 ite 35 1822 125 127
3264 uext 35 3263 0 wrapper.uut.lastStageRegFileWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:757.23-757.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3265 ite 22 1822 30 218
3266 uext 22 3265 0 wrapper.uut.lastStageRegFileWrite_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:758.23-758.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3267 uext 1 1823 0 wrapper.uut.lastStageRegFileWrite_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:756.23-756.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3268 uext 1 738 0 wrapper.uut.memory_ALIGNEMENT_FAULT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:357.23-357.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3269 uext 22 853 0 wrapper.uut.memory_BRANCH_CALC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:300.23-300.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3270 uext 1 761 0 wrapper.uut.memory_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:302.23-302.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3271 uext 1 765 0 wrapper.uut.memory_BranchPlugin_predictionMissmatch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:812.23-812.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3272 uext 1 3070 0 wrapper.uut.memory_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:296.23-296.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3273 uext 22 3239 0 wrapper.uut.memory_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:292.23-292.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3274 uext 22 3240 0 wrapper.uut.memory_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:232.23-232.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3275 uext 25 3241 0 wrapper.uut.memory_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:226.23-226.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3276 uext 22 3242 0 wrapper.uut.memory_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:223.23-223.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3277 uext 25 3243 0 wrapper.uut.memory_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:229.23-229.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3278 uext 22 2983 0 wrapper.uut.memory_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:288.23-288.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3279 uext 22 984 0 wrapper.uut.memory_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:315.23-315.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3280 uext 1 1647 0 wrapper.uut.memory_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:367.23-367.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3281 uext 23 3244 0 wrapper.uut.memory_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:234.23-234.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3282 uext 1 741 0 wrapper.uut.memory_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:360.23-360.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3283 uext 22 781 0 wrapper.uut.memory_MEMORY_READ_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:215.23-215.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3284 uext 1 745 0 wrapper.uut.memory_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:359.23-359.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3285 uext 22 852 0 wrapper.uut.memory_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:299.23-299.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3286 uext 22 1646 0 wrapper.uut.memory_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:368.23-368.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3287 uext 1 755 0 wrapper.uut.memory_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:369.23-369.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3288 uext 1 754 0 wrapper.uut.memory_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:370.23-370.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3289 uext 23 758 0 wrapper.uut.memory_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:372.23-372.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3290 uext 22 1105 0 wrapper.uut.memory_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:358.23-358.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3291 uext 1 988 0 wrapper.uut.memory_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:314.23-314.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3292 uext 22 3245 0 wrapper.uut.memory_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:243.23-243.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3293 uext 1 3246 0 wrapper.uut.memory_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:272.23-272.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3294 uext 22 3247 0 wrapper.uut.memory_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:240.23-240.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3295 uext 1 3248 0 wrapper.uut.memory_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:261.23-261.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3296 uext 23 2981 0 wrapper.uut.memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:320.23-320.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3297 uext 22 2986 0 wrapper.uut.memory_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:318.23-318.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3298 uext 1 763 0 wrapper.uut.memory_TARGET_MISSMATCH2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:301.23-301.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3299 uext 1 6 0 wrapper.uut.memory_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:417.23-417.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3300 uext 1 767 0 wrapper.uut.memory_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:418.23-418.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3301 uext 1 6 0 wrapper.uut.memory_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:415.23-415.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3302 uext 1 751 0 wrapper.uut.memory_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:414.23-414.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3303 uext 1 1749 0 wrapper.uut.memory_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:424.23-424.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3304 uext 1 6 0 wrapper.uut.memory_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:422.23-422.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3305 uext 1 751 0 wrapper.uut.memory_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:420.23-420.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3306 uext 1 6 0 wrapper.uut.memory_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:421.23-421.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3307 uext 1 6 0 wrapper.uut.memory_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:416.23-416.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3308 uext 22 3064 0 wrapper.uut.memory_to_writeBack_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:830.23-830.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3309 uext 1 4 0 wrapper.uut.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:45.23-45.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3310 uext 1 21 0 wrapper.uut.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:12.23-12.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3311 uext 22 34 0 wrapper.uut.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:10.23-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3312 uext 1 6 0 wrapper.uut.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:13.23-13.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3313 uext 23 24 0 wrapper.uut.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:15.23-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3314 uext 22 328 0 wrapper.uut.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:24.23-24.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3315 uext 22 139 0 wrapper.uut.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:27.23-27.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3316 uext 25 345 0 wrapper.uut.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:25.23-25.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3317 uext 22 398 0 wrapper.uut.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:28.23-28.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3318 uext 25 228 0 wrapper.uut.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:26.23-26.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3319 uext 23 143 0 wrapper.uut.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:14.23-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3320 uext 648 649 0 wrapper.uut.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:9.23-9.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3321 uext 22 315 0 wrapper.uut.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:22.23-22.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3322 uext 22 319 0 wrapper.uut.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:23.23-23.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3323 uext 35 129 0 wrapper.uut.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:20.23-20.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3324 uext 22 219 0 wrapper.uut.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:21.23-21.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3325 uext 35 240 0 wrapper.uut.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:16.23-16.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3326 uext 22 33 0 wrapper.uut.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:17.23-17.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3327 uext 35 260 0 wrapper.uut.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:18.23-18.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3328 uext 22 256 0 wrapper.uut.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:19.23-19.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3329 uext 1 21 0 wrapper.uut.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:11.23-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3330 uext 1 495 0 wrapper.uut.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:8.23-8.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3331 uext 23 1336 0 wrapper.uut.switch_Misc_l211 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:592.23-592.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3332 uext 23 1340 0 wrapper.uut.switch_Misc_l211_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:593.23-593.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3333 uext 23 179 0 wrapper.uut.switch_Misc_l211_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:733.23-733.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3334 uext 298 2672 0 wrapper.uut.switch_Misc_l211_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:800.23-800.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3335 uext 35 1180 0 wrapper.uut.switch_Misc_l44 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:590.23-590.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3336 uext 1 1035 0 wrapper.uut.when_DBusSimplePlugin_l428 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:727.23-727.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3337 uext 1 750 0 wrapper.uut.when_DBusSimplePlugin_l482 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:730.23-730.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3338 uext 1 217 0 wrapper.uut.when_DBusSimplePlugin_l558 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:739.23-739.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3339 uext 1 1618 0 wrapper.uut.when_Fetcher_l131 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:492.23-492.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3340 not 1 861
3341 and 1 3340 1629
3342 uext 1 3341 0 wrapper.uut.when_Fetcher_l131_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:494.23-494.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3343 or 1 1629 1618
3344 and 1 861 3343
3345 uext 1 3344 0 wrapper.uut.when_Fetcher_l158 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:501.23-501.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3346 uext 1 3148 0 wrapper.uut.when_Fetcher_l180 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:506.23-506.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3347 or 1 1041 3146
3348 and 1 766 3347
3349 uext 1 3348 0 wrapper.uut.when_Fetcher_l192 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:509.23-509.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3350 and 1 1041 1060
3351 uext 1 3350 0 wrapper.uut.when_Fetcher_l283 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:600.23-600.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3352 uext 1 3350 0 wrapper.uut.when_Fetcher_l286 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:601.23-601.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3353 uext 1 767 0 wrapper.uut.when_Fetcher_l291 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:602.23-602.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3354 uext 1 5 0 wrapper.uut.when_Fetcher_l329 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:615.23-615.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3355 uext 1 5 0 wrapper.uut.when_Fetcher_l329_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:621.23-621.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3356 uext 1 805 0 wrapper.uut.when_Fetcher_l550 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:656.23-656.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3357 uext 1 1751 0 wrapper.uut.when_Fetcher_l596 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:681.23-681.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3358 uext 1 1055 0 wrapper.uut.when_Fetcher_l611 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:684.23-684.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3359 uext 1 1067 0 wrapper.uut.when_Fetcher_l617 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:687.23-687.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3360 and 1 862 3076
3361 uext 1 3360 0 wrapper.uut.when_FormalPlugin_l114 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:461.23-461.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3362 and 1 735 3074
3363 uext 1 3362 0 wrapper.uut.when_FormalPlugin_l114_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:463.23-463.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3364 and 1 740 3071
3365 uext 1 3364 0 wrapper.uut.when_FormalPlugin_l114_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:465.23-465.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3366 and 1 215 3068
3367 uext 1 3366 0 wrapper.uut.when_FormalPlugin_l114_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:467.23-467.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3368 not 1 735
3369 not 1 740
3370 and 1 3368 3369
3371 not 1 215
3372 and 1 3370 3371
3373 uext 1 3372 0 wrapper.uut.when_FormalPlugin_l115 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:462.23-462.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3374 and 1 3369 3371
3375 uext 1 3374 0 wrapper.uut.when_FormalPlugin_l115_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:464.23-464.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3376 uext 1 5 0 wrapper.uut.when_FormalPlugin_l115_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:468.23-468.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3377 and 1 495 21
3378 uext 1 3377 0 wrapper.uut.when_FormalPlugin_l127 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:475.23-475.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3379 uext 1 972 0 wrapper.uut.when_HaltOnExceptionPlugin_l34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:476.23-476.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3380 uext 1 743 0 wrapper.uut.when_HaltOnExceptionPlugin_l34_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:477.23-477.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3381 uext 1 1031 0 wrapper.uut.when_HazardSimplePlugin_l113 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:798.23-798.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3382 uext 1 982 0 wrapper.uut.when_HazardSimplePlugin_l57 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:786.23-786.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3383 uext 1 989 0 wrapper.uut.when_HazardSimplePlugin_l57_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:790.23-790.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3384 uext 1 995 0 wrapper.uut.when_HazardSimplePlugin_l57_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:794.23-794.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3385 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:787.23-787.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3386 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:791.23-791.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3387 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:795.23-795.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3388 uext 1 980 0 wrapper.uut.when_HazardSimplePlugin_l59 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:784.23-784.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3389 uext 1 986 0 wrapper.uut.when_HazardSimplePlugin_l59_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:788.23-788.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3390 uext 1 992 0 wrapper.uut.when_HazardSimplePlugin_l59_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:792.23-792.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3391 uext 1 1016 0 wrapper.uut.when_HazardSimplePlugin_l62 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:785.23-785.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3392 uext 1 1019 0 wrapper.uut.when_HazardSimplePlugin_l62_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:789.23-789.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3393 uext 1 1022 0 wrapper.uut.when_HazardSimplePlugin_l62_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:793.23-793.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3394 uext 1 1626 0 wrapper.uut.when_IBusSimplePlugin_l305 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:696.23-696.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3395 uext 1 5 0 wrapper.uut.when_Pipeline_l124_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:839.23-839.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3396 uext 1 5 0 wrapper.uut.when_Pipeline_l124_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:845.23-845.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3397 uext 1 5 0 wrapper.uut.when_Pipeline_l124_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:817.23-817.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3398 uext 1 5 0 wrapper.uut.when_Pipeline_l124_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:867.23-867.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3399 uext 1 5 0 wrapper.uut.when_Pipeline_l124_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:873.23-873.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3400 uext 1 5 0 wrapper.uut.when_Pipeline_l124_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:881.23-881.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3401 uext 1 5 0 wrapper.uut.when_Pipeline_l124_37 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:897.23-897.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3402 uext 1 5 0 wrapper.uut.when_Pipeline_l124_45 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:913.23-913.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3403 uext 1 5 0 wrapper.uut.when_Pipeline_l124_48 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:919.23-919.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3404 uext 1 5 0 wrapper.uut.when_Pipeline_l124_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:823.23-823.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3405 uext 1 5 0 wrapper.uut.when_Pipeline_l124_54 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:931.23-931.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3406 uext 1 5 0 wrapper.uut.when_Pipeline_l124_56 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:935.23-935.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3407 uext 1 5 0 wrapper.uut.when_Pipeline_l124_58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:939.23-939.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3408 uext 1 5 0 wrapper.uut.when_Pipeline_l124_60 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:943.23-943.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3409 uext 1 5 0 wrapper.uut.when_Pipeline_l124_62 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:947.23-947.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3410 uext 1 5 0 wrapper.uut.when_Pipeline_l124_64 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:951.23-951.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3411 uext 1 5 0 wrapper.uut.when_Pipeline_l124_70 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:963.23-963.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3412 uext 1 5 0 wrapper.uut.when_Pipeline_l124_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:829.23-829.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3413 not 1 1037
3414 or 1 3413 3146
3415 uext 1 3414 0 wrapper.uut.when_Pipeline_l151 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:965.23-965.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3416 uext 1 5 0 wrapper.uut.when_Pipeline_l151_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:969.23-969.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3417 and 1 1041 3147
3418 uext 1 3417 0 wrapper.uut.when_Pipeline_l154 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:966.23-966.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3419 and 1 3413 3147
3420 uext 1 3419 0 wrapper.uut.when_Pipeline_l154_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:968.23-968.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3421 uext 1 3118 0 wrapper.uut.when_RegFilePlugin_l63 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:751.23-751.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3422 uext 22 214 0 wrapper.uut.writeBack_DBusSimplePlugin_rspFormated ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:738.23-738.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3423 uext 22 157 0 wrapper.uut.writeBack_DBusSimplePlugin_rspShifted ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:732.23-732.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3424 uext 1 3068 0 wrapper.uut.writeBack_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:295.23-295.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3425 uext 22 34 0 wrapper.uut.writeBack_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:291.23-291.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3426 uext 22 328 0 wrapper.uut.writeBack_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:231.23-231.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3427 uext 22 139 0 wrapper.uut.writeBack_FORMAL_MEM_RDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:214.23-214.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3428 uext 25 345 0 wrapper.uut.writeBack_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:225.23-225.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3429 uext 22 398 0 wrapper.uut.writeBack_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:222.23-222.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3430 uext 25 228 0 wrapper.uut.writeBack_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:228.23-228.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3431 uext 22 319 0 wrapper.uut.writeBack_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:287.23-287.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3432 ite 1 3372 5 6
3433 ite 1 3360 3432 6
3434 ite 1 3374 5 3433
3435 ite 1 3362 3434 3433
3436 ite 1 215 3435 5
3437 ite 1 3364 3436 3435
3438 ite 1 3366 5 3437
3439 uext 1 3438 0 wrapper.uut.writeBack_FormalPlugin_haltRequest ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:460.23-460.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3440 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_1
3441 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_2
3442 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_3
3443 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_4
3444 uext 22 3064 0 wrapper.uut.writeBack_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:391.23-391.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3445 uext 23 142 0 wrapper.uut.writeBack_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:355.23-355.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3446 uext 1 216 0 wrapper.uut.writeBack_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:354.23-354.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3447 uext 22 139 0 wrapper.uut.writeBack_MEMORY_READ_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:356.23-356.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3448 uext 22 315 0 wrapper.uut.writeBack_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:390.23-390.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3449 uext 22 138 0 wrapper.uut.writeBack_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:220.23-220.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3450 uext 1 128 0 wrapper.uut.writeBack_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:317.23-317.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3451 uext 22 31 0 wrapper.uut.writeBack_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:242.23-242.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3452 uext 1 32 0 wrapper.uut.writeBack_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:271.23-271.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3453 uext 22 254 0 wrapper.uut.writeBack_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:239.23-239.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3454 uext 1 255 0 wrapper.uut.writeBack_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:260.23-260.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3455 uext 1 6 0 wrapper.uut.writeBack_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:428.23-428.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3456 uext 1 6 0 wrapper.uut.writeBack_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:429.23-429.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3457 uext 1 6 0 wrapper.uut.writeBack_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:426.23-426.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3458 uext 1 6 0 wrapper.uut.writeBack_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:425.23-425.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3459 uext 1 215 0 wrapper.uut.writeBack_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:435.23-435.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3460 uext 1 6 0 wrapper.uut.writeBack_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:433.23-433.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3461 uext 1 5 0 wrapper.uut.writeBack_arbitration_isMoving ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:434.23-434.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3462 uext 1 6 0 wrapper.uut.writeBack_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:431.23-431.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3463 uext 1 6 0 wrapper.uut.writeBack_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:432.23-432.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3464 uext 1 6 0 wrapper.uut.writeBack_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:427.23-427.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3465 ite 1 4 6 3443
3466 next 1 20 3465
3467 next 22 31 3245
3468 next 1 32 3246
3469 next 22 34 3239
3470 const 109 11111111
3471 neq 1 111 3470
3472 uext 109 3471 7
3473 add 109 111 3472
3474 const 109 00000001
3475 ite 109 4 3474 3473
3476 next 109 111 3475
3477 slice 78 984 24 0
3478 next 78 126 3477
3479 next 1 128 988
3480 next 22 138 3058
3481 next 22 139 781
3482 next 23 142 3244
3483 ite 1 751 6 740
3484 ite 1 4 6 3483
3485 next 1 215 3484
3486 next 1 216 741
3487 next 25 228 3243
3488 next 22 254 3247
3489 next 1 255 3248
3490 next 22 315 1646
3491 next 22 319 2984
3492 next 22 328 3240
3493 next 25 345 3241
3494 next 22 398 3242
3495 ite 1 3377 5 494
3496 ite 1 4 6 3495
3497 next 1 494 3496
3498 uext 648 5 63
3499 add 648 649 3498
3500 ite 648 215 3499 649
3501 const 648 0000000000000000000000000000000000000000000000000000000000000000
3502 ite 648 4 3501 3500
3503 next 648 649 3502
3504 ite 22 1037 697 2502
3505 next 22 697 3504
3506 ite 22 1037 698 2645
3507 next 22 698 3506
3508 ite 1 1037 700 2138
3509 next 1 700 3508
3510 ite 1 1037 707 3137
3511 next 1 707 3510
3512 ite 22 1037 710 2095
3513 next 22 710 3512
3514 ite 22 1037 714 863
3515 next 22 714 3514
3516 ite 1 1037 731 2260
3517 next 1 731 3516
3518 ite 1 3414 6 735
3519 ite 1 3417 862 3518
3520 ite 1 4 6 3519
3521 next 1 735 3520
3522 ite 1 1037 736 2147
3523 next 1 736 3522
3524 ite 1 751 738 776
3525 next 1 738 3524
3526 ite 1 751 740 6
3527 ite 1 3419 735 3526
3528 ite 1 4 6 3527
3529 next 1 740 3528
3530 ite 1 751 741 736
3531 next 1 741 3530
3532 ite 1 751 745 731
3533 next 1 745 3532
3534 ite 1 751 754 3159
3535 next 1 754 3534
3536 ite 1 751 755 3158
3537 next 1 755 3536
3538 ite 23 751 758 3160
3539 next 23 758 3538
3540 ite 1 751 761 2687
3541 next 1 761 3540
3542 ite 1 751 763 3229
3543 next 1 763 3542
3544 ite 22 3344 1634 784
3545 ite 22 4 30 3544
3546 next 22 784 3545
3547 ite 1 1618 6 785
3548 ite 1 1630 5 3547
3549 ite 1 3341 6 3548
3550 ite 1 4 6 3549
3551 next 1 785 3550
3552 ite 22 1070 1711 795
3553 next 22 795 3552
3554 ite 23 1070 1705 796
3555 next 23 796 3554
3556 ite 63 1070 1709 798
3557 next 63 798 3556
3558 ite 22 1070 1634 799
3559 next 22 799 3558
3560 ite 1 1070 1707 802
3561 next 1 802 3560
3562 ite 1 1070 1702 808
3563 next 1 808 3562
3564 ite 1 1629 1620 809
3565 next 1 809 3564
3566 ite 1 1654 6 813
3567 ite 1 1070 1670 3566
3568 ite 1 4 6 3567
3569 next 1 813 3568
3570 or 1 1047 1043
3571 ite 1 1066 3570 816
3572 ite 1 767 6 3571
3573 ite 1 1067 6 3572
3574 ite 1 4 6 3573
3575 next 1 816 3574
3576 ite 1 1810 1801 823
3577 ite 1 4 6 3576
3578 next 1 823 3577
3579 uext 298 2088 2
3580 sub 298 825 3579
3581 uext 298 1690 2
3582 sub 298 1071 3581
3583 ite 298 1654 3582 3580
3584 ite 298 4 299 3583
3585 next 298 825 3584
3586 concat 835 834 6
3587 ite 835 1807 3586 836
3588 next 835 836 3587
3589 ite 1 3350 6 846
3590 ite 1 1162 5 3589
3591 ite 1 3350 3590 3589
3592 ite 1 767 6 3591
3593 ite 1 1067 6 3592
3594 ite 1 4 6 3593
3595 next 1 846 3594
3596 ite 22 751 852 3205
3597 next 22 852 3596
3598 ite 22 751 853 3170
3599 next 22 853 3598
3600 ite 1 4 6 5
3601 next 1 861 3600
3602 and 1 1065 768
3603 ite 1 3146 6 862
3604 ite 1 1040 3603 3602
3605 ite 1 4 6 3604
3606 next 1 862 3605
3607 next 22 863 3105
3608 next 35 974 127
3609 ite 1 4 6 982
3610 next 1 978 3609
3611 ite 22 751 984 714
3612 next 22 984 3611
3613 ite 1 751 988 994
3614 next 1 988 3613
3615 ite 1 1037 994 3119
3616 next 1 994 3615
3617 ite 298 4 299 1696
3618 next 298 1071 3617
3619 ite 22 751 1105 2951
3620 next 22 1105 3619
3621 ite 22 3148 1127 1122
3622 ite 22 1139 1129 3621
3623 ite 22 3348 854 3622
3624 ite 22 4 30 3623
3625 next 22 1122 3624
3626 ite 1 1040 1124 1158
3627 next 1 1124 3626
3628 ite 22 1040 1129 795
3629 next 22 1129 3628
3630 ite 23 1040 1131 796
3631 next 23 1131 3630
3632 ite 1 1040 1133 1056
3633 next 1 1133 3632
3634 ite 1 1040 1135 810
3635 next 1 1135 3634
3636 ite 51 3350 1146 1141
3637 next 51 1141 3636
3638 next 1 1147 1148
3639 next 1 1154 1155
3640 ite 1 1618 5 1619
3641 ite 1 1630 6 3640
3642 ite 1 4 6 3641
3643 next 1 1619 3642
3644 ite 22 751 1646 3157
3645 next 22 1646 3644
3646 ite 1 751 1647 2933
3647 next 1 1647 3646
3648 ite 22 1040 1684 1156
3649 next 22 1684 3648
3650 ite 1 1070 1753 1698
3651 next 1 1698 3650
3652 ite 187 1070 1725 1699
3653 next 187 1699 3652
3654 sort array 187 582
3655 state 3654 wrapper.uut.IBusSimplePlugin_predictor_history
3656 read 582 3655 2096
3657 ite 582 1070 3656 1704
3658 next 582 1704 3657
3659 ite 1 4 5 6
3660 next 1 1822 3659
3661 sort array 35 22
3662 state 3661 wrapper.uut.RegFilePlugin_regFile
3663 read 22 3662 3127
3664 read 22 3662 3125
3665 next 22 2094 3664
3666 next 22 2095 3663
3667 ite 1 1037 2389 2208
3668 next 1 2389 3667
3669 ite 23 1037 2658 2398
3670 next 23 2658 3669
3671 ite 23 1037 2660 2402
3672 next 23 2660 3671
3673 ite 23 1037 2662 2412
3674 next 23 2662 3673
3675 ite 1 1037 2933 1124
3676 next 1 2933 3675
3677 ite 23 1037 2953 2486
3678 next 23 2953 3677
3679 ite 23 751 2981 2953
3680 next 23 2981 3679
3681 ite 22 751 2983 3156
3682 next 22 2983 3681
3683 ite 22 751 2986 2965
3684 next 22 2986 3683
3685 next 1 3068 3071
3686 ite 1 751 3070 3074
3687 next 1 3070 3686
3688 ite 1 1037 3073 3076
3689 next 1 3073 3688
3690 ite 22 1037 3155 1684
3691 next 22 3155 3690
3692 ite 22 1037 3156 2447
3693 next 22 3156 3692
3694 ite 22 1037 3157 1122
3695 next 22 3157 3694
3696 ite 1 1037 3158 1135
3697 next 1 3158 3696
3698 ite 1 1037 3159 1133
3699 next 1 3159 3698
3700 ite 23 1037 3160 1131
3701 next 23 3160 3700
3702 ite 22 1037 3161 2094
3703 next 22 3161 3702
3704 ite 1 1037 3162 1010
3705 next 1 3162 3704
3706 ite 1 1037 3163 1028
3707 next 1 3163 3706
3708 ite 22 751 3239 3155
3709 next 22 3239 3708
3710 ite 22 751 3240 3185
3711 next 22 3240 3710
3712 ite 25 751 3241 3189
3713 next 25 3241 3712
3714 ite 22 751 3242 728
3715 next 22 3242 3714
3716 ite 25 751 3243 3193
3717 next 25 3243 3716
3718 ite 23 751 3244 771
3719 next 23 3244 3718
3720 ite 22 751 3245 3161
3721 next 22 3245 3720
3722 ite 1 751 3246 3162
3723 next 1 3246 3722
3724 ite 22 751 3247 710
3725 next 22 3247 3724
3726 ite 1 751 3248 3163
3727 next 1 3248 3726
3728 ite 1 4 6 3438
3729 next 1 3440 3728
3730 ite 1 4 6 3440
3731 next 1 3441 3730
3732 ite 1 4 6 3441
3733 next 1 3442 3732
3734 ite 1 4 6 3442
3735 next 1 3443 3734
3736 ite 187 1826 1725 585
3737 ite 582 1826 2085 583
3738 ite 1 1826 5 6
3739 concat 23 3738 3738
3740 concat 298 3738 3739
3741 concat 25 3738 3740
3742 concat 35 3738 3741
3743 concat 864 3738 3742
3744 concat 500 3738 3743
3745 concat 109 3738 3744
3746 concat 185 3738 3745
3747 concat 187 3738 3746
3748 concat 189 3738 3747
3749 concat 39 3738 3748
3750 concat 42 3738 3749
3751 concat 45 3738 3750
3752 concat 48 3738 3751
3753 concat 51 3738 3752
3754 concat 54 3738 3753
3755 concat 57 3738 3754
3756 concat 60 3738 3755
3757 concat 63 3738 3756
3758 concat 66 3738 3757
3759 concat 69 3738 3758
3760 concat 72 3738 3759
3761 concat 75 3738 3760
3762 concat 78 3738 3761
3763 concat 81 3738 3762
3764 concat 84 3738 3763
3765 concat 27 3738 3764
3766 concat 89 3738 3765
3767 concat 92 3738 3766
3768 concat 95 3738 3767
3769 concat 22 3738 3768
3770 concat 835 3738 3769
3771 sort bitvec 34
3772 concat 3771 3738 3770
3773 sort bitvec 35
3774 concat 3773 3738 3772
3775 sort bitvec 36
3776 concat 3775 3738 3774
3777 sort bitvec 37
3778 concat 3777 3738 3776
3779 sort bitvec 38
3780 concat 3779 3738 3778
3781 sort bitvec 39
3782 concat 3781 3738 3780
3783 sort bitvec 40
3784 concat 3783 3738 3782
3785 sort bitvec 41
3786 concat 3785 3738 3784
3787 sort bitvec 42
3788 concat 3787 3738 3786
3789 sort bitvec 43
3790 concat 3789 3738 3788
3791 sort bitvec 44
3792 concat 3791 3738 3790
3793 sort bitvec 45
3794 concat 3793 3738 3792
3795 sort bitvec 46
3796 concat 3795 3738 3794
3797 sort bitvec 47
3798 concat 3797 3738 3796
3799 sort bitvec 48
3800 concat 3799 3738 3798
3801 sort bitvec 49
3802 concat 3801 3738 3800
3803 sort bitvec 50
3804 concat 3803 3738 3802
3805 sort bitvec 51
3806 concat 3805 3738 3804
3807 sort bitvec 52
3808 concat 3807 3738 3806
3809 sort bitvec 53
3810 concat 3809 3738 3808
3811 sort bitvec 54
3812 concat 3811 3738 3810
3813 concat 582 3738 3812
3814 read 582 3655 3736
3815 not 582 3813
3816 and 582 3814 3815
3817 and 582 3737 3813
3818 or 582 3817 3816
3819 write 3654 3655 3736 3818
3820 redor 1 3813
3821 ite 3654 3820 3819 3655
3822 next 3654 3655 3821 wrapper.uut.IBusSimplePlugin_predictor_history ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1023.14-1023.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3823 ite 35 1824 3263 580
3824 ite 22 1824 3265 578
3825 ite 1 1824 5 6
3826 concat 23 3825 3825
3827 concat 298 3825 3826
3828 concat 25 3825 3827
3829 concat 35 3825 3828
3830 concat 864 3825 3829
3831 concat 500 3825 3830
3832 concat 109 3825 3831
3833 concat 185 3825 3832
3834 concat 187 3825 3833
3835 concat 189 3825 3834
3836 concat 39 3825 3835
3837 concat 42 3825 3836
3838 concat 45 3825 3837
3839 concat 48 3825 3838
3840 concat 51 3825 3839
3841 concat 54 3825 3840
3842 concat 57 3825 3841
3843 concat 60 3825 3842
3844 concat 63 3825 3843
3845 concat 66 3825 3844
3846 concat 69 3825 3845
3847 concat 72 3825 3846
3848 concat 75 3825 3847
3849 concat 78 3825 3848
3850 concat 81 3825 3849
3851 concat 84 3825 3850
3852 concat 27 3825 3851
3853 concat 89 3825 3852
3854 concat 92 3825 3853
3855 concat 95 3825 3854
3856 concat 22 3825 3855
3857 read 22 3662 3823
3858 not 22 3856
3859 and 22 3857 3858
3860 and 22 3824 3856
3861 or 22 3860 3859
3862 write 3661 3662 3823 3861
3863 redor 1 3856
3864 ite 3661 3863 3862 3662
3865 next 3661 3662 3864 wrapper.uut.RegFilePlugin_regFile ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1024.14-1024.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3866 or 1 122 135
3867 or 1 225 234
3868 or 1 251 271
3869 or 1 283 286
3870 or 1 296 313
3871 or 1 325 342
3872 or 1 356 369
3873 or 1 382 395
3874 or 1 406 416
3875 or 1 426 436
3876 or 1 448 460
3877 or 1 472 484
3878 or 1 3866 3867
3879 or 1 3868 3869
3880 or 1 3870 3871
3881 or 1 3872 3873
3882 or 1 3874 3875
3883 or 1 3876 3877
3884 or 1 3878 3879
3885 or 1 3880 3881
3886 or 1 3882 3883
3887 or 1 3884 3885
3888 or 1 3886 491
3889 or 1 3887 3888
3890 bad 3889
; end of yosys output
