// Seed: 3741824180
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    output supply0 id_6,
    output tri1 id_7,
    input supply0 id_8,
    output uwire id_9,
    input supply0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input supply1 id_13
);
  wire id_15;
  module_0();
  wire id_16;
endmodule
module module_0 (
    output tri id_0,
    input tri id_1,
    output tri0 id_2,
    input wor id_3,
    output tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input uwire id_8,
    output wire module_2,
    output wire id_10,
    input tri1 id_11,
    output tri1 id_12,
    output supply1 id_13,
    output wand id_14,
    input tri1 id_15,
    output wand id_16,
    input tri id_17
);
  wire id_19;
  module_0();
endmodule
