// Seed: 3676266820
module module_0 (
    output supply0 id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri0 id_3
);
  id_5(
      .id_0(1 == id_3), .id_1(id_0), .id_2(id_1++), .id_3(id_2), .id_4({1{1}})
  );
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    output uwire id_5,
    output uwire id_6,
    output supply0 id_7,
    output tri id_8
);
  module_0(
      id_7, id_8, id_1, id_0
  );
  assign id_5 = 1;
  wire id_10;
  wire id_11;
endmodule
