

================================================================
== Vitis HLS Report for 'rx_process_exh_64_s'
================================================================
* Date:           Tue Aug 15 18:30:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.622 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  32.000 ns|  32.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2965|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     199|      68|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     336|    -|
|Register         |        -|     -|    1850|     352|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|    2049|    3721|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |mul_33ns_35ns_66_3_1_U43  |mul_33ns_35ns_66_3_1  |        0|   3|  199|  68|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |Total                     |                      |        0|   3|  199|  68|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln58_fu_490_p2                |         +|   0|  0|   30|          23|           7|
    |add_ln67_1_fu_633_p2              |         +|   0|  0|   23|          16|           1|
    |add_ln67_fu_784_p2                |         +|   0|  0|   23|          16|           1|
    |ret_V_fu_728_p2                   |         +|   0|  0|   40|          33|          11|
    |and_ln368_3_fu_594_p2             |       and|   0|  0|  128|         128|         128|
    |and_ln368_4_fu_600_p2             |       and|   0|  0|  128|         128|         128|
    |and_ln368_fu_539_p2               |       and|   0|  0|  128|         128|         128|
    |ap_condition_315                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_373                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_406                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_488                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_490                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_502                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_529                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_540                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op12_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op144_write_state4   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op157_write_state4   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op167_write_state4   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op171_write_state6   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op174_write_state6   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op178_write_state6   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op184_write_state6   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op189_write_state6   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op21_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op31_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op40_read_state1     |       and|   0|  0|    2|           1|           1|
    |grp_nbreadreq_fu_164_p3           |       and|   0|  0|    2|           1|           0|
    |tmp_i_nbreadreq_fu_178_p3         |       and|   0|  0|    2|           1|           0|
    |empty_149_fu_656_p2               |      icmp|   0|  0|   18|          32|           5|
    |empty_150_fu_661_p2               |      icmp|   0|  0|   18|          32|           4|
    |icmp_ln1019_fu_850_p2             |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln140_fu_428_p2              |      icmp|   0|  0|   18|          32|           5|
    |icmp_ln58_fu_506_p2               |      icmp|   0|  0|   13|          16|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |        or|   0|  0|    2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5  |        or|   0|  0|    2|           1|           1|
    |empty_151_fu_666_p2               |        or|   0|  0|    2|           1|           1|
    |p_Result_3_fu_554_p2              |        or|   0|  0|  128|         128|         128|
    |p_Result_4_fu_606_p2              |        or|   0|  0|  128|         128|         128|
    |p_Result_5_fu_612_p3              |    select|   0|  0|  128|           1|         128|
    |shl_ln368_4_fu_548_p2             |       shl|   0|  0|  423|         128|         128|
    |shl_ln368_5_fu_576_p2             |       shl|   0|  0|  423|         128|         128|
    |shl_ln368_6_fu_582_p2             |       shl|   0|  0|  423|           2|         128|
    |shl_ln368_fu_527_p2               |       shl|   0|  0|  423|          64|         128|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln368_2_fu_588_p2             |       xor|   0|  0|  128|         128|           2|
    |xor_ln368_fu_533_p2               |       xor|   0|  0|  128|         128|           2|
    |xor_ln58_fu_620_p2                |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 2965|        1450|        1350|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                                 |   9|          2|    1|          2|
    |ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_344_p4          |   9|          2|   16|         32|
    |ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_379_p4          |   9|          2|   16|         32|
    |ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4       |  13|          3|    1|          3|
    |ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_355_p4       |   9|          2|    1|          2|
    |ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_367_p4        |   9|          2|    1|          2|
    |ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4        |  13|          3|    1|          3|
    |ap_phi_mux_rdmaHeader_idx_flag_1_i_phi_fu_288_p4        |   9|          2|    1|          2|
    |ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_253_p4         |   9|          2|   16|         32|
    |ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_300_p4         |   9|          2|   16|         32|
    |ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4      |  13|          3|    1|          3|
    |ap_phi_mux_rdmaHeader_ready_flag_2_i_phi_fu_264_p4      |   9|          2|    1|          2|
    |ap_phi_mux_rdmaHeader_ready_new_2_i_phi_fu_276_p4       |   9|          2|    1|          2|
    |ap_phi_mux_storemerge1_i_phi_fu_218_p6                  |  17|          4|    2|          8|
    |ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375      |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296     |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_empty_reg_318                      |  13|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_p_Val2_4_reg_308                   |  13|          3|  128|        384|
    |ap_phi_reg_pp0_iter4_p_Val2_3_reg_387                   |  13|          3|   32|         96|
    |rx_exh2dropFifo_blk_n                                   |   9|          2|    1|          2|
    |rx_exh2drop_MetaFifo_blk_n                              |   9|          2|    1|          2|
    |rx_exh2drop_MetaFifo_din                                |  17|          4|  241|        964|
    |rx_exhMetaFifo_blk_n                                    |   9|          2|    1|          2|
    |rx_exhMetaFifo_din                                      |  17|          4|   23|         92|
    |rx_ibh2exh_MetaFifo_blk_n                               |   9|          2|    1|          2|
    |rx_shift2exhFifo_blk_n                                  |   9|          2|    1|          2|
    |state_1                                                 |   9|          2|    2|          4|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   | 336|         76|  544|       1784|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                          |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |ackHeader_header_V                                      |   32|   0|   32|          0|
    |ackHeader_idx                                           |   16|   0|   16|          0|
    |ackHeader_ready                                         |    1|   0|    1|          0|
    |ap_CS_fsm                                               |    1|   0|    1|          0|
    |ap_done_reg                                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                 |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375      |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351   |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363    |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_318                      |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_3_reg_387                   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_4_reg_308                   |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284    |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296     |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272   |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_ackHeader_idx_new_1_i_reg_375      |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_ackHeader_ready_flag_1_i_reg_351   |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_ackHeader_ready_new_1_i_reg_363    |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_318                      |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_3_reg_387                   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_4_reg_308                   |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter3_ackHeader_idx_new_1_i_reg_375      |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_ackHeader_ready_flag_1_i_reg_351   |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_ackHeader_ready_new_1_i_reg_363    |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_p_Val2_3_reg_387                   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_p_Val2_3_reg_387                   |   32|   0|   32|          0|
    |currWord_data_V_reg_896                                 |   64|   0|   64|          0|
    |currWord_last_V_12_reg_910                              |    1|   0|    1|          0|
    |currWord_last_V_13_reg_902                              |    1|   0|    1|          0|
    |empty_151_reg_954                                       |    1|   0|    1|          0|
    |empty_reg_318                                           |    1|   0|    1|          0|
    |icmp_ln140_reg_914                                      |    1|   0|    1|          0|
    |metaWritten_1                                           |    1|   0|    1|          0|
    |metaWritten_1_load_reg_950                              |    1|   0|    1|          0|
    |opCode                                                  |   32|   0|   32|          0|
    |opCode_load_reg_886                                     |   32|   0|   32|          0|
    |opCode_load_reg_886_pp0_iter1_reg                       |   32|   0|   32|          0|
    |p_Val2_3_reg_387                                        |   32|   0|   32|          0|
    |p_Val2_4_reg_308                                        |  128|   0|  128|          0|
    |rdmaHeader_header_V                                     |  128|   0|  128|          0|
    |rdmaHeader_idx                                          |   16|   0|   16|          0|
    |rdmaHeader_ready                                        |    1|   0|    1|          0|
    |reg_405                                                 |  128|   0|  128|          0|
    |state_1                                                 |    2|   0|    2|          0|
    |state_1_load_reg_882                                    |    2|   0|    2|          0|
    |tmp_21_i_reg_918                                        |    1|   0|    1|          0|
    |tmp_22_i_reg_892                                        |    1|   0|    1|          0|
    |tmp_i_148_reg_906                                       |    1|   0|    1|          0|
    |tmp_i_reg_925                                           |    1|   0|    1|          0|
    |tmp_i_reg_925_pp0_iter1_reg                             |    1|   0|    1|          0|
    |tmp_reg_976                                             |   22|   0|   22|          0|
    |currWord_last_V_12_reg_910                              |   64|  32|    1|          0|
    |empty_151_reg_954                                       |   64|  32|    1|          0|
    |empty_reg_318                                           |   64|  32|    1|          0|
    |icmp_ln140_reg_914                                      |   64|  32|    1|          0|
    |metaWritten_1_load_reg_950                              |   64|  32|    1|          0|
    |p_Val2_4_reg_308                                        |   64|  32|  128|          0|
    |reg_405                                                 |   64|  32|  128|          0|
    |state_1_load_reg_882                                    |   64|  32|    2|          0|
    |tmp_21_i_reg_918                                        |   64|  32|    1|          0|
    |tmp_22_i_reg_892                                        |   64|  32|    1|          0|
    |tmp_i_148_reg_906                                       |   64|  32|    1|          0|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                   | 1850| 352| 1412|          0|
    +--------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|    rx_process_exh<64>|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|    rx_process_exh<64>|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|    rx_process_exh<64>|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|    rx_process_exh<64>|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|    rx_process_exh<64>|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|    rx_process_exh<64>|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|    rx_process_exh<64>|  return value|
|rx_shift2exhFifo_dout                |   in|  128|     ap_fifo|      rx_shift2exhFifo|       pointer|
|rx_shift2exhFifo_num_data_valid      |   in|    2|     ap_fifo|      rx_shift2exhFifo|       pointer|
|rx_shift2exhFifo_fifo_cap            |   in|    2|     ap_fifo|      rx_shift2exhFifo|       pointer|
|rx_shift2exhFifo_empty_n             |   in|    1|     ap_fifo|      rx_shift2exhFifo|       pointer|
|rx_shift2exhFifo_read                |  out|    1|     ap_fifo|      rx_shift2exhFifo|       pointer|
|rx_ibh2exh_MetaFifo_dout             |   in|   32|     ap_fifo|   rx_ibh2exh_MetaFifo|       pointer|
|rx_ibh2exh_MetaFifo_num_data_valid   |   in|    2|     ap_fifo|   rx_ibh2exh_MetaFifo|       pointer|
|rx_ibh2exh_MetaFifo_fifo_cap         |   in|    2|     ap_fifo|   rx_ibh2exh_MetaFifo|       pointer|
|rx_ibh2exh_MetaFifo_empty_n          |   in|    1|     ap_fifo|   rx_ibh2exh_MetaFifo|       pointer|
|rx_ibh2exh_MetaFifo_read             |  out|    1|     ap_fifo|   rx_ibh2exh_MetaFifo|       pointer|
|rx_exh2dropFifo_din                  |  out|  128|     ap_fifo|       rx_exh2dropFifo|       pointer|
|rx_exh2dropFifo_num_data_valid       |   in|    6|     ap_fifo|       rx_exh2dropFifo|       pointer|
|rx_exh2dropFifo_fifo_cap             |   in|    6|     ap_fifo|       rx_exh2dropFifo|       pointer|
|rx_exh2dropFifo_full_n               |   in|    1|     ap_fifo|       rx_exh2dropFifo|       pointer|
|rx_exh2dropFifo_write                |  out|    1|     ap_fifo|       rx_exh2dropFifo|       pointer|
|rx_exhMetaFifo_din                   |  out|   23|     ap_fifo|        rx_exhMetaFifo|       pointer|
|rx_exhMetaFifo_num_data_valid        |   in|    2|     ap_fifo|        rx_exhMetaFifo|       pointer|
|rx_exhMetaFifo_fifo_cap              |   in|    2|     ap_fifo|        rx_exhMetaFifo|       pointer|
|rx_exhMetaFifo_full_n                |   in|    1|     ap_fifo|        rx_exhMetaFifo|       pointer|
|rx_exhMetaFifo_write                 |  out|    1|     ap_fifo|        rx_exhMetaFifo|       pointer|
|rx_exh2drop_MetaFifo_din             |  out|  241|     ap_fifo|  rx_exh2drop_MetaFifo|       pointer|
|rx_exh2drop_MetaFifo_num_data_valid  |   in|    4|     ap_fifo|  rx_exh2drop_MetaFifo|       pointer|
|rx_exh2drop_MetaFifo_fifo_cap        |   in|    4|     ap_fifo|  rx_exh2drop_MetaFifo|       pointer|
|rx_exh2drop_MetaFifo_full_n          |   in|    1|     ap_fifo|  rx_exh2drop_MetaFifo|       pointer|
|rx_exh2drop_MetaFifo_write           |  out|    1|     ap_fifo|  rx_exh2drop_MetaFifo|       pointer|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.03>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_1_load = load i2 %state_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:105]   --->   Operation 7 'load' 'state_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%opCode_load = load i32 %opCode" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 8 'load' 'opCode_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%switch_ln105 = switch i2 %state_1_load, void %sw.bb.i, i2 3, void %sw.bb58.i, i2 1, void %sw.bb11.i, i2 2, void %sw.bb27.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:105]   --->   Operation 9 'switch' 'switch_ln105' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_22_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_shift2exhFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:159]   --->   Operation 10 'nbreadreq' 'tmp_22_i' <Predicate = (state_1_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %tmp_22_i, void %if.end57.i, void %if.then29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:159]   --->   Operation 11 'br' 'br_ln159' <Predicate = (state_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.33ns)   --->   "%rx_shift2exhFifo_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_shift2exhFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:161]   --->   Operation 12 'read' 'rx_shift2exhFifo_read_2' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i128 %rx_shift2exhFifo_read_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:161]   --->   Operation 13 'trunc' 'currWord_data_V' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%currWord_last_V_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_shift2exhFifo_read_2, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:161]   --->   Operation 14 'bitselect' 'currWord_last_V_13' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%store_ln192 = store i2 0, i2 %state_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:192]   --->   Operation 15 'store' 'store_ln192' <Predicate = (state_1_load == 2 & tmp_22_i & currWord_last_V_13)> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%br_ln193 = br void %if.end56.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:193]   --->   Operation 16 'br' 'br_ln193' <Predicate = (state_1_load == 2 & tmp_22_i & currWord_last_V_13)> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln194 = br void %if.end57.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:194]   --->   Operation 17 'br' 'br_ln194' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln195 = br void %rx_process_exh<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:195]   --->   Operation 18 'br' 'br_ln195' <Predicate = (state_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i_148 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_shift2exhFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:133]   --->   Operation 19 'nbreadreq' 'tmp_i_148' <Predicate = (state_1_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %tmp_i_148, void %if.end26.i, void %if.then13.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:133]   --->   Operation 20 'br' 'br_ln133' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.33ns)   --->   "%rx_shift2exhFifo_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_shift2exhFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:135]   --->   Operation 21 'read' 'rx_shift2exhFifo_read_1' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%currWord_last_V_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_shift2exhFifo_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:135]   --->   Operation 22 'bitselect' 'currWord_last_V_12' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.26ns)   --->   "%icmp_ln140 = icmp_eq  i32 %opCode_load, i32 17" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 23 'icmp' 'icmp_ln140' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %if.then16.i, void %if.end17.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 24 'br' 'br_ln140' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.84ns)   --->   "%store_ln154 = store i2 0, i2 %state_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:154]   --->   Operation 25 'store' 'store_ln154' <Predicate = (state_1_load == 1 & tmp_i_148 & currWord_last_V_12)> <Delay = 0.84>
ST_1 : Operation 26 [1/1] (0.84ns)   --->   "%br_ln155 = br void %if.end25.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:155]   --->   Operation 26 'br' 'br_ln155' <Predicate = (state_1_load == 1 & tmp_i_148 & currWord_last_V_12)> <Delay = 0.84>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln156 = br void %if.end26.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 27 'br' 'br_ln156' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln157 = br void %rx_process_exh<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:157]   --->   Operation 28 'br' 'br_ln157' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_21_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_shift2exhFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:233]   --->   Operation 29 'nbreadreq' 'tmp_21_i' <Predicate = (state_1_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %tmp_21_i, void %if.end72.i, void %if.then60.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:233]   --->   Operation 30 'br' 'br_ln233' <Predicate = (state_1_load == 3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.33ns)   --->   "%rx_shift2exhFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_shift2exhFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:235]   --->   Operation 31 'read' 'rx_shift2exhFifo_read' <Predicate = (state_1_load == 3 & tmp_21_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_shift2exhFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:235]   --->   Operation 32 'bitselect' 'currWord_last_V' <Predicate = (state_1_load == 3 & tmp_21_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %currWord_last_V, void %if.end71.i, void %if.then70.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:246]   --->   Operation 33 'br' 'br_ln246' <Predicate = (state_1_load == 3 & tmp_21_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%store_ln248 = store i2 0, i2 %state_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:248]   --->   Operation 34 'store' 'store_ln248' <Predicate = (state_1_load == 3 & tmp_21_i & currWord_last_V)> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln249 = br void %if.end71.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:249]   --->   Operation 35 'br' 'br_ln249' <Predicate = (state_1_load == 3 & tmp_21_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln250 = br void %if.end72.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:250]   --->   Operation 36 'br' 'br_ln250' <Predicate = (state_1_load == 3 & tmp_21_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln251 = br void %rx_process_exh<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:251]   --->   Operation 37 'br' 'br_ln251' <Predicate = (state_1_load == 3)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %rx_ibh2exh_MetaFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:108]   --->   Operation 38 'nbreadreq' 'tmp_i' <Predicate = (state_1_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %tmp_i, void %if.end10.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:108]   --->   Operation 39 'br' 'br_ln108' <Predicate = (state_1_load == 0)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.33ns)   --->   "%rx_ibh2exh_MetaFifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %rx_ibh2exh_MetaFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:110]   --->   Operation 40 'read' 'rx_ibh2exh_MetaFifo_read' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln110 = store i32 %rx_ibh2exh_MetaFifo_read, i32 %opCode" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:110]   --->   Operation 41 'store' 'store_ln110' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.85ns)   --->   "%switch_ln49 = switch i32 %rx_ibh2exh_MetaFifo_read, void %if.end9.i, i32 16, void %if.then5.critedge.i, i32 13, void %if.then5.critedge.i, i32 15, void %if.then5.critedge.i, i32 17, void %if.then5.critedge.i, i32 10, void %if.then7.critedge.i, i32 6, void %if.then7.critedge.i, i32 24, void %if.then7.critedge.i, i32 25, void %if.then7.critedge.i, i32 12, void %if.then7.critedge.i, i32 29, void %if.then7.critedge.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp:49]   --->   Operation 42 'switch' 'switch_ln49' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.85>
ST_1 : Operation 43 [1/1] (0.85ns)   --->   "%br_ln119 = br void %if.end9.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:119]   --->   Operation 43 'br' 'br_ln119' <Predicate = (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 29) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 12) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 25) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 24) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 6) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 10)> <Delay = 0.85>
ST_1 : Operation 44 [1/1] (0.85ns)   --->   "%br_ln115 = br void %if.end9.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:115]   --->   Operation 44 'br' 'br_ln115' <Predicate = (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 17) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 15) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 13) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 16)> <Delay = 0.85>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%storemerge1_i = phi i2 1, void %if.then5.critedge.i, i2 2, void %if.then7.critedge.i, i2 3, void %if.then.i"   --->   Operation 45 'phi' 'storemerge1_i' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.84ns)   --->   "%store_ln114 = store i2 %storemerge1_i, i2 %state_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:114]   --->   Operation 46 'store' 'store_ln114' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.84>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln130 = br void %if.end10.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:130]   --->   Operation 47 'br' 'br_ln130' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln131 = br void %rx_process_exh<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:131]   --->   Operation 48 'br' 'br_ln131' <Predicate = (state_1_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.73>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%rdmaHeader_ready_load = load i1 %rdmaHeader_ready" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:55]   --->   Operation 49 'load' 'rdmaHeader_ready_load' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_load = load i16 %rdmaHeader_idx" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 50 'load' 'rdmaHeader_idx_load' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i128 %rdmaHeader_header_V"   --->   Operation 51 'load' 'p_Val2_2' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.84ns)   --->   "%br_ln55 = br i1 %rdmaHeader_ready_load, void %if.end.i233.i_ifconv, void %_ZN12packetHeaderILi64ELi128EE9parseWordER7ap_uintILi64EE.exit.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:55]   --->   Operation 52 'br' 'br_ln55' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.84>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i16 %rdmaHeader_idx_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 53 'trunc' 'trunc_ln58' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i16 %rdmaHeader_idx_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 54 'trunc' 'trunc_ln58_1' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln58_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %rdmaHeader_idx_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 55 'bitconcatenate' 'shl_ln58_1' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i22 %shl_ln58_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 56 'zext' 'zext_ln58' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.38ns)   --->   "%add_ln58 = add i23 %zext_ln58, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 57 'add' 'add_ln58' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %add_ln58, i32 7, i32 22" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 58 'partselect' 'tmp_16' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.18ns)   --->   "%icmp_ln58 = icmp_eq  i16 %tmp_16, i16 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 59 'icmp' 'icmp_ln58' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%zext_ln186 = zext i64 %currWord_data_V"   --->   Operation 60 'zext' 'zext_ln186' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln58_1, i6 0"   --->   Operation 61 'bitconcatenate' 'tmp_18' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i7 %tmp_18"   --->   Operation 62 'zext' 'zext_ln368' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%shl_ln368 = shl i128 18446744073709551615, i128 %zext_ln368"   --->   Operation 63 'shl' 'shl_ln368' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%xor_ln368 = xor i128 %shl_ln368, i128 340282366920938463463374607431768211455"   --->   Operation 64 'xor' 'xor_ln368' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln368 = and i128 %p_Val2_2, i128 %xor_ln368"   --->   Operation 65 'and' 'and_ln368' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%zext_ln368_3 = zext i64 %currWord_data_V"   --->   Operation 66 'zext' 'zext_ln368_3' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%shl_ln368_4 = shl i128 %zext_ln368_3, i128 %zext_ln368"   --->   Operation 67 'shl' 'shl_ln368_4' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.35ns) (out node of the LUT)   --->   "%p_Result_3 = or i128 %and_ln368, i128 %shl_ln368_4"   --->   Operation 68 'or' 'p_Result_3' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln58, i6 0"   --->   Operation 69 'bitconcatenate' 'tmp_19' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%zext_ln368_4 = zext i7 %tmp_19"   --->   Operation 70 'zext' 'zext_ln368_4' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln368_5 = zext i7 %tmp_19"   --->   Operation 71 'zext' 'zext_ln368_5' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%shl_ln368_5 = shl i128 %zext_ln186, i128 %zext_ln368_4"   --->   Operation 72 'shl' 'shl_ln368_5' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%shl_ln368_6 = shl i128 340282366920938463463374607431768211455, i128 %zext_ln368_5"   --->   Operation 73 'shl' 'shl_ln368_6' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 1.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%xor_ln368_2 = xor i128 %shl_ln368_6, i128 340282366920938463463374607431768211455"   --->   Operation 74 'xor' 'xor_ln368_2' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%and_ln368_3 = and i128 %p_Val2_2, i128 %xor_ln368_2"   --->   Operation 75 'and' 'and_ln368_3' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%and_ln368_4 = and i128 %shl_ln368_5, i128 %shl_ln368_6"   --->   Operation 76 'and' 'and_ln368_4' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.35ns) (out node of the LUT)   --->   "%p_Result_4 = or i128 %and_ln368_3, i128 %and_ln368_4"   --->   Operation 77 'or' 'p_Result_4' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.67ns) (out node of the LUT)   --->   "%p_Result_5 = select i1 %icmp_ln58, i128 %p_Result_3, i128 %p_Result_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 78 'select' 'p_Result_5' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.67> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.48ns)   --->   "%xor_ln58 = xor i1 %icmp_ln58, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 79 'xor' 'xor_ln58' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln368 = store i128 %p_Result_5, i128 %rdmaHeader_header_V"   --->   Operation 80 'store' 'store_ln368' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.30ns)   --->   "%add_ln67_1 = add i16 %rdmaHeader_idx_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 81 'add' 'add_ln67_1' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.84ns)   --->   "%br_ln73 = br void %_ZN12packetHeaderILi64ELi128EE9parseWordER7ap_uintILi64EE.exit.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:73]   --->   Operation 82 'br' 'br_ln73' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.84>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%rdmaHeader_ready_flag_1_i = phi i1 0, void %if.then29.i, i1 %xor_ln58, void %if.end.i233.i_ifconv" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 83 'phi' 'rdmaHeader_ready_flag_1_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_flag_0_i = phi i1 0, void %if.then29.i, i1 1, void %if.end.i233.i_ifconv"   --->   Operation 84 'phi' 'rdmaHeader_idx_flag_0_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_new_0_i = phi i16 0, void %if.then29.i, i16 %add_ln67_1, void %if.end.i233.i_ifconv" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 85 'phi' 'rdmaHeader_idx_new_0_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.84ns)   --->   "%br_ln189 = br i1 %currWord_last_V_13, void %if.end56.i, void %if.then55.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:189]   --->   Operation 86 'br' 'br_ln189' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.84>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%rdmaHeader_ready_flag_2_i = phi i1 1, void %if.then55.i, i1 %rdmaHeader_ready_flag_1_i, void %if.end51.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 87 'phi' 'rdmaHeader_ready_flag_2_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%rdmaHeader_ready_new_2_i = phi i1 0, void %if.then55.i, i1 1, void %if.end51.i"   --->   Operation 88 'phi' 'rdmaHeader_ready_new_2_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_flag_1_i = phi i1 1, void %if.then55.i, i1 %rdmaHeader_idx_flag_0_i, void %if.end51.i"   --->   Operation 89 'phi' 'rdmaHeader_idx_flag_1_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_new_1_i = phi i16 0, void %if.then55.i, i16 %rdmaHeader_idx_new_0_i, void %if.end51.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 90 'phi' 'rdmaHeader_idx_new_1_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rdmaHeader_idx_flag_1_i, void %if.end56.new5.i, void %mergeST4.i"   --->   Operation 91 'br' 'br_ln0' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %rdmaHeader_idx_new_1_i, i16 %rdmaHeader_idx" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 92 'store' 'store_ln67' <Predicate = (state_1_load == 2 & tmp_22_i & rdmaHeader_idx_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end56.new5.i"   --->   Operation 93 'br' 'br_ln0' <Predicate = (state_1_load == 2 & tmp_22_i & rdmaHeader_idx_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %rdmaHeader_ready_flag_2_i, void %if.end56.new.i, void %mergeST3.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 94 'br' 'br_ln58' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %rdmaHeader_ready_new_2_i, i1 %rdmaHeader_ready" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:65]   --->   Operation 95 'store' 'store_ln65' <Predicate = (state_1_load == 2 & tmp_22_i & rdmaHeader_ready_flag_2_i)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end56.new.i"   --->   Operation 96 'br' 'br_ln0' <Predicate = (state_1_load == 2 & tmp_22_i & rdmaHeader_ready_flag_2_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.62>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:79]   --->   Operation 117 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%metaWritten_1_load = load i1 %metaWritten_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:144]   --->   Operation 118 'load' 'metaWritten_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i128 %p_Val2_2, void %if.then29.i, i128 %p_Result_5, void %if.end.i233.i_ifconv"   --->   Operation 119 'phi' 'p_Val2_4' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%empty = phi i1 1, void %if.then29.i, i1 %xor_ln58, void %if.end.i233.i_ifconv" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 120 'phi' 'empty' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %metaWritten_1_load, void %if.end32.i, void %if.then31.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:164]   --->   Operation 121 'br' 'br_ln164' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty, void %if.end51.i, void %if.then34.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:169]   --->   Operation 122 'br' 'br_ln169' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %metaWritten_1_load, void %if.then35.i, void %if.end47.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:171]   --->   Operation 123 'br' 'br_ln171' <Predicate = (state_1_load == 2 & tmp_22_i & empty)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.26ns)   --->   "%empty_149 = icmp_eq  i32 %opCode_load, i32 29" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 124 'icmp' 'empty_149' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (1.26ns)   --->   "%empty_150 = icmp_eq  i32 %opCode_load, i32 12" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 125 'icmp' 'empty_150' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.48ns)   --->   "%empty_151 = or i1 %empty_150, i1 %empty_149" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 126 'or' 'empty_151' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %empty_151, void %if.else43.i, void %if.then38.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 127 'br' 'br_ln140' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_25_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_4, i32 120, i32 127"   --->   Operation 128 'partselect' 'tmp_25_i' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_26_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_4, i32 112, i32 119"   --->   Operation 129 'partselect' 'tmp_26_i' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_27_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_4, i32 104, i32 111"   --->   Operation 130 'partselect' 'tmp_27_i' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_28_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_4, i32 96, i32 103"   --->   Operation 131 'partselect' 'tmp_28_i' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_28_i, i8 %tmp_27_i, i8 %tmp_26_i, i8 %tmp_25_i"   --->   Operation 132 'bitconcatenate' 'p_Result_s' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i32 %p_Result_s"   --->   Operation 133 'zext' 'zext_ln1495' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.51ns)   --->   "%ret_V = add i33 %zext_ln1495, i33 1407"   --->   Operation 134 'add' 'ret_V' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i33 %ret_V"   --->   Operation 135 'zext' 'zext_ln1513' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 136 [3/3] (4.10ns)   --->   "%mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316"   --->   Operation 136 'mul' 'mul_ln1513' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.84ns)   --->   "%store_ln182 = store i1 1, i1 %metaWritten_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:182]   --->   Operation 137 'store' 'store_ln182' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 0.84>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln188 = br void %if.end51.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:188]   --->   Operation 138 'br' 'br_ln188' <Predicate = (state_1_load == 2 & tmp_22_i & empty)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %metaWritten_1_load, void %if.then18.i, void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:144]   --->   Operation 139 'br' 'br_ln144' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.84ns)   --->   "%store_ln148 = store i1 1, i1 %metaWritten_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:148]   --->   Operation 140 'store' 'store_ln148' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.84>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %metaWritten_1_load, void %if.then63.i, void %if.end66.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:240]   --->   Operation 141 'br' 'br_ln240' <Predicate = (state_1_load == 3 & tmp_21_i)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.84ns)   --->   "%store_ln244 = store i1 1, i1 %metaWritten_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:244]   --->   Operation 142 'store' 'store_ln244' <Predicate = (state_1_load == 3 & !metaWritten_1_load & tmp_21_i)> <Delay = 0.84>
ST_3 : Operation 143 [1/1] (0.84ns)   --->   "%store_ln111 = store i1 0, i1 %metaWritten_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:111]   --->   Operation 143 'store' 'store_ln111' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.84>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 144 [1/1] (2.33ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_exh2dropFifo, i128 %rx_shift2exhFifo_read_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:166]   --->   Operation 144 'write' 'write_ln166' <Predicate = (state_1_load == 2 & tmp_22_i & metaWritten_1_load)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln167 = br void %if.end32.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:167]   --->   Operation 145 'br' 'br_ln167' <Predicate = (state_1_load == 2 & tmp_22_i & metaWritten_1_load)> <Delay = 0.00>
ST_4 : Operation 146 [2/3] (4.10ns)   --->   "%mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316"   --->   Operation 146 'mul' 'mul_ln1513' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%ackHeader_ready_load = load i1 %ackHeader_ready" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:55]   --->   Operation 147 'load' 'ackHeader_ready_load' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%ackHeader_idx_load = load i16 %ackHeader_idx" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 148 'load' 'ackHeader_idx_load' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%p_Val2_s = load i32 %ackHeader_header_V"   --->   Operation 149 'load' 'p_Val2_s' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.84ns)   --->   "%br_ln55 = br i1 %ackHeader_ready_load, void %if.end.i.i, void %if.then15.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:55]   --->   Operation 150 'br' 'br_ln55' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.84>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i128 %rx_shift2exhFifo_read_1"   --->   Operation 151 'trunc' 'tmp_20' <Predicate = (state_1_load == 1 & tmp_i_148 & !ackHeader_ready_load)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (1.30ns)   --->   "%add_ln67 = add i16 %ackHeader_idx_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 152 'add' 'add_ln67' <Predicate = (state_1_load == 1 & tmp_i_148 & !ackHeader_ready_load)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln368 = store i32 %tmp_20, i32 %ackHeader_header_V"   --->   Operation 153 'store' 'store_ln368' <Predicate = (state_1_load == 1 & tmp_i_148 & !ackHeader_ready_load)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.84ns)   --->   "%br_ln0 = br void %if.then15.i"   --->   Operation 154 'br' 'br_ln0' <Predicate = (state_1_load == 1 & tmp_i_148 & !ackHeader_ready_load)> <Delay = 0.84>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%ackHeader_ready_flag_0_i = phi i1 0, void %if.then13.i, i1 1, void %if.end.i.i"   --->   Operation 155 'phi' 'ackHeader_ready_flag_0_i' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%ackHeader_idx_new_0_i = phi i16 0, void %if.then13.i, i16 %add_ln67, void %if.end.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 156 'phi' 'ackHeader_idx_new_0_i' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (2.33ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_exh2dropFifo, i128 %rx_shift2exhFifo_read_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:142]   --->   Operation 157 'write' 'write_ln142' <Predicate = (state_1_load == 1 & tmp_i_148 & !icmp_ln140)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln143 = br void %if.end17.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:143]   --->   Operation 158 'br' 'br_ln143' <Predicate = (state_1_load == 1 & tmp_i_148 & !icmp_ln140)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.84ns)   --->   "%br_ln151 = br i1 %currWord_last_V_12, void %if.end25.i, void %if.then24.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:151]   --->   Operation 159 'br' 'br_ln151' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.84>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%ackHeader_ready_flag_1_i = phi i1 1, void %if.then24.i, i1 %ackHeader_ready_flag_0_i, void %if.end22.i"   --->   Operation 160 'phi' 'ackHeader_ready_flag_1_i' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%ackHeader_ready_new_1_i = phi i1 0, void %if.then24.i, i1 1, void %if.end22.i"   --->   Operation 161 'phi' 'ackHeader_ready_new_1_i' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%ackHeader_idx_new_1_i = phi i16 0, void %if.then24.i, i16 %ackHeader_idx_new_0_i, void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 162 'phi' 'ackHeader_idx_new_1_i' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %ackHeader_ready_flag_1_i, void %if.end25.new.i, void %mergeST1.i"   --->   Operation 163 'br' 'br_ln0' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %ackHeader_idx_new_1_i, i16 %ackHeader_idx" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 164 'store' 'store_ln67' <Predicate = (state_1_load == 1 & tmp_i_148 & ackHeader_ready_flag_1_i)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %ackHeader_ready_new_1_i, i1 %ackHeader_ready" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:65]   --->   Operation 165 'store' 'store_ln65' <Predicate = (state_1_load == 1 & tmp_i_148 & ackHeader_ready_flag_1_i)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end25.new.i"   --->   Operation 166 'br' 'br_ln0' <Predicate = (state_1_load == 1 & tmp_i_148 & ackHeader_ready_flag_1_i)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (2.33ns)   --->   "%write_ln239 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_exh2dropFifo, i128 %rx_shift2exhFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:239]   --->   Operation 167 'write' 'write_ln239' <Predicate = (state_1_load == 3 & tmp_21_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>

State 5 <SV = 4> <Delay = 4.10>
ST_5 : Operation 168 [1/3] (4.10ns)   --->   "%mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316"   --->   Operation 168 'mul' 'mul_ln1513' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp = partselect i22 @_ssdm_op_PartSelect.i22.i66.i32.i32, i66 %mul_ln1513, i32 44, i32 65" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:175]   --->   Operation 169 'partselect' 'tmp' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i32 %p_Val2_s, void %if.then13.i, i32 %tmp_20, void %if.end.i.i"   --->   Operation 170 'phi' 'p_Val2_3' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.81>
ST_6 : Operation 171 [1/1] (2.33ns)   --->   "%write_ln179 = write void @_ssdm_op_Write.ap_fifo.volatile.i23P0A, i23 %rx_exhMetaFifo, i23 2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:179]   --->   Operation 171 'write' 'write_ln179' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & !empty_151)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 23> <Depth = 2> <FIFO>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end45.i"   --->   Operation 172 'br' 'br_ln0' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & !empty_151)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp, i1 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:175]   --->   Operation 173 'bitconcatenate' 'p_s' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (2.33ns)   --->   "%write_ln175 = write void @_ssdm_op_Write.ap_fifo.volatile.i23P0A, i23 %rx_exhMetaFifo, i23 %p_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:175]   --->   Operation 174 'write' 'write_ln175' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 23> <Depth = 2> <FIFO>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln176 = br void %if.end45.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:176]   --->   Operation 175 'br' 'br_ln176' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i145 @_ssdm_op_BitConcatenate.i145.i128.i17, i128 %p_Val2_4, i17 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:181]   --->   Operation 176 'bitconcatenate' 'shl_ln3' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i145 %shl_ln3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:181]   --->   Operation 177 'zext' 'zext_ln181' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (2.33ns)   --->   "%write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i241P0A, i241 %rx_exh2drop_MetaFifo, i241 %zext_ln181" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:181]   --->   Operation 178 'write' 'write_ln181' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 8> <FIFO>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln183 = br void %if.end47.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 179 'br' 'br_ln183' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_23_i = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %p_Val2_3, i32 5, i32 6"   --->   Operation 180 'partselect' 'tmp_23_i' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.48ns)   --->   "%icmp_ln1019 = icmp_eq  i2 %tmp_23_i, i2 3"   --->   Operation 181 'icmp' 'icmp_ln1019' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln146_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %icmp_ln1019" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:146]   --->   Operation 182 'bitconcatenate' 'zext_ln146_cast' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i2 %zext_ln146_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:146]   --->   Operation 183 'zext' 'zext_ln146' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (2.33ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.ap_fifo.volatile.i23P0A, i23 %rx_exhMetaFifo, i23 %zext_ln146" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:146]   --->   Operation 184 'write' 'write_ln146' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 23> <Depth = 2> <FIFO>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i32.i17, i32 %p_Val2_3, i17 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:147]   --->   Operation 185 'bitconcatenate' 'shl_ln1' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i49 %shl_ln1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:147]   --->   Operation 186 'zext' 'zext_ln147' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (2.33ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.ap_fifo.volatile.i241P0A, i241 %rx_exh2drop_MetaFifo, i241 %zext_ln147" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:147]   --->   Operation 187 'write' 'write_ln147' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 8> <FIFO>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:149]   --->   Operation 188 'br' 'br_ln149' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (2.33ns)   --->   "%write_ln242 = write void @_ssdm_op_Write.ap_fifo.volatile.i23P0A, i23 %rx_exhMetaFifo, i23 2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:242]   --->   Operation 189 'write' 'write_ln242' <Predicate = (state_1_load == 3 & !metaWritten_1_load & tmp_21_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 23> <Depth = 2> <FIFO>
ST_6 : Operation 190 [1/1] (2.33ns)   --->   "%write_ln243 = write void @_ssdm_op_Write.ap_fifo.volatile.i241P0A, i241 %rx_exh2drop_MetaFifo, i241 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:243]   --->   Operation 190 'write' 'write_ln243' <Predicate = (state_1_load == 3 & !metaWritten_1_load & tmp_21_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 8> <FIFO>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln245 = br void %if.end66.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:245]   --->   Operation 191 'br' 'br_ln245' <Predicate = (state_1_load == 3 & !metaWritten_1_load & tmp_21_i)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ opCode]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ metaWritten_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_ibh2exh_MetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_shift2exhFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ackHeader_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ackHeader_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ackHeader_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_exh2dropFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_exhMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2drop_MetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rdmaHeader_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rdmaHeader_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rdmaHeader_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_1_load              (load          ) [ 0111111]
opCode_load               (load          ) [ 0111000]
switch_ln105              (switch        ) [ 0000000]
tmp_22_i                  (nbreadreq     ) [ 0111111]
br_ln159                  (br            ) [ 0000000]
rx_shift2exhFifo_read_2   (read          ) [ 0111100]
currWord_data_V           (trunc         ) [ 0110000]
currWord_last_V_13        (bitselect     ) [ 0110000]
store_ln192               (store         ) [ 0000000]
br_ln193                  (br            ) [ 0110000]
br_ln194                  (br            ) [ 0000000]
br_ln195                  (br            ) [ 0000000]
tmp_i_148                 (nbreadreq     ) [ 0111111]
br_ln133                  (br            ) [ 0000000]
rx_shift2exhFifo_read_1   (read          ) [ 0111100]
currWord_last_V_12        (bitselect     ) [ 0111100]
icmp_ln140                (icmp          ) [ 0111100]
br_ln140                  (br            ) [ 0000000]
store_ln154               (store         ) [ 0000000]
br_ln155                  (br            ) [ 0111100]
br_ln156                  (br            ) [ 0000000]
br_ln157                  (br            ) [ 0000000]
tmp_21_i                  (nbreadreq     ) [ 0111111]
br_ln233                  (br            ) [ 0000000]
rx_shift2exhFifo_read     (read          ) [ 0111100]
currWord_last_V           (bitselect     ) [ 0100000]
br_ln246                  (br            ) [ 0000000]
store_ln248               (store         ) [ 0000000]
br_ln249                  (br            ) [ 0000000]
br_ln250                  (br            ) [ 0000000]
br_ln251                  (br            ) [ 0000000]
tmp_i                     (nbreadreq     ) [ 0111000]
br_ln108                  (br            ) [ 0000000]
rx_ibh2exh_MetaFifo_read  (read          ) [ 0100000]
store_ln110               (store         ) [ 0000000]
switch_ln49               (switch        ) [ 0000000]
br_ln119                  (br            ) [ 0000000]
br_ln115                  (br            ) [ 0000000]
storemerge1_i             (phi           ) [ 0000000]
store_ln114               (store         ) [ 0000000]
br_ln130                  (br            ) [ 0000000]
br_ln131                  (br            ) [ 0000000]
rdmaHeader_ready_load     (load          ) [ 0110000]
rdmaHeader_idx_load       (load          ) [ 0000000]
p_Val2_2                  (load          ) [ 0111000]
br_ln55                   (br            ) [ 0111000]
trunc_ln58                (trunc         ) [ 0000000]
trunc_ln58_1              (trunc         ) [ 0000000]
shl_ln58_1                (bitconcatenate) [ 0000000]
zext_ln58                 (zext          ) [ 0000000]
add_ln58                  (add           ) [ 0000000]
tmp_16                    (partselect    ) [ 0000000]
icmp_ln58                 (icmp          ) [ 0000000]
zext_ln186                (zext          ) [ 0000000]
tmp_18                    (bitconcatenate) [ 0000000]
zext_ln368                (zext          ) [ 0000000]
shl_ln368                 (shl           ) [ 0000000]
xor_ln368                 (xor           ) [ 0000000]
and_ln368                 (and           ) [ 0000000]
zext_ln368_3              (zext          ) [ 0000000]
shl_ln368_4               (shl           ) [ 0000000]
p_Result_3                (or            ) [ 0000000]
tmp_19                    (bitconcatenate) [ 0000000]
zext_ln368_4              (zext          ) [ 0000000]
zext_ln368_5              (zext          ) [ 0000000]
shl_ln368_5               (shl           ) [ 0000000]
shl_ln368_6               (shl           ) [ 0000000]
xor_ln368_2               (xor           ) [ 0000000]
and_ln368_3               (and           ) [ 0000000]
and_ln368_4               (and           ) [ 0000000]
p_Result_4                (or            ) [ 0000000]
p_Result_5                (select        ) [ 0111000]
xor_ln58                  (xor           ) [ 0111000]
store_ln368               (store         ) [ 0000000]
add_ln67_1                (add           ) [ 0000000]
br_ln73                   (br            ) [ 0111000]
rdmaHeader_ready_flag_1_i (phi           ) [ 0000000]
rdmaHeader_idx_flag_0_i   (phi           ) [ 0000000]
rdmaHeader_idx_new_0_i    (phi           ) [ 0000000]
br_ln189                  (br            ) [ 0000000]
rdmaHeader_ready_flag_2_i (phi           ) [ 0110000]
rdmaHeader_ready_new_2_i  (phi           ) [ 0110000]
rdmaHeader_idx_flag_1_i   (phi           ) [ 0110000]
rdmaHeader_idx_new_1_i    (phi           ) [ 0110000]
br_ln0                    (br            ) [ 0000000]
store_ln67                (store         ) [ 0000000]
br_ln0                    (br            ) [ 0000000]
br_ln58                   (br            ) [ 0000000]
store_ln65                (store         ) [ 0000000]
br_ln0                    (br            ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specinterface_ln0         (specinterface ) [ 0000000]
specpipeline_ln79         (specpipeline  ) [ 0000000]
metaWritten_1_load        (load          ) [ 0101111]
p_Val2_4                  (phi           ) [ 0101111]
empty                     (phi           ) [ 0101111]
br_ln164                  (br            ) [ 0000000]
br_ln169                  (br            ) [ 0000000]
br_ln171                  (br            ) [ 0000000]
empty_149                 (icmp          ) [ 0000000]
empty_150                 (icmp          ) [ 0000000]
empty_151                 (or            ) [ 0101111]
br_ln140                  (br            ) [ 0000000]
tmp_25_i                  (partselect    ) [ 0000000]
tmp_26_i                  (partselect    ) [ 0000000]
tmp_27_i                  (partselect    ) [ 0000000]
tmp_28_i                  (partselect    ) [ 0000000]
p_Result_s                (bitconcatenate) [ 0000000]
zext_ln1495               (zext          ) [ 0000000]
ret_V                     (add           ) [ 0000000]
zext_ln1513               (zext          ) [ 0100110]
store_ln182               (store         ) [ 0000000]
br_ln188                  (br            ) [ 0000000]
br_ln144                  (br            ) [ 0000000]
store_ln148               (store         ) [ 0000000]
br_ln240                  (br            ) [ 0000000]
store_ln244               (store         ) [ 0000000]
store_ln111               (store         ) [ 0000000]
write_ln166               (write         ) [ 0000000]
br_ln167                  (br            ) [ 0000000]
ackHeader_ready_load      (load          ) [ 0100100]
ackHeader_idx_load        (load          ) [ 0000000]
p_Val2_s                  (load          ) [ 0100110]
br_ln55                   (br            ) [ 0100110]
tmp_20                    (trunc         ) [ 0100110]
add_ln67                  (add           ) [ 0000000]
store_ln368               (store         ) [ 0000000]
br_ln0                    (br            ) [ 0100110]
ackHeader_ready_flag_0_i  (phi           ) [ 0000000]
ackHeader_idx_new_0_i     (phi           ) [ 0000000]
write_ln142               (write         ) [ 0000000]
br_ln143                  (br            ) [ 0000000]
br_ln151                  (br            ) [ 0000000]
ackHeader_ready_flag_1_i  (phi           ) [ 0111100]
ackHeader_ready_new_1_i   (phi           ) [ 0111100]
ackHeader_idx_new_1_i     (phi           ) [ 0111100]
br_ln0                    (br            ) [ 0000000]
store_ln67                (store         ) [ 0000000]
store_ln65                (store         ) [ 0000000]
br_ln0                    (br            ) [ 0000000]
write_ln239               (write         ) [ 0000000]
mul_ln1513                (mul           ) [ 0000000]
tmp                       (partselect    ) [ 0100001]
p_Val2_3                  (phi           ) [ 0100011]
write_ln179               (write         ) [ 0000000]
br_ln0                    (br            ) [ 0000000]
p_s                       (bitconcatenate) [ 0000000]
write_ln175               (write         ) [ 0000000]
br_ln176                  (br            ) [ 0000000]
shl_ln3                   (bitconcatenate) [ 0000000]
zext_ln181                (zext          ) [ 0000000]
write_ln181               (write         ) [ 0000000]
br_ln183                  (br            ) [ 0000000]
tmp_23_i                  (partselect    ) [ 0000000]
icmp_ln1019               (icmp          ) [ 0000000]
zext_ln146_cast           (bitconcatenate) [ 0000000]
zext_ln146                (zext          ) [ 0000000]
write_ln146               (write         ) [ 0000000]
shl_ln1                   (bitconcatenate) [ 0000000]
zext_ln147                (zext          ) [ 0000000]
write_ln147               (write         ) [ 0000000]
br_ln149                  (br            ) [ 0000000]
write_ln242               (write         ) [ 0000000]
write_ln243               (write         ) [ 0000000]
br_ln245                  (br            ) [ 0000000]
ret_ln0                   (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="opCode">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="opCode"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="metaWritten_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_ibh2exh_MetaFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibh2exh_MetaFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_shift2exhFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_shift2exhFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ackHeader_ready">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ackHeader_ready"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ackHeader_idx">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ackHeader_idx"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ackHeader_header_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ackHeader_header_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_exh2dropFifo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2dropFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rx_exhMetaFifo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exhMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rx_exh2drop_MetaFifo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2drop_MetaFifo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rdmaHeader_ready">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdmaHeader_ready"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rdmaHeader_idx">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdmaHeader_idx"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="rdmaHeader_header_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdmaHeader_header_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i23P0A"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i22.i1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i145.i128.i17"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i241P0A"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i32.i17"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="grp_nbreadreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="128" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_22_i/1 tmp_i_148/1 tmp_21_i/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="128" slack="0"/>
<pin id="174" dir="0" index="1" bw="128" slack="0"/>
<pin id="175" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_shift2exhFifo_read_2/1 rx_shift2exhFifo_read_1/1 rx_shift2exhFifo_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_i_nbreadreq_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="rx_ibh2exh_MetaFifo_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_ibh2exh_MetaFifo_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="128" slack="0"/>
<pin id="195" dir="0" index="2" bw="128" slack="3"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln166/4 write_ln142/4 write_ln239/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="23" slack="0"/>
<pin id="202" dir="0" index="2" bw="23" slack="0"/>
<pin id="203" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln179/6 write_ln175/6 write_ln146/6 write_ln242/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="241" slack="0"/>
<pin id="210" dir="0" index="2" bw="145" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln181/6 write_ln147/6 write_ln243/6 "/>
</bind>
</comp>

<comp id="215" class="1005" name="storemerge1_i_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="217" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge1_i (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="storemerge1_i_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="2" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="4" bw="1" slack="0"/>
<pin id="224" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1_i/1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="rdmaHeader_ready_flag_1_i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rdmaHeader_ready_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="rdmaHeader_ready_flag_1_i_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rdmaHeader_ready_flag_1_i/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="rdmaHeader_idx_flag_0_i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rdmaHeader_idx_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="rdmaHeader_idx_flag_0_i_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rdmaHeader_idx_flag_0_i/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="rdmaHeader_idx_new_0_i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="252" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="rdmaHeader_idx_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="rdmaHeader_idx_new_0_i_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="16" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rdmaHeader_idx_new_0_i/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="rdmaHeader_ready_flag_2_i_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rdmaHeader_ready_flag_2_i (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="rdmaHeader_ready_flag_2_i_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rdmaHeader_ready_flag_2_i/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="rdmaHeader_ready_new_2_i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rdmaHeader_ready_new_2_i (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="rdmaHeader_ready_new_2_i_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rdmaHeader_ready_new_2_i/2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="rdmaHeader_idx_flag_1_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rdmaHeader_idx_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="rdmaHeader_idx_flag_1_i_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rdmaHeader_idx_flag_1_i/2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="rdmaHeader_idx_new_1_i_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rdmaHeader_idx_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="rdmaHeader_idx_new_1_i_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="16" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rdmaHeader_idx_new_1_i/2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="p_Val2_4_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="128" slack="3"/>
<pin id="310" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Val2_4_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="128" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="128" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="empty_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="empty_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="330" class="1005" name="ackHeader_ready_flag_0_i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ackHeader_ready_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="ackHeader_ready_flag_0_i_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ackHeader_ready_flag_0_i/4 "/>
</bind>
</comp>

<comp id="341" class="1005" name="ackHeader_idx_new_0_i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="343" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="ackHeader_idx_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="ackHeader_idx_new_0_i_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="16" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ackHeader_idx_new_0_i/4 "/>
</bind>
</comp>

<comp id="351" class="1005" name="ackHeader_ready_flag_1_i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="3"/>
<pin id="353" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="ackHeader_ready_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="ackHeader_ready_flag_1_i_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="3"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ackHeader_ready_flag_1_i/4 "/>
</bind>
</comp>

<comp id="363" class="1005" name="ackHeader_ready_new_1_i_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="3"/>
<pin id="365" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="ackHeader_ready_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="ackHeader_ready_new_1_i_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="3"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ackHeader_ready_new_1_i/4 "/>
</bind>
</comp>

<comp id="375" class="1005" name="ackHeader_idx_new_1_i_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="3"/>
<pin id="377" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="ackHeader_idx_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="ackHeader_idx_new_1_i_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="3"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="16" slack="0"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ackHeader_idx_new_1_i/4 "/>
</bind>
</comp>

<comp id="387" class="1005" name="p_Val2_3_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_Val2_3_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="32" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="128" slack="0"/>
<pin id="400" dir="0" index="2" bw="8" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_13/1 currWord_last_V_12/1 currWord_last_V/1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="128" slack="3"/>
<pin id="407" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="rx_shift2exhFifo_read_2 rx_shift2exhFifo_read_1 rx_shift2exhFifo_read "/>
</bind>
</comp>

<comp id="410" class="1004" name="state_1_load_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_1_load/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="opCode_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="opCode_load/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="currWord_data_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="128" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln192_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln140_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln154_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln248_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln110_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln114_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="rdmaHeader_ready_load_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rdmaHeader_ready_load/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="rdmaHeader_idx_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rdmaHeader_idx_load/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Val2_2_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="128" slack="0"/>
<pin id="468" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln58_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln58_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58_1/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="shl_ln58_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="22" slack="0"/>
<pin id="480" dir="0" index="1" bw="16" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln58_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln58_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="22" slack="0"/>
<pin id="488" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln58_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="22" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_16_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="23" slack="0"/>
<pin id="499" dir="0" index="2" bw="4" slack="0"/>
<pin id="500" dir="0" index="3" bw="6" slack="0"/>
<pin id="501" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln58_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln186_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_18_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln368_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="shl_ln368_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="65" slack="0"/>
<pin id="529" dir="0" index="1" bw="7" slack="0"/>
<pin id="530" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln368_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="128" slack="0"/>
<pin id="535" dir="0" index="1" bw="128" slack="0"/>
<pin id="536" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln368/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="and_ln368_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="128" slack="0"/>
<pin id="541" dir="0" index="1" bw="128" slack="0"/>
<pin id="542" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln368/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln368_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="1"/>
<pin id="547" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_3/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="shl_ln368_4_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="0"/>
<pin id="550" dir="0" index="1" bw="7" slack="0"/>
<pin id="551" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368_4/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_Result_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="128" slack="0"/>
<pin id="556" dir="0" index="1" bw="128" slack="0"/>
<pin id="557" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_19_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln368_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_4/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln368_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="0"/>
<pin id="574" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_5/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="shl_ln368_5_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="0" index="1" bw="7" slack="0"/>
<pin id="579" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368_5/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="shl_ln368_6_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="7" slack="0"/>
<pin id="585" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368_6/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="xor_ln368_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="128" slack="0"/>
<pin id="590" dir="0" index="1" bw="128" slack="0"/>
<pin id="591" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln368_2/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="and_ln368_3_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="128" slack="0"/>
<pin id="596" dir="0" index="1" bw="128" slack="0"/>
<pin id="597" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln368_3/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="and_ln368_4_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="128" slack="0"/>
<pin id="602" dir="0" index="1" bw="128" slack="0"/>
<pin id="603" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln368_4/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_Result_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="128" slack="0"/>
<pin id="608" dir="0" index="1" bw="128" slack="0"/>
<pin id="609" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_Result_5_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="128" slack="0"/>
<pin id="615" dir="0" index="2" bw="128" slack="0"/>
<pin id="616" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="xor_ln58_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln58/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln368_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="128" slack="0"/>
<pin id="629" dir="0" index="1" bw="128" slack="0"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add_ln67_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="store_ln67_store_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="0" index="1" bw="16" slack="0"/>
<pin id="643" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln65_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="metaWritten_1_load_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_1_load/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="empty_149_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="2"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_149/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="empty_150_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="2"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_150/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="empty_151_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_151/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_25_i_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="128" slack="0"/>
<pin id="675" dir="0" index="2" bw="8" slack="0"/>
<pin id="676" dir="0" index="3" bw="8" slack="0"/>
<pin id="677" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25_i/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_26_i_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="128" slack="0"/>
<pin id="685" dir="0" index="2" bw="8" slack="0"/>
<pin id="686" dir="0" index="3" bw="8" slack="0"/>
<pin id="687" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26_i/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_27_i_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="0" index="1" bw="128" slack="0"/>
<pin id="695" dir="0" index="2" bw="8" slack="0"/>
<pin id="696" dir="0" index="3" bw="8" slack="0"/>
<pin id="697" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27_i/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_28_i_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="0" index="1" bw="128" slack="0"/>
<pin id="705" dir="0" index="2" bw="8" slack="0"/>
<pin id="706" dir="0" index="3" bw="8" slack="0"/>
<pin id="707" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28_i/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_Result_s_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="0" index="1" bw="8" slack="0"/>
<pin id="715" dir="0" index="2" bw="8" slack="0"/>
<pin id="716" dir="0" index="3" bw="8" slack="0"/>
<pin id="717" dir="0" index="4" bw="8" slack="0"/>
<pin id="718" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln1495_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="ret_V_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="12" slack="0"/>
<pin id="731" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln1513_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="33" slack="0"/>
<pin id="736" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="33" slack="0"/>
<pin id="740" dir="0" index="1" bw="35" slack="0"/>
<pin id="741" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1513/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="store_ln182_store_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="store_ln148_store_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="store_ln244_store_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="store_ln111_store_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="ackHeader_ready_load_load_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ackHeader_ready_load/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="ackHeader_idx_load_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="0"/>
<pin id="774" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ackHeader_idx_load/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_Val2_s_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_20_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="128" slack="3"/>
<pin id="782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln67_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="store_ln368_store_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="store_ln67_store_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="0"/>
<pin id="799" dir="0" index="1" bw="16" slack="0"/>
<pin id="800" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="store_ln65_store_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="22" slack="0"/>
<pin id="811" dir="0" index="1" bw="66" slack="0"/>
<pin id="812" dir="0" index="2" bw="7" slack="0"/>
<pin id="813" dir="0" index="3" bw="8" slack="0"/>
<pin id="814" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_s_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="23" slack="0"/>
<pin id="821" dir="0" index="1" bw="22" slack="1"/>
<pin id="822" dir="0" index="2" bw="1" slack="0"/>
<pin id="823" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="shl_ln3_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="145" slack="0"/>
<pin id="829" dir="0" index="1" bw="128" slack="3"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="1" index="3" bw="145" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/6 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln181_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="145" slack="0"/>
<pin id="837" dir="1" index="1" bw="241" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/6 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_23_i_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="2" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="1"/>
<pin id="843" dir="0" index="2" bw="4" slack="0"/>
<pin id="844" dir="0" index="3" bw="4" slack="0"/>
<pin id="845" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23_i/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="icmp_ln1019_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="2" slack="0"/>
<pin id="852" dir="0" index="1" bw="2" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/6 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln146_cast_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="2" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="0" index="2" bw="1" slack="0"/>
<pin id="860" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln146_cast/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="zext_ln146_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="2" slack="0"/>
<pin id="866" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="shl_ln1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="49" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="1"/>
<pin id="872" dir="0" index="2" bw="1" slack="0"/>
<pin id="873" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln147_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="49" slack="0"/>
<pin id="879" dir="1" index="1" bw="241" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/6 "/>
</bind>
</comp>

<comp id="882" class="1005" name="state_1_load_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="2" slack="1"/>
<pin id="884" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_1_load "/>
</bind>
</comp>

<comp id="886" class="1005" name="opCode_load_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="2"/>
<pin id="888" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="opCode_load "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_22_i_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22_i "/>
</bind>
</comp>

<comp id="896" class="1005" name="currWord_data_V_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="1"/>
<pin id="898" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V "/>
</bind>
</comp>

<comp id="902" class="1005" name="currWord_last_V_13_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currWord_last_V_13 "/>
</bind>
</comp>

<comp id="906" class="1005" name="tmp_i_148_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="2"/>
<pin id="908" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_148 "/>
</bind>
</comp>

<comp id="910" class="1005" name="currWord_last_V_12_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="3"/>
<pin id="912" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currWord_last_V_12 "/>
</bind>
</comp>

<comp id="914" class="1005" name="icmp_ln140_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="3"/>
<pin id="916" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln140 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_21_i_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="2"/>
<pin id="920" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_21_i "/>
</bind>
</comp>

<comp id="925" class="1005" name="tmp_i_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="2"/>
<pin id="927" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="935" class="1005" name="p_Val2_2_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="128" slack="1"/>
<pin id="937" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="940" class="1005" name="p_Result_5_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="128" slack="1"/>
<pin id="942" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="945" class="1005" name="xor_ln58_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="1"/>
<pin id="947" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln58 "/>
</bind>
</comp>

<comp id="950" class="1005" name="metaWritten_1_load_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_1_load "/>
</bind>
</comp>

<comp id="954" class="1005" name="empty_151_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="1"/>
<pin id="956" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_151 "/>
</bind>
</comp>

<comp id="958" class="1005" name="zext_ln1513_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="66" slack="1"/>
<pin id="960" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1513 "/>
</bind>
</comp>

<comp id="966" class="1005" name="p_Val2_s_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_20_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="976" class="1005" name="tmp_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="22" slack="1"/>
<pin id="978" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="134" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="142" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="144" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="152" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="162" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="238"><net_src comp="94" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="248"><net_src comp="94" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="90" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="259"><net_src comp="96" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="90" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="232" pin="4"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="94" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="90" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="90" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="242" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="82" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="253" pin="4"/><net_sink comp="300" pin=2"/></net>

<net id="317"><net_src comp="311" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="321"><net_src comp="90" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="339"><net_src comp="94" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="90" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="350"><net_src comp="96" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="90" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="333" pin="4"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="94" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="90" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="82" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="344" pin="4"/><net_sink comp="379" pin=2"/></net>

<net id="396"><net_src comp="390" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="402"><net_src comp="40" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="172" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="42" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="172" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="413"><net_src comp="0" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="2" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="172" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="44" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="0" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="414" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="46" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="44" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="0" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="44" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="0" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="186" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="2" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="218" pin="6"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="0" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="22" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="24" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="26" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="462" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="462" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="70" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="462" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="72" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="74" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="76" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="78" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="80" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="510"><net_src comp="496" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="82" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="520"><net_src comp="84" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="474" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="72" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="86" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="88" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="466" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="523" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="539" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="84" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="470" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="72" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="560" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="512" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="568" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="88" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="572" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="88" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="466" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="576" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="582" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="594" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="506" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="554" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="606" pin="2"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="506" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="90" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="626"><net_src comp="620" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="631"><net_src comp="612" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="26" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="462" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="92" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="639"><net_src comp="633" pin="2"/><net_sink comp="253" pin=2"/></net>

<net id="644"><net_src comp="300" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="24" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="276" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="22" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="4" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="68" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="66" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="656" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="678"><net_src comp="110" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="311" pin="4"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="112" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="681"><net_src comp="114" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="688"><net_src comp="110" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="311" pin="4"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="116" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="118" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="698"><net_src comp="110" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="311" pin="4"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="120" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="701"><net_src comp="122" pin="0"/><net_sink comp="692" pin=3"/></net>

<net id="708"><net_src comp="110" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="311" pin="4"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="124" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="711"><net_src comp="126" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="719"><net_src comp="128" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="702" pin="4"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="692" pin="4"/><net_sink comp="712" pin=2"/></net>

<net id="722"><net_src comp="682" pin="4"/><net_sink comp="712" pin=3"/></net>

<net id="723"><net_src comp="672" pin="4"/><net_sink comp="712" pin=4"/></net>

<net id="727"><net_src comp="712" pin="5"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="130" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="734" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="132" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="90" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="4" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="90" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="4" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="90" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="4" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="94" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="4" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="10" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="12" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="14" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="405" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="772" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="92" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="790"><net_src comp="784" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="795"><net_src comp="780" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="14" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="379" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="12" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="367" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="10" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="815"><net_src comp="136" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="738" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="138" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="818"><net_src comp="140" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="824"><net_src comp="146" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="94" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="826"><net_src comp="819" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="832"><net_src comp="148" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="308" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="150" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="827" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="846"><net_src comp="154" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="387" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="156" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="60" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="854"><net_src comp="840" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="28" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="158" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="90" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="850" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="867"><net_src comp="856" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="874"><net_src comp="160" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="387" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="150" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="880"><net_src comp="869" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="885"><net_src comp="410" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="414" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="895"><net_src comp="164" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="418" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="905"><net_src comp="397" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="164" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="397" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="428" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="164" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="928"><net_src comp="178" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="938"><net_src comp="466" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="943"><net_src comp="612" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="948"><net_src comp="620" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="953"><net_src comp="652" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="666" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="734" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="969"><net_src comp="776" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="974"><net_src comp="780" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="979"><net_src comp="809" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="819" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_1 | {1 }
	Port: opCode | {1 }
	Port: metaWritten_1 | {3 }
	Port: rx_ibh2exh_MetaFifo | {}
	Port: rx_shift2exhFifo | {}
	Port: ackHeader_ready | {4 }
	Port: ackHeader_idx | {4 }
	Port: ackHeader_header_V | {4 }
	Port: rx_exh2dropFifo | {4 }
	Port: rx_exhMetaFifo | {6 }
	Port: rx_exh2drop_MetaFifo | {6 }
	Port: rdmaHeader_ready | {2 }
	Port: rdmaHeader_idx | {2 }
	Port: rdmaHeader_header_V | {2 }
 - Input state : 
	Port: rx_process_exh<64> : state_1 | {1 }
	Port: rx_process_exh<64> : opCode | {1 }
	Port: rx_process_exh<64> : metaWritten_1 | {3 }
	Port: rx_process_exh<64> : rx_ibh2exh_MetaFifo | {1 }
	Port: rx_process_exh<64> : rx_shift2exhFifo | {1 }
	Port: rx_process_exh<64> : ackHeader_ready | {4 }
	Port: rx_process_exh<64> : ackHeader_idx | {4 }
	Port: rx_process_exh<64> : ackHeader_header_V | {4 }
	Port: rx_process_exh<64> : rx_exh2dropFifo | {}
	Port: rx_process_exh<64> : rx_exhMetaFifo | {}
	Port: rx_process_exh<64> : rx_exh2drop_MetaFifo | {}
	Port: rx_process_exh<64> : rdmaHeader_ready | {2 }
	Port: rx_process_exh<64> : rdmaHeader_idx | {2 }
	Port: rx_process_exh<64> : rdmaHeader_header_V | {2 }
  - Chain level:
	State 1
		switch_ln105 : 1
		icmp_ln140 : 1
		br_ln140 : 2
		br_ln246 : 1
		storemerge1_i : 1
		store_ln114 : 2
	State 2
		br_ln55 : 1
		trunc_ln58 : 1
		trunc_ln58_1 : 1
		shl_ln58_1 : 1
		zext_ln58 : 2
		add_ln58 : 3
		tmp_16 : 4
		icmp_ln58 : 5
		tmp_18 : 2
		zext_ln368 : 3
		shl_ln368 : 4
		xor_ln368 : 5
		and_ln368 : 5
		shl_ln368_4 : 4
		p_Result_3 : 5
		tmp_19 : 2
		zext_ln368_4 : 3
		zext_ln368_5 : 3
		shl_ln368_5 : 4
		shl_ln368_6 : 4
		xor_ln368_2 : 5
		and_ln368_3 : 5
		and_ln368_4 : 5
		p_Result_4 : 5
		p_Result_5 : 5
		xor_ln58 : 6
		store_ln368 : 6
		add_ln67_1 : 1
		rdmaHeader_ready_flag_1_i : 6
		rdmaHeader_idx_flag_0_i : 2
		rdmaHeader_idx_new_0_i : 2
		rdmaHeader_ready_flag_2_i : 7
		rdmaHeader_ready_new_2_i : 1
		rdmaHeader_idx_flag_1_i : 3
		rdmaHeader_idx_new_1_i : 3
		br_ln0 : 4
		store_ln67 : 4
		br_ln58 : 8
		store_ln65 : 2
	State 3
		br_ln164 : 1
		br_ln169 : 1
		br_ln171 : 1
		empty_151 : 1
		br_ln140 : 1
		tmp_25_i : 1
		tmp_26_i : 1
		tmp_27_i : 1
		tmp_28_i : 1
		p_Result_s : 2
		zext_ln1495 : 3
		ret_V : 4
		zext_ln1513 : 5
		mul_ln1513 : 6
		br_ln144 : 1
		br_ln240 : 1
	State 4
		br_ln55 : 1
		add_ln67 : 1
		store_ln368 : 1
		ackHeader_ready_flag_0_i : 2
		ackHeader_idx_new_0_i : 2
		ackHeader_ready_flag_1_i : 3
		ackHeader_ready_new_1_i : 1
		ackHeader_idx_new_1_i : 3
		br_ln0 : 4
		store_ln67 : 4
		store_ln65 : 2
	State 5
		tmp : 1
	State 6
		write_ln175 : 1
		zext_ln181 : 1
		write_ln181 : 2
		icmp_ln1019 : 1
		zext_ln146_cast : 2
		zext_ln146 : 3
		write_ln146 : 4
		zext_ln147 : 1
		write_ln147 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |           shl_ln368_fu_527           |    0    |    0    |   186   |
|    shl   |          shl_ln368_4_fu_548          |    0    |    0    |   182   |
|          |          shl_ln368_5_fu_576          |    0    |    0    |   182   |
|          |          shl_ln368_6_fu_582          |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|
|          |           and_ln368_fu_539           |    0    |    0    |   128   |
|    and   |          and_ln368_3_fu_594          |    0    |    0    |   128   |
|          |          and_ln368_4_fu_600          |    0    |    0    |   128   |
|----------|--------------------------------------|---------|---------|---------|
|    mul   |              grp_fu_738              |    3    |   199   |    68   |
|----------|--------------------------------------|---------|---------|---------|
|          |           xor_ln368_fu_533           |    0    |    0    |   128   |
|    xor   |          xor_ln368_2_fu_588          |    0    |    0    |   128   |
|          |            xor_ln58_fu_620           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |           p_Result_3_fu_554          |    0    |    0    |   128   |
|    or    |           p_Result_4_fu_606          |    0    |    0    |   128   |
|          |           empty_151_fu_666           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|  select  |           p_Result_5_fu_612          |    0    |    0    |   128   |
|----------|--------------------------------------|---------|---------|---------|
|          |            add_ln58_fu_490           |    0    |    0    |    29   |
|    add   |           add_ln67_1_fu_633          |    0    |    0    |    23   |
|          |             ret_V_fu_728             |    0    |    0    |    39   |
|          |            add_ln67_fu_784           |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|          |           icmp_ln140_fu_428          |    0    |    0    |    18   |
|          |           icmp_ln58_fu_506           |    0    |    0    |    13   |
|   icmp   |           empty_149_fu_656           |    0    |    0    |    18   |
|          |           empty_150_fu_661           |    0    |    0    |    18   |
|          |          icmp_ln1019_fu_850          |    0    |    0    |    8    |
|----------|--------------------------------------|---------|---------|---------|
| nbreadreq|         grp_nbreadreq_fu_164         |    0    |    0    |    0    |
|          |        tmp_i_nbreadreq_fu_178        |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   read   |            grp_read_fu_172           |    0    |    0    |    0    |
|          | rx_ibh2exh_MetaFifo_read_read_fu_186 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           grp_write_fu_192           |    0    |    0    |    0    |
|   write  |           grp_write_fu_199           |    0    |    0    |    0    |
|          |           grp_write_fu_207           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
| bitselect|              grp_fu_397              |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |        currWord_data_V_fu_418        |    0    |    0    |    0    |
|   trunc  |           trunc_ln58_fu_470          |    0    |    0    |    0    |
|          |          trunc_ln58_1_fu_474         |    0    |    0    |    0    |
|          |             tmp_20_fu_780            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           shl_ln58_1_fu_478          |    0    |    0    |    0    |
|          |             tmp_18_fu_515            |    0    |    0    |    0    |
|          |             tmp_19_fu_560            |    0    |    0    |    0    |
|bitconcatenate|           p_Result_s_fu_712          |    0    |    0    |    0    |
|          |              p_s_fu_819              |    0    |    0    |    0    |
|          |            shl_ln3_fu_827            |    0    |    0    |    0    |
|          |        zext_ln146_cast_fu_856        |    0    |    0    |    0    |
|          |            shl_ln1_fu_869            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           zext_ln58_fu_486           |    0    |    0    |    0    |
|          |           zext_ln186_fu_512          |    0    |    0    |    0    |
|          |           zext_ln368_fu_523          |    0    |    0    |    0    |
|          |          zext_ln368_3_fu_545         |    0    |    0    |    0    |
|          |          zext_ln368_4_fu_568         |    0    |    0    |    0    |
|   zext   |          zext_ln368_5_fu_572         |    0    |    0    |    0    |
|          |          zext_ln1495_fu_724          |    0    |    0    |    0    |
|          |          zext_ln1513_fu_734          |    0    |    0    |    0    |
|          |           zext_ln181_fu_835          |    0    |    0    |    0    |
|          |           zext_ln146_fu_864          |    0    |    0    |    0    |
|          |           zext_ln147_fu_877          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_16_fu_496            |    0    |    0    |    0    |
|          |            tmp_25_i_fu_672           |    0    |    0    |    0    |
|          |            tmp_26_i_fu_682           |    0    |    0    |    0    |
|partselect|            tmp_27_i_fu_692           |    0    |    0    |    0    |
|          |            tmp_28_i_fu_702           |    0    |    0    |    0    |
|          |              tmp_fu_809              |    0    |    0    |    0    |
|          |            tmp_23_i_fu_840           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    3    |   199   |   1850  |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|  ackHeader_idx_new_0_i_reg_341  |   16   |
|  ackHeader_idx_new_1_i_reg_375  |   16   |
| ackHeader_ready_flag_0_i_reg_330|    1   |
| ackHeader_ready_flag_1_i_reg_351|    1   |
| ackHeader_ready_new_1_i_reg_363 |    1   |
|     currWord_data_V_reg_896     |   64   |
|    currWord_last_V_12_reg_910   |    1   |
|    currWord_last_V_13_reg_902   |    1   |
|        empty_151_reg_954        |    1   |
|          empty_reg_318          |    1   |
|        icmp_ln140_reg_914       |    1   |
|    metaWritten_1_load_reg_950   |    1   |
|       opCode_load_reg_886       |   32   |
|        p_Result_5_reg_940       |   128  |
|         p_Val2_2_reg_935        |   128  |
|         p_Val2_3_reg_387        |   32   |
|         p_Val2_4_reg_308        |   128  |
|         p_Val2_s_reg_966        |   32   |
| rdmaHeader_idx_flag_0_i_reg_239 |    1   |
| rdmaHeader_idx_flag_1_i_reg_284 |    1   |
|  rdmaHeader_idx_new_0_i_reg_250 |   16   |
|  rdmaHeader_idx_new_1_i_reg_296 |   16   |
|rdmaHeader_ready_flag_1_i_reg_229|    1   |
|rdmaHeader_ready_flag_2_i_reg_260|    1   |
| rdmaHeader_ready_new_2_i_reg_272|    1   |
|             reg_405             |   128  |
|       state_1_load_reg_882      |    2   |
|      storemerge1_i_reg_215      |    2   |
|          tmp_20_reg_971         |   32   |
|         tmp_21_i_reg_918        |    1   |
|         tmp_22_i_reg_892        |    1   |
|        tmp_i_148_reg_906        |    1   |
|          tmp_i_reg_925          |    1   |
|           tmp_reg_976           |   22   |
|         xor_ln58_reg_945        |    1   |
|       zext_ln1513_reg_958       |   66   |
+---------------------------------+--------+
|              Total              |   879  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_199 |  p2  |   3  |  23  |   69   ||    13   |
| grp_write_fu_207 |  p2  |   3  |  145 |   435  ||    13   |
|   empty_reg_318  |  p0  |   2  |   1  |    2   ||    9    |
|    grp_fu_738    |  p0  |   2  |  33  |   66   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   572  || 3.40429 ||    44   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   199  |  1850  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   44   |
|  Register |    -   |    -   |   879  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |  1078  |  1894  |
+-----------+--------+--------+--------+--------+
