[05/18 21:12:19      0s] 
[05/18 21:12:19      0s] Cadence Innovus(TM) Implementation System.
[05/18 21:12:19      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/18 21:12:19      0s] 
[05/18 21:12:19      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[05/18 21:12:19      0s] Options:	
[05/18 21:12:19      0s] Date:		Thu May 18 21:12:19 2023
[05/18 21:12:19      0s] Host:		cad21 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
[05/18 21:12:19      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/18 21:12:19      0s] 
[05/18 21:12:19      0s] License:
[05/18 21:12:20      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[05/18 21:12:20      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/18 21:12:38     13s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[05/18 21:12:38     13s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[05/18 21:12:38     13s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[05/18 21:12:38     13s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[05/18 21:12:38     13s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[05/18 21:12:38     13s] @(#)CDS: CPE v17.11-s095
[05/18 21:12:38     13s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[05/18 21:12:38     13s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[05/18 21:12:38     13s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/18 21:12:38     13s] @(#)CDS: RCDB 11.10
[05/18 21:12:38     13s] --- Running on cad21 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB) ---
[05/18 21:12:38     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_13234_cad21_b08034_rjxbT4.

[05/18 21:12:38     13s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[05/18 21:12:38     14s] 
[05/18 21:12:38     14s] **INFO:  MMMC transition support version v31-84 
[05/18 21:12:38     14s] 
[05/18 21:12:38     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/18 21:12:38     14s] <CMD> suppressMessage ENCEXT-2799
[05/18 21:12:39     14s] <CMD> getDrawView
[05/18 21:12:39     14s] <CMD> loadWorkspace -name Physical
[05/18 21:12:39     14s] <CMD> win
[05/18 21:14:47     21s] <CMD> encMessage warning 0
[05/18 21:14:47     21s] Suppress "**WARN ..." messages.
[05/18 21:14:47     21s] <CMD> encMessage debug 0
[05/18 21:14:47     21s] <CMD> encMessage info 0
[05/18 21:14:47     21s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/18 21:14:48     21s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[05/18 21:14:48     21s] To increase the message display limit, refer to the product command reference manual.
[05/18 21:14:48     21s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[05/18 21:14:48     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:14:48     21s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:14:48     21s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:14:48     21s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:14:48     21s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:14:48     21s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:14:48     21s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:14:48     21s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:14:48     21s] Loading view definition file from /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/DBS/place.dat/viewDefinition.tcl
[05/18 21:14:49     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
[05/18 21:14:49     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[05/18 21:14:49     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[05/18 21:14:49     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[05/18 21:14:49     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[05/18 21:14:50     23s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
[05/18 21:14:50     23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[05/18 21:14:50     23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[05/18 21:14:50     23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[05/18 21:14:50     23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[05/18 21:14:50     23s] *** End library_loading (cpu=0.04min, real=0.03min, mem=24.6M, fe_cpu=0.40min, fe_real=2.52min, fe_mem=547.7M) ***
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[05/18 21:14:50     23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/18 21:14:50     23s] To increase the message display limit, refer to the product command reference manual.
[05/18 21:14:51     24s] *** Netlist is unique.
[05/18 21:14:51     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:14:51     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:14:51     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:14:51     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:14:51     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:14:51     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:14:51     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:14:51     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:14:51     24s] Loading preference file /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/DBS/place.dat/gui.pref.tcl ...
[05/18 21:14:51     24s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:14:51     24s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[05/18 21:14:53     26s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/18 21:14:57     26s] <CMD> setDrawView place
[05/18 21:14:59     27s] <CMD> setDrawView fplan
[05/18 21:15:16     28s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[05/18 21:15:16     28s] Creating clock tree spec for modes (timing configs): func_mode scan_mode
[05/18 21:15:16     28s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/18 21:15:16     28s] Creating Cell Server ...(0, 0, 0, 0)
[05/18 21:15:16     28s] Summary for sequential cells identification: 
[05/18 21:15:16     28s]   Identified SBFF number: 42
[05/18 21:15:16     28s]   Identified MBFF number: 0
[05/18 21:15:16     28s]   Identified SB Latch number: 0
[05/18 21:15:16     28s]   Identified MB Latch number: 0
[05/18 21:15:16     28s]   Not identified SBFF number: 10
[05/18 21:15:16     28s]   Not identified MBFF number: 0
[05/18 21:15:16     28s]   Not identified SB Latch number: 0
[05/18 21:15:16     28s]   Not identified MB Latch number: 0
[05/18 21:15:16     28s]   Number of sequential cells which are not FFs: 27
[05/18 21:15:16     28s] Creating Cell Server, finished. 
[05/18 21:15:16     28s] 
[05/18 21:15:16     28s] 
[05/18 21:15:16     28s]  View av_func_mode_max  Weighted 0 StdDelay unweighted 53.60, weightedFactor 1.000 
[05/18 21:15:16     28s]   
[05/18 21:15:16     28s]  View av_scan_mode_max  Weighted 0 StdDelay unweighted 53.60, weightedFactor 1.000 
[05/18 21:15:16     28s]   
[05/18 21:15:16     28s]  View av_func_mode_min  Weighted 0 StdDelay unweighted 22.50, weightedFactor 1.000 
[05/18 21:15:16     28s]   
[05/18 21:15:16     28s]  View av_scan_mode_min  Weighted 0 StdDelay unweighted 22.50, weightedFactor 1.000 
[05/18 21:15:16     28s]   Reset timing graph...
[05/18 21:15:16     28s] Ignoring AAE DB Resetting ...
[05/18 21:15:16     28s] Reset timing graph done.
[05/18 21:15:16     28s] Ignoring AAE DB Resetting ...
[05/18 21:15:17     29s] Analyzing clock structure...
[05/18 21:15:18     30s] Analyzing clock structure done.
[05/18 21:15:18     30s] Reset timing graph...
[05/18 21:15:18     30s] Ignoring AAE DB Resetting ...
[05/18 21:15:18     30s] Reset timing graph done.
[05/18 21:15:18     30s] Wrote: ccopt.spec
[05/18 21:15:25     31s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/18 21:15:25     31s] <CMD> set_ccopt_property sink_type -pin ipad_clk_p_i/I ignore
[05/18 21:15:25     31s] <CMD> set_ccopt_property sink_type_reasons -pin ipad_clk_p_i/I no_sdc_clock
[05/18 21:15:25     31s] <CMD> create_ccopt_clock_tree -name clk_i -source clk_i -no_skew_group
[05/18 21:15:25     31s] Extracting original clock gating for clk_i...
[05/18 21:15:25     31s]   clock_tree clk_i contains 3319 sinks and 0 clock gates.
[05/18 21:15:25     31s]   Extraction for clk_i complete.
[05/18 21:15:25     31s] Extracting original clock gating for clk_i done.
[05/18 21:15:25     31s] <CMD> set_ccopt_property clock_period -pin clk_i 15
[05/18 21:15:25     31s] <CMD> create_ccopt_skew_group -name clk_i/func_mode -sources clk_i -auto_sinks
[05/18 21:15:25     31s] <CMD> set_ccopt_property include_source_latency -skew_group clk_i/func_mode true
[05/18 21:15:25     31s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk_i/func_mode 1.000
[05/18 21:15:25     31s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_i/func_mode clk_i
[05/18 21:15:25     31s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_i/func_mode func_mode
[05/18 21:15:25     31s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_i/func_mode {DC_max DC_min}
[05/18 21:15:25     31s] <CMD> create_ccopt_skew_group -name clk_i/scan_mode -sources clk_i -auto_sinks
[05/18 21:15:25     31s] <CMD> set_ccopt_property include_source_latency -skew_group clk_i/scan_mode true
[05/18 21:15:25     31s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk_i/scan_mode 1.000
[05/18 21:15:25     31s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_i/scan_mode clk_i
[05/18 21:15:25     31s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_i/scan_mode scan_mode
[05/18 21:15:25     31s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_i/scan_mode {DC_max DC_min}
[05/18 21:15:25     31s] <CMD> check_ccopt_clock_tree_convergence
[05/18 21:15:25     31s] Checking clock tree convergence...
[05/18 21:15:25     31s] Checking clock tree convergence done.
[05/18 21:15:25     31s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/18 21:15:31     31s] <CMD> ccopt_design -cts
[05/18 21:15:31     31s] #% Begin ccopt_design (date=05/18 21:15:31, mem=883.0M)
[05/18 21:15:31     31s] Runtime...
[05/18 21:15:31     31s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/18 21:15:31     31s] Preferred extra space for top nets is 0
[05/18 21:15:31     31s] Preferred extra space for trunk nets is 1
[05/18 21:15:31     31s] Preferred extra space for leaf nets is 1
[05/18 21:15:31     31s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/18 21:15:31     31s] Set place::cacheFPlanSiteMark to 1
[05/18 21:15:31     31s] CCOpt::Phase::Initialization...
[05/18 21:15:31     31s] Check Prerequisites...
[05/18 21:15:31     31s] Leaving CCOpt scope - CheckPlace...
[05/18 21:15:31     31s] Core basic site is core_5040
[05/18 21:15:31     31s] Estimated cell power/ground rail width = 0.866 um
[05/18 21:15:31     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/18 21:15:31     31s] Begin checking placement ... (start mem=1094.4M, init mem=1094.4M)
[05/18 21:15:31     31s] IO instance overlap:62
[05/18 21:15:31     31s] *info: Placed = 18173         
[05/18 21:15:31     31s] *info: Unplaced = 0           
[05/18 21:15:31     31s] Placement Density:58.72%(484535/825135)
[05/18 21:15:31     31s] Placement Density (including fixed std cells):58.72%(484535/825135)
[05/18 21:15:31     31s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1094.4M)
[05/18 21:15:31     31s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:31     31s] Innovus will update I/O latencies
[05/18 21:15:31     31s] All good
[05/18 21:15:31     31s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:31     31s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:31     31s] Executing ccopt post-processing.
[05/18 21:15:31     31s] Synthesizing clock trees with CCOpt...
[05/18 21:15:31     31s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/18 21:15:31     31s] CCOpt::Phase::PreparingToBalance...
[05/18 21:15:31     31s] 
[05/18 21:15:31     31s] Positive (advancing) pin insertion delays
[05/18 21:15:31     31s] =========================================
[05/18 21:15:31     31s] 
[05/18 21:15:31     31s] Found 0 advances (0.000% of 3319 clock tree sinks)
[05/18 21:15:31     31s] 
[05/18 21:15:31     31s] Negative (delaying) pin insertion delays
[05/18 21:15:31     31s] ========================================
[05/18 21:15:31     31s] 
[05/18 21:15:31     31s] Found 0 delays (0.000% of 3319 clock tree sinks)
[05/18 21:15:31     31s] 
[05/18 21:15:31     31s] **WARN: (IMPCCOPT-1127):	The skew group default.clk_i/scan_mode has been identified as a duplicate of: clk_i/func_mode
[05/18 21:15:31     31s] The skew group clk_i/scan_mode has been identified as a duplicate of: clk_i/func_mode, so it will not be cloned.
[05/18 21:15:31     31s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/18 21:15:31     31s] ### Creating LA Mngr. totSessionCpu=0:00:32.0 mem=1094.4M
[05/18 21:15:31     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.0 mem=1094.4M
[05/18 21:15:31     32s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/18 21:15:31     32s] (I)       Reading DB...
[05/18 21:15:31     32s] (I)       before initializing RouteDB syMemory usage = 1100.4 MB
[05/18 21:15:31     32s] (I)       congestionReportName   : 
[05/18 21:15:31     32s] (I)       layerRangeFor2DCongestion : 
[05/18 21:15:31     32s] (I)       buildTerm2TermWires    : 1
[05/18 21:15:31     32s] (I)       doTrackAssignment      : 1
[05/18 21:15:31     32s] (I)       dumpBookshelfFiles     : 0
[05/18 21:15:31     32s] (I)       numThreads             : 1
[05/18 21:15:31     32s] (I)       bufferingAwareRouting  : false
[05/18 21:15:31     32s] [NR-eGR] honorMsvRouteConstraint: false
[05/18 21:15:31     32s] (I)       honorPin               : false
[05/18 21:15:31     32s] (I)       honorPinGuide          : true
[05/18 21:15:31     32s] (I)       honorPartition         : false
[05/18 21:15:31     32s] (I)       allowPartitionCrossover: false
[05/18 21:15:31     32s] (I)       honorSingleEntry       : true
[05/18 21:15:31     32s] (I)       honorSingleEntryStrong : true
[05/18 21:15:31     32s] (I)       handleViaSpacingRule   : false
[05/18 21:15:31     32s] (I)       handleEolSpacingRule   : false
[05/18 21:15:31     32s] (I)       PDConstraint           : none
[05/18 21:15:31     32s] (I)       expBetterNDRHandling   : false
[05/18 21:15:31     32s] [NR-eGR] honorClockSpecNDR      : 0
[05/18 21:15:31     32s] (I)       routingEffortLevel     : 3
[05/18 21:15:31     32s] (I)       effortLevel            : standard
[05/18 21:15:31     32s] [NR-eGR] minRouteLayer          : 2
[05/18 21:15:31     32s] [NR-eGR] maxRouteLayer          : 127
[05/18 21:15:31     32s] (I)       relaxedTopLayerCeiling : 127
[05/18 21:15:31     32s] (I)       relaxedBottomLayerFloor: 2
[05/18 21:15:31     32s] (I)       numRowsPerGCell        : 1
[05/18 21:15:31     32s] (I)       speedUpLargeDesign     : 0
[05/18 21:15:31     32s] (I)       multiThreadingTA       : 1
[05/18 21:15:31     32s] (I)       blkAwareLayerSwitching : 1
[05/18 21:15:31     32s] (I)       optimizationMode       : false
[05/18 21:15:31     32s] (I)       routeSecondPG          : false
[05/18 21:15:31     32s] (I)       scenicRatioForLayerRelax: 0.00
[05/18 21:15:31     32s] (I)       detourLimitForLayerRelax: 0.00
[05/18 21:15:31     32s] (I)       punchThroughDistance   : 500.00
[05/18 21:15:31     32s] (I)       scenicBound            : 1.15
[05/18 21:15:31     32s] (I)       maxScenicToAvoidBlk    : 100.00
[05/18 21:15:31     32s] (I)       source-to-sink ratio   : 0.00
[05/18 21:15:31     32s] (I)       targetCongestionRatioH : 1.00
[05/18 21:15:31     32s] (I)       targetCongestionRatioV : 1.00
[05/18 21:15:31     32s] (I)       layerCongestionRatio   : 0.70
[05/18 21:15:31     32s] (I)       m1CongestionRatio      : 0.10
[05/18 21:15:31     32s] (I)       m2m3CongestionRatio    : 0.70
[05/18 21:15:31     32s] (I)       localRouteEffort       : 1.00
[05/18 21:15:31     32s] (I)       numSitesBlockedByOneVia: 8.00
[05/18 21:15:31     32s] (I)       supplyScaleFactorH     : 1.00
[05/18 21:15:31     32s] (I)       supplyScaleFactorV     : 1.00
[05/18 21:15:31     32s] (I)       highlight3DOverflowFactor: 0.00
[05/18 21:15:31     32s] (I)       doubleCutViaModelingRatio: 0.00
[05/18 21:15:31     32s] (I)       routeVias              : 
[05/18 21:15:31     32s] (I)       readTROption           : true
[05/18 21:15:31     32s] (I)       extraSpacingFactor     : 1.00
[05/18 21:15:31     32s] [NR-eGR] numTracksPerClockWire  : 0
[05/18 21:15:31     32s] (I)       routeSelectedNetsOnly  : false
[05/18 21:15:31     32s] (I)       clkNetUseMaxDemand     : false
[05/18 21:15:31     32s] (I)       extraDemandForClocks   : 0
[05/18 21:15:31     32s] (I)       steinerRemoveLayers    : false
[05/18 21:15:31     32s] (I)       demoteLayerScenicScale : 1.00
[05/18 21:15:31     32s] (I)       nonpreferLayerCostScale : 100.00
[05/18 21:15:31     32s] (I)       similarTopologyRoutingFast : false
[05/18 21:15:31     32s] (I)       spanningTreeRefinement : false
[05/18 21:15:31     32s] (I)       spanningTreeRefinementAlpha : 0.50
[05/18 21:15:31     32s] (I)       starting read tracks
[05/18 21:15:31     32s] (I)       build grid graph
[05/18 21:15:31     32s] (I)       build grid graph start
[05/18 21:15:31     32s] [NR-eGR] Layer1 has no routable track
[05/18 21:15:31     32s] [NR-eGR] Layer2 has single uniform track structure
[05/18 21:15:31     32s] [NR-eGR] Layer3 has single uniform track structure
[05/18 21:15:31     32s] [NR-eGR] Layer4 has single uniform track structure
[05/18 21:15:31     32s] [NR-eGR] Layer5 has single uniform track structure
[05/18 21:15:31     32s] [NR-eGR] Layer6 has single uniform track structure
[05/18 21:15:31     32s] (I)       build grid graph end
[05/18 21:15:31     32s] (I)       numViaLayers=6
[05/18 21:15:31     32s] (I)       Reading via VIA12_VV for layer: 0 
[05/18 21:15:31     32s] (I)       Reading via VIA23_VH for layer: 1 
[05/18 21:15:31     32s] (I)       Reading via VIA34_VH for layer: 2 
[05/18 21:15:31     32s] (I)       Reading via VIA45_VH for layer: 3 
[05/18 21:15:31     32s] (I)       Reading via VIA56_HH for layer: 4 
[05/18 21:15:31     32s] (I)       end build via table
[05/18 21:15:31     32s] [NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[05/18 21:15:31     32s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/18 21:15:31     32s] (I)       readDataFromPlaceDB
[05/18 21:15:31     32s] (I)       Read net information..
[05/18 21:15:31     32s] [NR-eGR] Read numTotalNets=19345  numIgnoredNets=0
[05/18 21:15:31     32s] (I)       Read testcase time = 0.000 seconds
[05/18 21:15:31     32s] 
[05/18 21:15:31     32s] (I)       read default dcut vias
[05/18 21:15:31     32s] (I)       Reading via VIA12_HH_2cut_alt_W for layer: 0 
[05/18 21:15:31     32s] (I)       Reading via VIA23_HH_2cut_alt_W for layer: 1 
[05/18 21:15:31     32s] (I)       Reading via VIA34_HH_2cut_alt_E for layer: 2 
[05/18 21:15:31     32s] (I)       Reading via VIA45_HH_2cut_alt_E for layer: 3 
[05/18 21:15:31     32s] (I)       Reading via VIA56_HH_2cut_N for layer: 4 
[05/18 21:15:31     32s] (I)       build grid graph start
[05/18 21:15:31     32s] (I)       build grid graph end
[05/18 21:15:31     32s] (I)       Model blockage into capacity
[05/18 21:15:31     32s] (I)       Read numBlocks=36279  numPreroutedWires=0  numCapScreens=0
[05/18 21:15:31     32s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/18 21:15:31     32s] (I)       blocked area on Layer2 : 1041112973600  (57.13%)
[05/18 21:15:31     32s] (I)       blocked area on Layer3 : 1083795571600  (59.47%)
[05/18 21:15:31     32s] (I)       blocked area on Layer4 : 1130452157600  (62.03%)
[05/18 21:15:31     32s] (I)       blocked area on Layer5 : 1082208922000  (59.38%)
[05/18 21:15:31     32s] (I)       blocked area on Layer6 : 1019613639200  (55.95%)
[05/18 21:15:31     32s] (I)       Modeling time = 0.020 seconds
[05/18 21:15:31     32s] 
[05/18 21:15:31     32s] (I)       Number of ignored nets = 0
[05/18 21:15:31     32s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/18 21:15:31     32s] (I)       Number of clock nets = 1.  Ignored: No
[05/18 21:15:31     32s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/18 21:15:31     32s] (I)       Number of special nets = 0.  Ignored: Yes
[05/18 21:15:31     32s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/18 21:15:31     32s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/18 21:15:31     32s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/18 21:15:31     32s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/18 21:15:31     32s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/18 21:15:31     32s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/18 21:15:31     32s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1103.5 MB
[05/18 21:15:31     32s] (I)       Ndr track 0 does not exist
[05/18 21:15:31     32s] (I)       Layer1  viaCost=300.00
[05/18 21:15:31     32s] (I)       Layer2  viaCost=100.00
[05/18 21:15:31     32s] (I)       Layer3  viaCost=100.00
[05/18 21:15:31     32s] (I)       Layer4  viaCost=100.00
[05/18 21:15:31     32s] (I)       Layer5  viaCost=100.00
[05/18 21:15:31     32s] (I)       ---------------------Grid Graph Info--------------------
[05/18 21:15:31     32s] (I)       routing area        :  (0, 0) - (1349740, 1350160)
[05/18 21:15:31     32s] (I)       core area           :  (220100, 220200) - (1129640, 1129960)
[05/18 21:15:31     32s] (I)       Site Width          :   620  (dbu)
[05/18 21:15:31     32s] (I)       Row Height          :  5040  (dbu)
[05/18 21:15:31     32s] (I)       GCell Width         :  5040  (dbu)
[05/18 21:15:31     32s] (I)       GCell Height        :  5040  (dbu)
[05/18 21:15:31     32s] (I)       grid                :   268   268     6
[05/18 21:15:31     32s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[05/18 21:15:31     32s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[05/18 21:15:31     32s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/18 21:15:31     32s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/18 21:15:31     32s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/18 21:15:31     32s] (I)       First Track Coord   :     0   310   400   310   400  2170
[05/18 21:15:31     32s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/18 21:15:31     32s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/18 21:15:31     32s] (I)       Num of masks        :     1     1     1     1     1     1
[05/18 21:15:31     32s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/18 21:15:31     32s] (I)       --------------------------------------------------------
[05/18 21:15:31     32s] 
[05/18 21:15:31     32s] [NR-eGR] ============ Routing rule table ============
[05/18 21:15:31     32s] [NR-eGR] Rule id 0. Nets 19345 
[05/18 21:15:31     32s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/18 21:15:31     32s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/18 21:15:31     32s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:15:31     32s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:15:31     32s] [NR-eGR] ========================================
[05/18 21:15:31     32s] [NR-eGR] 
[05/18 21:15:31     32s] (I)       After initializing earlyGlobalRoute syMemory usage = 1103.5 MB
[05/18 21:15:31     32s] (I)       Loading and dumping file time : 0.14 seconds
[05/18 21:15:31     32s] (I)       ============= Initialization =============
[05/18 21:15:31     32s] (I)       totalPins=75456  totalGlobalPin=70638 (93.61%)
[05/18 21:15:31     32s] (I)       total 2D Cap : 1494970 = (746672 H, 748298 V)
[05/18 21:15:31     32s] [NR-eGR] Layer group 1: route 19345 net(s) in layer range [2, 6]
[05/18 21:15:31     32s] (I)       ============  Phase 1a Route ============
[05/18 21:15:31     32s] (I)       Phase 1a runs 0.04 seconds
[05/18 21:15:31     32s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/18 21:15:31     32s] (I)       Usage: 214470 = (108599 H, 105871 V) = (14.54% H, 14.15% V) = (5.473e+05um H, 5.336e+05um V)
[05/18 21:15:31     32s] (I)       
[05/18 21:15:31     32s] (I)       ============  Phase 1b Route ============
[05/18 21:15:31     32s] (I)       Phase 1b runs 0.01 seconds
[05/18 21:15:31     32s] (I)       Usage: 214468 = (108599 H, 105869 V) = (14.54% H, 14.15% V) = (5.473e+05um H, 5.336e+05um V)
[05/18 21:15:31     32s] (I)       
[05/18 21:15:31     32s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.080919e+06um
[05/18 21:15:31     32s] (I)       ============  Phase 1c Route ============
[05/18 21:15:31     32s] (I)       Level2 Grid: 54 x 54
[05/18 21:15:31     32s] (I)       Phase 1c runs 0.02 seconds
[05/18 21:15:31     32s] (I)       Usage: 214507 = (108602 H, 105905 V) = (14.54% H, 14.15% V) = (5.474e+05um H, 5.338e+05um V)
[05/18 21:15:31     32s] (I)       
[05/18 21:15:31     32s] (I)       ============  Phase 1d Route ============
[05/18 21:15:31     32s] (I)       Phase 1d runs 0.02 seconds
[05/18 21:15:31     32s] (I)       Usage: 214501 = (108602 H, 105899 V) = (14.54% H, 14.15% V) = (5.474e+05um H, 5.337e+05um V)
[05/18 21:15:31     32s] (I)       
[05/18 21:15:31     32s] (I)       ============  Phase 1e Route ============
[05/18 21:15:31     32s] (I)       Phase 1e runs 0.00 seconds
[05/18 21:15:31     32s] (I)       Usage: 214501 = (108602 H, 105899 V) = (14.54% H, 14.15% V) = (5.474e+05um H, 5.337e+05um V)
[05/18 21:15:31     32s] (I)       
[05/18 21:15:31     32s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.081085e+06um
[05/18 21:15:31     32s] [NR-eGR] 
[05/18 21:15:31     32s] (I)       ============  Phase 1l Route ============
[05/18 21:15:31     32s] (I)       Phase 1l runs 0.05 seconds
[05/18 21:15:31     32s] (I)       
[05/18 21:15:31     32s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/18 21:15:31     32s] [NR-eGR]                OverCon         OverCon            
[05/18 21:15:31     32s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[05/18 21:15:31     32s] [NR-eGR] Layer              (1)             (3)    OverCon 
[05/18 21:15:31     32s] [NR-eGR] ---------------------------------------------------
[05/18 21:15:31     32s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:15:31     32s] [NR-eGR] Layer2      18( 0.04%)       0( 0.00%)   ( 0.04%) 
[05/18 21:15:31     32s] [NR-eGR] Layer3       5( 0.01%)       0( 0.00%)   ( 0.01%) 
[05/18 21:15:31     32s] [NR-eGR] Layer4       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:15:31     32s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:15:31     32s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:15:31     32s] [NR-eGR] ---------------------------------------------------
[05/18 21:15:31     32s] [NR-eGR] Total       24( 0.01%)       0( 0.00%)   ( 0.01%) 
[05/18 21:15:31     32s] [NR-eGR] 
[05/18 21:15:31     32s] (I)       Total Global Routing Runtime: 0.24 seconds
[05/18 21:15:31     32s] (I)       total 2D Cap : 1501414 = (748048 H, 753366 V)
[05/18 21:15:31     32s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/18 21:15:31     32s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/18 21:15:31     32s] (I)       ============= track Assignment ============
[05/18 21:15:31     32s] (I)       extract Global 3D Wires
[05/18 21:15:31     32s] (I)       Extract Global WL : time=0.01
[05/18 21:15:31     32s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/18 21:15:31     32s] (I)       Initialization real time=0.00 seconds
[05/18 21:15:31     32s] (I)       Run Multi-thread track assignment
[05/18 21:15:32     32s] (I)       merging nets...
[05/18 21:15:32     32s] (I)       merging nets done
[05/18 21:15:32     32s] (I)       Kernel real time=0.27 seconds
[05/18 21:15:32     32s] (I)       End Greedy Track Assignment
[05/18 21:15:32     32s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:32     32s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75456
[05/18 21:15:32     32s] [NR-eGR] Layer2(metal2)(V) length: 3.368163e+05um, number of vias: 106456
[05/18 21:15:32     32s] [NR-eGR] Layer3(metal3)(H) length: 4.438532e+05um, number of vias: 12694
[05/18 21:15:32     32s] [NR-eGR] Layer4(metal4)(V) length: 2.124393e+05um, number of vias: 3691
[05/18 21:15:32     32s] [NR-eGR] Layer5(metal5)(H) length: 1.155204e+05um, number of vias: 338
[05/18 21:15:32     32s] [NR-eGR] Layer6(metal6)(V) length: 1.370740e+04um, number of vias: 0
[05/18 21:15:32     32s] [NR-eGR] Total length: 1.122337e+06um, number of vias: 198635
[05/18 21:15:32     32s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:32     32s] [NR-eGR] Total clock nets wire length: 3.704088e+04um 
[05/18 21:15:32     32s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:32     32s] [NR-eGR] End Peak syMemory usage = 1105.4 MB
[05/18 21:15:32     32s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.82 seconds
[05/18 21:15:32     32s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/18 21:15:32     32s] Legalization setup...
[05/18 21:15:32     32s] Using cell based legalization.
[05/18 21:15:32     32s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:32     32s] Core basic site is core_5040
[05/18 21:15:32     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/18 21:15:32     32s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:15:32     32s] Validating CTS configuration...
[05/18 21:15:32     32s] Non-default CCOpt properties:
[05/18 21:15:32     32s] preferred_extra_space is set for at least one key
[05/18 21:15:32     32s] route_type is set for at least one key
[05/18 21:15:32     32s] target_insertion_delay is set for at least one key
[05/18 21:15:32     32s] useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
[05/18 21:15:32     32s] Route type trimming info:
[05/18 21:15:32     32s]   No route type modifications were made.
[05/18 21:15:32     32s] Clock tree balancer configuration for clock_tree clk_i:
[05/18 21:15:32     32s] Non-default CCOpt properties for clock tree clk_i:
[05/18 21:15:32     32s]   route_type (leaf): default_route_type_leaf (default: default)
[05/18 21:15:32     32s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/18 21:15:32     32s]   route_type (top): default_route_type_nonleaf (default: default)
[05/18 21:15:32     32s] Library Trimming...
[05/18 21:15:32     32s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk_i. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/18 21:15:32     32s] (I)       Initializing Steiner engine. 
[05/18 21:15:32     32s] (I)       Reading DB...
[05/18 21:15:32     33s] (I)       Number of ignored instance 0
[05/18 21:15:32     33s] (I)       numMoveCells=18173, numMacros=345  numPads=30  numMultiRowHeightInsts=0
[05/18 21:15:32     33s] (I)       Identified Clock instances: Flop 3318, Clock buffer/inverter 0, Gate 0
[05/18 21:15:32     33s] (I)       before initializing RouteDB syMemory usage = 1108.8 MB
[05/18 21:15:32     33s] (I)       congestionReportName   : 
[05/18 21:15:32     33s] (I)       layerRangeFor2DCongestion : 
[05/18 21:15:32     33s] (I)       buildTerm2TermWires    : 1
[05/18 21:15:32     33s] (I)       doTrackAssignment      : 0
[05/18 21:15:32     33s] (I)       dumpBookshelfFiles     : 0
[05/18 21:15:32     33s] (I)       numThreads             : 1
[05/18 21:15:32     33s] (I)       bufferingAwareRouting  : true
[05/18 21:15:32     33s] [NR-eGR] honorMsvRouteConstraint: false
[05/18 21:15:32     33s] (I)       honorPin               : false
[05/18 21:15:32     33s] (I)       honorPinGuide          : true
[05/18 21:15:32     33s] (I)       honorPartition         : false
[05/18 21:15:32     33s] (I)       allowPartitionCrossover: false
[05/18 21:15:32     33s] (I)       honorSingleEntry       : true
[05/18 21:15:32     33s] (I)       honorSingleEntryStrong : true
[05/18 21:15:32     33s] (I)       handleViaSpacingRule   : false
[05/18 21:15:32     33s] (I)       handleEolSpacingRule   : true
[05/18 21:15:32     33s] (I)       PDConstraint           : none
[05/18 21:15:32     33s] (I)       expBetterNDRHandling   : true
[05/18 21:15:32     33s] [NR-eGR] honorClockSpecNDR      : 0
[05/18 21:15:32     33s] (I)       routingEffortLevel     : 3
[05/18 21:15:32     33s] (I)       effortLevel            : standard
[05/18 21:15:32     33s] [NR-eGR] minRouteLayer          : 2
[05/18 21:15:32     33s] [NR-eGR] maxRouteLayer          : 127
[05/18 21:15:32     33s] (I)       relaxedTopLayerCeiling : 127
[05/18 21:15:32     33s] (I)       relaxedBottomLayerFloor: 2
[05/18 21:15:32     33s] (I)       numRowsPerGCell        : 1
[05/18 21:15:32     33s] (I)       speedUpLargeDesign     : 0
[05/18 21:15:32     33s] (I)       multiThreadingTA       : 1
[05/18 21:15:32     33s] (I)       blkAwareLayerSwitching : 1
[05/18 21:15:32     33s] (I)       optimizationMode       : false
[05/18 21:15:32     33s] (I)       routeSecondPG          : false
[05/18 21:15:32     33s] (I)       scenicRatioForLayerRelax: 0.00
[05/18 21:15:32     33s] (I)       detourLimitForLayerRelax: 0.00
[05/18 21:15:32     33s] (I)       punchThroughDistance   : 2147483647.00
[05/18 21:15:32     33s] (I)       scenicBound            : 1.15
[05/18 21:15:32     33s] (I)       maxScenicToAvoidBlk    : 100.00
[05/18 21:15:32     33s] (I)       source-to-sink ratio   : 0.30
[05/18 21:15:32     33s] (I)       targetCongestionRatioH : 1.00
[05/18 21:15:32     33s] (I)       targetCongestionRatioV : 1.00
[05/18 21:15:32     33s] (I)       layerCongestionRatio   : 1.00
[05/18 21:15:32     33s] (I)       m1CongestionRatio      : 0.10
[05/18 21:15:32     33s] (I)       m2m3CongestionRatio    : 0.70
[05/18 21:15:32     33s] (I)       localRouteEffort       : 1.00
[05/18 21:15:32     33s] (I)       numSitesBlockedByOneVia: 8.00
[05/18 21:15:32     33s] (I)       supplyScaleFactorH     : 1.00
[05/18 21:15:32     33s] (I)       supplyScaleFactorV     : 1.00
[05/18 21:15:32     33s] (I)       highlight3DOverflowFactor: 0.00
[05/18 21:15:32     33s] (I)       doubleCutViaModelingRatio: 0.00
[05/18 21:15:32     33s] (I)       routeVias              : 
[05/18 21:15:32     33s] (I)       readTROption           : true
[05/18 21:15:32     33s] (I)       extraSpacingFactor     : 1.00
[05/18 21:15:32     33s] [NR-eGR] numTracksPerClockWire  : 0
[05/18 21:15:32     33s] (I)       routeSelectedNetsOnly  : false
[05/18 21:15:32     33s] (I)       clkNetUseMaxDemand     : false
[05/18 21:15:32     33s] (I)       extraDemandForClocks   : 0
[05/18 21:15:32     33s] (I)       steinerRemoveLayers    : false
[05/18 21:15:32     33s] (I)       demoteLayerScenicScale : 1.00
[05/18 21:15:32     33s] (I)       nonpreferLayerCostScale : 100.00
[05/18 21:15:32     33s] (I)       similarTopologyRoutingFast : true
[05/18 21:15:32     33s] (I)       spanningTreeRefinement : false
[05/18 21:15:32     33s] (I)       spanningTreeRefinementAlpha : 0.50
[05/18 21:15:32     33s] (I)       starting read tracks
[05/18 21:15:32     33s] (I)       build grid graph
[05/18 21:15:32     33s] (I)       build grid graph start
[05/18 21:15:32     33s] [NR-eGR] Layer1 has no routable track
[05/18 21:15:32     33s] [NR-eGR] Layer2 has single uniform track structure
[05/18 21:15:32     33s] [NR-eGR] Layer3 has single uniform track structure
[05/18 21:15:32     33s] [NR-eGR] Layer4 has single uniform track structure
[05/18 21:15:32     33s] [NR-eGR] Layer5 has single uniform track structure
[05/18 21:15:32     33s] [NR-eGR] Layer6 has single uniform track structure
[05/18 21:15:32     33s] (I)       build grid graph end
[05/18 21:15:32     33s] (I)       numViaLayers=6
[05/18 21:15:32     33s] (I)       Reading via VIA12_VV for layer: 0 
[05/18 21:15:32     33s] (I)       Reading via VIA23_VH for layer: 1 
[05/18 21:15:32     33s] (I)       Reading via VIA34_VH for layer: 2 
[05/18 21:15:32     33s] (I)       Reading via VIA45_VH for layer: 3 
[05/18 21:15:32     33s] (I)       Reading via VIA56_HH for layer: 4 
[05/18 21:15:32     33s] (I)       end build via table
[05/18 21:15:32     33s] [NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[05/18 21:15:32     33s] (I)       readDataFromPlaceDB
[05/18 21:15:32     33s] (I)       Read net information..
[05/18 21:15:32     33s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[05/18 21:15:32     33s] (I)       Read testcase time = 0.000 seconds
[05/18 21:15:32     33s] 
[05/18 21:15:32     33s] (I)       read default dcut vias
[05/18 21:15:32     33s] (I)       Reading via VIA12_HH_2cut_alt_W for layer: 0 
[05/18 21:15:32     33s] (I)       Reading via VIA23_HH_2cut_alt_W for layer: 1 
[05/18 21:15:32     33s] (I)       Reading via VIA34_HH_2cut_alt_E for layer: 2 
[05/18 21:15:32     33s] (I)       Reading via VIA45_HH_2cut_alt_E for layer: 3 
[05/18 21:15:32     33s] (I)       Reading via VIA56_HH_2cut_N for layer: 4 
[05/18 21:15:32     33s] (I)       build grid graph start
[05/18 21:15:32     33s] (I)       build grid graph end
[05/18 21:15:32     33s] (I)       Model blockage into capacity
[05/18 21:15:32     33s] (I)       Read numBlocks=36279  numPreroutedWires=0  numCapScreens=0
[05/18 21:15:32     33s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/18 21:15:32     33s] (I)       blocked area on Layer2 : 798930300000  (43.84%)
[05/18 21:15:32     33s] (I)       blocked area on Layer3 : 799094332400  (43.85%)
[05/18 21:15:32     33s] (I)       blocked area on Layer4 : 963423068000  (52.87%)
[05/18 21:15:32     33s] (I)       blocked area on Layer5 : 917253193200  (50.33%)
[05/18 21:15:32     33s] (I)       blocked area on Layer6 : 855220087200  (46.93%)
[05/18 21:15:32     33s] (I)       Modeling time = 0.040 seconds
[05/18 21:15:32     33s] 
[05/18 21:15:32     33s] (I)       Moved 0 terms for better access 
[05/18 21:15:32     33s] (I)       Number of ignored nets = 0
[05/18 21:15:32     33s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/18 21:15:32     33s] (I)       Number of clock nets = 0.  Ignored: No
[05/18 21:15:32     33s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/18 21:15:32     33s] (I)       Number of special nets = 0.  Ignored: Yes
[05/18 21:15:32     33s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/18 21:15:32     33s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/18 21:15:32     33s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/18 21:15:32     33s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/18 21:15:32     33s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/18 21:15:32     33s] (I)       Constructing bin map
[05/18 21:15:32     33s] (I)       Initialize bin information with width=10080 height=10080
[05/18 21:15:32     33s] (I)       Done constructing bin map
[05/18 21:15:32     33s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1108.8 MB
[05/18 21:15:32     33s] (I)       Ndr track 0 does not exist
[05/18 21:15:32     33s] (I)       Layer1  viaCost=300.00
[05/18 21:15:32     33s] (I)       Layer2  viaCost=100.00
[05/18 21:15:32     33s] (I)       Layer3  viaCost=100.00
[05/18 21:15:32     33s] (I)       Layer4  viaCost=100.00
[05/18 21:15:32     33s] (I)       Layer5  viaCost=100.00
[05/18 21:15:32     33s] (I)       ---------------------Grid Graph Info--------------------
[05/18 21:15:32     33s] (I)       routing area        :  (0, 0) - (1349740, 1350160)
[05/18 21:15:32     33s] (I)       core area           :  (220100, 220200) - (1129640, 1127400)
[05/18 21:15:32     33s] (I)       Site Width          :   620  (dbu)
[05/18 21:15:32     33s] (I)       Row Height          :  5040  (dbu)
[05/18 21:15:32     33s] (I)       GCell Width         :  5040  (dbu)
[05/18 21:15:32     33s] (I)       GCell Height        :  5040  (dbu)
[05/18 21:15:32     33s] (I)       grid                :   268   268     6
[05/18 21:15:32     33s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[05/18 21:15:32     33s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[05/18 21:15:32     33s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/18 21:15:32     33s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/18 21:15:32     33s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/18 21:15:32     33s] (I)       First Track Coord   :     0   310   400   310   400  2170
[05/18 21:15:32     33s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/18 21:15:32     33s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/18 21:15:32     33s] (I)       Num of masks        :     1     1     1     1     1     1
[05/18 21:15:32     33s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/18 21:15:32     33s] (I)       --------------------------------------------------------
[05/18 21:15:32     33s] 
[05/18 21:15:32     33s] [NR-eGR] ============ Routing rule table ============
[05/18 21:15:32     33s] [NR-eGR] Rule id 0. Nets 0 
[05/18 21:15:32     33s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/18 21:15:32     33s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/18 21:15:32     33s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:15:32     33s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:15:32     33s] [NR-eGR] ========================================
[05/18 21:15:32     33s] [NR-eGR] 
[05/18 21:15:32     33s] (I)       After initializing earlyGlobalRoute syMemory usage = 1111.7 MB
[05/18 21:15:32     33s] (I)       Loading and dumping file time : 0.10 seconds
[05/18 21:15:32     33s] (I)       total 2D Cap : 1498695 = (748562 H, 750133 V)
[05/18 21:15:32     33s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/18 21:15:32     33s] Updating RC grid for preRoute extraction ...
[05/18 21:15:32     33s] Initializing multi-corner capacitance tables ... 
[05/18 21:15:32     33s] Initializing multi-corner resistance tables ...
[05/18 21:15:32     33s] AAE_INFO: Cdb files are: 
[05/18 21:15:32     33s]  	/home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/DBS/place.dat/libs/mmmc/u18_ss.cdb
[05/18 21:15:32     33s] 	/home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/DBS/place.dat/libs/mmmc/u18_ff.cdb
[05/18 21:15:32     33s]  
[05/18 21:15:32     33s] Start AAE Lib Loading. (MEM=1111.72)
[05/18 21:15:39     34s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/18 21:15:39     34s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/18 21:15:39     34s] End AAE Lib Loading. (MEM=1368.5 CPU=0:00:01.4 Real=0:00:07.0)
[05/18 21:15:39     34s] End AAE Lib Interpolated Model. (MEM=1368.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:15:39     34s]   Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 0 of 7 cells
[05/18 21:15:39     34s] Original list had 7 cells:
[05/18 21:15:39     34s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[05/18 21:15:39     34s] Library trimming was not able to trim any cells:
[05/18 21:15:39     34s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[05/18 21:15:39     34s]   For power domain auto-default:
[05/18 21:15:39     34s]     Buffers:     
[05/18 21:15:39     34s]     Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[05/18 21:15:39     34s]     Clock gates: GCKETF GCKETT GCKETP GCKETN 
[05/18 21:15:39     34s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 902445.831um^2
[05/18 21:15:39     34s]   Top Routing info:
[05/18 21:15:39     34s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[05/18 21:15:39     34s]     Unshielded; Mask Constraint: 0; Source: route_type.
[05/18 21:15:39     34s]   Trunk Routing info:
[05/18 21:15:39     34s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[05/18 21:15:39     34s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/18 21:15:39     34s]   Leaf Routing info:
[05/18 21:15:39     34s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[05/18 21:15:39     34s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/18 21:15:39     35s]   For timing_corner DC_max:setup, late:
[05/18 21:15:39     35s]     Slew time target (leaf):    0.222ns
[05/18 21:15:39     35s]     Slew time target (trunk):   0.222ns
[05/18 21:15:39     35s]     Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
[05/18 21:15:39     35s]     Buffer unit delay for power domain auto-default:   0.134ns
[05/18 21:15:39     35s]     Buffer max distance for power domain auto-default: 862.222um
[05/18 21:15:39     35s]   Fastest wire driving cells and distances for power domain auto-default:
[05/18 21:15:40     35s]     Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=862.222um, saturatedSlew=0.200ns, speed=6379.741um per ns, cellArea=57.986um^2 per 1000um}
[05/18 21:15:40     35s]     Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=426.350um, saturatedSlew=0.203ns, speed=1646.139um per ns, cellArea=183.230um^2 per 1000um}
[05/18 21:15:40     36s] Library Trimming done.
[05/18 21:15:40     36s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk_i, which drives the root of clock_tree clk_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[05/18 21:15:40     36s] 
[05/18 21:15:40     36s] Logic Sizing Table:
[05/18 21:15:40     36s] 
[05/18 21:15:40     36s] ----------------------------------------------------------
[05/18 21:15:40     36s] Cell    Instance count    Source    Eligible library cells
[05/18 21:15:40     36s] ----------------------------------------------------------
[05/18 21:15:40     36s]   (empty table)
[05/18 21:15:40     36s] ----------------------------------------------------------
[05/18 21:15:40     36s] 
[05/18 21:15:40     36s] 
[05/18 21:15:41     36s] Clock tree balancer configuration for skew_group clk_i/func_mode:
[05/18 21:15:41     36s]   Sources:                     pin clk_i
[05/18 21:15:41     36s]   Total number of sinks:       3319
[05/18 21:15:41     36s]   Delay constrained sinks:     3318
[05/18 21:15:41     36s]   Non-leaf sinks:              0
[05/18 21:15:41     36s]   Ignore pins:                 0
[05/18 21:15:41     36s]  Timing corner DC_max:setup.late:
[05/18 21:15:41     36s]   Skew target:                 0.134ns
[05/18 21:15:41     36s]   Insertion delay target:      1.000ns
[05/18 21:15:41     36s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/18 21:15:41     36s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/18 21:15:41     36s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/18 21:15:41     36s] Primary reporting skew group is skew_group clk_i/func_mode with 3319 clock sinks.
[05/18 21:15:41     36s] 
[05/18 21:15:41     36s] Via Selection for Estimated Routes (rule default):
[05/18 21:15:41     36s] 
[05/18 21:15:41     36s] -----------------------------------------------------------------------
[05/18 21:15:41     36s] Layer    Via Cell               Res.     Cap.     RC       Top of Stack
[05/18 21:15:41     36s] Range                           (Ohm)    (fF)     (fs)     Only
[05/18 21:15:41     36s] -----------------------------------------------------------------------
[05/18 21:15:41     36s] M1-M2    VIA12_VV               6.500    0.038    0.245    false
[05/18 21:15:41     36s] M2-M3    VIA23_VH               6.500    0.031    0.201    false
[05/18 21:15:41     36s] M2-M3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
[05/18 21:15:41     36s] M3-M4    VIA34_VH               6.500    0.031    0.201    false
[05/18 21:15:41     36s] M3-M4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
[05/18 21:15:41     36s] M4-M5    VIA45_VH               6.500    0.031    0.201    false
[05/18 21:15:41     36s] M4-M5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
[05/18 21:15:41     36s] M5-M6    VIA56_HH               6.500    0.067    0.438    false
[05/18 21:15:41     36s] M5-M6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
[05/18 21:15:41     36s] -----------------------------------------------------------------------
[05/18 21:15:41     36s] 
[05/18 21:15:41     36s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[05/18 21:15:41     36s] 
[05/18 21:15:41     36s] Ideal and dont_touch net fanout counts:
[05/18 21:15:41     36s] 
[05/18 21:15:41     36s] -----------------------------------------------------------
[05/18 21:15:41     36s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[05/18 21:15:41     36s] -----------------------------------------------------------
[05/18 21:15:41     36s]       1            10                      0
[05/18 21:15:41     36s]      11           100                      0
[05/18 21:15:41     36s]     101          1000                      0
[05/18 21:15:41     36s]    1001         10000                      1
[05/18 21:15:41     36s]   10001           +                        0
[05/18 21:15:41     36s] -----------------------------------------------------------
[05/18 21:15:41     36s] 
[05/18 21:15:41     36s] Top ideal and dont_touch nets by fanout:
[05/18 21:15:41     36s] 
[05/18 21:15:41     36s] ---------------------
[05/18 21:15:41     36s] Net name    Fanout ()
[05/18 21:15:41     36s] ---------------------
[05/18 21:15:41     36s] clk_i         3319
[05/18 21:15:41     36s] ---------------------
[05/18 21:15:41     36s] 
[05/18 21:15:41     36s] 
[05/18 21:15:41     36s] Validating CTS configuration done. (took cpu=0:00:03.3 real=0:00:08.6)
[05/18 21:15:41     36s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/18 21:15:41     36s] No exclusion drivers are needed.
[05/18 21:15:41     36s] Adding driver cell for primary IO roots...
[05/18 21:15:41     36s] **WARN: (IMPCCOPT-1397):	CCOpt will not add a driver cell for clock tree clk_i because the root output net clk_i is marked dont_touch.
[05/18 21:15:41     36s] Maximizing clock DAG abstraction...
[05/18 21:15:41     36s] Maximizing clock DAG abstraction done.
[05/18 21:15:41     36s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.3 real=0:00:09.6)
[05/18 21:15:41     36s] Synthesizing clock trees...
[05/18 21:15:41     36s]   Preparing To Balance...
[05/18 21:15:41     36s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:41     36s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:41     36s]   Merging duplicate siblings in DAG...
[05/18 21:15:41     36s]     Clock DAG stats before merging:
[05/18 21:15:41     36s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:41     36s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:41     36s]     Resynthesising clock tree into netlist...
[05/18 21:15:41     36s]       Reset timing graph...
[05/18 21:15:41     36s] Ignoring AAE DB Resetting ...
[05/18 21:15:41     36s]       Reset timing graph done.
[05/18 21:15:41     36s]     Resynthesising clock tree into netlist done.
[05/18 21:15:41     36s]     
[05/18 21:15:41     36s]     Disconnecting clock tree from netlist...
[05/18 21:15:41     36s]     Disconnecting clock tree from netlist done.
[05/18 21:15:41     36s]   Merging duplicate siblings in DAG done.
[05/18 21:15:41     36s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:41     36s]   CCOpt::Phase::Construction...
[05/18 21:15:41     36s]   Stage::Clustering...
[05/18 21:15:41     36s]   Clustering...
[05/18 21:15:41     36s]     Initialize for clustering...
[05/18 21:15:41     36s]     Clock DAG stats before clustering:
[05/18 21:15:41     36s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:41     36s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:41     36s]     Computing max distances from locked parents...
[05/18 21:15:41     36s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/18 21:15:41     36s]     Computing max distances from locked parents done.
[05/18 21:15:41     36s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:15:41     36s]     Bottom-up phase...
[05/18 21:15:41     36s]     Clustering clock_tree clk_i...
[05/18 21:15:41     36s] End AAE Lib Interpolated Model. (MEM=1404.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:15:41     36s]     Clustering clock_tree clk_i done.
[05/18 21:15:41     36s]     Clock DAG stats after bottom-up phase:
[05/18 21:15:41     36s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:41     36s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:41     36s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/18 21:15:41     36s]     Legalizing clock trees...
[05/18 21:15:41     36s]     Resynthesising clock tree into netlist...
[05/18 21:15:41     36s]       Reset timing graph...
[05/18 21:15:41     36s] Ignoring AAE DB Resetting ...
[05/18 21:15:41     36s]       Reset timing graph done.
[05/18 21:15:41     36s]     Resynthesising clock tree into netlist done.
[05/18 21:15:41     36s]     Commiting net attributes....
[05/18 21:15:41     36s]     Commiting net attributes. done.
[05/18 21:15:41     36s]     Leaving CCOpt scope - ClockRefiner...
[05/18 21:15:41     37s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:41     37s]     Performing a single pass refine place with FGC disabled for datapath.
[05/18 21:15:41     37s] *** Starting refinePlace (0:00:37.1 mem=1423.5M) ***
[05/18 21:15:41     37s] Total net bbox length = 8.629e+05 (4.389e+05 4.240e+05) (ext = 1.849e+04)
[05/18 21:15:41     37s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:15:41     37s] Starting refinePlace ...
[05/18 21:15:42     37s] default core: bins with density >  0.75 =    0 % ( 0 / 342 )
[05/18 21:15:42     37s] Density distribution unevenness ratio = 4.836%
[05/18 21:15:42     37s]   Spread Effort: high, standalone mode, useDDP on.
[05/18 21:15:42     37s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1423.5MB) @(0:00:37.1 - 0:00:37.2).
[05/18 21:15:42     37s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:15:42     37s] wireLenOptFixPriorityInst 3318 inst fixed
[05/18 21:15:42     37s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:15:42     37s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1423.5MB) @(0:00:37.2 - 0:00:37.4).
[05/18 21:15:42     37s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:15:42     37s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1423.5MB
[05/18 21:15:42     37s] Statistics of distance of Instance movement in refine placement:
[05/18 21:15:42     37s]   maximum (X+Y) =         0.00 um
[05/18 21:15:42     37s]   mean    (X+Y) =         0.00 um
[05/18 21:15:42     37s] Summary Report:
[05/18 21:15:42     37s] Instances move: 0 (out of 18173 movable)
[05/18 21:15:42     37s] Instances flipped: 0
[05/18 21:15:42     37s] Mean displacement: 0.00 um
[05/18 21:15:42     37s] Max displacement: 0.00 um 
[05/18 21:15:42     37s] Total instances moved : 0
[05/18 21:15:42     37s] Total net bbox length = 8.629e+05 (4.389e+05 4.240e+05) (ext = 1.849e+04)
[05/18 21:15:42     37s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1423.5MB
[05/18 21:15:42     37s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1423.5MB) @(0:00:37.1 - 0:00:37.4).
[05/18 21:15:42     37s] *** Finished refinePlace (0:00:37.4 mem=1423.5M) ***
[05/18 21:15:42     37s]     Moved 0 and flipped 0 of 3319 clock instance(s) during refinement.
[05/18 21:15:42     37s]     The largest move was 0 microns for .
[05/18 21:15:42     37s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[05/18 21:15:42     37s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/18 21:15:42     37s] Moved 0 and flipped 0 of 3319 clock sinks during refinement.
[05/18 21:15:42     37s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/18 21:15:42     37s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:42     37s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/18 21:15:42     37s]     Disconnecting clock tree from netlist...
[05/18 21:15:42     37s]     Disconnecting clock tree from netlist done.
[05/18 21:15:42     37s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:42     37s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:42     37s] End AAE Lib Interpolated Model. (MEM=1423.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:15:42     37s]     
[05/18 21:15:42     37s]     Clock tree legalization - Histogram:
[05/18 21:15:42     37s]     ====================================
[05/18 21:15:42     37s]     
[05/18 21:15:42     37s]     --------------------------------
[05/18 21:15:42     37s]     Movement (um)    Number of cells
[05/18 21:15:42     37s]     --------------------------------
[05/18 21:15:42     37s]       (empty table)
[05/18 21:15:42     37s]     --------------------------------
[05/18 21:15:42     37s]     
[05/18 21:15:42     37s]     
[05/18 21:15:42     37s]     Clock tree legalization - There are no Movements:
[05/18 21:15:42     37s]     =================================================
[05/18 21:15:42     37s]     
[05/18 21:15:42     37s]     ---------------------------------------------
[05/18 21:15:42     37s]     Movement (um)    Desired     Achieved    Node
[05/18 21:15:42     37s]                      location    location    
[05/18 21:15:42     37s]     ---------------------------------------------
[05/18 21:15:42     37s]       (empty table)
[05/18 21:15:42     37s]     ---------------------------------------------
[05/18 21:15:42     37s]     
[05/18 21:15:42     37s]     Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/18 21:15:42     37s]     Clock DAG stats after 'Clustering':
[05/18 21:15:42     37s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:42     37s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:42     37s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:42     37s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:42     37s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:42     37s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:42     37s]     Clock DAG net violations after 'Clustering':
[05/18 21:15:42     37s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:42     37s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/18 21:15:42     37s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:42     37s]     Primary reporting skew group after 'Clustering':
[05/18 21:15:42     37s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:42     37s]     Skew group summary after 'Clustering':
[05/18 21:15:42     37s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:42     37s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:42     37s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:42     37s]   Clustering done. (took cpu=0:00:01.5 real=0:00:01.5)
[05/18 21:15:42     37s]   
[05/18 21:15:42     37s]   Post-Clustering Statistics Report
[05/18 21:15:42     37s]   =================================
[05/18 21:15:42     37s]   
[05/18 21:15:42     37s]   Fanout Statistics:
[05/18 21:15:42     37s]   
[05/18 21:15:42     37s]   ------------------------------------------------------------------------------
[05/18 21:15:42     37s]   Net Type    Count    Mean        Min.      Max.      Std. Dev.    Fanout
[05/18 21:15:42     37s]                        Fanout      Fanout    Fanout    Fanout       Distribution
[05/18 21:15:42     37s]   ------------------------------------------------------------------------------
[05/18 21:15:42     37s]   Trunk         1         1.000        1         1       0.000      {1 <= 2}
[05/18 21:15:42     37s]   Leaf          1      3319.000     3319      3319       0.000      {1 <= 3320}
[05/18 21:15:42     37s]   ------------------------------------------------------------------------------
[05/18 21:15:42     37s]   
[05/18 21:15:42     37s]   Clustering Failure Statistics:
[05/18 21:15:42     37s]   
[05/18 21:15:42     37s]   --------------------------------
[05/18 21:15:42     37s]   Net Type    Clusters    Clusters
[05/18 21:15:42     37s]               Tried       Failed
[05/18 21:15:42     37s]   --------------------------------
[05/18 21:15:42     37s]     (empty table)
[05/18 21:15:42     37s]   --------------------------------
[05/18 21:15:42     37s]   
[05/18 21:15:42     37s]   
[05/18 21:15:42     37s]   Update congestion based capacitance...
[05/18 21:15:42     37s]   Resynthesising clock tree into netlist...
[05/18 21:15:42     37s]     Reset timing graph...
[05/18 21:15:42     38s] Ignoring AAE DB Resetting ...
[05/18 21:15:42     38s]     Reset timing graph done.
[05/18 21:15:42     38s]   Resynthesising clock tree into netlist done.
[05/18 21:15:42     38s]   Updating congestion map to accurately time the clock tree...
[05/18 21:15:42     38s]     Routing unrouted datapath nets connected to clock instances...
[05/18 21:15:42     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.1 mem=1423.5M
[05/18 21:15:42     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.1 mem=1423.5M
[05/18 21:15:42     38s] 
[05/18 21:15:42     38s] Footprint cell infomation for calculating maxBufDist
[05/18 21:15:42     38s] *info: There are 14 candidate Buffer cells
[05/18 21:15:42     38s] *info: There are 15 candidate Inverter cells
[05/18 21:15:42     38s] 
[05/18 21:15:43     39s] RouteType               : FE_CTS_DEFAULT
[05/18 21:15:43     39s] PreferredExtraSpace     : 1
[05/18 21:15:43     39s] Shield                  : NONE
[05/18 21:15:43     39s] PreferLayer             : M3 M4 
[05/18 21:15:43     39s] RC Information for View av_func_mode_max :
[05/18 21:15:43     39s] Est. Cap                : 0.139286(V=0.138171 H=0.1404) (ff/um) [0.000139286]
[05/18 21:15:43     39s] Est. Res                : 0.235714(V=0.235714 H=0.235714)(ohm/um) [0.000235714]
[05/18 21:15:43     39s] Est. Via Res            : 4.97059(ohm) [9.30392]
[05/18 21:15:43     39s] Est. Via Cap            : 0.154688(ff)
[05/18 21:15:43     39s] M1(H) w=0.24(um) s=0.24(um) p=0.56(um) es=0.88(um) cap=0.128(ff/um) res=0.328(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[05/18 21:15:43     39s] M2(V) w=0.28(um) s=0.28(um) p=0.62(um) es=0.96(um) cap=0.138(ff/um) res=0.236(ohm/um) viaRes=4.33333(ohm) viaCap=0.177256(ff)
[05/18 21:15:43     39s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.14(ff/um) res=0.236(ohm/um) viaRes=4.97059(ohm) viaCap=0.153025(ff)
[05/18 21:15:43     39s] M4(V) w=0.28(um) s=0.28(um) p=0.62(um) es=0.96(um) cap=0.138(ff/um) res=0.236(ohm/um) viaRes=4.97059(ohm) viaCap=0.154688(ff)
[05/18 21:15:43     39s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.141(ff/um) res=0.236(ohm/um) viaRes=4.97059(ohm) viaCap=0.153553(ff)
[05/18 21:15:43     39s] M6(V) w=1.2(um) s=1(um) p=2.4(um) es=3.6(um) cap=0.165(ff/um) res=0.0162(ohm/um) viaRes=4.97059(ohm) viaCap=0.22423(ff)
[05/18 21:15:43     39s] 
[05/18 21:15:43     39s] RC Information for View av_scan_mode_max :
[05/18 21:15:43     39s] Est. Cap                : 0.139286(V=0.138171 H=0.1404) (ff/um) [0.000139286]
[05/18 21:15:43     39s] Est. Res                : 0.235714(V=0.235714 H=0.235714)(ohm/um) [0.000235714]
[05/18 21:15:43     39s] Est. Via Res            : 4.97059(ohm) [9.30392]
[05/18 21:15:43     39s] Est. Via Cap            : 0.154688(ff)
[05/18 21:15:43     39s] M1(H) w=0.24(um) s=0.24(um) p=0.56(um) es=0.88(um) cap=0.128(ff/um) res=0.328(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[05/18 21:15:43     39s] M2(V) w=0.28(um) s=0.28(um) p=0.62(um) es=0.96(um) cap=0.138(ff/um) res=0.236(ohm/um) viaRes=4.33333(ohm) viaCap=0.177256(ff)
[05/18 21:15:43     39s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.14(ff/um) res=0.236(ohm/um) viaRes=4.97059(ohm) viaCap=0.153025(ff)
[05/18 21:15:43     39s] M4(V) w=0.28(um) s=0.28(um) p=0.62(um) es=0.96(um) cap=0.138(ff/um) res=0.236(ohm/um) viaRes=4.97059(ohm) viaCap=0.154688(ff)
[05/18 21:15:43     39s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.141(ff/um) res=0.236(ohm/um) viaRes=4.97059(ohm) viaCap=0.153553(ff)
[05/18 21:15:43     39s] M6(V) w=1.2(um) s=1(um) p=2.4(um) es=3.6(um) cap=0.165(ff/um) res=0.0162(ohm/um) viaRes=4.97059(ohm) viaCap=0.22423(ff)
[05/18 21:15:43     39s] 
[05/18 21:15:43     39s] RC Information for View av_func_mode_min :
[05/18 21:15:43     39s] Est. Cap                : 0.139286(V=0.138171 H=0.1404) (ff/um) [0.000139286]
[05/18 21:15:43     39s] Est. Res                : 0.235714(V=0.235714 H=0.235714)(ohm/um) [0.000235714]
[05/18 21:15:43     39s] Est. Via Res            : 4.97059(ohm) [9.30392]
[05/18 21:15:43     39s] Est. Via Cap            : 0.154688(ff)
[05/18 21:15:43     39s] M1(H) w=0.24(um) s=0.24(um) p=0.56(um) es=0.88(um) cap=0.128(ff/um) res=0.328(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[05/18 21:15:43     39s] M2(V) w=0.28(um) s=0.28(um) p=0.62(um) es=0.96(um) cap=0.138(ff/um) res=0.236(ohm/um) viaRes=4.33333(ohm) viaCap=0.177256(ff)
[05/18 21:15:43     39s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.14(ff/um) res=0.236(ohm/um) viaRes=4.97059(ohm) viaCap=0.153025(ff)
[05/18 21:15:43     39s] M4(V) w=0.28(um) s=0.28(um) p=0.62(um) es=0.96(um) cap=0.138(ff/um) res=0.236(ohm/um) viaRes=4.97059(ohm) viaCap=0.154688(ff)
[05/18 21:15:43     39s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.141(ff/um) res=0.236(ohm/um) viaRes=4.97059(ohm) viaCap=0.153553(ff)
[05/18 21:15:43     39s] M6(V) w=1.2(um) s=1(um) p=2.4(um) es=3.6(um) cap=0.165(ff/um) res=0.0162(ohm/um) viaRes=4.97059(ohm) viaCap=0.22423(ff)
[05/18 21:15:43     39s] 
[05/18 21:15:43     39s] RC Information for View av_scan_mode_min :
[05/18 21:15:43     39s] Est. Cap                : 0.139286(V=0.138171 H=0.1404) (ff/um) [0.000139286]
[05/18 21:15:43     39s] Est. Res                : 0.235714(V=0.235714 H=0.235714)(ohm/um) [0.000235714]
[05/18 21:15:43     39s] Est. Via Res            : 4.97059(ohm) [9.30392]
[05/18 21:15:43     39s] Est. Via Cap            : 0.154688(ff)
[05/18 21:15:43     39s] M1(H) w=0.24(um) s=0.24(um) p=0.56(um) es=0.88(um) cap=0.128(ff/um) res=0.328(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[05/18 21:15:43     39s] M2(V) w=0.28(um) s=0.28(um) p=0.62(um) es=0.96(um) cap=0.138(ff/um) res=0.236(ohm/um) viaRes=4.33333(ohm) viaCap=0.177256(ff)
[05/18 21:15:43     39s] M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.14(ff/um) res=0.236(ohm/um) viaRes=4.97059(ohm) viaCap=0.153025(ff)
[05/18 21:15:43     39s] M4(V) w=0.28(um) s=0.28(um) p=0.62(um) es=0.96(um) cap=0.138(ff/um) res=0.236(ohm/um) viaRes=4.97059(ohm) viaCap=0.154688(ff)
[05/18 21:15:43     39s] M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.141(ff/um) res=0.236(ohm/um) viaRes=4.97059(ohm) viaCap=0.153553(ff)
[05/18 21:15:43     39s] M6(V) w=1.2(um) s=1(um) p=2.4(um) es=3.6(um) cap=0.165(ff/um) res=0.0162(ohm/um) viaRes=4.97059(ohm) viaCap=0.22423(ff)
[05/18 21:15:43     39s] 
[05/18 21:15:46     41s]       Routed 2 unrouted datapath nets connected to clock instances
[05/18 21:15:46     41s]     Routing unrouted datapath nets connected to clock instances done.
[05/18 21:15:46     41s]     Leaving CCOpt scope - extractRC...
[05/18 21:15:46     41s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/18 21:15:46     41s] Extraction called for design 'CPU' of instances=18518 and nets=20565 using extraction engine 'preRoute' .
[05/18 21:15:46     41s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/18 21:15:46     41s] Type 'man IMPEXT-3530' for more detail.
[05/18 21:15:46     41s] PreRoute RC Extraction called for design CPU.
[05/18 21:15:46     41s] RC Extraction called in multi-corner(2) mode.
[05/18 21:15:46     41s] RCMode: PreRoute
[05/18 21:15:46     41s]       RC Corner Indexes            0       1   
[05/18 21:15:46     41s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/18 21:15:46     41s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/18 21:15:46     41s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/18 21:15:46     41s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/18 21:15:46     41s] Shrink Factor                : 1.00000
[05/18 21:15:46     41s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/18 21:15:46     41s] Using capacitance table file ...
[05/18 21:15:46     41s] Updating RC grid for preRoute extraction ...
[05/18 21:15:46     41s] Initializing multi-corner capacitance tables ... 
[05/18 21:15:46     41s] Initializing multi-corner resistance tables ...
[05/18 21:15:46     41s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1333.176M)
[05/18 21:15:46     41s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/18 21:15:46     41s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:46     41s]   Updating congestion map to accurately time the clock tree done.
[05/18 21:15:46     41s]   Disconnecting clock tree from netlist...
[05/18 21:15:46     41s]   Disconnecting clock tree from netlist done.
[05/18 21:15:46     41s] End AAE Lib Interpolated Model. (MEM=1354.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:15:46     41s]   Clock DAG stats After congestion update:
[05/18 21:15:46     41s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:46     41s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:46     41s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:46     41s]     sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:46     41s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:46     41s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:46     41s]   Clock DAG net violations After congestion update:
[05/18 21:15:46     41s]     Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:46     41s]   Clock DAG primary half-corner transition distribution After congestion update:
[05/18 21:15:46     41s]     Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:46     41s]   Primary reporting skew group After congestion update:
[05/18 21:15:46     41s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:46     41s]   Skew group summary After congestion update:
[05/18 21:15:46     41s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:46     41s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:46     41s]   Update congestion based capacitance done. (took cpu=0:00:03.9 real=0:00:03.9)
[05/18 21:15:46     41s]   Stage::Clustering done. (took cpu=0:00:05.4 real=0:00:05.4)
[05/18 21:15:46     41s]   Stage::DRV Fixing...
[05/18 21:15:46     41s]   Fixing clock tree slew time and max cap violations...
[05/18 21:15:46     41s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:15:46     41s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/18 21:15:46     41s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:46     41s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:46     41s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:46     41s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:46     41s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:46     41s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:46     41s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[05/18 21:15:46     41s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:46     41s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/18 21:15:46     41s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:46     41s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[05/18 21:15:46     41s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:46     42s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/18 21:15:46     42s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:46     42s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:46     42s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:46     42s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:46     42s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/18 21:15:46     42s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:15:46     42s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/18 21:15:46     42s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:46     42s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:46     42s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:46     42s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:46     42s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:46     42s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:46     42s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/18 21:15:46     42s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:46     42s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/18 21:15:46     42s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:47     42s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/18 21:15:47     42s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:47     42s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/18 21:15:47     42s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:47     42s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:47     42s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:47     42s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:47     42s]   Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/18 21:15:47     42s]   Stage::Insertion Delay Reduction...
[05/18 21:15:47     42s]   Removing unnecessary root buffering...
[05/18 21:15:47     42s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/18 21:15:47     42s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:47     42s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:47     42s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:47     42s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:47     42s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:47     42s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:47     42s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[05/18 21:15:47     42s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:47     42s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/18 21:15:47     42s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:47     42s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[05/18 21:15:47     42s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:47     42s]     Skew group summary after 'Removing unnecessary root buffering':
[05/18 21:15:47     42s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:47     42s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:47     42s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:47     42s]   Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:47     42s]   Removing unconstrained drivers...
[05/18 21:15:47     42s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/18 21:15:47     42s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:47     42s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:47     42s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:47     42s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:47     42s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:47     42s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:47     42s]     Clock DAG net violations after 'Removing unconstrained drivers':
[05/18 21:15:47     42s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:47     42s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/18 21:15:47     42s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:47     42s]     Primary reporting skew group after 'Removing unconstrained drivers':
[05/18 21:15:47     42s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:47     42s]     Skew group summary after 'Removing unconstrained drivers':
[05/18 21:15:47     42s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:47     42s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:47     42s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:47     42s]   Removing unconstrained drivers done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:47     42s]   Reducing insertion delay 1...
[05/18 21:15:47     42s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/18 21:15:47     42s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:47     42s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:47     42s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:47     42s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:47     42s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:47     42s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:47     42s]     Clock DAG net violations after 'Reducing insertion delay 1':
[05/18 21:15:47     42s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:47     42s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/18 21:15:47     42s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:47     42s]     Primary reporting skew group after 'Reducing insertion delay 1':
[05/18 21:15:47     42s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:47     42s]     Skew group summary after 'Reducing insertion delay 1':
[05/18 21:15:47     42s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:47     42s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:47     42s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:47     42s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:47     42s]   Removing longest path buffering...
[05/18 21:15:47     42s]     Clock DAG stats after 'Removing longest path buffering':
[05/18 21:15:47     42s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:47     42s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:47     42s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:47     42s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:47     42s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:47     42s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:47     42s]     Clock DAG net violations after 'Removing longest path buffering':
[05/18 21:15:47     42s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:47     42s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/18 21:15:47     42s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:47     42s]     Primary reporting skew group after 'Removing longest path buffering':
[05/18 21:15:47     42s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:47     42s]     Skew group summary after 'Removing longest path buffering':
[05/18 21:15:47     42s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:47     42s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:47     42s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:47     42s]   Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:47     42s]   Reducing insertion delay 2...
[05/18 21:15:47     42s] Path optimization required 0 stage delay updates 
[05/18 21:15:47     42s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/18 21:15:47     42s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:47     42s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:47     42s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:47     42s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:47     42s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:47     42s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:47     42s]     Clock DAG net violations after 'Reducing insertion delay 2':
[05/18 21:15:47     42s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:47     42s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/18 21:15:47     42s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:47     43s]     Primary reporting skew group after 'Reducing insertion delay 2':
[05/18 21:15:47     43s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:47     43s]     Skew group summary after 'Reducing insertion delay 2':
[05/18 21:15:47     43s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:47     43s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:47     43s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:47     43s]   Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:47     43s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/18 21:15:47     43s]   CCOpt::Phase::Construction done. (took cpu=0:00:06.7 real=0:00:06.7)
[05/18 21:15:47     43s]   CCOpt::Phase::Implementation...
[05/18 21:15:47     43s]   Stage::Reducing Power...
[05/18 21:15:47     43s]   Improving clock tree routing...
[05/18 21:15:47     43s]     Iteration 1...
[05/18 21:15:47     43s]     Iteration 1 done.
[05/18 21:15:48     43s]     Clock DAG stats after 'Improving clock tree routing':
[05/18 21:15:48     43s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:48     43s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:48     43s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:48     43s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:48     43s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:48     43s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:48     43s]     Clock DAG net violations after 'Improving clock tree routing':
[05/18 21:15:48     43s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:48     43s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/18 21:15:48     43s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:48     43s]     Primary reporting skew group after 'Improving clock tree routing':
[05/18 21:15:48     43s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:48     43s]     Skew group summary after 'Improving clock tree routing':
[05/18 21:15:48     43s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:48     43s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:48     43s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:48     43s]   Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:48     43s]   Reducing clock tree power 1...
[05/18 21:15:48     43s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:15:48     43s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/18 21:15:48     43s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:48     43s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:48     43s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:48     43s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:48     43s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:48     43s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:48     43s]     Clock DAG net violations after 'Reducing clock tree power 1':
[05/18 21:15:48     43s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:48     43s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/18 21:15:48     43s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:48     43s]     Primary reporting skew group after 'Reducing clock tree power 1':
[05/18 21:15:48     43s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:48     43s]     Skew group summary after 'Reducing clock tree power 1':
[05/18 21:15:48     43s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:48     43s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:48     43s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:48     43s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:48     43s]   Reducing clock tree power 2...
[05/18 21:15:48     43s] Path optimization required 0 stage delay updates 
[05/18 21:15:48     43s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/18 21:15:48     43s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:48     43s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:48     43s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:48     43s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:48     43s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:48     43s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:48     43s]     Clock DAG net violations after 'Reducing clock tree power 2':
[05/18 21:15:48     43s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:48     43s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/18 21:15:48     43s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:48     43s]     Primary reporting skew group after 'Reducing clock tree power 2':
[05/18 21:15:48     43s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:48     43s]     Skew group summary after 'Reducing clock tree power 2':
[05/18 21:15:48     43s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:48     43s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:48     43s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:48     43s]   Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:48     43s]   Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/18 21:15:48     43s]   Stage::Balancing...
[05/18 21:15:48     43s]   Approximately balancing fragments step...
[05/18 21:15:48     43s]     Resolve constraints - Approximately balancing fragments...
[05/18 21:15:48     43s]     Resolving skew group constraints...
[05/18 21:15:48     43s]       Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 24 variables and 52 constraints; tolerance 1
[05/18 21:15:48     43s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk_i/func_mode from 0.932ns to 0.000ns.
[05/18 21:15:48     43s]     Resolving skew group constraints done.
[05/18 21:15:48     43s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/18 21:15:48     43s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/18 21:15:48     43s]     Running the trial balancer to estimate the amount of delay to be added in Balancing...
[05/18 21:15:48     43s]       Estimated delay to be added in balancing: 0.000ns
[05/18 21:15:48     43s]     Running the trial balancer to estimate the amount of delay to be added in Balancing done.
[05/18 21:15:48     43s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:15:48     43s]     Approximately balancing fragments...
[05/18 21:15:48     43s]       Moving gates to improve sub-tree skew...
[05/18 21:15:48     43s]         Tried: 2 Succeeded: 0
[05/18 21:15:48     43s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/18 21:15:48     43s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:48     43s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:48     43s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:48     43s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:48     43s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:48     43s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:48     43s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[05/18 21:15:48     43s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:48     43s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/18 21:15:48     43s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:48     44s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:48     44s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:48     44s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:15:48     44s]       Approximately balancing fragments bottom up...
[05/18 21:15:48     44s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:15:48     44s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/18 21:15:48     44s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:48     44s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:48     44s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:48     44s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:48     44s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:48     44s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:48     44s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[05/18 21:15:48     44s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:48     44s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/18 21:15:48     44s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:48     44s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:48     44s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:48     44s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:15:48     44s]       Approximately balancing fragments, wire and cell delays...
[05/18 21:15:48     44s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/18 21:15:49     44s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/18 21:15:49     44s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:49     44s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:49     44s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:49     44s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:49     44s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:49     44s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:49     44s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/18 21:15:49     44s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:49     44s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/18 21:15:49     44s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:49     44s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/18 21:15:49     44s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:15:49     44s]     Approximately balancing fragments done.
[05/18 21:15:49     44s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/18 21:15:49     44s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:49     44s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:49     44s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:49     44s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:49     44s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:49     44s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:49     44s]     Clock DAG net violations after 'Approximately balancing fragments step':
[05/18 21:15:49     44s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:49     44s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/18 21:15:49     44s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:49     44s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:49     44s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:49     44s]   Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/18 21:15:49     44s]   Clock DAG stats after Approximately balancing fragments:
[05/18 21:15:49     44s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:49     44s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:49     44s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:49     44s]     sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:49     44s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:49     44s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:49     44s]   Clock DAG net violations after Approximately balancing fragments:
[05/18 21:15:49     44s]     Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:49     44s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/18 21:15:49     44s]     Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:49     44s]   Primary reporting skew group after Approximately balancing fragments:
[05/18 21:15:49     44s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:49     44s]   Skew group summary after Approximately balancing fragments:
[05/18 21:15:49     44s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:49     44s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:49     44s]   Improving fragments clock skew...
[05/18 21:15:49     44s]     Clock DAG stats after 'Improving fragments clock skew':
[05/18 21:15:49     44s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:49     44s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:49     44s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:49     44s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:49     44s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:49     44s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:49     44s]     Clock DAG net violations after 'Improving fragments clock skew':
[05/18 21:15:49     44s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:49     44s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/18 21:15:49     44s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:49     44s]     Primary reporting skew group after 'Improving fragments clock skew':
[05/18 21:15:49     44s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:49     44s]     Skew group summary after 'Improving fragments clock skew':
[05/18 21:15:49     44s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:49     44s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:49     44s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:49     44s]   Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:49     44s]   Approximately balancing step...
[05/18 21:15:49     44s]     Resolve constraints - Approximately balancing...
[05/18 21:15:49     44s]     Resolving skew group constraints...
[05/18 21:15:49     44s]       Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 24 variables and 52 constraints; tolerance 1
[05/18 21:15:49     44s]     Resolving skew group constraints done.
[05/18 21:15:49     44s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:15:49     44s]     Approximately balancing...
[05/18 21:15:49     44s]       Approximately balancing, wire and cell delays...
[05/18 21:15:49     44s]       Approximately balancing, wire and cell delays, iteration 1...
[05/18 21:15:49     44s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/18 21:15:49     44s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:49     44s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:49     44s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:49     44s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:49     44s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:49     44s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:49     44s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[05/18 21:15:49     44s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:49     44s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/18 21:15:49     44s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:49     44s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/18 21:15:49     44s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:15:49     44s]     Approximately balancing done.
[05/18 21:15:49     44s]     Clock DAG stats after 'Approximately balancing step':
[05/18 21:15:49     44s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:49     44s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:49     44s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:49     44s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:49     44s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:49     44s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:49     44s]     Clock DAG net violations after 'Approximately balancing step':
[05/18 21:15:49     44s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:49     44s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/18 21:15:49     44s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:49     44s]     Primary reporting skew group after 'Approximately balancing step':
[05/18 21:15:49     44s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:49     44s]     Skew group summary after 'Approximately balancing step':
[05/18 21:15:49     44s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:49     45s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:49     45s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:49     45s]   Approximately balancing step done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/18 21:15:49     45s]   Fixing clock tree overload...
[05/18 21:15:49     45s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:15:49     45s]     Clock DAG stats after 'Fixing clock tree overload':
[05/18 21:15:49     45s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:49     45s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:49     45s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:49     45s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:49     45s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:49     45s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:49     45s]     Clock DAG net violations after 'Fixing clock tree overload':
[05/18 21:15:49     45s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:49     45s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/18 21:15:49     45s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:49     45s]     Primary reporting skew group after 'Fixing clock tree overload':
[05/18 21:15:49     45s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:50     45s]     Skew group summary after 'Fixing clock tree overload':
[05/18 21:15:50     45s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:50     45s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:50     45s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:50     45s]   Fixing clock tree overload done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:50     45s]   Approximately balancing paths...
[05/18 21:15:50     45s]     Added 0 buffers.
[05/18 21:15:50     45s]     Clock DAG stats after 'Approximately balancing paths':
[05/18 21:15:50     45s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:50     45s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:50     45s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:50     45s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:50     45s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:50     45s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:50     45s]     Clock DAG net violations after 'Approximately balancing paths':
[05/18 21:15:50     45s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:50     45s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/18 21:15:50     45s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:50     45s]     Primary reporting skew group after 'Approximately balancing paths':
[05/18 21:15:50     45s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:50     45s]     Skew group summary after 'Approximately balancing paths':
[05/18 21:15:50     45s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:50     45s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:50     45s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:50     45s]   Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:50     45s]   Stage::Balancing done. (took cpu=0:00:01.7 real=0:00:01.7)
[05/18 21:15:50     45s]   Stage::Polishing...
[05/18 21:15:50     45s]   Resynthesising clock tree into netlist...
[05/18 21:15:50     45s]     Reset timing graph...
[05/18 21:15:50     45s] Ignoring AAE DB Resetting ...
[05/18 21:15:50     45s]     Reset timing graph done.
[05/18 21:15:50     45s]   Resynthesising clock tree into netlist done.
[05/18 21:15:50     45s]   Updating congestion map to accurately time the clock tree...
[05/18 21:15:50     45s]     Routing unrouted datapath nets connected to clock instances...
[05/18 21:15:50     45s]       Routed 1 unrouted datapath nets connected to clock instances
[05/18 21:15:50     45s]     Routing unrouted datapath nets connected to clock instances done.
[05/18 21:15:50     45s]     Leaving CCOpt scope - extractRC...
[05/18 21:15:50     45s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/18 21:15:50     45s] Extraction called for design 'CPU' of instances=18518 and nets=20565 using extraction engine 'preRoute' .
[05/18 21:15:50     45s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/18 21:15:50     45s] Type 'man IMPEXT-3530' for more detail.
[05/18 21:15:50     45s] PreRoute RC Extraction called for design CPU.
[05/18 21:15:50     45s] RC Extraction called in multi-corner(2) mode.
[05/18 21:15:50     45s] RCMode: PreRoute
[05/18 21:15:50     45s]       RC Corner Indexes            0       1   
[05/18 21:15:50     45s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/18 21:15:50     45s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/18 21:15:50     45s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/18 21:15:50     45s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/18 21:15:50     45s] Shrink Factor                : 1.00000
[05/18 21:15:50     45s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/18 21:15:50     45s] Using capacitance table file ...
[05/18 21:15:50     45s] Updating RC grid for preRoute extraction ...
[05/18 21:15:50     45s] Initializing multi-corner capacitance tables ... 
[05/18 21:15:50     45s] Initializing multi-corner resistance tables ...
[05/18 21:15:50     45s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1335.090M)
[05/18 21:15:50     45s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/18 21:15:50     45s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:50     45s]   Updating congestion map to accurately time the clock tree done.
[05/18 21:15:50     45s]   Disconnecting clock tree from netlist...
[05/18 21:15:50     45s]   Disconnecting clock tree from netlist done.
[05/18 21:15:50     45s] End AAE Lib Interpolated Model. (MEM=1354.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:15:50     45s]   Clock DAG stats After congestion update:
[05/18 21:15:50     45s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:50     45s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:50     45s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:50     45s]     sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:50     45s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:50     45s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:50     45s]   Clock DAG net violations After congestion update:
[05/18 21:15:50     45s]     Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:50     45s]   Clock DAG primary half-corner transition distribution After congestion update:
[05/18 21:15:50     45s]     Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:50     45s]   Primary reporting skew group After congestion update:
[05/18 21:15:50     45s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:50     45s]   Skew group summary After congestion update:
[05/18 21:15:50     45s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:50     45s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:50     45s]   Merging balancing drivers for power...
[05/18 21:15:50     45s]     Tried: 2 Succeeded: 0
[05/18 21:15:50     46s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/18 21:15:50     46s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:50     46s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:50     46s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:50     46s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:50     46s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:50     46s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:50     46s]     Clock DAG net violations after 'Merging balancing drivers for power':
[05/18 21:15:50     46s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:50     46s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/18 21:15:50     46s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:50     46s]     Primary reporting skew group after 'Merging balancing drivers for power':
[05/18 21:15:50     46s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:50     46s]     Skew group summary after 'Merging balancing drivers for power':
[05/18 21:15:50     46s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:51     46s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:51     46s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:51     46s]   Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:51     46s]   Improving clock skew...
[05/18 21:15:51     46s]     Clock DAG stats after 'Improving clock skew':
[05/18 21:15:51     46s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:51     46s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:51     46s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:51     46s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:51     46s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:51     46s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:51     46s]     Clock DAG net violations after 'Improving clock skew':
[05/18 21:15:51     46s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:51     46s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/18 21:15:51     46s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:51     46s]     Primary reporting skew group after 'Improving clock skew':
[05/18 21:15:51     46s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:51     46s]     Skew group summary after 'Improving clock skew':
[05/18 21:15:51     46s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:51     46s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:51     46s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:51     46s]   Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:51     46s]   Reducing clock tree power 3...
[05/18 21:15:51     46s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[05/18 21:15:51     46s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:15:51     46s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/18 21:15:51     46s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:51     46s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:51     46s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:51     46s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:51     46s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:51     46s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:51     46s]     Clock DAG net violations after 'Reducing clock tree power 3':
[05/18 21:15:51     46s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:51     46s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/18 21:15:51     46s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:51     46s]     Primary reporting skew group after 'Reducing clock tree power 3':
[05/18 21:15:51     46s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:51     46s]     Skew group summary after 'Reducing clock tree power 3':
[05/18 21:15:51     46s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:51     46s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:51     46s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:51     46s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:51     46s]   Improving insertion delay...
[05/18 21:15:51     46s]     Clock DAG stats after 'Improving insertion delay':
[05/18 21:15:51     46s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:51     46s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:51     46s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:51     46s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:51     46s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:51     46s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:51     46s]     Clock DAG net violations after 'Improving insertion delay':
[05/18 21:15:51     46s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:51     46s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/18 21:15:51     46s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:51     46s]     Primary reporting skew group after 'Improving insertion delay':
[05/18 21:15:51     46s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:51     46s]     Skew group summary after 'Improving insertion delay':
[05/18 21:15:51     46s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:51     46s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:51     46s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:51     46s]   Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:51     46s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[05/18 21:15:51     46s]   Stage::Polishing done. (took cpu=0:00:01.4 real=0:00:01.4)
[05/18 21:15:51     46s]   Stage::Updating netlist...
[05/18 21:15:51     46s]   Reset timing graph...
[05/18 21:15:51     46s] Ignoring AAE DB Resetting ...
[05/18 21:15:51     46s]   Reset timing graph done.
[05/18 21:15:51     46s]   Setting non-default rules before calling refine place.
[05/18 21:15:51     46s]   Leaving CCOpt scope - ClockRefiner...
[05/18 21:15:51     46s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:51     46s]   Performing Clock Only Refine Place.
[05/18 21:15:51     46s] *** Starting refinePlace (0:00:46.9 mem=1412.2M) ***
[05/18 21:15:51     46s] Total net bbox length = 8.629e+05 (4.389e+05 4.240e+05) (ext = 1.849e+04)
[05/18 21:15:51     46s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:15:51     46s] Starting refinePlace ...
[05/18 21:15:51     46s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:15:51     46s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1412.2MB
[05/18 21:15:51     46s] Statistics of distance of Instance movement in refine placement:
[05/18 21:15:51     46s]   maximum (X+Y) =         0.00 um
[05/18 21:15:51     46s]   mean    (X+Y) =         0.00 um
[05/18 21:15:51     46s] Summary Report:
[05/18 21:15:51     46s] Instances move: 0 (out of 18173 movable)
[05/18 21:15:51     46s] Instances flipped: 0
[05/18 21:15:51     46s] Mean displacement: 0.00 um
[05/18 21:15:51     46s] Max displacement: 0.00 um 
[05/18 21:15:51     46s] Total instances moved : 0
[05/18 21:15:51     46s] Total net bbox length = 8.629e+05 (4.389e+05 4.240e+05) (ext = 1.849e+04)
[05/18 21:15:51     46s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1412.2MB
[05/18 21:15:51     46s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1412.2MB) @(0:00:46.9 - 0:00:47.0).
[05/18 21:15:51     46s] *** Finished refinePlace (0:00:47.0 mem=1412.2M) ***
[05/18 21:15:51     46s]   Moved 0 and flipped 0 of 3319 clock instance(s) during refinement.
[05/18 21:15:51     46s]   The largest move was 0 microns for .
[05/18 21:15:51     46s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[05/18 21:15:51     46s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/18 21:15:51     46s] Moved 0 and flipped 0 of 3319 clock sinks during refinement.
[05/18 21:15:51     46s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/18 21:15:51     47s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:52     47s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/18 21:15:52     47s]   Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/18 21:15:52     47s]   CCOpt::Phase::Implementation done. (took cpu=0:00:04.0 real=0:00:04.0)
[05/18 21:15:52     47s]   CCOpt::Phase::eGRPC...
[05/18 21:15:52     47s]   Eagl Post Conditioning loop iteration 0...
[05/18 21:15:52     47s]     Clock implementation routing...
[05/18 21:15:52     47s]       Leaving CCOpt scope - Routing Tools...
[05/18 21:15:52     47s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:52     47s] Net route status summary:
[05/18 21:15:52     47s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=1, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:15:52     47s]   Non-clock: 20564 (unrouted=1220, trialRouted=19344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:15:52     47s]       Routing using eGR only...
[05/18 21:15:52     47s]         Early Global Route - eGR only step...
[05/18 21:15:52     47s] (::ccopt::eagl_route_clock_nets): There are 1 for routing of which 0 have one or more a fixed wires.
[05/18 21:15:52     47s] NR earlyGlobal start to route leaf nets
[05/18 21:15:52     47s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/18 21:15:52     47s] [PSP]     Started earlyGlobalRoute kernel
[05/18 21:15:52     47s] [PSP]     Initial Peak syMemory usage = 1412.2 MB
[05/18 21:15:52     47s] (I)       Reading DB...
[05/18 21:15:52     47s] (I)       before initializing RouteDB syMemory usage = 1412.2 MB
[05/18 21:15:52     47s] (I)       congestionReportName   : 
[05/18 21:15:52     47s] (I)       layerRangeFor2DCongestion : 
[05/18 21:15:52     47s] (I)       buildTerm2TermWires    : 1
[05/18 21:15:52     47s] (I)       doTrackAssignment      : 1
[05/18 21:15:52     47s] (I)       dumpBookshelfFiles     : 0
[05/18 21:15:52     47s] (I)       numThreads             : 1
[05/18 21:15:52     47s] (I)       bufferingAwareRouting  : false
[05/18 21:15:52     47s] [NR-eGR] honorMsvRouteConstraint: false
[05/18 21:15:52     47s] (I)       honorPin               : false
[05/18 21:15:52     47s] (I)       honorPinGuide          : true
[05/18 21:15:52     47s] (I)       honorPartition         : false
[05/18 21:15:52     47s] (I)       allowPartitionCrossover: false
[05/18 21:15:52     47s] (I)       honorSingleEntry       : true
[05/18 21:15:52     47s] (I)       honorSingleEntryStrong : true
[05/18 21:15:52     47s] (I)       handleViaSpacingRule   : false
[05/18 21:15:52     47s] (I)       handleEolSpacingRule   : true
[05/18 21:15:52     47s] (I)       PDConstraint           : none
[05/18 21:15:52     47s] (I)       expBetterNDRHandling   : true
[05/18 21:15:52     47s] [NR-eGR] honorClockSpecNDR      : 0
[05/18 21:15:52     47s] (I)       routingEffortLevel     : 10000
[05/18 21:15:52     47s] (I)       effortLevel            : standard
[05/18 21:15:52     47s] [NR-eGR] minRouteLayer          : 2
[05/18 21:15:52     47s] [NR-eGR] maxRouteLayer          : 127
[05/18 21:15:52     47s] (I)       relaxedTopLayerCeiling : 127
[05/18 21:15:52     47s] (I)       relaxedBottomLayerFloor: 2
[05/18 21:15:52     47s] (I)       numRowsPerGCell        : 1
[05/18 21:15:52     47s] (I)       speedUpLargeDesign     : 0
[05/18 21:15:52     47s] (I)       multiThreadingTA       : 1
[05/18 21:15:52     47s] (I)       blkAwareLayerSwitching : 1
[05/18 21:15:52     47s] (I)       optimizationMode       : false
[05/18 21:15:52     47s] (I)       routeSecondPG          : false
[05/18 21:15:52     47s] (I)       scenicRatioForLayerRelax: 1.25
[05/18 21:15:52     47s] (I)       detourLimitForLayerRelax: 0.00
[05/18 21:15:52     47s] (I)       punchThroughDistance   : 500.00
[05/18 21:15:52     47s] (I)       scenicBound            : 3.00
[05/18 21:15:52     47s] (I)       maxScenicToAvoidBlk    : 100.00
[05/18 21:15:52     47s] (I)       source-to-sink ratio   : 0.30
[05/18 21:15:52     47s] (I)       targetCongestionRatioH : 1.00
[05/18 21:15:52     47s] (I)       targetCongestionRatioV : 1.00
[05/18 21:15:52     47s] (I)       layerCongestionRatio   : 1.00
[05/18 21:15:52     47s] (I)       m1CongestionRatio      : 0.10
[05/18 21:15:52     47s] (I)       m2m3CongestionRatio    : 0.70
[05/18 21:15:52     47s] (I)       localRouteEffort       : 1.00
[05/18 21:15:52     47s] (I)       numSitesBlockedByOneVia: 8.00
[05/18 21:15:52     47s] (I)       supplyScaleFactorH     : 1.00
[05/18 21:15:52     47s] (I)       supplyScaleFactorV     : 1.00
[05/18 21:15:52     47s] (I)       highlight3DOverflowFactor: 0.00
[05/18 21:15:52     47s] (I)       doubleCutViaModelingRatio: 0.00
[05/18 21:15:52     47s] (I)       routeVias              : 
[05/18 21:15:52     47s] (I)       readTROption           : true
[05/18 21:15:52     47s] (I)       extraSpacingFactor     : 1.00
[05/18 21:15:52     47s] [NR-eGR] numTracksPerClockWire  : 0
[05/18 21:15:52     47s] (I)       routeSelectedNetsOnly  : true
[05/18 21:15:52     47s] (I)       clkNetUseMaxDemand     : false
[05/18 21:15:52     47s] (I)       extraDemandForClocks   : 0
[05/18 21:15:52     47s] (I)       steinerRemoveLayers    : false
[05/18 21:15:52     47s] (I)       demoteLayerScenicScale : 1.00
[05/18 21:15:52     47s] (I)       nonpreferLayerCostScale : 100.00
[05/18 21:15:52     47s] (I)       similarTopologyRoutingFast : false
[05/18 21:15:52     47s] (I)       spanningTreeRefinement : true
[05/18 21:15:52     47s] (I)       spanningTreeRefinementAlpha : 0.50
[05/18 21:15:52     47s] (I)       starting read tracks
[05/18 21:15:52     47s] (I)       build grid graph
[05/18 21:15:52     47s] (I)       build grid graph start
[05/18 21:15:52     47s] [NR-eGR] Layer1 has no routable track
[05/18 21:15:52     47s] [NR-eGR] Layer2 has single uniform track structure
[05/18 21:15:52     47s] [NR-eGR] Layer3 has single uniform track structure
[05/18 21:15:52     47s] [NR-eGR] Layer4 has single uniform track structure
[05/18 21:15:52     47s] [NR-eGR] Layer5 has single uniform track structure
[05/18 21:15:52     47s] [NR-eGR] Layer6 has single uniform track structure
[05/18 21:15:52     47s] (I)       build grid graph end
[05/18 21:15:52     47s] (I)       numViaLayers=6
[05/18 21:15:52     47s] (I)       Reading via VIA12_VV for layer: 0 
[05/18 21:15:52     47s] (I)       Reading via VIA23_VH for layer: 1 
[05/18 21:15:52     47s] (I)       Reading via VIA34_VH for layer: 2 
[05/18 21:15:52     47s] (I)       Reading via VIA45_VH for layer: 3 
[05/18 21:15:52     47s] (I)       Reading via VIA56_HH for layer: 4 
[05/18 21:15:52     47s] (I)       end build via table
[05/18 21:15:52     47s] [NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[05/18 21:15:52     47s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/18 21:15:52     47s] (I)       readDataFromPlaceDB
[05/18 21:15:52     47s] (I)       Read net information..
[05/18 21:15:52     47s] [NR-eGR] Read numTotalNets=19345  numIgnoredNets=19344
[05/18 21:15:52     47s] (I)       Read testcase time = 0.010 seconds
[05/18 21:15:52     47s] 
[05/18 21:15:52     47s] (I)       read default dcut vias
[05/18 21:15:52     47s] (I)       Reading via VIA12_HH_2cut_alt_W for layer: 0 
[05/18 21:15:52     47s] (I)       Reading via VIA23_HH_2cut_alt_W for layer: 1 
[05/18 21:15:52     47s] (I)       Reading via VIA34_HH_2cut_alt_E for layer: 2 
[05/18 21:15:52     47s] (I)       Reading via VIA45_HH_2cut_alt_E for layer: 3 
[05/18 21:15:52     47s] (I)       Reading via VIA56_HH_2cut_N for layer: 4 
[05/18 21:15:52     47s] (I)       build grid graph start
[05/18 21:15:52     47s] (I)       build grid graph end
[05/18 21:15:52     47s] (I)       Model blockage into capacity
[05/18 21:15:52     47s] (I)       Read numBlocks=36279  numPreroutedWires=0  numCapScreens=0
[05/18 21:15:52     47s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/18 21:15:52     47s] (I)       blocked area on Layer2 : 798930300000  (43.84%)
[05/18 21:15:52     47s] (I)       blocked area on Layer3 : 799094332400  (43.85%)
[05/18 21:15:52     47s] (I)       blocked area on Layer4 : 963423068000  (52.87%)
[05/18 21:15:52     47s] (I)       blocked area on Layer5 : 917253193200  (50.33%)
[05/18 21:15:52     47s] (I)       blocked area on Layer6 : 855220087200  (46.93%)
[05/18 21:15:52     47s] (I)       Modeling time = 0.040 seconds
[05/18 21:15:52     47s] 
[05/18 21:15:52     47s] (I)       Moved 0 terms for better access 
[05/18 21:15:52     47s] (I)       Number of ignored nets = 0
[05/18 21:15:52     47s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/18 21:15:52     47s] (I)       Number of clock nets = 1.  Ignored: No
[05/18 21:15:52     47s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/18 21:15:52     47s] (I)       Number of special nets = 0.  Ignored: Yes
[05/18 21:15:52     47s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/18 21:15:52     47s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/18 21:15:52     47s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/18 21:15:52     47s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/18 21:15:52     47s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/18 21:15:52     47s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/18 21:15:52     47s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1412.2 MB
[05/18 21:15:52     47s] (I)       Ndr track 0 does not exist
[05/18 21:15:52     47s] (I)       Layer1  viaCost=300.00
[05/18 21:15:52     47s] (I)       Layer2  viaCost=100.00
[05/18 21:15:52     47s] (I)       Layer3  viaCost=100.00
[05/18 21:15:52     47s] (I)       Layer4  viaCost=100.00
[05/18 21:15:52     47s] (I)       Layer5  viaCost=100.00
[05/18 21:15:52     47s] (I)       ---------------------Grid Graph Info--------------------
[05/18 21:15:52     47s] (I)       routing area        :  (0, 0) - (1349740, 1350160)
[05/18 21:15:52     47s] (I)       core area           :  (220100, 220200) - (1129640, 1129960)
[05/18 21:15:52     47s] (I)       Site Width          :   620  (dbu)
[05/18 21:15:52     47s] (I)       Row Height          :  5040  (dbu)
[05/18 21:15:52     47s] (I)       GCell Width         :  5040  (dbu)
[05/18 21:15:52     47s] (I)       GCell Height        :  5040  (dbu)
[05/18 21:15:52     47s] (I)       grid                :   268   268     6
[05/18 21:15:52     47s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[05/18 21:15:52     47s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[05/18 21:15:52     47s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/18 21:15:52     47s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/18 21:15:52     47s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/18 21:15:52     47s] (I)       First Track Coord   :     0   310   400   310   400  2170
[05/18 21:15:52     47s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/18 21:15:52     47s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/18 21:15:52     47s] (I)       Num of masks        :     1     1     1     1     1     1
[05/18 21:15:52     47s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/18 21:15:52     47s] (I)       --------------------------------------------------------
[05/18 21:15:52     47s] 
[05/18 21:15:52     47s] [NR-eGR] ============ Routing rule table ============
[05/18 21:15:52     47s] [NR-eGR] Rule id 0. Nets 1 
[05/18 21:15:52     47s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/18 21:15:52     47s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/18 21:15:52     47s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:15:52     47s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:15:52     47s] [NR-eGR] ========================================
[05/18 21:15:52     47s] [NR-eGR] 
[05/18 21:15:52     47s] (I)       After initializing earlyGlobalRoute syMemory usage = 1412.2 MB
[05/18 21:15:52     47s] (I)       Loading and dumping file time : 0.17 seconds
[05/18 21:15:52     47s] (I)       ============= Initialization =============
[05/18 21:15:52     47s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[05/18 21:15:52     47s] (I)       totalPins=3320  totalGlobalPin=3318 (99.94%)
[05/18 21:15:53     48s] (I)       total 2D Cap : 1498695 = (748562 H, 750133 V)
[05/18 21:15:53     48s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 6]
[05/18 21:15:53     48s] (I)       ============  Phase 1a Route ============
[05/18 21:15:53     48s] (I)       Phase 1a runs 0.01 seconds
[05/18 21:15:53     48s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/18 21:15:53     48s] (I)       Usage: 7065 = (3370 H, 3695 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.862e+04um V)
[05/18 21:15:53     48s] (I)       
[05/18 21:15:53     48s] (I)       ============  Phase 1b Route ============
[05/18 21:15:53     48s] (I)       Phase 1b runs 0.00 seconds
[05/18 21:15:53     48s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:15:53     48s] (I)       
[05/18 21:15:53     48s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559752e+04um
[05/18 21:15:53     48s] (I)       ============  Phase 1c Route ============
[05/18 21:15:53     48s] (I)       Level2 Grid: 54 x 54
[05/18 21:15:53     48s] (I)       Phase 1c runs 0.00 seconds
[05/18 21:15:53     48s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:15:53     48s] (I)       
[05/18 21:15:53     48s] (I)       ============  Phase 1d Route ============
[05/18 21:15:53     48s] (I)       Phase 1d runs 0.00 seconds
[05/18 21:15:53     48s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:15:53     48s] (I)       
[05/18 21:15:53     48s] (I)       ============  Phase 1e Route ============
[05/18 21:15:53     48s] (I)       Phase 1e runs 0.00 seconds
[05/18 21:15:53     48s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:15:53     48s] (I)       
[05/18 21:15:53     48s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559752e+04um
[05/18 21:15:53     48s] [NR-eGR] 
[05/18 21:15:53     48s] (I)       ============  Phase 1f Route ============
[05/18 21:15:53     48s] (I)       Phase 1f runs 0.01 seconds
[05/18 21:15:53     48s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:15:53     48s] (I)       
[05/18 21:15:53     48s] (I)       ============  Phase 1g Route ============
[05/18 21:15:53     48s] (I)       Usage: 7035 = (3357 H, 3678 V) = (0.45% H, 0.49% V) = (1.692e+04um H, 1.854e+04um V)
[05/18 21:15:53     48s] (I)       
[05/18 21:15:53     48s] (I)       Phase 1l runs 0.00 seconds
[05/18 21:15:53     48s] (I)       
[05/18 21:15:53     48s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/18 21:15:53     48s] [NR-eGR]                OverCon            
[05/18 21:15:53     48s] [NR-eGR]                 #Gcell     %Gcell
[05/18 21:15:53     48s] [NR-eGR] Layer              (1)    OverCon 
[05/18 21:15:53     48s] [NR-eGR] ------------------------------------
[05/18 21:15:53     48s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/18 21:15:53     48s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/18 21:15:53     48s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/18 21:15:53     48s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/18 21:15:53     48s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[05/18 21:15:53     48s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/18 21:15:53     48s] [NR-eGR] ------------------------------------
[05/18 21:15:53     48s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/18 21:15:53     48s] [NR-eGR] 
[05/18 21:15:53     48s] (I)       Total Global Routing Runtime: 0.66 seconds
[05/18 21:15:53     48s] (I)       total 2D Cap : 1507923 = (751390 H, 756533 V)
[05/18 21:15:53     48s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/18 21:15:53     48s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/18 21:15:53     48s] (I)       ============= track Assignment ============
[05/18 21:15:53     48s] (I)       extract Global 3D Wires
[05/18 21:15:53     48s] (I)       Extract Global WL : time=0.00
[05/18 21:15:53     48s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/18 21:15:53     48s] (I)       Initialization real time=0.01 seconds
[05/18 21:15:53     48s] (I)       Run single-thread track assignment
[05/18 21:15:53     48s] (I)       merging nets...
[05/18 21:15:53     48s] (I)       merging nets done
[05/18 21:15:53     48s] (I)       Kernel real time=0.03 seconds
[05/18 21:15:53     48s] (I)       End Greedy Track Assignment
[05/18 21:15:53     48s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:53     48s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75456
[05/18 21:15:53     48s] [NR-eGR] Layer2(metal2)(V) length: 3.362081e+05um, number of vias: 105042
[05/18 21:15:53     48s] [NR-eGR] Layer3(metal3)(H) length: 4.440423e+05um, number of vias: 12669
[05/18 21:15:53     48s] [NR-eGR] Layer4(metal4)(V) length: 2.126650e+05um, number of vias: 3694
[05/18 21:15:53     48s] [NR-eGR] Layer5(metal5)(H) length: 1.156061e+05um, number of vias: 338
[05/18 21:15:53     48s] [NR-eGR] Layer6(metal6)(V) length: 1.370740e+04um, number of vias: 0
[05/18 21:15:53     48s] [NR-eGR] Total length: 1.122229e+06um, number of vias: 197199
[05/18 21:15:53     48s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:53     48s] [NR-eGR] Total clock nets wire length: 3.693318e+04um 
[05/18 21:15:53     48s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:53     48s] [NR-eGR] Report for selected net(s) only.
[05/18 21:15:53     48s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 3320
[05/18 21:15:53     48s] [NR-eGR] Layer2(metal2)(V) length: 1.854084e+04um, number of vias: 4916
[05/18 21:15:53     48s] [NR-eGR] Layer3(metal3)(H) length: 1.803394e+04um, number of vias: 57
[05/18 21:15:53     48s] [NR-eGR] Layer4(metal4)(V) length: 2.727190e+02um, number of vias: 3
[05/18 21:15:53     48s] [NR-eGR] Layer5(metal5)(H) length: 8.567900e+01um, number of vias: 0
[05/18 21:15:53     48s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[05/18 21:15:53     48s] [NR-eGR] Total length: 3.693318e+04um, number of vias: 8296
[05/18 21:15:53     48s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:53     48s] [NR-eGR] Total routed clock nets wire length: 3.693318e+04um, number of vias: 8296
[05/18 21:15:53     48s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:53     48s] [NR-eGR] End Peak syMemory usage = 1361.5 MB
[05/18 21:15:53     48s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.94 seconds
[05/18 21:15:53     48s]         Early Global Route - eGR only step done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/18 21:15:53     48s] Set FIXED routing status on 1 net(s)
[05/18 21:15:53     48s]       Routing using eGR only done.
[05/18 21:15:53     48s] Net route status summary:
[05/18 21:15:53     48s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:15:53     48s]   Non-clock: 20564 (unrouted=1220, trialRouted=19344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:15:53     48s] 
[05/18 21:15:53     48s] CCOPT: Done with clock implementation routing.
[05/18 21:15:53     48s] 
[05/18 21:15:53     48s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:53     48s] Core basic site is core_5040
[05/18 21:15:53     48s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/18 21:15:53     48s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.2 real=0:00:01.2)
[05/18 21:15:53     48s]     Clock implementation routing done.
[05/18 21:15:53     48s]     Leaving CCOpt scope - extractRC...
[05/18 21:15:53     48s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/18 21:15:53     48s] Extraction called for design 'CPU' of instances=18518 and nets=20565 using extraction engine 'preRoute' .
[05/18 21:15:53     48s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/18 21:15:53     48s] Type 'man IMPEXT-3530' for more detail.
[05/18 21:15:53     48s] PreRoute RC Extraction called for design CPU.
[05/18 21:15:53     48s] RC Extraction called in multi-corner(2) mode.
[05/18 21:15:53     48s] RCMode: PreRoute
[05/18 21:15:53     48s]       RC Corner Indexes            0       1   
[05/18 21:15:53     48s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/18 21:15:53     48s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/18 21:15:53     48s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/18 21:15:53     48s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/18 21:15:53     48s] Shrink Factor                : 1.00000
[05/18 21:15:53     48s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/18 21:15:53     48s] Using capacitance table file ...
[05/18 21:15:53     48s] Updating RC grid for preRoute extraction ...
[05/18 21:15:53     48s] Initializing multi-corner capacitance tables ... 
[05/18 21:15:53     48s] Initializing multi-corner resistance tables ...
[05/18 21:15:53     48s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1361.457M)
[05/18 21:15:53     48s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/18 21:15:53     48s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:53     48s]     Calling post conditioning for eGRPC...
[05/18 21:15:53     48s]       eGRPC...
[05/18 21:15:53     48s]         eGRPC active optimizations:
[05/18 21:15:53     48s]          - Move Down
[05/18 21:15:53     48s]          - Downsizing before DRV sizing
[05/18 21:15:53     48s]          - DRV fixing with cell sizing
[05/18 21:15:53     48s]          - Move to fanout
[05/18 21:15:53     48s]          - Cloning
[05/18 21:15:53     48s]         
[05/18 21:15:53     48s]         Currently running CTS, using active skew data
[05/18 21:15:53     48s]         Reset bufferability constraints...
[05/18 21:15:53     48s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/18 21:15:53     48s] End AAE Lib Interpolated Model. (MEM=1361.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:15:53     48s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:15:53     48s]         Clock DAG stats eGRPC initial state:
[05/18 21:15:53     48s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:53     48s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:53     48s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:53     48s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:53     48s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:53     48s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:53     48s]         Clock DAG net violations eGRPC initial state:
[05/18 21:15:53     48s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:53     48s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/18 21:15:53     48s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:53     48s]         Primary reporting skew group eGRPC initial state:
[05/18 21:15:53     48s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:53     48s]         Skew group summary eGRPC initial state:
[05/18 21:15:53     48s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:53     48s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:53     48s]         Moving buffers...
[05/18 21:15:53     48s]         Violation analysis...
[05/18 21:15:53     48s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[05/18 21:15:53     48s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:15:53     48s]         Clock DAG stats eGRPC after moving buffers:
[05/18 21:15:53     48s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:53     48s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:53     48s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:53     48s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:53     48s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:53     48s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:53     48s]         Clock DAG net violations eGRPC after moving buffers:
[05/18 21:15:53     48s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:53     48s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[05/18 21:15:53     48s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:53     48s]         Primary reporting skew group eGRPC after moving buffers:
[05/18 21:15:53     48s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:53     49s]         Skew group summary eGRPC after moving buffers:
[05/18 21:15:53     49s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:53     49s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:53     49s]         Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:53     49s]         Recomputing CTS skew targets...
[05/18 21:15:53     49s]         Resolving skew group constraints...
[05/18 21:15:54     49s]           Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 24 variables and 52 constraints; tolerance 1
[05/18 21:15:54     49s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk_i/func_mode from 0.932ns to 0.000ns.
[05/18 21:15:54     49s]         Resolving skew group constraints done.
[05/18 21:15:54     49s]         Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:15:54     49s]         Initial Pass of Downsizing Clock Tree Cells...
[05/18 21:15:54     49s]         Artificially removing long paths...
[05/18 21:15:54     49s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:15:54     49s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:15:54     49s]         Modifying slew-target multiplier from 1 to 0.9
[05/18 21:15:54     49s]         Downsizing prefiltering...
[05/18 21:15:54     49s]         Downsizing prefiltering done.
[05/18 21:15:54     49s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:15:54     49s]         DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[05/18 21:15:54     49s]         CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[05/18 21:15:54     49s]         Reverting slew-target multiplier from 0.9 to 1
[05/18 21:15:54     49s]         Clock DAG stats eGRPC after downsizing:
[05/18 21:15:54     49s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:54     49s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:54     49s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:54     49s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:54     49s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:54     49s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:54     49s]         Clock DAG net violations eGRPC after downsizing:
[05/18 21:15:54     49s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:54     49s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[05/18 21:15:54     49s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:54     49s]         Primary reporting skew group eGRPC after downsizing:
[05/18 21:15:54     49s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:54     49s]         Skew group summary eGRPC after downsizing:
[05/18 21:15:54     49s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:54     49s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:54     49s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:54     49s]         Fixing DRVs...
[05/18 21:15:54     49s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:15:54     49s]         CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/18 21:15:54     49s]         
[05/18 21:15:54     49s]         PRO Statistics: Fix DRVs (cell sizing):
[05/18 21:15:54     49s]         =======================================
[05/18 21:15:54     49s]         
[05/18 21:15:54     49s]         Cell changes by Net Type:
[05/18 21:15:54     49s]         
[05/18 21:15:54     49s]         ---------------------------------------------------------------------------------------------------------
[05/18 21:15:54     49s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/18 21:15:54     49s]         ---------------------------------------------------------------------------------------------------------
[05/18 21:15:54     49s]         top                0            0           0            0                    0                  0
[05/18 21:15:54     49s]         trunk              0            0           0            0                    0                  0
[05/18 21:15:54     49s]         leaf               0            0           0            0                    0                  0
[05/18 21:15:54     49s]         ---------------------------------------------------------------------------------------------------------
[05/18 21:15:54     49s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[05/18 21:15:54     49s]         ---------------------------------------------------------------------------------------------------------
[05/18 21:15:54     49s]         
[05/18 21:15:54     49s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/18 21:15:54     49s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/18 21:15:54     49s]         
[05/18 21:15:54     49s]         Clock DAG stats eGRPC after DRV fixing:
[05/18 21:15:54     49s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:54     49s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:54     49s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:54     49s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:54     49s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:54     49s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:54     49s]         Clock DAG net violations eGRPC after DRV fixing:
[05/18 21:15:54     49s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:54     49s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[05/18 21:15:54     49s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:54     49s]         Primary reporting skew group eGRPC after DRV fixing:
[05/18 21:15:54     49s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:54     49s]         Skew group summary eGRPC after DRV fixing:
[05/18 21:15:54     49s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:54     49s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:54     49s]         Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:15:54     49s] 
[05/18 21:15:54     49s] Slew Diagnostics: After DRV fixing
[05/18 21:15:54     49s] ==================================
[05/18 21:15:54     49s] 
[05/18 21:15:54     49s] Global Causes:
[05/18 21:15:54     49s] 
[05/18 21:15:54     49s] -------------------------------------
[05/18 21:15:54     49s] Cause
[05/18 21:15:54     49s] -------------------------------------
[05/18 21:15:54     49s] DRV fixing with buffering is disabled
[05/18 21:15:54     49s] -------------------------------------
[05/18 21:15:54     49s] 
[05/18 21:15:54     49s] Top 5 overslews:
[05/18 21:15:54     49s] 
[05/18 21:15:54     49s] ---------------------------------
[05/18 21:15:54     49s] Overslew    Causes    Driving Pin
[05/18 21:15:54     49s] ---------------------------------
[05/18 21:15:54     49s]   (empty table)
[05/18 21:15:54     49s] ---------------------------------
[05/18 21:15:54     49s] 
[05/18 21:15:54     49s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/18 21:15:54     49s] 
[05/18 21:15:54     49s] -------------------
[05/18 21:15:54     49s] Cause    Occurences
[05/18 21:15:54     49s] -------------------
[05/18 21:15:54     49s]   (empty table)
[05/18 21:15:54     49s] -------------------
[05/18 21:15:54     49s] 
[05/18 21:15:54     49s] Violation diagnostics counts from the 0 nodes that have violations:
[05/18 21:15:54     49s] 
[05/18 21:15:54     49s] -------------------
[05/18 21:15:54     49s] Cause    Occurences
[05/18 21:15:54     49s] -------------------
[05/18 21:15:54     49s]   (empty table)
[05/18 21:15:54     49s] -------------------
[05/18 21:15:54     49s] 
[05/18 21:15:54     49s]         Reconnecting optimized routes...
[05/18 21:15:54     49s]         Reset timing graph...
[05/18 21:15:54     49s] Ignoring AAE DB Resetting ...
[05/18 21:15:54     49s]         Reset timing graph done.
[05/18 21:15:54     49s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:15:54     49s]         Violation analysis...
[05/18 21:15:54     49s]         Analysising clock tree DRVs: End AAE Lib Interpolated Model. (MEM=1418.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:15:54     49s] Analysising clock tree DRVs: Done
[05/18 21:15:54     49s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:15:54     49s]         Reset timing graph...
[05/18 21:15:54     49s] Ignoring AAE DB Resetting ...
[05/18 21:15:54     49s]         Reset timing graph done.
[05/18 21:15:54     49s]         Set dirty flag on 0 insts, 0 nets
[05/18 21:15:54     49s]       eGRPC done.
[05/18 21:15:54     49s]     Calling post conditioning for eGRPC done.
[05/18 21:15:54     49s]   Eagl Post Conditioning loop iteration 0 done.
[05/18 21:15:54     49s]   Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
[05/18 21:15:54     49s]   Leaving CCOpt scope - ClockRefiner...
[05/18 21:15:54     49s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:54     49s]   Performing Single Pass Refine Place.
[05/18 21:15:54     50s] *** Starting refinePlace (0:00:50.0 mem=1418.7M) ***
[05/18 21:15:54     50s] Total net bbox length = 8.629e+05 (4.389e+05 4.240e+05) (ext = 1.849e+04)
[05/18 21:15:54     50s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:15:54     50s] Starting refinePlace ...
[05/18 21:15:54     50s] default core: bins with density >  0.75 =    0 % ( 0 / 342 )
[05/18 21:15:54     50s] Density distribution unevenness ratio = 4.836%
[05/18 21:15:55     50s]   Spread Effort: high, standalone mode, useDDP on.
[05/18 21:15:55     50s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1418.7MB) @(0:00:50.1 - 0:00:50.1).
[05/18 21:15:55     50s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:15:55     50s] wireLenOptFixPriorityInst 3318 inst fixed
[05/18 21:15:55     50s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:15:55     50s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1418.7MB) @(0:00:50.1 - 0:00:50.4).
[05/18 21:15:55     50s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:15:55     50s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1418.7MB
[05/18 21:15:55     50s] Statistics of distance of Instance movement in refine placement:
[05/18 21:15:55     50s]   maximum (X+Y) =         0.00 um
[05/18 21:15:55     50s]   mean    (X+Y) =         0.00 um
[05/18 21:15:55     50s] Summary Report:
[05/18 21:15:55     50s] Instances move: 0 (out of 18173 movable)
[05/18 21:15:55     50s] Instances flipped: 0
[05/18 21:15:55     50s] Mean displacement: 0.00 um
[05/18 21:15:55     50s] Max displacement: 0.00 um 
[05/18 21:15:55     50s] Total instances moved : 0
[05/18 21:15:55     50s] Total net bbox length = 8.629e+05 (4.389e+05 4.240e+05) (ext = 1.849e+04)
[05/18 21:15:55     50s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1418.7MB
[05/18 21:15:55     50s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1418.7MB) @(0:00:50.0 - 0:00:50.4).
[05/18 21:15:55     50s] *** Finished refinePlace (0:00:50.4 mem=1418.7M) ***
[05/18 21:15:55     50s]   Moved 0 and flipped 0 of 3319 clock instance(s) during refinement.
[05/18 21:15:55     50s]   The largest move was 0 microns for .
[05/18 21:15:55     50s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[05/18 21:15:55     50s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/18 21:15:55     50s] Moved 0 and flipped 0 of 3319 clock sinks during refinement.
[05/18 21:15:55     50s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/18 21:15:55     50s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:55     50s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/18 21:15:55     50s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.4 real=0:00:03.4)
[05/18 21:15:55     50s]   CCOpt::Phase::Routing...
[05/18 21:15:55     50s]   Update timing and DAG stats before routing clock trees...
[05/18 21:15:55     50s] End AAE Lib Interpolated Model. (MEM=1418.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:15:55     50s]   Clock DAG stats before routing clock trees:
[05/18 21:15:55     50s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:15:55     50s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:15:55     50s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:15:55     50s]     sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:15:55     50s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:15:55     50s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:15:55     50s]   Clock DAG net violations before routing clock trees:
[05/18 21:15:55     50s]     Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:15:55     50s]   Clock DAG primary half-corner transition distribution before routing clock trees:
[05/18 21:15:55     50s]     Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:15:55     50s]   Primary reporting skew group before routing clock trees:
[05/18 21:15:55     50s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:55     50s]   Skew group summary before routing clock trees:
[05/18 21:15:55     50s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:15:55     50s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:15:55     50s]   Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/18 21:15:55     50s]   Clock implementation routing...
[05/18 21:15:55     50s]     Leaving CCOpt scope - Routing Tools...
[05/18 21:15:55     50s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:15:55     50s] Net route status summary:
[05/18 21:15:55     50s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:15:55     50s]   Non-clock: 20564 (unrouted=1220, trialRouted=19344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:15:55     50s]     Routing using eGR in eGR->NR Step...
[05/18 21:15:55     50s]       Early Global Route - eGR->NR step...
[05/18 21:15:55     50s] (::ccopt::eagl_route_clock_nets): There are 1 for routing of which 1 have one or more a fixed wires.
[05/18 21:15:55     51s] NR earlyGlobal start to route leaf nets
[05/18 21:15:55     51s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/18 21:15:55     51s] [PSP]     Started earlyGlobalRoute kernel
[05/18 21:15:55     51s] [PSP]     Initial Peak syMemory usage = 1418.7 MB
[05/18 21:15:55     51s] (I)       Reading DB...
[05/18 21:15:55     51s] (I)       before initializing RouteDB syMemory usage = 1418.7 MB
[05/18 21:15:55     51s] (I)       congestionReportName   : 
[05/18 21:15:55     51s] (I)       layerRangeFor2DCongestion : 
[05/18 21:15:55     51s] (I)       buildTerm2TermWires    : 1
[05/18 21:15:55     51s] (I)       doTrackAssignment      : 1
[05/18 21:15:55     51s] (I)       dumpBookshelfFiles     : 0
[05/18 21:15:55     51s] (I)       numThreads             : 1
[05/18 21:15:55     51s] (I)       bufferingAwareRouting  : false
[05/18 21:15:55     51s] [NR-eGR] honorMsvRouteConstraint: false
[05/18 21:15:55     51s] (I)       honorPin               : false
[05/18 21:15:55     51s] (I)       honorPinGuide          : true
[05/18 21:15:55     51s] (I)       honorPartition         : false
[05/18 21:15:55     51s] (I)       allowPartitionCrossover: false
[05/18 21:15:55     51s] (I)       honorSingleEntry       : true
[05/18 21:15:55     51s] (I)       honorSingleEntryStrong : true
[05/18 21:15:55     51s] (I)       handleViaSpacingRule   : false
[05/18 21:15:55     51s] (I)       handleEolSpacingRule   : true
[05/18 21:15:55     51s] (I)       PDConstraint           : none
[05/18 21:15:55     51s] (I)       expBetterNDRHandling   : true
[05/18 21:15:55     51s] [NR-eGR] honorClockSpecNDR      : 0
[05/18 21:15:55     51s] (I)       routingEffortLevel     : 10000
[05/18 21:15:55     51s] (I)       effortLevel            : standard
[05/18 21:15:55     51s] [NR-eGR] minRouteLayer          : 2
[05/18 21:15:55     51s] [NR-eGR] maxRouteLayer          : 127
[05/18 21:15:55     51s] (I)       relaxedTopLayerCeiling : 127
[05/18 21:15:55     51s] (I)       relaxedBottomLayerFloor: 2
[05/18 21:15:55     51s] (I)       numRowsPerGCell        : 1
[05/18 21:15:55     51s] (I)       speedUpLargeDesign     : 0
[05/18 21:15:55     51s] (I)       multiThreadingTA       : 1
[05/18 21:15:55     51s] (I)       blkAwareLayerSwitching : 1
[05/18 21:15:55     51s] (I)       optimizationMode       : false
[05/18 21:15:55     51s] (I)       routeSecondPG          : false
[05/18 21:15:55     51s] (I)       scenicRatioForLayerRelax: 1.25
[05/18 21:15:55     51s] (I)       detourLimitForLayerRelax: 0.00
[05/18 21:15:55     51s] (I)       punchThroughDistance   : 500.00
[05/18 21:15:55     51s] (I)       scenicBound            : 3.00
[05/18 21:15:55     51s] (I)       maxScenicToAvoidBlk    : 100.00
[05/18 21:15:55     51s] (I)       source-to-sink ratio   : 0.30
[05/18 21:15:55     51s] (I)       targetCongestionRatioH : 1.00
[05/18 21:15:55     51s] (I)       targetCongestionRatioV : 1.00
[05/18 21:15:55     51s] (I)       layerCongestionRatio   : 1.00
[05/18 21:15:55     51s] (I)       m1CongestionRatio      : 0.10
[05/18 21:15:55     51s] (I)       m2m3CongestionRatio    : 0.70
[05/18 21:15:55     51s] (I)       localRouteEffort       : 1.00
[05/18 21:15:55     51s] (I)       numSitesBlockedByOneVia: 8.00
[05/18 21:15:55     51s] (I)       supplyScaleFactorH     : 1.00
[05/18 21:15:55     51s] (I)       supplyScaleFactorV     : 1.00
[05/18 21:15:55     51s] (I)       highlight3DOverflowFactor: 0.00
[05/18 21:15:55     51s] (I)       doubleCutViaModelingRatio: 0.00
[05/18 21:15:55     51s] (I)       routeVias              : 
[05/18 21:15:55     51s] (I)       readTROption           : true
[05/18 21:15:55     51s] (I)       extraSpacingFactor     : 1.00
[05/18 21:15:55     51s] [NR-eGR] numTracksPerClockWire  : 0
[05/18 21:15:55     51s] (I)       routeSelectedNetsOnly  : true
[05/18 21:15:55     51s] (I)       clkNetUseMaxDemand     : false
[05/18 21:15:55     51s] (I)       extraDemandForClocks   : 0
[05/18 21:15:55     51s] (I)       steinerRemoveLayers    : false
[05/18 21:15:55     51s] (I)       demoteLayerScenicScale : 1.00
[05/18 21:15:55     51s] (I)       nonpreferLayerCostScale : 100.00
[05/18 21:15:55     51s] (I)       similarTopologyRoutingFast : false
[05/18 21:15:55     51s] (I)       spanningTreeRefinement : true
[05/18 21:15:55     51s] (I)       spanningTreeRefinementAlpha : 0.50
[05/18 21:15:55     51s] (I)       starting read tracks
[05/18 21:15:55     51s] (I)       build grid graph
[05/18 21:15:55     51s] (I)       build grid graph start
[05/18 21:15:55     51s] [NR-eGR] Layer1 has no routable track
[05/18 21:15:55     51s] [NR-eGR] Layer2 has single uniform track structure
[05/18 21:15:55     51s] [NR-eGR] Layer3 has single uniform track structure
[05/18 21:15:55     51s] [NR-eGR] Layer4 has single uniform track structure
[05/18 21:15:55     51s] [NR-eGR] Layer5 has single uniform track structure
[05/18 21:15:55     51s] [NR-eGR] Layer6 has single uniform track structure
[05/18 21:15:55     51s] (I)       build grid graph end
[05/18 21:15:55     51s] (I)       numViaLayers=6
[05/18 21:15:55     51s] (I)       Reading via VIA12_VV for layer: 0 
[05/18 21:15:55     51s] (I)       Reading via VIA23_VH for layer: 1 
[05/18 21:15:55     51s] (I)       Reading via VIA34_VH for layer: 2 
[05/18 21:15:55     51s] (I)       Reading via VIA45_VH for layer: 3 
[05/18 21:15:55     51s] (I)       Reading via VIA56_HH for layer: 4 
[05/18 21:15:55     51s] (I)       end build via table
[05/18 21:15:56     51s] [NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[05/18 21:15:56     51s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/18 21:15:56     51s] (I)       readDataFromPlaceDB
[05/18 21:15:56     51s] (I)       Read net information..
[05/18 21:15:56     51s] [NR-eGR] Read numTotalNets=19345  numIgnoredNets=19344
[05/18 21:15:56     51s] (I)       Read testcase time = 0.000 seconds
[05/18 21:15:56     51s] 
[05/18 21:15:56     51s] (I)       read default dcut vias
[05/18 21:15:56     51s] (I)       Reading via VIA12_HH_2cut_alt_W for layer: 0 
[05/18 21:15:56     51s] (I)       Reading via VIA23_HH_2cut_alt_W for layer: 1 
[05/18 21:15:56     51s] (I)       Reading via VIA34_HH_2cut_alt_E for layer: 2 
[05/18 21:15:56     51s] (I)       Reading via VIA45_HH_2cut_alt_E for layer: 3 
[05/18 21:15:56     51s] (I)       Reading via VIA56_HH_2cut_N for layer: 4 
[05/18 21:15:56     51s] (I)       build grid graph start
[05/18 21:15:56     51s] (I)       build grid graph end
[05/18 21:15:56     51s] (I)       Model blockage into capacity
[05/18 21:15:56     51s] (I)       Read numBlocks=36279  numPreroutedWires=0  numCapScreens=0
[05/18 21:15:56     51s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/18 21:15:56     51s] (I)       blocked area on Layer2 : 798930300000  (43.84%)
[05/18 21:15:56     51s] (I)       blocked area on Layer3 : 799094332400  (43.85%)
[05/18 21:15:56     51s] (I)       blocked area on Layer4 : 963423068000  (52.87%)
[05/18 21:15:56     51s] (I)       blocked area on Layer5 : 917253193200  (50.33%)
[05/18 21:15:56     51s] (I)       blocked area on Layer6 : 855220087200  (46.93%)
[05/18 21:15:56     51s] (I)       Modeling time = 0.040 seconds
[05/18 21:15:56     51s] 
[05/18 21:15:56     51s] (I)       Moved 0 terms for better access 
[05/18 21:15:56     51s] (I)       Number of ignored nets = 0
[05/18 21:15:56     51s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/18 21:15:56     51s] (I)       Number of clock nets = 1.  Ignored: No
[05/18 21:15:56     51s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/18 21:15:56     51s] (I)       Number of special nets = 0.  Ignored: Yes
[05/18 21:15:56     51s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/18 21:15:56     51s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/18 21:15:56     51s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/18 21:15:56     51s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/18 21:15:56     51s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/18 21:15:56     51s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/18 21:15:56     51s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1418.7 MB
[05/18 21:15:56     51s] (I)       Ndr track 0 does not exist
[05/18 21:15:56     51s] (I)       Layer1  viaCost=300.00
[05/18 21:15:56     51s] (I)       Layer2  viaCost=100.00
[05/18 21:15:56     51s] (I)       Layer3  viaCost=100.00
[05/18 21:15:56     51s] (I)       Layer4  viaCost=100.00
[05/18 21:15:56     51s] (I)       Layer5  viaCost=100.00
[05/18 21:15:56     51s] (I)       ---------------------Grid Graph Info--------------------
[05/18 21:15:56     51s] (I)       routing area        :  (0, 0) - (1349740, 1350160)
[05/18 21:15:56     51s] (I)       core area           :  (220100, 220200) - (1129640, 1129960)
[05/18 21:15:56     51s] (I)       Site Width          :   620  (dbu)
[05/18 21:15:56     51s] (I)       Row Height          :  5040  (dbu)
[05/18 21:15:56     51s] (I)       GCell Width         :  5040  (dbu)
[05/18 21:15:56     51s] (I)       GCell Height        :  5040  (dbu)
[05/18 21:15:56     51s] (I)       grid                :   268   268     6
[05/18 21:15:56     51s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[05/18 21:15:56     51s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[05/18 21:15:56     51s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/18 21:15:56     51s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/18 21:15:56     51s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/18 21:15:56     51s] (I)       First Track Coord   :     0   310   400   310   400  2170
[05/18 21:15:56     51s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/18 21:15:56     51s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/18 21:15:56     51s] (I)       Num of masks        :     1     1     1     1     1     1
[05/18 21:15:56     51s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/18 21:15:56     51s] (I)       --------------------------------------------------------
[05/18 21:15:56     51s] 
[05/18 21:15:56     51s] [NR-eGR] ============ Routing rule table ============
[05/18 21:15:56     51s] [NR-eGR] Rule id 0. Nets 1 
[05/18 21:15:56     51s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/18 21:15:56     51s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/18 21:15:56     51s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:15:56     51s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:15:56     51s] [NR-eGR] ========================================
[05/18 21:15:56     51s] [NR-eGR] 
[05/18 21:15:56     51s] (I)       After initializing earlyGlobalRoute syMemory usage = 1418.7 MB
[05/18 21:15:56     51s] (I)       Loading and dumping file time : 0.17 seconds
[05/18 21:15:56     51s] (I)       ============= Initialization =============
[05/18 21:15:56     51s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[05/18 21:15:56     51s] (I)       totalPins=3320  totalGlobalPin=3318 (99.94%)
[05/18 21:15:56     51s] (I)       total 2D Cap : 1498695 = (748562 H, 750133 V)
[05/18 21:15:56     51s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 6]
[05/18 21:15:56     51s] (I)       ============  Phase 1a Route ============
[05/18 21:15:56     51s] (I)       Phase 1a runs 0.00 seconds
[05/18 21:15:56     51s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/18 21:15:56     51s] (I)       Usage: 7065 = (3370 H, 3695 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.862e+04um V)
[05/18 21:15:56     51s] (I)       
[05/18 21:15:56     51s] (I)       ============  Phase 1b Route ============
[05/18 21:15:56     51s] (I)       Phase 1b runs 0.00 seconds
[05/18 21:15:56     51s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:15:56     51s] (I)       
[05/18 21:15:56     51s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559752e+04um
[05/18 21:15:56     51s] (I)       ============  Phase 1c Route ============
[05/18 21:15:56     51s] (I)       Level2 Grid: 54 x 54
[05/18 21:15:56     51s] (I)       Phase 1c runs 0.00 seconds
[05/18 21:15:56     51s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:15:56     51s] (I)       
[05/18 21:15:56     51s] (I)       ============  Phase 1d Route ============
[05/18 21:15:56     51s] (I)       Phase 1d runs 0.01 seconds
[05/18 21:15:56     51s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:15:56     51s] (I)       
[05/18 21:15:56     51s] (I)       ============  Phase 1e Route ============
[05/18 21:15:56     51s] (I)       Phase 1e runs 0.00 seconds
[05/18 21:15:56     51s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:15:56     51s] (I)       
[05/18 21:15:56     51s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559752e+04um
[05/18 21:15:56     51s] [NR-eGR] 
[05/18 21:15:56     51s] (I)       ============  Phase 1f Route ============
[05/18 21:15:56     51s] (I)       Phase 1f runs 0.00 seconds
[05/18 21:15:56     51s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:15:56     51s] (I)       
[05/18 21:15:56     51s] (I)       ============  Phase 1g Route ============
[05/18 21:15:56     51s] (I)       Usage: 7035 = (3357 H, 3678 V) = (0.45% H, 0.49% V) = (1.692e+04um H, 1.854e+04um V)
[05/18 21:15:56     51s] (I)       
[05/18 21:15:56     51s] (I)       Phase 1l runs 0.00 seconds
[05/18 21:15:56     51s] (I)       
[05/18 21:15:56     51s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/18 21:15:56     51s] [NR-eGR]                OverCon            
[05/18 21:15:56     51s] [NR-eGR]                 #Gcell     %Gcell
[05/18 21:15:56     51s] [NR-eGR] Layer              (1)    OverCon 
[05/18 21:15:56     51s] [NR-eGR] ------------------------------------
[05/18 21:15:56     51s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/18 21:15:56     51s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/18 21:15:56     51s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/18 21:15:56     51s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/18 21:15:56     51s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[05/18 21:15:56     51s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/18 21:15:56     51s] [NR-eGR] ------------------------------------
[05/18 21:15:56     51s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/18 21:15:56     51s] [NR-eGR] 
[05/18 21:15:56     51s] (I)       Total Global Routing Runtime: 0.67 seconds
[05/18 21:15:56     51s] (I)       total 2D Cap : 1507923 = (751390 H, 756533 V)
[05/18 21:15:56     51s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/18 21:15:56     51s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/18 21:15:56     51s] (I)       ============= track Assignment ============
[05/18 21:15:56     51s] (I)       extract Global 3D Wires
[05/18 21:15:56     51s] (I)       Extract Global WL : time=0.00
[05/18 21:15:56     51s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/18 21:15:56     51s] (I)       Initialization real time=0.01 seconds
[05/18 21:15:56     51s] (I)       Run single-thread track assignment
[05/18 21:15:56     51s] (I)       merging nets...
[05/18 21:15:56     51s] (I)       merging nets done
[05/18 21:15:56     51s] (I)       Kernel real time=0.03 seconds
[05/18 21:15:56     51s] (I)       End Greedy Track Assignment
[05/18 21:15:56     51s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:56     51s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75456
[05/18 21:15:56     51s] [NR-eGR] Layer2(metal2)(V) length: 3.362081e+05um, number of vias: 105042
[05/18 21:15:56     51s] [NR-eGR] Layer3(metal3)(H) length: 4.440423e+05um, number of vias: 12669
[05/18 21:15:56     51s] [NR-eGR] Layer4(metal4)(V) length: 2.126650e+05um, number of vias: 3694
[05/18 21:15:56     51s] [NR-eGR] Layer5(metal5)(H) length: 1.156061e+05um, number of vias: 338
[05/18 21:15:56     51s] [NR-eGR] Layer6(metal6)(V) length: 1.370740e+04um, number of vias: 0
[05/18 21:15:56     51s] [NR-eGR] Total length: 1.122229e+06um, number of vias: 197199
[05/18 21:15:56     51s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:56     51s] [NR-eGR] Total clock nets wire length: 3.693318e+04um 
[05/18 21:15:56     51s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:56     51s] [NR-eGR] Report for selected net(s) only.
[05/18 21:15:56     51s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 3320
[05/18 21:15:56     51s] [NR-eGR] Layer2(metal2)(V) length: 1.854084e+04um, number of vias: 4916
[05/18 21:15:56     51s] [NR-eGR] Layer3(metal3)(H) length: 1.803394e+04um, number of vias: 57
[05/18 21:15:56     51s] [NR-eGR] Layer4(metal4)(V) length: 2.727190e+02um, number of vias: 3
[05/18 21:15:56     51s] [NR-eGR] Layer5(metal5)(H) length: 8.567900e+01um, number of vias: 0
[05/18 21:15:56     51s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[05/18 21:15:56     51s] [NR-eGR] Total length: 3.693318e+04um, number of vias: 8296
[05/18 21:15:56     51s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:56     51s] [NR-eGR] Total routed clock nets wire length: 3.693318e+04um, number of vias: 8296
[05/18 21:15:56     51s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:15:56     52s] [NR-eGR] End Peak syMemory usage = 1363.0 MB
[05/18 21:15:56     52s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.98 seconds
[05/18 21:15:56     52s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_13234_cad21_b08034_rjxbT4/.rgfYH9i8c
[05/18 21:15:56     52s]       Early Global Route - eGR->NR step done. (took cpu=0:00:01.1 real=0:00:01.1)
[05/18 21:15:56     52s]     Routing using eGR in eGR->NR Step done.
[05/18 21:15:56     52s]     Routing using NR in eGR->NR Step...
[05/18 21:15:56     52s] 
[05/18 21:15:56     52s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[05/18 21:15:56     52s]   All net are default rule.
[05/18 21:15:56     52s]   Removed pre-existing routes for 1 nets.
[05/18 21:15:56     52s]   Preferred NanoRoute mode settings: Current
[05/18 21:15:56     52s] -droutePostRouteSpreadWire auto
[05/18 21:15:56     52s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/18 21:15:56     52s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/18 21:15:56     52s]       Clock detailed routing...
[05/18 21:15:56     52s]         NanoRoute...
[05/18 21:15:56     52s] % Begin globalDetailRoute (date=05/18 21:15:56, mem=979.5M)
[05/18 21:15:56     52s] 
[05/18 21:15:56     52s] globalDetailRoute
[05/18 21:15:56     52s] 
[05/18 21:15:56     52s] #setNanoRouteMode -drouteAutoStop false
[05/18 21:15:56     52s] #setNanoRouteMode -drouteEndIteration 20
[05/18 21:15:56     52s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[05/18 21:15:56     52s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[05/18 21:15:56     52s] #setNanoRouteMode -routeSelectedNetOnly true
[05/18 21:15:56     52s] #setNanoRouteMode -routeWithEco true
[05/18 21:15:56     52s] #setNanoRouteMode -routeWithSiDriven false
[05/18 21:15:56     52s] #setNanoRouteMode -routeWithTimingDriven false
[05/18 21:15:56     52s] #Start globalDetailRoute on Thu May 18 21:15:56 2023
[05/18 21:15:56     52s] #
[05/18 21:15:57     52s] ### Net info: total nets: 20565
[05/18 21:15:57     52s] ### Net info: dirty nets: 1
[05/18 21:15:57     52s] ### Net info: marked as disconnected nets: 0
[05/18 21:15:57     52s] ### Net info: fully routed nets: 0
[05/18 21:15:57     52s] ### Net info: trivial (single pin) nets: 0
[05/18 21:15:57     52s] ### Net info: unrouted nets: 20565
[05/18 21:15:57     52s] ### Net info: re-extraction nets: 0
[05/18 21:15:57     52s] ### Net info: selected nets: 1
[05/18 21:15:57     52s] ### Net info: ignored nets: 0
[05/18 21:15:57     52s] ### Net info: skip routing nets: 0
[05/18 21:15:57     52s] ### import route signature (0) = 1097040690
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN DataOrReg in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN address[0] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN address[1] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN address[2] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN address[3] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN address[4] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN easter_egg[0] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN easter_egg[1] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN easter_egg[2] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN instr_i[0] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN instr_i[1] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN instr_i[2] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN instr_i[3] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN instr_i[4] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN instr_i[5] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN instr_i[6] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN instr_i[7] in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN is_positive in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (NRDB-733) PIN reset in CELL_VIEW CPU does not have physical port.
[05/18 21:15:57     52s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/18 21:15:57     52s] #To increase the message display limit, refer to the product command reference manual.
[05/18 21:15:57     52s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[05/18 21:15:57     52s] #RTESIG:78da8dd1c14ac430100660cf3ec590dd4305b7cda449d35c05c193cab22e782aed9a964a
[05/18 21:15:57     52s] #       b72949bae8db1bc5636936b7301fc9cc3f9bedf1710f04658ab873b4a415c2f31e25950c
[05/18 21:15:57     52s] #       770c85c85056a1f4f6406e37db97d703a280b61e9c86a43166b887d9690b4e7bdf8fdddd
[05/18 21:15:57     52s] #       bf511c1885a41fbdeeb45d348c53f0765e7b262f24106f263398ee9b40e2bc0dc545ca05
[05/18 21:15:57     52s] #       0d43ac9ba2c8a39d4b19ed4a090e224f0bfa7b20690753fb651852882645915d81429824
[05/18 21:15:57     52s] #       f3e729ebc7d15c6657797d9e2acc59ceab53fdc1b06ac2eac2c57e7e35079ea5b66bdf9f
[05/18 21:15:57     52s] #       545f9ed62341aa10c8dfff118822c00b8b292962f161aecaa8e152c64d49af302a9e2e57
[05/18 21:15:57     52s] #       ab2bb8f901a431f460
[05/18 21:15:57     52s] #
[05/18 21:15:57     52s] #RTESIG:78da8dd1c14ac430100660cf3ec590dd4305b7cda449d35c05c193cab22e782aed9a964a
[05/18 21:15:57     52s] #       b72949bae8db1bc5636936b7301fc9cc3f9bedf1710f04658ab873b4a415c2f31e25950c
[05/18 21:15:57     52s] #       770c85c85056a1f4f6406e37db97d703a280b61e9c86a43166b887d9690b4e7bdf8fdddd
[05/18 21:15:57     52s] #       bf511c1885a41fbdeeb45d348c53f0765e7b262f24106f263398ee9b40e2bc0dc545ca05
[05/18 21:15:57     52s] #       0d43ac9ba2c8a39d4b19ed4a090e224f0bfa7b20690753fb651852882645915d81429824
[05/18 21:15:57     52s] #       f3e729ebc7d15c6657797d9e2acc59ceab53fdc1b06ac2eac2c57e7e35079ea5b66bdf9f
[05/18 21:15:57     52s] #       545f9ed62341aa10c8dfff118822c00b8b292962f161aecaa8e152c64d49af302a9e2e57
[05/18 21:15:57     52s] #       ab2bb8f901a431f460
[05/18 21:15:57     52s] #
[05/18 21:15:57     52s] #Start routing data preparation on Thu May 18 21:15:57 2023
[05/18 21:15:57     52s] #
[05/18 21:15:57     52s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
[05/18 21:15:57     52s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
[05/18 21:15:57     52s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
[05/18 21:15:57     52s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
[05/18 21:15:57     52s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
[05/18 21:15:57     52s] #Minimum voltage of a net in the design = 0.000.
[05/18 21:15:57     52s] #Maximum voltage of a net in the design = 1.980.
[05/18 21:15:57     52s] #Voltage range [0.000 - 0.000] has 1 net.
[05/18 21:15:57     52s] #Voltage range [1.620 - 1.980] has 1 net.
[05/18 21:15:57     52s] #Voltage range [0.000 - 1.980] has 20563 nets.
[05/18 21:16:00     55s] # metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
[05/18 21:16:00     55s] # metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[05/18 21:16:00     55s] # metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[05/18 21:16:00     55s] # metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[05/18 21:16:00     55s] # metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[05/18 21:16:00     55s] # metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
[05/18 21:16:00     55s] #Regenerating Ggrids automatically.
[05/18 21:16:00     55s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
[05/18 21:16:00     55s] #Using automatically generated G-grids.
[05/18 21:16:00     55s] #Done routing data preparation.
[05/18 21:16:00     55s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1035.19 (MB), peak = 1062.85 (MB)
[05/18 21:16:00     55s] #Merging special wires...
[05/18 21:16:00     55s] #reading routing guides ......
[05/18 21:16:00     55s] #WARNING (NRGR-8) Clock net clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk_i bottom preferred routing layer as 1.
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #Finished routing data preparation on Thu May 18 21:16:00 2023
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #Cpu time = 00:00:03
[05/18 21:16:00     55s] #Elapsed time = 00:00:03
[05/18 21:16:00     55s] #Increased memory = 17.60 (MB)
[05/18 21:16:00     55s] #Total memory = 1036.02 (MB)
[05/18 21:16:00     55s] #Peak memory = 1062.85 (MB)
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #Start global routing on Thu May 18 21:16:00 2023
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #Number of eco nets is 0
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #Start global routing data preparation on Thu May 18 21:16:00 2023
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #Start routing resource analysis on Thu May 18 21:16:00 2023
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #Routing resource analysis is done on Thu May 18 21:16:00 2023
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #  Resource Analysis:
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/18 21:16:00     55s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/18 21:16:00     55s] #  --------------------------------------------------------------
[05/18 21:16:00     55s] #  metal1         H        1598         813       25921    63.65%
[05/18 21:16:00     55s] #  metal2         V        1513         664       25921    38.72%
[05/18 21:16:00     55s] #  metal3         H        1603         808       25921    36.79%
[05/18 21:16:00     55s] #  metal4         V        1493         684       25921    44.13%
[05/18 21:16:00     55s] #  metal5         H        1603         808       25921    44.14%
[05/18 21:16:00     55s] #  metal6         V         381         163       25921    37.71%
[05/18 21:16:00     55s] #  --------------------------------------------------------------
[05/18 21:16:00     55s] #  Total                   8193      32.08%      155526    44.19%
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #Global routing data preparation is done on Thu May 18 21:16:00 2023
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.66 (MB), peak = 1062.85 (MB)
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #Routing guide is on.
[05/18 21:16:00     55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.45 (MB), peak = 1062.85 (MB)
[05/18 21:16:00     55s] #
[05/18 21:16:00     55s] #start global routing iteration 1...
[05/18 21:16:01     56s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.07 (MB), peak = 1062.85 (MB)
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #start global routing iteration 2...
[05/18 21:16:01     56s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.32 (MB), peak = 1062.85 (MB)
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #start global routing iteration 3...
[05/18 21:16:01     56s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.43 (MB), peak = 1062.85 (MB)
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #Total number of trivial nets (e.g. < 2 pins) = 1220 (skipped).
[05/18 21:16:01     56s] #Total number of selected nets for routing = 1.
[05/18 21:16:01     56s] #Total number of unselected nets (but routable) for routing = 19344 (skipped).
[05/18 21:16:01     56s] #Total number of nets in the design = 20565.
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #19344 skipped nets do not have any wires.
[05/18 21:16:01     56s] #1 routable net has only global wires.
[05/18 21:16:01     56s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #Routed net constraints summary:
[05/18 21:16:01     56s] #------------------------------------------
[05/18 21:16:01     56s] #        Rules   Pref Layer   Unconstrained  
[05/18 21:16:01     56s] #------------------------------------------
[05/18 21:16:01     56s] #      Default            1               0  
[05/18 21:16:01     56s] #------------------------------------------
[05/18 21:16:01     56s] #        Total            1               0  
[05/18 21:16:01     56s] #------------------------------------------
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #Routing constraints summary of the whole design:
[05/18 21:16:01     56s] #------------------------------------------
[05/18 21:16:01     56s] #        Rules   Pref Layer   Unconstrained  
[05/18 21:16:01     56s] #------------------------------------------
[05/18 21:16:01     56s] #      Default            1           19344  
[05/18 21:16:01     56s] #------------------------------------------
[05/18 21:16:01     56s] #        Total            1           19344  
[05/18 21:16:01     56s] #------------------------------------------
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #                 OverCon          
[05/18 21:16:01     56s] #                  #Gcell    %Gcell
[05/18 21:16:01     56s] #     Layer           (1)   OverCon
[05/18 21:16:01     56s] #  --------------------------------
[05/18 21:16:01     56s] #  metal1        0(0.00%)   (0.00%)
[05/18 21:16:01     56s] #  metal2        0(0.00%)   (0.00%)
[05/18 21:16:01     56s] #  metal3        0(0.00%)   (0.00%)
[05/18 21:16:01     56s] #  metal4        1(0.01%)   (0.01%)
[05/18 21:16:01     56s] #  metal5        0(0.00%)   (0.00%)
[05/18 21:16:01     56s] #  metal6        0(0.00%)   (0.00%)
[05/18 21:16:01     56s] #  --------------------------------
[05/18 21:16:01     56s] #     Total      1(0.00%)   (0.00%)
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/18 21:16:01     56s] #  Overflow after GR: 0.00% H + 0.00% V
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #Complete Global Routing.
[05/18 21:16:01     56s] #Total wire length = 41772 um.
[05/18 21:16:01     56s] #Total half perimeter of net bounding box = 2086 um.
[05/18 21:16:01     56s] #Total wire length on LAYER metal1 = 0 um.
[05/18 21:16:01     56s] #Total wire length on LAYER metal2 = 0 um.
[05/18 21:16:01     56s] #Total wire length on LAYER metal3 = 32920 um.
[05/18 21:16:01     56s] #Total wire length on LAYER metal4 = 8852 um.
[05/18 21:16:01     56s] #Total wire length on LAYER metal5 = 0 um.
[05/18 21:16:01     56s] #Total wire length on LAYER metal6 = 0 um.
[05/18 21:16:01     56s] #Total number of vias = 7678
[05/18 21:16:01     56s] #Up-Via Summary (total 7678):
[05/18 21:16:01     56s] #           
[05/18 21:16:01     56s] #-----------------------
[05/18 21:16:01     56s] # metal1           3318
[05/18 21:16:01     56s] # metal2           2970
[05/18 21:16:01     56s] # metal3           1390
[05/18 21:16:01     56s] #-----------------------
[05/18 21:16:01     56s] #                  7678 
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #Max overcon = 1 tracks.
[05/18 21:16:01     56s] #Total overcon = 0.00%.
[05/18 21:16:01     56s] #Worst layer Gcell overcon rate = 0.01%.
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #Global routing statistics:
[05/18 21:16:01     56s] #Cpu time = 00:00:01
[05/18 21:16:01     56s] #Elapsed time = 00:00:01
[05/18 21:16:01     56s] #Increased memory = 25.44 (MB)
[05/18 21:16:01     56s] #Total memory = 1061.47 (MB)
[05/18 21:16:01     56s] #Peak memory = 1062.85 (MB)
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #Finished global routing on Thu May 18 21:16:01 2023
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] #
[05/18 21:16:01     56s] ### route signature (4) = 1905432277
[05/18 21:16:01     56s] ### violation signature (2) = 1905142130
[05/18 21:16:01     56s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.92 (MB), peak = 1062.85 (MB)
[05/18 21:16:01     56s] #Start Track Assignment.
[05/18 21:16:01     56s] #Done with 2655 horizontal wires in 2 hboxes and 995 vertical wires in 2 hboxes.
[05/18 21:16:01     57s] #Done with 9 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[05/18 21:16:01     57s] #Complete Track Assignment.
[05/18 21:16:01     57s] #Total wire length = 47323 um.
[05/18 21:16:01     57s] #Total half perimeter of net bounding box = 2086 um.
[05/18 21:16:01     57s] #Total wire length on LAYER metal1 = 5271 um.
[05/18 21:16:01     57s] #Total wire length on LAYER metal2 = 0 um.
[05/18 21:16:01     57s] #Total wire length on LAYER metal3 = 32752 um.
[05/18 21:16:01     57s] #Total wire length on LAYER metal4 = 9299 um.
[05/18 21:16:01     57s] #Total wire length on LAYER metal5 = 0 um.
[05/18 21:16:01     57s] #Total wire length on LAYER metal6 = 0 um.
[05/18 21:16:01     57s] #Total number of vias = 7678
[05/18 21:16:01     57s] #Up-Via Summary (total 7678):
[05/18 21:16:01     57s] #           
[05/18 21:16:01     57s] #-----------------------
[05/18 21:16:01     57s] # metal1           3318
[05/18 21:16:01     57s] # metal2           2970
[05/18 21:16:01     57s] # metal3           1390
[05/18 21:16:01     57s] #-----------------------
[05/18 21:16:01     57s] #                  7678 
[05/18 21:16:01     57s] #
[05/18 21:16:01     57s] ### route signature (8) =  999187972
[05/18 21:16:01     57s] ### violation signature (6) = 1905142130
[05/18 21:16:01     57s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1057.52 (MB), peak = 1062.85 (MB)
[05/18 21:16:01     57s] #
[05/18 21:16:01     57s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/18 21:16:01     57s] #Cpu time = 00:00:04
[05/18 21:16:01     57s] #Elapsed time = 00:00:04
[05/18 21:16:01     57s] #Increased memory = 39.19 (MB)
[05/18 21:16:01     57s] #Total memory = 1057.57 (MB)
[05/18 21:16:01     57s] #Peak memory = 1062.85 (MB)
[05/18 21:16:02     57s] ### max drc and si pitch = 3700 (   3.700 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[05/18 21:16:02     57s] #
[05/18 21:16:02     57s] #Start Detail Routing..
[05/18 21:16:02     57s] #start initial detail routing ...
[05/18 21:16:18     73s] # ECO: 1.5% of the total area was rechecked for DRC, and 36.8% required routing.
[05/18 21:16:18     73s] #   number of violations = 3
[05/18 21:16:18     73s] #
[05/18 21:16:18     73s] #    By Layer and Type :
[05/18 21:16:18     73s] #	          Short   Totals
[05/18 21:16:18     73s] #	metal1        0        0
[05/18 21:16:18     73s] #	metal2        0        0
[05/18 21:16:18     73s] #	metal3        0        0
[05/18 21:16:18     73s] #	metal4        3        3
[05/18 21:16:18     73s] #	Totals        3        3
[05/18 21:16:18     73s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1064.05 (MB), peak = 1066.17 (MB)
[05/18 21:16:18     73s] #start 1st optimization iteration ...
[05/18 21:16:19     74s] #   number of violations = 1
[05/18 21:16:19     74s] #
[05/18 21:16:19     74s] #    By Layer and Type :
[05/18 21:16:19     74s] #	          Short   Totals
[05/18 21:16:19     74s] #	metal1        0        0
[05/18 21:16:19     74s] #	metal2        0        0
[05/18 21:16:19     74s] #	metal3        0        0
[05/18 21:16:19     74s] #	metal4        1        1
[05/18 21:16:19     74s] #	Totals        1        1
[05/18 21:16:19     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1064.25 (MB), peak = 1066.17 (MB)
[05/18 21:16:19     74s] #start 2nd optimization iteration ...
[05/18 21:16:19     74s] #   number of violations = 2
[05/18 21:16:19     74s] #
[05/18 21:16:19     74s] #    By Layer and Type :
[05/18 21:16:19     74s] #	          Short   Totals
[05/18 21:16:19     74s] #	metal1        0        0
[05/18 21:16:19     74s] #	metal2        0        0
[05/18 21:16:19     74s] #	metal3        1        1
[05/18 21:16:19     74s] #	metal4        1        1
[05/18 21:16:19     74s] #	Totals        2        2
[05/18 21:16:19     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1058.96 (MB), peak = 1066.17 (MB)
[05/18 21:16:19     74s] #start 3rd optimization iteration ...
[05/18 21:16:19     74s] #   number of violations = 2
[05/18 21:16:19     74s] #
[05/18 21:16:19     74s] #    By Layer and Type :
[05/18 21:16:19     74s] #	         MetSpc    Short   Totals
[05/18 21:16:19     74s] #	metal1        0        0        0
[05/18 21:16:19     74s] #	metal2        0        0        0
[05/18 21:16:19     74s] #	metal3        0        0        0
[05/18 21:16:19     74s] #	metal4        0        0        0
[05/18 21:16:19     74s] #	metal5        0        0        0
[05/18 21:16:19     74s] #	metal6        1        1        2
[05/18 21:16:19     74s] #	Totals        1        1        2
[05/18 21:16:19     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1058.96 (MB), peak = 1066.17 (MB)
[05/18 21:16:19     74s] #start 4th optimization iteration ...
[05/18 21:16:19     74s] #   number of violations = 1
[05/18 21:16:19     74s] #
[05/18 21:16:19     74s] #    By Layer and Type :
[05/18 21:16:19     74s] #	          Short   Totals
[05/18 21:16:19     74s] #	metal1        0        0
[05/18 21:16:19     74s] #	metal2        0        0
[05/18 21:16:19     74s] #	metal3        0        0
[05/18 21:16:19     74s] #	metal4        0        0
[05/18 21:16:19     74s] #	metal5        0        0
[05/18 21:16:19     74s] #	metal6        1        1
[05/18 21:16:19     74s] #	Totals        1        1
[05/18 21:16:19     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.06 (MB), peak = 1066.17 (MB)
[05/18 21:16:19     74s] #start 5th optimization iteration ...
[05/18 21:16:19     75s] #   number of violations = 2
[05/18 21:16:19     75s] #
[05/18 21:16:19     75s] #    By Layer and Type :
[05/18 21:16:19     75s] #	         MetSpc    Short   Totals
[05/18 21:16:19     75s] #	metal1        0        0        0
[05/18 21:16:19     75s] #	metal2        0        0        0
[05/18 21:16:19     75s] #	metal3        0        0        0
[05/18 21:16:19     75s] #	metal4        0        0        0
[05/18 21:16:19     75s] #	metal5        0        0        0
[05/18 21:16:19     75s] #	metal6        1        1        2
[05/18 21:16:19     75s] #	Totals        1        1        2
[05/18 21:16:19     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.06 (MB), peak = 1066.17 (MB)
[05/18 21:16:19     75s] #start 6th optimization iteration ...
[05/18 21:16:20     75s] #   number of violations = 13
[05/18 21:16:20     75s] #
[05/18 21:16:20     75s] #    By Layer and Type :
[05/18 21:16:20     75s] #	          Short   Totals
[05/18 21:16:20     75s] #	metal1        0        0
[05/18 21:16:20     75s] #	metal2        0        0
[05/18 21:16:20     75s] #	metal3        2        2
[05/18 21:16:20     75s] #	metal4        8        8
[05/18 21:16:20     75s] #	metal5        2        2
[05/18 21:16:20     75s] #	metal6        1        1
[05/18 21:16:20     75s] #	Totals       13       13
[05/18 21:16:20     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1064.21 (MB), peak = 1066.17 (MB)
[05/18 21:16:20     75s] #start 7th optimization iteration ...
[05/18 21:16:20     75s] #   number of violations = 4
[05/18 21:16:20     75s] #
[05/18 21:16:20     75s] #    By Layer and Type :
[05/18 21:16:20     75s] #	          Short   Totals
[05/18 21:16:20     75s] #	metal1        0        0
[05/18 21:16:20     75s] #	metal2        0        0
[05/18 21:16:20     75s] #	metal3        0        0
[05/18 21:16:20     75s] #	metal4        2        2
[05/18 21:16:20     75s] #	metal5        2        2
[05/18 21:16:20     75s] #	Totals        4        4
[05/18 21:16:20     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1064.99 (MB), peak = 1066.17 (MB)
[05/18 21:16:20     75s] #start 8th optimization iteration ...
[05/18 21:16:20     76s] #   number of violations = 10
[05/18 21:16:20     76s] #
[05/18 21:16:20     76s] #    By Layer and Type :
[05/18 21:16:20     76s] #	         MetSpc    Short   Totals
[05/18 21:16:20     76s] #	metal1        0        0        0
[05/18 21:16:20     76s] #	metal2        0        0        0
[05/18 21:16:20     76s] #	metal3        0        0        0
[05/18 21:16:20     76s] #	metal4        0        4        4
[05/18 21:16:20     76s] #	metal5        0        4        4
[05/18 21:16:20     76s] #	metal6        1        1        2
[05/18 21:16:20     76s] #	Totals        1        9       10
[05/18 21:16:20     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.12 (MB), peak = 1066.17 (MB)
[05/18 21:16:20     76s] #start 9th optimization iteration ...
[05/18 21:16:21     76s] #   number of violations = 8
[05/18 21:16:21     76s] #
[05/18 21:16:21     76s] #    By Layer and Type :
[05/18 21:16:21     76s] #	          Short   Totals
[05/18 21:16:21     76s] #	metal1        0        0
[05/18 21:16:21     76s] #	metal2        0        0
[05/18 21:16:21     76s] #	metal3        0        0
[05/18 21:16:21     76s] #	metal4        1        1
[05/18 21:16:21     76s] #	metal5        2        2
[05/18 21:16:21     76s] #	metal6        5        5
[05/18 21:16:21     76s] #	Totals        8        8
[05/18 21:16:21     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.22 (MB), peak = 1066.17 (MB)
[05/18 21:16:21     76s] #start 10th optimization iteration ...
[05/18 21:16:21     76s] #   number of violations = 4
[05/18 21:16:21     76s] #
[05/18 21:16:21     76s] #    By Layer and Type :
[05/18 21:16:21     76s] #	          Short   Totals
[05/18 21:16:21     76s] #	metal1        0        0
[05/18 21:16:21     76s] #	metal2        0        0
[05/18 21:16:21     76s] #	metal3        0        0
[05/18 21:16:21     76s] #	metal4        0        0
[05/18 21:16:21     76s] #	metal5        0        0
[05/18 21:16:21     76s] #	metal6        4        4
[05/18 21:16:21     76s] #	Totals        4        4
[05/18 21:16:21     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.22 (MB), peak = 1066.17 (MB)
[05/18 21:16:21     76s] #start 11th optimization iteration ...
[05/18 21:16:22     77s] #   number of violations = 2
[05/18 21:16:22     77s] #
[05/18 21:16:22     77s] #    By Layer and Type :
[05/18 21:16:22     77s] #	          Short   Totals
[05/18 21:16:22     77s] #	metal1        0        0
[05/18 21:16:22     77s] #	metal2        0        0
[05/18 21:16:22     77s] #	metal3        0        0
[05/18 21:16:22     77s] #	metal4        0        0
[05/18 21:16:22     77s] #	metal5        0        0
[05/18 21:16:22     77s] #	metal6        2        2
[05/18 21:16:22     77s] #	Totals        2        2
[05/18 21:16:22     77s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1075.69 (MB), peak = 1075.70 (MB)
[05/18 21:16:22     77s] #start 12th optimization iteration ...
[05/18 21:16:22     77s] #   number of violations = 2
[05/18 21:16:22     77s] #
[05/18 21:16:22     77s] #    By Layer and Type :
[05/18 21:16:22     77s] #	          Short   Totals
[05/18 21:16:22     77s] #	metal1        0        0
[05/18 21:16:22     77s] #	metal2        0        0
[05/18 21:16:22     77s] #	metal3        0        0
[05/18 21:16:22     77s] #	metal4        0        0
[05/18 21:16:22     77s] #	metal5        0        0
[05/18 21:16:22     77s] #	metal6        2        2
[05/18 21:16:22     77s] #	Totals        2        2
[05/18 21:16:22     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1075.69 (MB), peak = 1075.73 (MB)
[05/18 21:16:22     77s] #start 13th optimization iteration ...
[05/18 21:16:22     78s] #   number of violations = 2
[05/18 21:16:22     78s] #
[05/18 21:16:22     78s] #    By Layer and Type :
[05/18 21:16:22     78s] #	          Short   Totals
[05/18 21:16:22     78s] #	metal1        0        0
[05/18 21:16:22     78s] #	metal2        0        0
[05/18 21:16:22     78s] #	metal3        0        0
[05/18 21:16:22     78s] #	metal4        0        0
[05/18 21:16:22     78s] #	metal5        0        0
[05/18 21:16:22     78s] #	metal6        2        2
[05/18 21:16:22     78s] #	Totals        2        2
[05/18 21:16:22     78s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1075.98 (MB), peak = 1076.91 (MB)
[05/18 21:16:22     78s] #start 14th optimization iteration ...
[05/18 21:16:23     78s] #   number of violations = 2
[05/18 21:16:23     78s] #
[05/18 21:16:23     78s] #    By Layer and Type :
[05/18 21:16:23     78s] #	          Short   Totals
[05/18 21:16:23     78s] #	metal1        0        0
[05/18 21:16:23     78s] #	metal2        0        0
[05/18 21:16:23     78s] #	metal3        0        0
[05/18 21:16:23     78s] #	metal4        0        0
[05/18 21:16:23     78s] #	metal5        0        0
[05/18 21:16:23     78s] #	metal6        2        2
[05/18 21:16:23     78s] #	Totals        2        2
[05/18 21:16:23     78s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1075.17 (MB), peak = 1076.91 (MB)
[05/18 21:16:23     78s] #start 15th optimization iteration ...
[05/18 21:16:24     79s] #   number of violations = 2
[05/18 21:16:24     79s] #
[05/18 21:16:24     79s] #    By Layer and Type :
[05/18 21:16:24     79s] #	          Short   Totals
[05/18 21:16:24     79s] #	metal1        0        0
[05/18 21:16:24     79s] #	metal2        0        0
[05/18 21:16:24     79s] #	metal3        0        0
[05/18 21:16:24     79s] #	metal4        0        0
[05/18 21:16:24     79s] #	metal5        0        0
[05/18 21:16:24     79s] #	metal6        2        2
[05/18 21:16:24     79s] #	Totals        2        2
[05/18 21:16:24     79s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1075.01 (MB), peak = 1076.91 (MB)
[05/18 21:16:24     79s] #start 16th optimization iteration ...
[05/18 21:16:24     80s] #   number of violations = 2
[05/18 21:16:24     80s] #
[05/18 21:16:24     80s] #    By Layer and Type :
[05/18 21:16:24     80s] #	          Short   Totals
[05/18 21:16:24     80s] #	metal1        0        0
[05/18 21:16:24     80s] #	metal2        0        0
[05/18 21:16:24     80s] #	metal3        0        0
[05/18 21:16:24     80s] #	metal4        0        0
[05/18 21:16:24     80s] #	metal5        0        0
[05/18 21:16:24     80s] #	metal6        2        2
[05/18 21:16:24     80s] #	Totals        2        2
[05/18 21:16:24     80s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1090.09 (MB), peak = 1090.20 (MB)
[05/18 21:16:24     80s] #start 17th optimization iteration ...
[05/18 21:16:25     80s] #   number of violations = 2
[05/18 21:16:25     80s] #
[05/18 21:16:25     80s] #    By Layer and Type :
[05/18 21:16:25     80s] #	          Short   Totals
[05/18 21:16:25     80s] #	metal1        0        0
[05/18 21:16:25     80s] #	metal2        0        0
[05/18 21:16:25     80s] #	metal3        0        0
[05/18 21:16:25     80s] #	metal4        0        0
[05/18 21:16:25     80s] #	metal5        0        0
[05/18 21:16:25     80s] #	metal6        2        2
[05/18 21:16:25     80s] #	Totals        2        2
[05/18 21:16:25     80s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1089.24 (MB), peak = 1090.20 (MB)
[05/18 21:16:25     80s] #start 18th optimization iteration ...
[05/18 21:16:25     81s] #   number of violations = 2
[05/18 21:16:25     81s] #
[05/18 21:16:25     81s] #    By Layer and Type :
[05/18 21:16:25     81s] #	          Short   Totals
[05/18 21:16:25     81s] #	metal1        0        0
[05/18 21:16:25     81s] #	metal2        0        0
[05/18 21:16:25     81s] #	metal3        0        0
[05/18 21:16:25     81s] #	metal4        0        0
[05/18 21:16:25     81s] #	metal5        0        0
[05/18 21:16:25     81s] #	metal6        2        2
[05/18 21:16:25     81s] #	Totals        2        2
[05/18 21:16:25     81s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.41 (MB), peak = 1090.20 (MB)
[05/18 21:16:25     81s] #start 19th optimization iteration ...
[05/18 21:16:26     81s] #   number of violations = 2
[05/18 21:16:26     81s] #
[05/18 21:16:26     81s] #    By Layer and Type :
[05/18 21:16:26     81s] #	          Short   Totals
[05/18 21:16:26     81s] #	metal1        0        0
[05/18 21:16:26     81s] #	metal2        0        0
[05/18 21:16:26     81s] #	metal3        0        0
[05/18 21:16:26     81s] #	metal4        0        0
[05/18 21:16:26     81s] #	metal5        0        0
[05/18 21:16:26     81s] #	metal6        2        2
[05/18 21:16:26     81s] #	Totals        2        2
[05/18 21:16:26     81s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1082.95 (MB), peak = 1090.20 (MB)
[05/18 21:16:26     81s] #start 20th optimization iteration ...
[05/18 21:16:27     82s] #   number of violations = 1
[05/18 21:16:27     82s] #
[05/18 21:16:27     82s] #    By Layer and Type :
[05/18 21:16:27     82s] #	          Short   Totals
[05/18 21:16:27     82s] #	metal1        0        0
[05/18 21:16:27     82s] #	metal2        0        0
[05/18 21:16:27     82s] #	metal3        0        0
[05/18 21:16:27     82s] #	metal4        0        0
[05/18 21:16:27     82s] #	metal5        0        0
[05/18 21:16:27     82s] #	metal6        1        1
[05/18 21:16:27     82s] #	Totals        1        1
[05/18 21:16:27     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.87 (MB), peak = 1090.20 (MB)
[05/18 21:16:27     82s] #Complete Detail Routing.
[05/18 21:16:27     82s] #Total wire length = 48096 um.
[05/18 21:16:27     82s] #Total half perimeter of net bounding box = 2086 um.
[05/18 21:16:27     82s] #Total wire length on LAYER metal1 = 8 um.
[05/18 21:16:27     82s] #Total wire length on LAYER metal2 = 465 um.
[05/18 21:16:27     82s] #Total wire length on LAYER metal3 = 35024 um.
[05/18 21:16:27     82s] #Total wire length on LAYER metal4 = 12458 um.
[05/18 21:16:27     82s] #Total wire length on LAYER metal5 = 0 um.
[05/18 21:16:27     82s] #Total wire length on LAYER metal6 = 141 um.
[05/18 21:16:27     82s] #Total number of vias = 10001
[05/18 21:16:27     82s] #Up-Via Summary (total 10001):
[05/18 21:16:27     82s] #           
[05/18 21:16:27     82s] #-----------------------
[05/18 21:16:27     82s] # metal1           3318
[05/18 21:16:27     82s] # metal2           3320
[05/18 21:16:27     82s] # metal3           3361
[05/18 21:16:27     82s] # metal4              1
[05/18 21:16:27     82s] # metal5              1
[05/18 21:16:27     82s] #-----------------------
[05/18 21:16:27     82s] #                 10001 
[05/18 21:16:27     82s] #
[05/18 21:16:27     82s] #Total number of DRC violations = 1
[05/18 21:16:27     82s] #Total number of violations on LAYER metal1 = 0
[05/18 21:16:27     82s] #Total number of violations on LAYER metal2 = 0
[05/18 21:16:27     82s] #Total number of violations on LAYER metal3 = 0
[05/18 21:16:27     82s] #Total number of violations on LAYER metal4 = 0
[05/18 21:16:27     82s] #Total number of violations on LAYER metal5 = 0
[05/18 21:16:27     82s] #Total number of violations on LAYER metal6 = 1
[05/18 21:16:27     82s] ### route signature (53) =   51734362
[05/18 21:16:27     82s] ### violation signature (51) =  450807432
[05/18 21:16:27     82s] #Cpu time = 00:00:25
[05/18 21:16:27     82s] #Elapsed time = 00:00:25
[05/18 21:16:27     82s] #Increased memory = -7.34 (MB)
[05/18 21:16:27     82s] #Total memory = 1050.24 (MB)
[05/18 21:16:27     82s] #Peak memory = 1090.20 (MB)
[05/18 21:16:27     82s] #detailRoute Statistics:
[05/18 21:16:27     82s] #Cpu time = 00:00:25
[05/18 21:16:27     82s] #Elapsed time = 00:00:25
[05/18 21:16:27     82s] #Increased memory = -7.33 (MB)
[05/18 21:16:27     82s] #Total memory = 1050.25 (MB)
[05/18 21:16:27     82s] #Peak memory = 1090.20 (MB)
[05/18 21:16:27     82s] ### export route signature (54) =   51734362
[05/18 21:16:27     82s] ### export violation signature (52) =  450807432
[05/18 21:16:27     82s] #
[05/18 21:16:27     82s] #globalDetailRoute statistics:
[05/18 21:16:27     82s] #Cpu time = 00:00:30
[05/18 21:16:27     82s] #Elapsed time = 00:00:30
[05/18 21:16:27     82s] #Increased memory = 58.99 (MB)
[05/18 21:16:27     82s] #Total memory = 1038.51 (MB)
[05/18 21:16:27     82s] #Peak memory = 1090.20 (MB)
[05/18 21:16:27     82s] #Number of warnings = 42
[05/18 21:16:27     82s] #Total number of warnings = 44
[05/18 21:16:27     82s] #Number of fails = 0
[05/18 21:16:27     82s] #Total number of fails = 0
[05/18 21:16:27     82s] #Complete globalDetailRoute on Thu May 18 21:16:27 2023
[05/18 21:16:27     82s] #
[05/18 21:16:27     82s] ### 
[05/18 21:16:27     82s] ###   Scalability Statistics
[05/18 21:16:27     82s] ### 
[05/18 21:16:27     82s] ### ------------------------+----------------+----------------+----------------+
[05/18 21:16:27     82s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[05/18 21:16:27     82s] ### ------------------------+----------------+----------------+----------------+
[05/18 21:16:27     82s] ###   Data Preparation      |        00:00:03|        00:00:03|             1.0|
[05/18 21:16:27     82s] ###   Global Routing        |        00:00:01|        00:00:01|             1.0|
[05/18 21:16:27     82s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[05/18 21:16:27     82s] ###   Detail Routing        |        00:00:25|        00:00:25|             1.0|
[05/18 21:16:27     82s] ###   Total                 |        00:00:30|        00:00:30|             1.0|
[05/18 21:16:27     82s] ### ------------------------+----------------+----------------+----------------+
[05/18 21:16:27     82s] ### 
[05/18 21:16:27     82s] % End globalDetailRoute (date=05/18 21:16:27, total cpu=0:00:30.5, real=0:00:31.0, peak res=1090.2M, current mem=1090.2M)
[05/18 21:16:27     82s]         NanoRoute done. (took cpu=0:00:30.5 real=0:00:30.5)
[05/18 21:16:27     82s]       Clock detailed routing done.
[05/18 21:16:27     82s] Skipping check of guided vs. routed net lengths.
[05/18 21:16:27     82s] Set FIXED routing status on 1 net(s)
[05/18 21:16:27     82s]     Routing using NR in eGR->NR Step done.
[05/18 21:16:27     82s] Net route status summary:
[05/18 21:16:27     82s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:16:27     82s]   Non-clock: 20564 (unrouted=20564, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:16:27     82s] 
[05/18 21:16:27     82s] CCOPT: Done with clock implementation routing.
[05/18 21:16:27     82s] 
[05/18 21:16:27     82s] 
[05/18 21:16:27     82s] CCOpt: Starting congestion repair using flow wrapper.
[05/18 21:16:27     82s]     Congestion Repair...
[05/18 21:16:27     82s] Trial Route Overflow 0(H) 0(V)
[05/18 21:16:27     82s] Starting congestion repair ...
[05/18 21:16:27     82s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[05/18 21:16:27     82s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/18 21:16:27     82s] Starting Early Global Route congestion estimation: mem = 1435.1M
[05/18 21:16:27     82s] (I)       Reading DB...
[05/18 21:16:27     82s] (I)       before initializing RouteDB syMemory usage = 1452.4 MB
[05/18 21:16:27     82s] (I)       congestionReportName   : 
[05/18 21:16:27     82s] (I)       layerRangeFor2DCongestion : 
[05/18 21:16:27     82s] (I)       buildTerm2TermWires    : 1
[05/18 21:16:27     82s] (I)       doTrackAssignment      : 1
[05/18 21:16:27     82s] (I)       dumpBookshelfFiles     : 0
[05/18 21:16:27     82s] (I)       numThreads             : 1
[05/18 21:16:27     82s] (I)       bufferingAwareRouting  : false
[05/18 21:16:27     82s] [NR-eGR] honorMsvRouteConstraint: false
[05/18 21:16:27     82s] (I)       honorPin               : false
[05/18 21:16:27     82s] (I)       honorPinGuide          : true
[05/18 21:16:27     82s] (I)       honorPartition         : false
[05/18 21:16:27     82s] (I)       allowPartitionCrossover: false
[05/18 21:16:27     82s] (I)       honorSingleEntry       : true
[05/18 21:16:27     82s] (I)       honorSingleEntryStrong : true
[05/18 21:16:27     82s] (I)       handleViaSpacingRule   : false
[05/18 21:16:27     82s] (I)       handleEolSpacingRule   : false
[05/18 21:16:27     82s] (I)       PDConstraint           : none
[05/18 21:16:27     82s] (I)       expBetterNDRHandling   : false
[05/18 21:16:27     82s] [NR-eGR] honorClockSpecNDR      : 0
[05/18 21:16:27     82s] (I)       routingEffortLevel     : 3
[05/18 21:16:27     82s] (I)       effortLevel            : standard
[05/18 21:16:27     82s] [NR-eGR] minRouteLayer          : 2
[05/18 21:16:27     82s] [NR-eGR] maxRouteLayer          : 127
[05/18 21:16:27     82s] (I)       relaxedTopLayerCeiling : 127
[05/18 21:16:27     82s] (I)       relaxedBottomLayerFloor: 2
[05/18 21:16:27     82s] (I)       numRowsPerGCell        : 1
[05/18 21:16:27     82s] (I)       speedUpLargeDesign     : 0
[05/18 21:16:27     82s] (I)       multiThreadingTA       : 1
[05/18 21:16:27     82s] (I)       blkAwareLayerSwitching : 1
[05/18 21:16:27     82s] (I)       optimizationMode       : false
[05/18 21:16:27     82s] (I)       routeSecondPG          : false
[05/18 21:16:27     82s] (I)       scenicRatioForLayerRelax: 0.00
[05/18 21:16:27     82s] (I)       detourLimitForLayerRelax: 0.00
[05/18 21:16:27     82s] (I)       punchThroughDistance   : 500.00
[05/18 21:16:27     82s] (I)       scenicBound            : 1.15
[05/18 21:16:27     82s] (I)       maxScenicToAvoidBlk    : 100.00
[05/18 21:16:27     82s] (I)       source-to-sink ratio   : 0.00
[05/18 21:16:27     82s] (I)       targetCongestionRatioH : 1.00
[05/18 21:16:27     82s] (I)       targetCongestionRatioV : 1.00
[05/18 21:16:27     82s] (I)       layerCongestionRatio   : 0.70
[05/18 21:16:27     82s] (I)       m1CongestionRatio      : 0.10
[05/18 21:16:27     82s] (I)       m2m3CongestionRatio    : 0.70
[05/18 21:16:27     82s] (I)       localRouteEffort       : 1.00
[05/18 21:16:27     82s] (I)       numSitesBlockedByOneVia: 8.00
[05/18 21:16:27     82s] (I)       supplyScaleFactorH     : 1.00
[05/18 21:16:27     82s] (I)       supplyScaleFactorV     : 1.00
[05/18 21:16:27     82s] (I)       highlight3DOverflowFactor: 0.00
[05/18 21:16:27     82s] (I)       doubleCutViaModelingRatio: 0.00
[05/18 21:16:27     82s] (I)       routeVias              : 
[05/18 21:16:27     82s] (I)       readTROption           : true
[05/18 21:16:27     82s] (I)       extraSpacingFactor     : 1.00
[05/18 21:16:27     82s] [NR-eGR] numTracksPerClockWire  : 0
[05/18 21:16:27     82s] (I)       routeSelectedNetsOnly  : false
[05/18 21:16:27     82s] (I)       clkNetUseMaxDemand     : false
[05/18 21:16:27     82s] (I)       extraDemandForClocks   : 0
[05/18 21:16:27     82s] (I)       steinerRemoveLayers    : false
[05/18 21:16:27     82s] (I)       demoteLayerScenicScale : 1.00
[05/18 21:16:27     82s] (I)       nonpreferLayerCostScale : 100.00
[05/18 21:16:27     82s] (I)       similarTopologyRoutingFast : false
[05/18 21:16:27     82s] (I)       spanningTreeRefinement : false
[05/18 21:16:27     82s] (I)       spanningTreeRefinementAlpha : 0.50
[05/18 21:16:27     82s] (I)       starting read tracks
[05/18 21:16:27     82s] (I)       build grid graph
[05/18 21:16:27     82s] (I)       build grid graph start
[05/18 21:16:27     82s] [NR-eGR] Layer1 has no routable track
[05/18 21:16:27     82s] [NR-eGR] Layer2 has single uniform track structure
[05/18 21:16:27     82s] [NR-eGR] Layer3 has single uniform track structure
[05/18 21:16:27     82s] [NR-eGR] Layer4 has single uniform track structure
[05/18 21:16:27     82s] [NR-eGR] Layer5 has single uniform track structure
[05/18 21:16:27     82s] [NR-eGR] Layer6 has single uniform track structure
[05/18 21:16:27     82s] (I)       build grid graph end
[05/18 21:16:27     82s] (I)       numViaLayers=6
[05/18 21:16:27     82s] (I)       Reading via VIA12_VV for layer: 0 
[05/18 21:16:27     82s] (I)       Reading via VIA23_VH for layer: 1 
[05/18 21:16:27     82s] (I)       Reading via VIA34_VH for layer: 2 
[05/18 21:16:27     82s] (I)       Reading via VIA45_VH for layer: 3 
[05/18 21:16:27     82s] (I)       Reading via VIA56_HH for layer: 4 
[05/18 21:16:27     82s] (I)       end build via table
[05/18 21:16:27     82s] [NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[05/18 21:16:27     82s] [NR-eGR] numPreroutedNet = 1  numPreroutedWires = 11232
[05/18 21:16:27     82s] (I)       readDataFromPlaceDB
[05/18 21:16:27     82s] (I)       Read net information..
[05/18 21:16:27     82s] [NR-eGR] Read numTotalNets=19345  numIgnoredNets=1
[05/18 21:16:27     82s] (I)       Read testcase time = 0.000 seconds
[05/18 21:16:27     82s] 
[05/18 21:16:27     82s] (I)       read default dcut vias
[05/18 21:16:27     82s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[05/18 21:16:27     82s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[05/18 21:16:27     82s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[05/18 21:16:27     82s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[05/18 21:16:27     82s] (I)       Reading via VIA56_HH_2cut_N for layer: 4 
[05/18 21:16:27     82s] (I)       build grid graph start
[05/18 21:16:27     82s] (I)       build grid graph end
[05/18 21:16:27     82s] (I)       Model blockage into capacity
[05/18 21:16:27     82s] (I)       Read numBlocks=36279  numPreroutedWires=11232  numCapScreens=0
[05/18 21:16:27     82s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/18 21:16:27     82s] (I)       blocked area on Layer2 : 1041112973600  (57.13%)
[05/18 21:16:27     82s] (I)       blocked area on Layer3 : 1083795571600  (59.47%)
[05/18 21:16:27     82s] (I)       blocked area on Layer4 : 1130452157600  (62.03%)
[05/18 21:16:27     82s] (I)       blocked area on Layer5 : 1082208922000  (59.38%)
[05/18 21:16:27     82s] (I)       blocked area on Layer6 : 1019613639200  (55.95%)
[05/18 21:16:27     82s] (I)       Modeling time = 0.040 seconds
[05/18 21:16:27     82s] 
[05/18 21:16:27     82s] (I)       Number of ignored nets = 1
[05/18 21:16:27     82s] (I)       Number of fixed nets = 1.  Ignored: Yes
[05/18 21:16:27     82s] (I)       Number of clock nets = 1.  Ignored: No
[05/18 21:16:27     82s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/18 21:16:27     82s] (I)       Number of special nets = 0.  Ignored: Yes
[05/18 21:16:27     82s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/18 21:16:27     82s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/18 21:16:27     82s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/18 21:16:27     82s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/18 21:16:27     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/18 21:16:27     82s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1455.5 MB
[05/18 21:16:27     82s] (I)       Ndr track 0 does not exist
[05/18 21:16:27     82s] (I)       Layer1  viaCost=300.00
[05/18 21:16:27     82s] (I)       Layer2  viaCost=100.00
[05/18 21:16:27     82s] (I)       Layer3  viaCost=100.00
[05/18 21:16:27     82s] (I)       Layer4  viaCost=100.00
[05/18 21:16:27     82s] (I)       Layer5  viaCost=100.00
[05/18 21:16:27     82s] (I)       ---------------------Grid Graph Info--------------------
[05/18 21:16:27     82s] (I)       routing area        :  (0, 0) - (1349740, 1350160)
[05/18 21:16:27     82s] (I)       core area           :  (220100, 220200) - (1129640, 1129960)
[05/18 21:16:27     82s] (I)       Site Width          :   620  (dbu)
[05/18 21:16:27     82s] (I)       Row Height          :  5040  (dbu)
[05/18 21:16:27     82s] (I)       GCell Width         :  5040  (dbu)
[05/18 21:16:27     82s] (I)       GCell Height        :  5040  (dbu)
[05/18 21:16:27     82s] (I)       grid                :   268   268     6
[05/18 21:16:27     82s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[05/18 21:16:27     82s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[05/18 21:16:27     82s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/18 21:16:27     82s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/18 21:16:27     82s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/18 21:16:27     82s] (I)       First Track Coord   :     0   310   400   310   400  2170
[05/18 21:16:27     82s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/18 21:16:27     82s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/18 21:16:27     82s] (I)       Num of masks        :     1     1     1     1     1     1
[05/18 21:16:27     82s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/18 21:16:27     82s] (I)       --------------------------------------------------------
[05/18 21:16:27     82s] 
[05/18 21:16:27     82s] [NR-eGR] ============ Routing rule table ============
[05/18 21:16:27     82s] [NR-eGR] Rule id 0. Nets 19344 
[05/18 21:16:27     82s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/18 21:16:27     82s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/18 21:16:27     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:16:27     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:16:27     82s] [NR-eGR] ========================================
[05/18 21:16:27     82s] [NR-eGR] 
[05/18 21:16:27     82s] (I)       After initializing earlyGlobalRoute syMemory usage = 1455.5 MB
[05/18 21:16:27     82s] (I)       Loading and dumping file time : 0.16 seconds
[05/18 21:16:27     82s] (I)       ============= Initialization =============
[05/18 21:16:27     82s] (I)       totalPins=72136  totalGlobalPin=67320 (93.32%)
[05/18 21:16:27     82s] (I)       total 2D Cap : 1494970 = (746672 H, 748298 V)
[05/18 21:16:27     82s] [NR-eGR] Layer group 1: route 19344 net(s) in layer range [2, 6]
[05/18 21:16:27     82s] (I)       ============  Phase 1a Route ============
[05/18 21:16:27     82s] (I)       Phase 1a runs 0.04 seconds
[05/18 21:16:27     82s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/18 21:16:27     82s] (I)       Usage: 207567 = (105312 H, 102255 V) = (14.10% H, 13.67% V) = (5.308e+05um H, 5.154e+05um V)
[05/18 21:16:27     82s] (I)       
[05/18 21:16:27     82s] (I)       ============  Phase 1b Route ============
[05/18 21:16:27     82s] (I)       Phase 1b runs 0.01 seconds
[05/18 21:16:27     82s] (I)       Usage: 207566 = (105312 H, 102254 V) = (14.10% H, 13.66% V) = (5.308e+05um H, 5.154e+05um V)
[05/18 21:16:27     82s] (I)       
[05/18 21:16:27     82s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.046133e+06um
[05/18 21:16:27     82s] (I)       ============  Phase 1c Route ============
[05/18 21:16:27     82s] (I)       Level2 Grid: 54 x 54
[05/18 21:16:27     82s] (I)       Phase 1c runs 0.02 seconds
[05/18 21:16:27     82s] (I)       Usage: 207604 = (105315 H, 102289 V) = (14.10% H, 13.67% V) = (5.308e+05um H, 5.155e+05um V)
[05/18 21:16:27     82s] (I)       
[05/18 21:16:27     82s] (I)       ============  Phase 1d Route ============
[05/18 21:16:27     82s] (I)       Phase 1d runs 0.01 seconds
[05/18 21:16:27     82s] (I)       Usage: 207599 = (105315 H, 102284 V) = (14.10% H, 13.67% V) = (5.308e+05um H, 5.155e+05um V)
[05/18 21:16:27     82s] (I)       
[05/18 21:16:27     82s] (I)       ============  Phase 1e Route ============
[05/18 21:16:27     82s] (I)       Phase 1e runs 0.01 seconds
[05/18 21:16:27     82s] (I)       Usage: 207599 = (105315 H, 102284 V) = (14.10% H, 13.67% V) = (5.308e+05um H, 5.155e+05um V)
[05/18 21:16:27     82s] (I)       
[05/18 21:16:27     82s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.046299e+06um
[05/18 21:16:27     82s] [NR-eGR] 
[05/18 21:16:27     82s] (I)       ============  Phase 1l Route ============
[05/18 21:16:27     83s] (I)       Phase 1l runs 0.06 seconds
[05/18 21:16:27     83s] (I)       
[05/18 21:16:27     83s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/18 21:16:27     83s] [NR-eGR]                OverCon         OverCon            
[05/18 21:16:27     83s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[05/18 21:16:27     83s] [NR-eGR] Layer              (1)             (3)    OverCon 
[05/18 21:16:27     83s] [NR-eGR] ---------------------------------------------------
[05/18 21:16:27     83s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:16:27     83s] [NR-eGR] Layer2      20( 0.04%)       0( 0.00%)   ( 0.04%) 
[05/18 21:16:27     83s] [NR-eGR] Layer3       5( 0.01%)       0( 0.00%)   ( 0.01%) 
[05/18 21:16:27     83s] [NR-eGR] Layer4       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:16:27     83s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:16:27     83s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:16:27     83s] [NR-eGR] ---------------------------------------------------
[05/18 21:16:27     83s] [NR-eGR] Total       26( 0.01%)       0( 0.00%)   ( 0.01%) 
[05/18 21:16:27     83s] [NR-eGR] 
[05/18 21:16:27     83s] (I)       Total Global Routing Runtime: 0.23 seconds
[05/18 21:16:27     83s] (I)       total 2D Cap : 1501414 = (748048 H, 753366 V)
[05/18 21:16:27     83s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/18 21:16:27     83s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/18 21:16:27     83s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 1455.5M
[05/18 21:16:27     83s] [hotspot] +------------+---------------+---------------+
[05/18 21:16:27     83s] [hotspot] |            |   max hotspot | total hotspot |
[05/18 21:16:27     83s] [hotspot] +------------+---------------+---------------+
[05/18 21:16:27     83s] [hotspot] | normalized |          0.00 |          0.00 |
[05/18 21:16:27     83s] [hotspot] +------------+---------------+---------------+
[05/18 21:16:27     83s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/18 21:16:27     83s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/18 21:16:27     83s] Skipped repairing congestion.
[05/18 21:16:27     83s] Starting Early Global Route wiring: mem = 1455.5M
[05/18 21:16:27     83s] (I)       ============= track Assignment ============
[05/18 21:16:27     83s] (I)       extract Global 3D Wires
[05/18 21:16:27     83s] (I)       Extract Global WL : time=0.00
[05/18 21:16:27     83s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/18 21:16:27     83s] (I)       Initialization real time=0.00 seconds
[05/18 21:16:27     83s] (I)       Run Multi-thread track assignment
[05/18 21:16:28     83s] (I)       merging nets...
[05/18 21:16:28     83s] (I)       merging nets done
[05/18 21:16:28     83s] (I)       Kernel real time=0.24 seconds
[05/18 21:16:28     83s] (I)       End Greedy Track Assignment
[05/18 21:16:28     83s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:16:28     83s] [NR-eGR] Layer1(metal1)(F) length: 8.060000e+00um, number of vias: 75454
[05/18 21:16:28     83s] [NR-eGR] Layer2(metal2)(V) length: 3.219476e+05um, number of vias: 103487
[05/18 21:16:28     83s] [NR-eGR] Layer3(metal3)(H) length: 4.569120e+05um, number of vias: 15678
[05/18 21:16:28     83s] [NR-eGR] Layer4(metal4)(V) length: 2.202625e+05um, number of vias: 3864
[05/18 21:16:28     83s] [NR-eGR] Layer5(metal5)(H) length: 1.196526e+05um, number of vias: 355
[05/18 21:16:28     83s] [NR-eGR] Layer6(metal6)(V) length: 1.399726e+04um, number of vias: 0
[05/18 21:16:28     83s] [NR-eGR] Total length: 1.132780e+06um, number of vias: 198838
[05/18 21:16:28     83s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:16:28     83s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[05/18 21:16:28     83s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:16:28     83s] Early Global Route wiring runtime: 0.41 seconds, mem = 1433.2M
[05/18 21:16:28     83s] End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
[05/18 21:16:28     83s]     Congestion Repair done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/18 21:16:28     83s] 
[05/18 21:16:28     83s] CCOpt: Done with congestion repair using flow wrapper.
[05/18 21:16:28     83s] 
[05/18 21:16:28     83s] Net route status summary:
[05/18 21:16:28     83s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:16:28     83s]   Non-clock: 20564 (unrouted=1220, trialRouted=19344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:16:28     83s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:16:28     83s] Core basic site is core_5040
[05/18 21:16:28     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/18 21:16:28     83s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:32.8 real=0:00:32.7)
[05/18 21:16:28     83s]   Clock implementation routing done.
[05/18 21:16:28     83s]   Leaving CCOpt scope - extractRC...
[05/18 21:16:28     83s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/18 21:16:28     83s] Extraction called for design 'CPU' of instances=18518 and nets=20565 using extraction engine 'preRoute' .
[05/18 21:16:28     83s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/18 21:16:28     83s] Type 'man IMPEXT-3530' for more detail.
[05/18 21:16:28     83s] PreRoute RC Extraction called for design CPU.
[05/18 21:16:28     83s] RC Extraction called in multi-corner(2) mode.
[05/18 21:16:28     83s] RCMode: PreRoute
[05/18 21:16:28     83s]       RC Corner Indexes            0       1   
[05/18 21:16:28     83s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/18 21:16:28     83s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/18 21:16:28     83s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/18 21:16:28     83s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/18 21:16:28     83s] Shrink Factor                : 1.00000
[05/18 21:16:28     83s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/18 21:16:28     83s] Using capacitance table file ...
[05/18 21:16:28     83s] Updating RC grid for preRoute extraction ...
[05/18 21:16:28     83s] Initializing multi-corner capacitance tables ... 
[05/18 21:16:28     83s] Initializing multi-corner resistance tables ...
[05/18 21:16:28     83s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1433.234M)
[05/18 21:16:28     83s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/18 21:16:28     83s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:16:28     83s] End AAE Lib Interpolated Model. (MEM=1433.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:16:28     83s]   Clock DAG stats after routing clock trees:
[05/18 21:16:28     83s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:16:28     83s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:16:28     83s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:16:28     83s]     sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:16:28     83s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:16:28     83s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:16:28     83s]   Clock DAG net violations after routing clock trees:
[05/18 21:16:28     83s]     Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:16:28     83s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/18 21:16:28     83s]     Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:16:28     83s]   Primary reporting skew group after routing clock trees:
[05/18 21:16:28     83s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:16:28     84s]   Skew group summary after routing clock trees:
[05/18 21:16:28     84s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:16:28     84s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:16:28     84s]   CCOpt::Phase::Routing done. (took cpu=0:00:33.5 real=0:00:33.5)
[05/18 21:16:28     84s]   CCOpt::Phase::PostConditioning...
[05/18 21:16:28     84s]   Switching to inst based legalization.
[05/18 21:16:28     84s]   PostConditioning...
[05/18 21:16:28     84s]     PostConditioning active optimizations:
[05/18 21:16:28     84s]      - DRV fixing with cell sizing and buffering
[05/18 21:16:28     84s]      - Skew fixing with cell sizing
[05/18 21:16:28     84s]     
[05/18 21:16:28     84s]     Currently running CTS, using active skew data
[05/18 21:16:28     84s]     Reset bufferability constraints...
[05/18 21:16:28     84s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/18 21:16:28     84s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:16:28     84s]     Upsizing to fix DRVs...
[05/18 21:16:28     84s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:16:28     84s]     CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/18 21:16:28     84s]     
[05/18 21:16:28     84s]     PRO Statistics: Fix DRVs (initial upsizing):
[05/18 21:16:28     84s]     ============================================
[05/18 21:16:28     84s]     
[05/18 21:16:28     84s]     Cell changes by Net Type:
[05/18 21:16:28     84s]     
[05/18 21:16:28     84s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:16:28     84s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/18 21:16:28     84s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:16:28     84s]     top                0            0           0            0                    0                  0
[05/18 21:16:28     84s]     trunk              0            0           0            0                    0                  0
[05/18 21:16:28     84s]     leaf               0            0           0            0                    0                  0
[05/18 21:16:28     84s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:16:28     84s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/18 21:16:28     84s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:16:28     84s]     
[05/18 21:16:28     84s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/18 21:16:28     84s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/18 21:16:28     84s]     
[05/18 21:16:28     84s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[05/18 21:16:28     84s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:16:28     84s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:16:28     84s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:16:28     84s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:16:28     84s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:16:28     84s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:16:28     84s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[05/18 21:16:28     84s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:16:28     84s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[05/18 21:16:28     84s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:16:29     84s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[05/18 21:16:29     84s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:16:29     84s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[05/18 21:16:29     84s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:16:29     84s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:16:29     84s]     Upsizing to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:16:29     84s]     Recomputing CTS skew targets...
[05/18 21:16:29     84s]     Resolving skew group constraints...
[05/18 21:16:29     84s]       Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 24 variables and 52 constraints; tolerance 1
[05/18 21:16:29     84s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk_i/func_mode from 0.932ns to 0.000ns.
[05/18 21:16:29     84s]     Resolving skew group constraints done.
[05/18 21:16:29     84s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:16:29     84s]     Fixing DRVs...
[05/18 21:16:29     84s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:16:29     84s]     CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/18 21:16:29     84s]     
[05/18 21:16:29     84s]     PRO Statistics: Fix DRVs (cell sizing):
[05/18 21:16:29     84s]     =======================================
[05/18 21:16:29     84s]     
[05/18 21:16:29     84s]     Cell changes by Net Type:
[05/18 21:16:29     84s]     
[05/18 21:16:29     84s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:16:29     84s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/18 21:16:29     84s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:16:29     84s]     top                0            0           0            0                    0                  0
[05/18 21:16:29     84s]     trunk              0            0           0            0                    0                  0
[05/18 21:16:29     84s]     leaf               0            0           0            0                    0                  0
[05/18 21:16:29     84s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:16:29     84s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/18 21:16:29     84s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:16:29     84s]     
[05/18 21:16:29     84s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/18 21:16:29     84s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/18 21:16:29     84s]     
[05/18 21:16:29     84s]     Clock DAG stats PostConditioning after DRV fixing:
[05/18 21:16:29     84s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:16:29     84s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:16:29     84s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:16:29     84s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:16:29     84s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:16:29     84s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:16:29     84s]     Clock DAG net violations PostConditioning after DRV fixing:
[05/18 21:16:29     84s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:16:29     84s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[05/18 21:16:29     84s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:16:29     84s]     Primary reporting skew group PostConditioning after DRV fixing:
[05/18 21:16:29     84s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:16:29     84s]     Skew group summary PostConditioning after DRV fixing:
[05/18 21:16:29     84s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:16:29     84s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:16:29     84s]     Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:16:29     84s]     Buffering to fix DRVs...
[05/18 21:16:29     84s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:16:29     84s]     Inserted 0 buffers and inverters.
[05/18 21:16:29     84s] success count. Default: 0, QS: 0, QD: 0
[05/18 21:16:29     84s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[05/18 21:16:29     84s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/18 21:16:29     84s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:16:29     84s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:16:29     84s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:16:29     84s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:16:29     84s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:16:29     84s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:16:29     84s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/18 21:16:29     84s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:16:29     84s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/18 21:16:29     84s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:16:29     84s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[05/18 21:16:29     84s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:16:29     84s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/18 21:16:29     84s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:16:29     84s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:16:29     84s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:16:29     84s] 
[05/18 21:16:29     84s] Slew Diagnostics: After DRV fixing
[05/18 21:16:29     84s] ==================================
[05/18 21:16:29     84s] 
[05/18 21:16:29     84s] Global Causes:
[05/18 21:16:29     84s] 
[05/18 21:16:29     84s] -----
[05/18 21:16:29     84s] Cause
[05/18 21:16:29     84s] -----
[05/18 21:16:29     84s]   (empty table)
[05/18 21:16:29     84s] -----
[05/18 21:16:29     84s] 
[05/18 21:16:29     84s] Top 5 overslews:
[05/18 21:16:29     84s] 
[05/18 21:16:29     84s] ---------------------------------
[05/18 21:16:29     84s] Overslew    Causes    Driving Pin
[05/18 21:16:29     84s] ---------------------------------
[05/18 21:16:29     84s]   (empty table)
[05/18 21:16:29     84s] ---------------------------------
[05/18 21:16:29     84s] 
[05/18 21:16:29     84s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/18 21:16:29     84s] 
[05/18 21:16:29     84s] -------------------
[05/18 21:16:29     84s] Cause    Occurences
[05/18 21:16:29     84s] -------------------
[05/18 21:16:29     84s]   (empty table)
[05/18 21:16:29     84s] -------------------
[05/18 21:16:29     84s] 
[05/18 21:16:29     84s] Violation diagnostics counts from the 0 nodes that have violations:
[05/18 21:16:29     84s] 
[05/18 21:16:29     84s] -------------------
[05/18 21:16:29     84s] Cause    Occurences
[05/18 21:16:29     84s] -------------------
[05/18 21:16:29     84s]   (empty table)
[05/18 21:16:29     84s] -------------------
[05/18 21:16:29     84s] 
[05/18 21:16:29     84s]     Fixing Skew by cell sizing...
[05/18 21:16:29     84s] Path optimization required 0 stage delay updates 
[05/18 21:16:29     84s]     Resized 0 clock insts to decrease delay.
[05/18 21:16:29     84s] Path optimization required 0 stage delay updates 
[05/18 21:16:29     84s]     Resized 0 clock insts to increase delay.
[05/18 21:16:29     84s]     
[05/18 21:16:29     84s]     PRO Statistics: Fix Skew (cell sizing):
[05/18 21:16:29     84s]     =======================================
[05/18 21:16:29     84s]     
[05/18 21:16:29     84s]     Cell changes by Net Type:
[05/18 21:16:29     84s]     
[05/18 21:16:29     84s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:16:29     84s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/18 21:16:29     84s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:16:29     84s]     top                0            0           0            0                    0                  0
[05/18 21:16:29     84s]     trunk              0            0           0            0                    0                  0
[05/18 21:16:29     84s]     leaf               0            0           0            0                    0                  0
[05/18 21:16:29     84s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:16:29     84s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/18 21:16:29     84s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:16:29     84s]     
[05/18 21:16:29     84s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/18 21:16:29     84s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/18 21:16:29     84s]     
[05/18 21:16:29     84s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[05/18 21:16:29     84s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:16:29     84s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:16:29     84s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:16:29     84s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:16:29     84s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:16:29     84s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:16:29     84s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[05/18 21:16:29     84s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:16:29     84s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[05/18 21:16:29     84s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:16:29     84s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[05/18 21:16:29     84s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:16:29     84s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[05/18 21:16:29     84s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:16:29     84s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:16:29     84s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:16:29     84s]     Reconnecting optimized routes...
[05/18 21:16:29     84s]     Reset timing graph...
[05/18 21:16:29     84s] Ignoring AAE DB Resetting ...
[05/18 21:16:29     84s]     Reset timing graph done.
[05/18 21:16:29     85s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:16:29     85s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[05/18 21:16:29     85s]     Set dirty flag on 0 insts, 0 nets
[05/18 21:16:29     85s]     Leaving CCOpt scope - extractRC...
[05/18 21:16:29     85s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/18 21:16:29     85s] Extraction called for design 'CPU' of instances=18518 and nets=20565 using extraction engine 'preRoute' .
[05/18 21:16:29     85s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/18 21:16:29     85s] Type 'man IMPEXT-3530' for more detail.
[05/18 21:16:29     85s] PreRoute RC Extraction called for design CPU.
[05/18 21:16:29     85s] RC Extraction called in multi-corner(2) mode.
[05/18 21:16:29     85s] RCMode: PreRoute
[05/18 21:16:29     85s]       RC Corner Indexes            0       1   
[05/18 21:16:29     85s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/18 21:16:29     85s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/18 21:16:29     85s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/18 21:16:29     85s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/18 21:16:29     85s] Shrink Factor                : 1.00000
[05/18 21:16:29     85s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/18 21:16:29     85s] Using capacitance table file ...
[05/18 21:16:29     85s] Updating RC grid for preRoute extraction ...
[05/18 21:16:29     85s] Initializing multi-corner capacitance tables ... 
[05/18 21:16:29     85s] Initializing multi-corner resistance tables ...
[05/18 21:16:30     85s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1413.180M)
[05/18 21:16:30     85s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/18 21:16:30     85s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:16:30     85s]   PostConditioning done.
[05/18 21:16:30     85s] Net route status summary:
[05/18 21:16:30     85s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:16:30     85s]   Non-clock: 20564 (unrouted=1220, trialRouted=19344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:16:30     85s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.1 real=0:00:01.1)
[05/18 21:16:30     85s]   Post-balance tidy up or trial balance steps...
[05/18 21:16:30     85s] End AAE Lib Interpolated Model. (MEM=1424.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   Clock DAG stats at end of CTS:
[05/18 21:16:30     85s]   ==============================
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   -----------------------------------------------------------
[05/18 21:16:30     85s]   Cell type                     Count    Area     Capacitance
[05/18 21:16:30     85s]   -----------------------------------------------------------
[05/18 21:16:30     85s]   Buffers                         0      0.000       0.000
[05/18 21:16:30     85s]   Inverters                       0      0.000       0.000
[05/18 21:16:30     85s]   Integrated Clock Gates          0      0.000       0.000
[05/18 21:16:30     85s]   Non-Integrated Clock Gates      0      0.000       0.000
[05/18 21:16:30     85s]   Clock Logic                     0      0.000       0.000
[05/18 21:16:30     85s]   All                             0      0.000       0.000
[05/18 21:16:30     85s]   -----------------------------------------------------------
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   Clock DAG wire lengths at end of CTS:
[05/18 21:16:30     85s]   =====================================
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   --------------------
[05/18 21:16:30     85s]   Type     Wire Length
[05/18 21:16:30     85s]   --------------------
[05/18 21:16:30     85s]   Top         0.000
[05/18 21:16:30     85s]   Trunk       0.000
[05/18 21:16:30     85s]   Leaf        0.000
[05/18 21:16:30     85s]   Total       0.000
[05/18 21:16:30     85s]   --------------------
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   Clock DAG capacitances at end of CTS:
[05/18 21:16:30     85s]   =====================================
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   --------------------------------
[05/18 21:16:30     85s]   Type     Gate     Wire     Total
[05/18 21:16:30     85s]   --------------------------------
[05/18 21:16:30     85s]   Top      0.000    0.000    0.000
[05/18 21:16:30     85s]   Trunk    0.000    0.000    0.000
[05/18 21:16:30     85s]   Leaf     0.000    0.000    0.000
[05/18 21:16:30     85s]   Total    0.000    0.000    0.000
[05/18 21:16:30     85s]   --------------------------------
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   Clock DAG sink capacitances at end of CTS:
[05/18 21:16:30     85s]   ==========================================
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   --------------------------------------------------------
[05/18 21:16:30     85s]   Count    Total    Average    Std. Dev.    Min      Max
[05/18 21:16:30     85s]   --------------------------------------------------------
[05/18 21:16:30     85s]   3319     0.000     0.000       0.000      0.000    0.000
[05/18 21:16:30     85s]   --------------------------------------------------------
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   Clock DAG net violations at end of CTS:
[05/18 21:16:30     85s]   =======================================
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   -----------------------------------------------------------------------------
[05/18 21:16:30     85s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[05/18 21:16:30     85s]   -----------------------------------------------------------------------------
[05/18 21:16:30     85s]   Fanout      -        1       3219          0        3219    [3219]
[05/18 21:16:30     85s]   -----------------------------------------------------------------------------
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/18 21:16:30     85s]   ====================================================================
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   ------------------------------------------------------------------------------------------------------
[05/18 21:16:30     85s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution      Over Target
[05/18 21:16:30     85s]   ------------------------------------------------------------------------------------------------------
[05/18 21:16:30     85s]   Leaf        0.222       1       0.000       0.000      0.000    0.000    {1 <= 0.044ns}         -
[05/18 21:16:30     85s]   ------------------------------------------------------------------------------------------------------
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   Primary reporting skew group summary at end of CTS:
[05/18 21:16:30     85s]   ===================================================
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/18 21:16:30     85s]   Half-corner          Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/18 21:16:30     85s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/18 21:16:30     85s]   DC_max:setup.late    clk_i/func_mode    0.000     0.000     0.000       0.134         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[05/18 21:16:30     85s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   Skew group summary at end of CTS:
[05/18 21:16:30     85s]   =================================
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/18 21:16:30     85s]   Half-corner          Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/18 21:16:30     85s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/18 21:16:30     85s]   DC_max:setup.late    clk_i/func_mode    0.000     0.000     0.000       0.134         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[05/18 21:16:30     85s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   Found a total of 0 clock tree pins with a slew violation.
[05/18 21:16:30     85s]   
[05/18 21:16:30     85s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/18 21:16:30     85s] Synthesizing clock trees done.
[05/18 21:16:30     85s] Tidy Up And Update Timing...
[05/18 21:16:30     85s] Connecting clock gate test enables...
[05/18 21:16:30     85s] Connecting clock gate test enables done.
[05/18 21:16:30     85s] Innovus updating I/O latencies
[05/18 21:16:32     87s] #################################################################################
[05/18 21:16:32     87s] # Design Stage: PreRoute
[05/18 21:16:32     87s] # Design Name: CPU
[05/18 21:16:32     87s] # Design Mode: 90nm
[05/18 21:16:32     87s] # Analysis Mode: MMMC Non-OCV 
[05/18 21:16:32     87s] # Parasitics Mode: No SPEF/RCDB
[05/18 21:16:32     87s] # Signoff Settings: SI Off 
[05/18 21:16:32     87s] #################################################################################
[05/18 21:16:33     88s] Topological Sorting (REAL = 0:00:00.0, MEM = 1519.3M, InitMEM = 1516.5M)
[05/18 21:16:33     88s] Start delay calculation (fullDC) (1 T). (MEM=1519.3)
[05/18 21:16:33     89s] End AAE Lib Interpolated Model. (MEM=1519.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:16:33     89s] First Iteration Infinite Tw... 
[05/18 21:16:37     92s] Total number of fetched objects 19915
[05/18 21:16:37     92s] Total number of fetched objects 19915
[05/18 21:16:37     92s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/18 21:16:38     93s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/18 21:16:38     93s] End delay calculation. (MEM=1618.38 CPU=0:00:01.3 REAL=0:00:02.0)
[05/18 21:16:38     93s] End delay calculation (fullDC). (MEM=1521.01 CPU=0:00:04.4 REAL=0:00:05.0)
[05/18 21:16:38     93s] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 1521.0M) ***
[05/18 21:16:38     93s] Setting all clocks to propagated mode.
[05/18 21:16:38     93s] Clock DAG stats after update timingGraph:
[05/18 21:16:38     93s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:16:38     93s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:16:38     93s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:16:38     93s]   sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:16:38     93s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:16:38     93s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:16:38     93s] Clock DAG net violations after update timingGraph:
[05/18 21:16:38     93s]   Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:16:38     93s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/18 21:16:38     93s]   Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:16:38     93s] Primary reporting skew group after update timingGraph:
[05/18 21:16:38     93s]   skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:16:38     93s] Skew group summary after update timingGraph:
[05/18 21:16:38     93s]   skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:16:38     93s] Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:16:38     93s] Logging CTS constraint violations...
[05/18 21:16:38     94s]   Clock tree clk_i has 1 cts_max_fanout violation.
[05/18 21:16:38     94s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree clk_i at (195.900,1348.660), in power domain auto-default, has 3319 fanout.
[05/18 21:16:38     94s] 
[05/18 21:16:38     94s] Type 'man IMPCCOPT-1157' for more detail.
[05/18 21:16:38     94s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 1.000ns (+/- 0.067ns) for skew group clk_i/func_mode. Achieved shortest insertion delay of 0.000ns.
[05/18 21:16:38     94s] Type 'man IMPCCOPT-1026' for more detail.
[05/18 21:16:38     94s] Logging CTS constraint violations done.
[05/18 21:16:38     94s] Tidy Up And Update Timing done. (took cpu=0:00:08.4 real=0:00:08.4)
[05/18 21:16:38     94s] Copying last skew targets (including wire skew targets) from clk_i/func_mode to clk_i/scan_mode (the duplicate skew group).
[05/18 21:16:38     94s] Copying last insertion target (including wire insertion delay target) from clk_i/func_mode to clk_i/scan_mode (the duplicate skew group).
[05/18 21:16:38     94s] Runtime done. (took cpu=0:01:02 real=0:01:08)
[05/18 21:16:38     94s] Runtime Report Coverage % = 100
[05/18 21:16:38     94s] Runtime Summary
[05/18 21:16:38     94s] ===============
[05/18 21:16:38     94s] Clock Runtime:  (32%) Core CTS          22.08 (Init 8.99, Construction 5.95, Implementation 3.47, eGRPC 1.54, PostConditioning 0.94, Other 1.19)
[05/18 21:16:38     94s] Clock Runtime:  (64%) CTS services      43.51 (RefinePlace 1.58, EarlyGlobalClock 2.08, NanoRoute 30.46, ExtractRC 0.96, TimingAnalysis 8.42)
[05/18 21:16:38     94s] Clock Runtime:   (3%) Other CTS          2.04 (Init 1.12, CongRepair 0.92)
[05/18 21:16:38     94s] Clock Runtime: (100%) Total             67.63
[05/18 21:16:38     94s] 
[05/18 21:16:38     94s] 
[05/18 21:16:38     94s] Runtime Summary:
[05/18 21:16:38     94s] ================
[05/18 21:16:38     94s] 
[05/18 21:16:38     94s] ------------------------------------------------------------------------------------------------------------------
[05/18 21:16:38     94s] wall   % time  children  called  name
[05/18 21:16:38     94s] ------------------------------------------------------------------------------------------------------------------
[05/18 21:16:38     94s] 67.66  100.00   67.66      0       
[05/18 21:16:38     94s] 67.66  100.00   67.63      1     Runtime
[05/18 21:16:38     94s]  0.24    0.36    0.24      1     CCOpt::Phase::Initialization
[05/18 21:16:38     94s]  0.24    0.36    0.24      1       Check Prerequisites
[05/18 21:16:38     94s]  0.24    0.36    0.00      1         Leaving CCOpt scope - CheckPlace
[05/18 21:16:38     94s]  9.65   14.26    9.62      1     CCOpt::Phase::PreparingToBalance
[05/18 21:16:38     94s]  0.88    1.30    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/18 21:16:38     94s]  0.09    0.14    0.00      1       Legalization setup
[05/18 21:16:38     94s]  8.64   12.77    0.00      1       Validating CTS configuration
[05/18 21:16:38     94s]  0.22    0.33    0.00      1     Preparing To Balance
[05/18 21:16:38     94s]  6.68    9.87    6.68      1     CCOpt::Phase::Construction
[05/18 21:16:38     94s]  5.43    8.03    5.41      1       Stage::Clustering
[05/18 21:16:38     94s]  1.53    2.26    1.31      1         Clustering
[05/18 21:16:38     94s]  0.00    0.00    0.00      1           Initialize for clustering
[05/18 21:16:38     94s]  0.39    0.58    0.00      1           Bottom-up phase
[05/18 21:16:38     94s]  0.91    1.35    0.54      1           Legalizing clock trees
[05/18 21:16:38     94s]  0.54    0.80    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/18 21:16:38     94s]  3.88    5.74    0.19      1         Update congestion based capacitance
[05/18 21:16:38     94s]  0.19    0.28    0.00      1           Leaving CCOpt scope - extractRC
[05/18 21:16:38     94s]  0.38    0.55    0.37      1       Stage::DRV Fixing
[05/18 21:16:38     94s]  0.20    0.29    0.00      1         Fixing clock tree slew time and max cap violations
[05/18 21:16:38     94s]  0.18    0.26    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/18 21:16:38     94s]  0.87    1.29    0.86      1       Stage::Insertion Delay Reduction
[05/18 21:16:38     94s]  0.16    0.23    0.00      1         Removing unnecessary root buffering
[05/18 21:16:38     94s]  0.16    0.24    0.00      1         Removing unconstrained drivers
[05/18 21:16:38     94s]  0.17    0.26    0.00      1         Reducing insertion delay 1
[05/18 21:16:38     94s]  0.17    0.26    0.00      1         Removing longest path buffering
[05/18 21:16:38     94s]  0.19    0.28    0.00      1         Reducing insertion delay 2
[05/18 21:16:38     94s]  4.02    5.94    4.01      1     CCOpt::Phase::Implementation
[05/18 21:16:38     94s]  0.50    0.74    0.48      1       Stage::Reducing Power
[05/18 21:16:38     94s]  0.16    0.24    0.00      1         Improving clock tree routing
[05/18 21:16:38     94s]  0.16    0.24    0.00      1         Reducing clock tree power 1
[05/18 21:16:38     94s]  0.16    0.24    0.00      1         Reducing clock tree power 2
[05/18 21:16:38     94s]  1.72    2.54    1.53      1       Stage::Balancing
[05/18 21:16:38     94s]  0.62    0.91    0.55      1         Approximately balancing fragments step
[05/18 21:16:38     94s]  0.31    0.46    0.00      1           Resolve constraints - Approximately balancing fragments
[05/18 21:16:38     94s]  0.01    0.01    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/18 21:16:38     94s]  0.11    0.16    0.00      1           Moving gates to improve sub-tree skew
[05/18 21:16:38     94s]  0.06    0.09    0.00      1           Approximately balancing fragments bottom up
[05/18 21:16:38     94s]  0.07    0.10    0.00      1           Approximately balancing fragments, wire and cell delays
[05/18 21:16:38     94s]  0.22    0.32    0.00      1         Improving fragments clock skew
[05/18 21:16:38     94s]  0.35    0.52    0.19      1         Approximately balancing step
[05/18 21:16:38     94s]  0.12    0.18    0.00      1           Resolve constraints - Approximately balancing
[05/18 21:16:38     94s]  0.07    0.10    0.00      1           Approximately balancing, wire and cell delays
[05/18 21:16:38     94s]  0.18    0.26    0.00      1         Fixing clock tree overload
[05/18 21:16:38     94s]  0.16    0.24    0.00      1         Approximately balancing paths
[05/18 21:16:38     94s]  1.35    2.00    0.93      1       Stage::Polishing
[05/18 21:16:38     94s]  0.19    0.28    0.00      1         Leaving CCOpt scope - extractRC
[05/18 21:16:38     94s]  0.18    0.27    0.00      1         Merging balancing drivers for power
[05/18 21:16:38     94s]  0.18    0.27    0.00      1         Improving clock skew
[05/18 21:16:38     94s]  0.18    0.26    0.00      1         Reducing clock tree power 3
[05/18 21:16:38     94s]  0.19    0.28    0.00      1         Improving insertion delay
[05/18 21:16:38     94s]  0.44    0.65    0.35      1       Stage::Updating netlist
[05/18 21:16:38     94s]  0.35    0.52    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/18 21:16:38     94s]  3.43    5.07    3.03      1     CCOpt::Phase::eGRPC
[05/18 21:16:38     94s]  1.23    1.81    1.01      1       Leaving CCOpt scope - Routing Tools
[05/18 21:16:38     94s]  1.01    1.50    0.00      1         Early Global Route - eGR only step
[05/18 21:16:38     94s]  0.19    0.28    0.00      1       Leaving CCOpt scope - extractRC
[05/18 21:16:38     94s]  0.03    0.04    0.00      1       Reset bufferability constraints
[05/18 21:16:38     94s]  0.18    0.26    0.02      1       Moving buffers
[05/18 21:16:38     94s]  0.02    0.02    0.00      1         Violation analysis
[05/18 21:16:38     94s]  0.15    0.22    0.00      1       Recomputing CTS skew targets
[05/18 21:16:38     94s]  0.22    0.32    0.01      1       Initial Pass of Downsizing Clock Tree Cells
[05/18 21:16:38     94s]  0.01    0.02    0.00      1         Artificially removing long paths
[05/18 21:16:38     94s]  0.18    0.26    0.00      1       Fixing DRVs
[05/18 21:16:38     94s]  0.08    0.12    0.00      1       Reconnecting optimized routes
[05/18 21:16:38     94s]  0.10    0.15    0.00      1       Violation analysis
[05/18 21:16:38     94s]  0.69    1.02    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/18 21:16:38     94s] 33.46   49.46   33.21      1     CCOpt::Phase::Routing
[05/18 21:16:38     94s]  0.31    0.46    0.00      1       Update timing and DAG stats before routing clock trees
[05/18 21:16:38     94s] 32.70   48.33   32.45      1       Leaving CCOpt scope - Routing Tools
[05/18 21:16:38     94s]  1.07    1.58    0.00      1         Early Global Route - eGR->NR step
[05/18 21:16:38     94s] 30.46   45.02    0.00      1         NanoRoute
[05/18 21:16:38     94s]  0.92    1.36    0.00      1         Congestion Repair
[05/18 21:16:38     94s]  0.19    0.28    0.00      1       Leaving CCOpt scope - extractRC
[05/18 21:16:38     94s]  1.14    1.68    1.12      1     CCOpt::Phase::PostConditioning
[05/18 21:16:38     94s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/18 21:16:38     94s]  0.20    0.30    0.00      1       Upsizing to fix DRVs
[05/18 21:16:38     94s]  0.12    0.18    0.00      1       Recomputing CTS skew targets
[05/18 21:16:38     94s]  0.16    0.24    0.00      1       Fixing DRVs
[05/18 21:16:38     94s]  0.16    0.24    0.00      1       Buffering to fix DRVs
[05/18 21:16:38     94s]  0.18    0.27    0.00      1       Fixing Skew by cell sizing
[05/18 21:16:38     94s]  0.10    0.14    0.00      1       Reconnecting optimized routes
[05/18 21:16:38     94s]  0.20    0.29    0.00      1       Leaving CCOpt scope - extractRC
[05/18 21:16:38     94s]  0.37    0.54    0.00      1     Post-balance tidy up or trial balance steps
[05/18 21:16:38     94s]  8.42   12.44    0.00      1     Tidy Up And Update Timing
[05/18 21:16:38     94s] ------------------------------------------------------------------------------------------------------------------
[05/18 21:16:38     94s] 
[05/18 21:16:38     94s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/18 21:16:38     94s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:16:38     94s] Synthesizing clock trees with CCOpt done.
[05/18 21:16:38     94s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/18 21:16:38     94s] Type 'man IMPSP-9025' for more detail.
[05/18 21:16:38     94s] Set place::cacheFPlanSiteMark to 0
[05/18 21:16:38     94s] 
[05/18 21:16:38     94s] *** Summary of all messages that are not suppressed in this session:
[05/18 21:16:38     94s] Severity  ID               Count  Summary                                  
[05/18 21:16:38     94s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[05/18 21:16:38     94s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[05/18 21:16:38     94s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/18 21:16:38     94s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[05/18 21:16:38     94s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[05/18 21:16:38     94s] WARNING   IMPCCOPT-1059        3  %s%s from %s to %s.                      
[05/18 21:16:38     94s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[05/18 21:16:38     94s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[05/18 21:16:38     94s] WARNING   IMPCCOPT-1397        1  CCOpt will not add a driver cell for clo...
[05/18 21:16:38     94s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[05/18 21:16:38     94s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[05/18 21:16:38     94s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[05/18 21:16:38     94s] WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
[05/18 21:16:38     94s] *** Message Summary: 38 warning(s), 0 error(s)
[05/18 21:16:38     94s] 
[05/18 21:16:38     94s] #% End ccopt_design (date=05/18 21:16:38, total cpu=0:01:03, real=0:01:07, peak res=1134.5M, current mem=1134.5M)
[05/18 21:16:53     94s] <CMD> fit
[05/18 21:16:58     95s] <CMD> ctd_win -id ctd_window
[05/18 21:16:59     95s] End AAE Lib Interpolated Model. (MEM=1497 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:17:22     98s] <CMD> encMessage warning 0
[05/18 21:17:22     98s] Suppress "**WARN ..." messages.
[05/18 21:17:22     98s] <CMD> encMessage debug 0
[05/18 21:17:22     98s] <CMD> encMessage info 0
[05/18 21:17:23     98s] Reset to color id 0 for pcSelect (MUX32_3) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for PC (PC) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for Add_PC (Adder) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for Instruction_Memory (Instruction_Memory) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for AddSum (ALU_1) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for shiftLeft (Shift1) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for PCImmExtend (Sign_Extend_1) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for IF_ID (IF_ID) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for Control (Control) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for Registers (Registers) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for Sign_Extend (Sign_Extend_0) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for ID_EX (ID_EX) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for MUX_ALUSrc (MUX32_2) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for u_ALU_Control (ALU_Control) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for u_ALU (ALU_0) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for HazradDetect (HazradDetect) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for MUX_Control (MUX_Control) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for ForwardingUnit (ForwardingUnit) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for ForwardToData1 (ForwardingMUX_1) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for ForwardToData2 (ForwardingMUX_0) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for EX_MEM (EX_MEM) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for Data_Memory (Data_Memory) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for MEM_WB (MEM_WB) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for memToReg (MUX32_1) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for aluToDM (MUX32_0) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for VALU (VALU) and all their descendants.
[05/18 21:17:23     98s] Reset to color id 0 for VALU_Control (VALU_ctrl) and all their descendants.
[05/18 21:17:23     98s] Free PSO.
[05/18 21:17:23     98s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/18 21:17:24     98s] 
[05/18 21:17:24     98s] 
[05/18 21:17:24     98s] Info (SM2C): Status of key globals:
[05/18 21:17:24     98s] 	 MMMC-by-default flow     : 1
[05/18 21:17:24     98s] 	 Default MMMC objs envvar : 0
[05/18 21:17:24     98s] 	 Data portability         : 0
[05/18 21:17:24     98s] 	 MMMC PV Emulation        : 0
[05/18 21:17:24     98s] 	 MMMC debug               : 0
[05/18 21:17:24     98s] 	 Init_Design flow         : 1
[05/18 21:17:24     98s] 
[05/18 21:17:24     98s] 
[05/18 21:17:24     98s] 	 CTE SM2C global          : false
[05/18 21:17:24     98s] 	 Reporting view filter    : false
[05/18 21:17:24     99s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/18 21:17:24     99s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[05/18 21:17:24     99s] To increase the message display limit, refer to the product command reference manual.
[05/18 21:17:24     99s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[05/18 21:17:24     99s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/18 21:17:24     99s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:17:24     99s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:17:24     99s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:17:24     99s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:17:24     99s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:17:24     99s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:17:24     99s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/18 21:17:24     99s] Loading view definition file from /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/DBS/place.dat/viewDefinition.tcl
[05/18 21:17:25    100s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
[05/18 21:17:25    100s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[05/18 21:17:25    100s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[05/18 21:17:25    100s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[05/18 21:17:25    100s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
[05/18 21:17:26    101s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
[05/18 21:17:26    101s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[05/18 21:17:26    101s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[05/18 21:17:26    101s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[05/18 21:17:26    101s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
[05/18 21:17:26    101s] *** End library_loading (cpu=0.04min, real=0.03min, mem=10.9M, fe_cpu=1.69min, fe_real=5.12min, fe_mem=1103.8M) ***
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[05/18 21:17:26    101s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/18 21:17:26    101s] To increase the message display limit, refer to the product command reference manual.
[05/18 21:17:27    102s] *** Netlist is unique.
[05/18 21:17:27    102s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:17:27    102s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:17:27    102s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:17:27    102s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:17:27    102s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:17:27    102s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:17:27    102s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:17:27    102s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/18 21:17:27    102s] Loading preference file /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/DBS/place.dat/gui.pref.tcl ...
[05/18 21:17:27    102s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:17:27    102s] **WARN: analysis view av_func_mode_max not found, use default_view_setup
[05/18 21:17:27    102s] **WARN: analysis view av_func_mode_min not found, use default_view_setup
[05/18 21:17:27    102s] **WARN: analysis view av_scan_mode_max not found, use default_view_setup
[05/18 21:17:27    102s] **WARN: analysis view av_scan_mode_min not found, use default_view_setup
[05/18 21:17:27    102s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[05/18 21:17:29    104s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/18 21:18:08    106s] <CMD> update_constraint_mode -name func_mode -sdc_files design/CPU_cts.sdc 
[05/18 21:18:09    107s] Reading timing constraints file 'design/CPU_cts.sdc' ...
[05/18 21:18:09    107s] Current (total cpu=0:01:47, real=0:05:50, peak res=1134.5M, current mem=971.0M)
[05/18 21:18:09    107s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CPU_cts.sdc, Line 9).
[05/18 21:18:09    107s] 
[05/18 21:18:09    107s] INFO (CTE): Reading of timing constraints file design/CPU_cts.sdc completed, with 1 WARNING
[05/18 21:18:09    107s] WARNING (CTE-25): Line: 10 of File design/CPU_cts.sdc : Skipped unsupported command: set_max_area
[05/18 21:18:09    107s] 
[05/18 21:18:09    107s] 
[05/18 21:18:09    107s] WARNING (CTE-25): Line: 8 of File design/CPU_cts.sdc : Skipped unsupported command: set_units
[05/18 21:18:09    107s] 
[05/18 21:18:09    107s] 
[05/18 21:18:09    107s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=979.3M, current mem=979.3M)
[05/18 21:18:09    107s] Current (total cpu=0:01:47, real=0:05:50, peak res=1134.5M, current mem=979.3M)
[05/18 21:18:09    107s] Reading timing constraints file '/tmp/innovus_temp_13234_cad21_b08034_rjxbT4/.mmmcAflHQA/modes/scan_mode/scan_mode.sdc' ...
[05/18 21:18:09    107s] Current (total cpu=0:01:47, real=0:05:50, peak res=1134.5M, current mem=979.3M)
[05/18 21:18:09    107s] INFO (CTE): Constraints read successfully.
[05/18 21:18:09    107s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=979.6M, current mem=979.6M)
[05/18 21:18:09    107s] Current (total cpu=0:01:47, real=0:05:50, peak res=1134.5M, current mem=979.6M)
[05/18 21:18:17    107s] <CMD> update_constraint_mode -name scan_mode -sdc_files design/CPU_cts.sdc 
[05/18 21:18:17    108s] Reading timing constraints file '/tmp/innovus_temp_13234_cad21_b08034_rjxbT4/.mmmcGmwVxf/modes/func_mode/func_mode.sdc' ...
[05/18 21:18:17    108s] Current (total cpu=0:01:48, real=0:05:58, peak res=1134.5M, current mem=971.6M)
[05/18 21:18:17    108s] INFO (CTE): Constraints read successfully.
[05/18 21:18:17    108s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=979.8M, current mem=979.8M)
[05/18 21:18:17    108s] Current (total cpu=0:01:48, real=0:05:58, peak res=1134.5M, current mem=979.8M)
[05/18 21:18:17    108s] Reading timing constraints file 'design/CPU_cts.sdc' ...
[05/18 21:18:17    108s] Current (total cpu=0:01:48, real=0:05:58, peak res=1134.5M, current mem=979.8M)
[05/18 21:18:17    108s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CPU_cts.sdc, Line 9).
[05/18 21:18:17    108s] 
[05/18 21:18:17    108s] INFO (CTE): Reading of timing constraints file design/CPU_cts.sdc completed, with 1 WARNING
[05/18 21:18:17    108s] WARNING (CTE-25): Line: 10 of File design/CPU_cts.sdc : Skipped unsupported command: set_max_area
[05/18 21:18:17    108s] 
[05/18 21:18:17    108s] 
[05/18 21:18:17    108s] WARNING (CTE-25): Line: 8 of File design/CPU_cts.sdc : Skipped unsupported command: set_units
[05/18 21:18:17    108s] 
[05/18 21:18:17    108s] 
[05/18 21:18:18    108s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=980.1M, current mem=980.1M)
[05/18 21:18:18    108s] Current (total cpu=0:01:49, real=0:05:59, peak res=1134.5M, current mem=980.1M)
[05/18 21:18:20    108s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[05/18 21:18:20    108s] Creating clock tree spec for modes (timing configs): func_mode scan_mode
[05/18 21:18:20    108s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/18 21:18:20    108s] Creating Cell Server ...(0, 0, 0, 0)
[05/18 21:18:20    108s] Summary for sequential cells identification: 
[05/18 21:18:20    108s]   Identified SBFF number: 42
[05/18 21:18:20    108s]   Identified MBFF number: 0
[05/18 21:18:20    108s]   Identified SB Latch number: 0
[05/18 21:18:20    108s]   Identified MB Latch number: 0
[05/18 21:18:20    108s]   Not identified SBFF number: 10
[05/18 21:18:20    108s]   Not identified MBFF number: 0
[05/18 21:18:20    108s]   Not identified SB Latch number: 0
[05/18 21:18:20    108s]   Not identified MB Latch number: 0
[05/18 21:18:20    108s]   Number of sequential cells which are not FFs: 27
[05/18 21:18:20    108s] Creating Cell Server, finished. 
[05/18 21:18:20    108s] 
[05/18 21:18:20    108s] 
[05/18 21:18:20    108s]  View av_func_mode_max  Weighted 0 StdDelay unweighted 53.60, weightedFactor 1.000 
[05/18 21:18:20    108s]   
[05/18 21:18:20    108s]  View av_scan_mode_max  Weighted 0 StdDelay unweighted 53.60, weightedFactor 1.000 
[05/18 21:18:20    108s]   
[05/18 21:18:20    108s]  View av_func_mode_min  Weighted 0 StdDelay unweighted 22.50, weightedFactor 1.000 
[05/18 21:18:20    108s]   
[05/18 21:18:20    108s]  View av_scan_mode_min  Weighted 0 StdDelay unweighted 22.50, weightedFactor 1.000 
[05/18 21:18:20    108s]   Reset timing graph...
[05/18 21:18:21    108s] Ignoring AAE DB Resetting ...
[05/18 21:18:21    108s] Reset timing graph done.
[05/18 21:18:21    108s] Ignoring AAE DB Resetting ...
[05/18 21:18:22    110s] Analyzing clock structure...
[05/18 21:18:23    111s] Analyzing clock structure done.
[05/18 21:18:23    111s] Reset timing graph...
[05/18 21:18:23    111s] Ignoring AAE DB Resetting ...
[05/18 21:18:23    111s] Reset timing graph done.
[05/18 21:18:23    111s] Wrote: ccopt.spec
[05/18 21:18:24    111s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/18 21:18:24    111s] <CMD> set_ccopt_property sink_type -pin ipad_clk_p_i/I ignore
[05/18 21:18:24    111s] <CMD> set_ccopt_property sink_type_reasons -pin ipad_clk_p_i/I no_sdc_clock
[05/18 21:18:24    111s] <CMD> create_ccopt_clock_tree -name clk_i -source clk_i -no_skew_group
[05/18 21:18:24    111s] Extracting original clock gating for clk_i...
[05/18 21:18:24    111s]   clock_tree clk_i contains 3319 sinks and 0 clock gates.
[05/18 21:18:24    111s]   Extraction for clk_i complete.
[05/18 21:18:24    111s] Extracting original clock gating for clk_i done.
[05/18 21:18:24    111s] <CMD> set_ccopt_property clock_period -pin clk_i 15
[05/18 21:18:24    111s] <CMD> create_ccopt_skew_group -name clk_i/func_mode -sources clk_i -auto_sinks
[05/18 21:18:24    111s] <CMD> set_ccopt_property include_source_latency -skew_group clk_i/func_mode true
[05/18 21:18:24    111s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk_i/func_mode 1.000
[05/18 21:18:24    111s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_i/func_mode clk_i
[05/18 21:18:24    111s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_i/func_mode func_mode
[05/18 21:18:24    111s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_i/func_mode {DC_max DC_min}
[05/18 21:18:24    111s] <CMD> create_ccopt_skew_group -name clk_i/scan_mode -sources clk_i -auto_sinks
[05/18 21:18:24    111s] <CMD> set_ccopt_property include_source_latency -skew_group clk_i/scan_mode true
[05/18 21:18:24    111s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk_i/scan_mode 1.000
[05/18 21:18:24    111s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_i/scan_mode clk_i
[05/18 21:18:24    111s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_i/scan_mode scan_mode
[05/18 21:18:24    111s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_i/scan_mode {DC_max DC_min}
[05/18 21:18:24    111s] <CMD> check_ccopt_clock_tree_convergence
[05/18 21:18:24    111s] Checking clock tree convergence...
[05/18 21:18:24    111s] Checking clock tree convergence done.
[05/18 21:18:24    111s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/18 21:18:26    111s] <CMD> ccopt_design -cts
[05/18 21:18:26    111s] #% Begin ccopt_design (date=05/18 21:18:26, mem=1019.5M)
[05/18 21:18:26    111s] Runtime...
[05/18 21:18:26    111s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/18 21:18:26    111s] Preferred extra space for top nets is 0
[05/18 21:18:26    111s] Preferred extra space for trunk nets is 1
[05/18 21:18:26    111s] Preferred extra space for leaf nets is 1
[05/18 21:18:26    111s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/18 21:18:26    111s] Set place::cacheFPlanSiteMark to 1
[05/18 21:18:26    111s] CCOpt::Phase::Initialization...
[05/18 21:18:26    111s] Check Prerequisites...
[05/18 21:18:26    111s] Leaving CCOpt scope - CheckPlace...
[05/18 21:18:26    111s] Core basic site is core_5040
[05/18 21:18:26    111s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/18 21:18:26    111s] Begin checking placement ... (start mem=1280.7M, init mem=1280.7M)
[05/18 21:18:26    111s] IO instance overlap:62
[05/18 21:18:26    111s] *info: Placed = 18173         
[05/18 21:18:26    111s] *info: Unplaced = 0           
[05/18 21:18:26    111s] Placement Density:58.72%(484535/825135)
[05/18 21:18:26    111s] Placement Density (including fixed std cells):58.72%(484535/825135)
[05/18 21:18:26    111s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1280.7M)
[05/18 21:18:26    111s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:26    111s] Innovus will update I/O latencies
[05/18 21:18:26    111s] All good
[05/18 21:18:26    111s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:26    111s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:26    111s] Executing ccopt post-processing.
[05/18 21:18:26    111s] Synthesizing clock trees with CCOpt...
[05/18 21:18:26    111s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/18 21:18:26    111s] CCOpt::Phase::PreparingToBalance...
[05/18 21:18:26    111s] 
[05/18 21:18:26    111s] Positive (advancing) pin insertion delays
[05/18 21:18:26    111s] =========================================
[05/18 21:18:26    111s] 
[05/18 21:18:26    111s] Found 0 advances (0.000% of 3319 clock tree sinks)
[05/18 21:18:26    111s] 
[05/18 21:18:26    111s] Negative (delaying) pin insertion delays
[05/18 21:18:26    111s] ========================================
[05/18 21:18:26    111s] 
[05/18 21:18:26    111s] Found 0 delays (0.000% of 3319 clock tree sinks)
[05/18 21:18:26    111s] 
[05/18 21:18:26    111s] **WARN: (IMPCCOPT-1127):	The skew group default.clk_i/scan_mode has been identified as a duplicate of: clk_i/func_mode
[05/18 21:18:26    111s] The skew group clk_i/scan_mode has been identified as a duplicate of: clk_i/func_mode, so it will not be cloned.
[05/18 21:18:26    111s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/18 21:18:26    111s] ### Creating LA Mngr. totSessionCpu=0:01:52 mem=1280.7M
[05/18 21:18:26    111s] ### Creating LA Mngr, finished. totSessionCpu=0:01:52 mem=1280.7M
[05/18 21:18:26    111s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/18 21:18:26    111s] [NR-eGR] Started earlyGlobalRoute kernel
[05/18 21:18:26    111s] [NR-eGR] Initial Peak syMemory usage = 1280.7 MB
[05/18 21:18:26    111s] (I)       Reading DB...
[05/18 21:18:26    112s] (I)       before initializing RouteDB syMemory usage = 1286.7 MB
[05/18 21:18:26    112s] (I)       congestionReportName   : 
[05/18 21:18:26    112s] (I)       layerRangeFor2DCongestion : 
[05/18 21:18:26    112s] (I)       buildTerm2TermWires    : 1
[05/18 21:18:26    112s] (I)       doTrackAssignment      : 1
[05/18 21:18:26    112s] (I)       dumpBookshelfFiles     : 0
[05/18 21:18:26    112s] (I)       numThreads             : 1
[05/18 21:18:26    112s] (I)       bufferingAwareRouting  : false
[05/18 21:18:26    112s] [NR-eGR] honorMsvRouteConstraint: false
[05/18 21:18:26    112s] (I)       honorPin               : false
[05/18 21:18:26    112s] (I)       honorPinGuide          : true
[05/18 21:18:26    112s] (I)       honorPartition         : false
[05/18 21:18:26    112s] (I)       allowPartitionCrossover: false
[05/18 21:18:26    112s] (I)       honorSingleEntry       : true
[05/18 21:18:26    112s] (I)       honorSingleEntryStrong : true
[05/18 21:18:26    112s] (I)       handleViaSpacingRule   : false
[05/18 21:18:26    112s] (I)       handleEolSpacingRule   : false
[05/18 21:18:26    112s] (I)       PDConstraint           : none
[05/18 21:18:26    112s] (I)       expBetterNDRHandling   : false
[05/18 21:18:26    112s] [NR-eGR] honorClockSpecNDR      : 0
[05/18 21:18:26    112s] (I)       routingEffortLevel     : 3
[05/18 21:18:26    112s] (I)       effortLevel            : standard
[05/18 21:18:26    112s] [NR-eGR] minRouteLayer          : 2
[05/18 21:18:26    112s] [NR-eGR] maxRouteLayer          : 127
[05/18 21:18:26    112s] (I)       relaxedTopLayerCeiling : 127
[05/18 21:18:26    112s] (I)       relaxedBottomLayerFloor: 2
[05/18 21:18:26    112s] (I)       numRowsPerGCell        : 1
[05/18 21:18:26    112s] (I)       speedUpLargeDesign     : 0
[05/18 21:18:26    112s] (I)       multiThreadingTA       : 1
[05/18 21:18:26    112s] (I)       blkAwareLayerSwitching : 1
[05/18 21:18:26    112s] (I)       optimizationMode       : false
[05/18 21:18:26    112s] (I)       routeSecondPG          : false
[05/18 21:18:26    112s] (I)       scenicRatioForLayerRelax: 0.00
[05/18 21:18:26    112s] (I)       detourLimitForLayerRelax: 0.00
[05/18 21:18:26    112s] (I)       punchThroughDistance   : 500.00
[05/18 21:18:26    112s] (I)       scenicBound            : 1.15
[05/18 21:18:26    112s] (I)       maxScenicToAvoidBlk    : 100.00
[05/18 21:18:26    112s] (I)       source-to-sink ratio   : 0.00
[05/18 21:18:26    112s] (I)       targetCongestionRatioH : 1.00
[05/18 21:18:26    112s] (I)       targetCongestionRatioV : 1.00
[05/18 21:18:26    112s] (I)       layerCongestionRatio   : 0.70
[05/18 21:18:26    112s] (I)       m1CongestionRatio      : 0.10
[05/18 21:18:26    112s] (I)       m2m3CongestionRatio    : 0.70
[05/18 21:18:26    112s] (I)       localRouteEffort       : 1.00
[05/18 21:18:26    112s] (I)       numSitesBlockedByOneVia: 8.00
[05/18 21:18:26    112s] (I)       supplyScaleFactorH     : 1.00
[05/18 21:18:26    112s] (I)       supplyScaleFactorV     : 1.00
[05/18 21:18:26    112s] (I)       highlight3DOverflowFactor: 0.00
[05/18 21:18:26    112s] (I)       doubleCutViaModelingRatio: 0.00
[05/18 21:18:26    112s] (I)       routeVias              : 
[05/18 21:18:26    112s] (I)       readTROption           : true
[05/18 21:18:26    112s] (I)       extraSpacingFactor     : 1.00
[05/18 21:18:26    112s] [NR-eGR] numTracksPerClockWire  : 0
[05/18 21:18:26    112s] (I)       routeSelectedNetsOnly  : false
[05/18 21:18:26    112s] (I)       clkNetUseMaxDemand     : false
[05/18 21:18:26    112s] (I)       extraDemandForClocks   : 0
[05/18 21:18:26    112s] (I)       steinerRemoveLayers    : false
[05/18 21:18:26    112s] (I)       demoteLayerScenicScale : 1.00
[05/18 21:18:26    112s] (I)       nonpreferLayerCostScale : 100.00
[05/18 21:18:26    112s] (I)       similarTopologyRoutingFast : false
[05/18 21:18:26    112s] (I)       spanningTreeRefinement : false
[05/18 21:18:26    112s] (I)       spanningTreeRefinementAlpha : 0.50
[05/18 21:18:26    112s] (I)       starting read tracks
[05/18 21:18:26    112s] (I)       build grid graph
[05/18 21:18:26    112s] (I)       build grid graph start
[05/18 21:18:26    112s] [NR-eGR] Layer1 has no routable track
[05/18 21:18:26    112s] [NR-eGR] Layer2 has single uniform track structure
[05/18 21:18:26    112s] [NR-eGR] Layer3 has single uniform track structure
[05/18 21:18:26    112s] [NR-eGR] Layer4 has single uniform track structure
[05/18 21:18:26    112s] [NR-eGR] Layer5 has single uniform track structure
[05/18 21:18:26    112s] [NR-eGR] Layer6 has single uniform track structure
[05/18 21:18:26    112s] (I)       build grid graph end
[05/18 21:18:26    112s] (I)       numViaLayers=6
[05/18 21:18:26    112s] (I)       Reading via VIA12_VV for layer: 0 
[05/18 21:18:26    112s] (I)       Reading via VIA23_VH for layer: 1 
[05/18 21:18:26    112s] (I)       Reading via VIA34_VH for layer: 2 
[05/18 21:18:26    112s] (I)       Reading via VIA45_VH for layer: 3 
[05/18 21:18:26    112s] (I)       Reading via VIA56_HH for layer: 4 
[05/18 21:18:26    112s] (I)       end build via table
[05/18 21:18:26    112s] [NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[05/18 21:18:26    112s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/18 21:18:26    112s] (I)       readDataFromPlaceDB
[05/18 21:18:26    112s] (I)       Read net information..
[05/18 21:18:26    112s] [NR-eGR] Read numTotalNets=19345  numIgnoredNets=0
[05/18 21:18:26    112s] (I)       Read testcase time = 0.010 seconds
[05/18 21:18:26    112s] 
[05/18 21:18:26    112s] (I)       read default dcut vias
[05/18 21:18:26    112s] (I)       Reading via VIA12_HH_2cut_alt_W for layer: 0 
[05/18 21:18:26    112s] (I)       Reading via VIA23_HH_2cut_alt_W for layer: 1 
[05/18 21:18:26    112s] (I)       Reading via VIA34_HH_2cut_alt_E for layer: 2 
[05/18 21:18:26    112s] (I)       Reading via VIA45_HH_2cut_alt_E for layer: 3 
[05/18 21:18:26    112s] (I)       Reading via VIA56_HH_2cut_N for layer: 4 
[05/18 21:18:26    112s] (I)       build grid graph start
[05/18 21:18:26    112s] (I)       build grid graph end
[05/18 21:18:26    112s] (I)       Model blockage into capacity
[05/18 21:18:26    112s] (I)       Read numBlocks=36279  numPreroutedWires=0  numCapScreens=0
[05/18 21:18:26    112s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/18 21:18:26    112s] (I)       blocked area on Layer2 : 1041112973600  (57.13%)
[05/18 21:18:26    112s] (I)       blocked area on Layer3 : 1083795571600  (59.47%)
[05/18 21:18:26    112s] (I)       blocked area on Layer4 : 1130452157600  (62.03%)
[05/18 21:18:26    112s] (I)       blocked area on Layer5 : 1082208922000  (59.38%)
[05/18 21:18:26    112s] (I)       blocked area on Layer6 : 1019613639200  (55.95%)
[05/18 21:18:26    112s] (I)       Modeling time = 0.030 seconds
[05/18 21:18:26    112s] 
[05/18 21:18:26    112s] (I)       Number of ignored nets = 0
[05/18 21:18:26    112s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/18 21:18:26    112s] (I)       Number of clock nets = 1.  Ignored: No
[05/18 21:18:26    112s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/18 21:18:26    112s] (I)       Number of special nets = 0.  Ignored: Yes
[05/18 21:18:26    112s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/18 21:18:26    112s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/18 21:18:26    112s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/18 21:18:26    112s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/18 21:18:26    112s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/18 21:18:26    112s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/18 21:18:26    112s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1286.7 MB
[05/18 21:18:26    112s] (I)       Ndr track 0 does not exist
[05/18 21:18:26    112s] (I)       Layer1  viaCost=300.00
[05/18 21:18:26    112s] (I)       Layer2  viaCost=100.00
[05/18 21:18:26    112s] (I)       Layer3  viaCost=100.00
[05/18 21:18:26    112s] (I)       Layer4  viaCost=100.00
[05/18 21:18:26    112s] (I)       Layer5  viaCost=100.00
[05/18 21:18:26    112s] (I)       ---------------------Grid Graph Info--------------------
[05/18 21:18:26    112s] (I)       routing area        :  (0, 0) - (1349740, 1350160)
[05/18 21:18:26    112s] (I)       core area           :  (220100, 220200) - (1129640, 1129960)
[05/18 21:18:26    112s] (I)       Site Width          :   620  (dbu)
[05/18 21:18:26    112s] (I)       Row Height          :  5040  (dbu)
[05/18 21:18:26    112s] (I)       GCell Width         :  5040  (dbu)
[05/18 21:18:26    112s] (I)       GCell Height        :  5040  (dbu)
[05/18 21:18:26    112s] (I)       grid                :   268   268     6
[05/18 21:18:26    112s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[05/18 21:18:26    112s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[05/18 21:18:26    112s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/18 21:18:26    112s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/18 21:18:26    112s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/18 21:18:26    112s] (I)       First Track Coord   :     0   310   400   310   400  2170
[05/18 21:18:26    112s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/18 21:18:26    112s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/18 21:18:26    112s] (I)       Num of masks        :     1     1     1     1     1     1
[05/18 21:18:26    112s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/18 21:18:26    112s] (I)       --------------------------------------------------------
[05/18 21:18:26    112s] 
[05/18 21:18:26    112s] [NR-eGR] ============ Routing rule table ============
[05/18 21:18:26    112s] [NR-eGR] Rule id 0. Nets 19345 
[05/18 21:18:26    112s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/18 21:18:26    112s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/18 21:18:26    112s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:18:26    112s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:18:26    112s] [NR-eGR] ========================================
[05/18 21:18:26    112s] [NR-eGR] 
[05/18 21:18:26    112s] (I)       After initializing earlyGlobalRoute syMemory usage = 1286.7 MB
[05/18 21:18:26    112s] (I)       Loading and dumping file time : 0.15 seconds
[05/18 21:18:26    112s] (I)       ============= Initialization =============
[05/18 21:18:26    112s] (I)       totalPins=75456  totalGlobalPin=70638 (93.61%)
[05/18 21:18:26    112s] (I)       total 2D Cap : 1494970 = (746672 H, 748298 V)
[05/18 21:18:26    112s] [NR-eGR] Layer group 1: route 19345 net(s) in layer range [2, 6]
[05/18 21:18:26    112s] (I)       ============  Phase 1a Route ============
[05/18 21:18:26    112s] (I)       Phase 1a runs 0.04 seconds
[05/18 21:18:26    112s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/18 21:18:26    112s] (I)       Usage: 214470 = (108599 H, 105871 V) = (14.54% H, 14.15% V) = (5.473e+05um H, 5.336e+05um V)
[05/18 21:18:26    112s] (I)       
[05/18 21:18:26    112s] (I)       ============  Phase 1b Route ============
[05/18 21:18:26    112s] (I)       Phase 1b runs 0.01 seconds
[05/18 21:18:26    112s] (I)       Usage: 214468 = (108599 H, 105869 V) = (14.54% H, 14.15% V) = (5.473e+05um H, 5.336e+05um V)
[05/18 21:18:26    112s] (I)       
[05/18 21:18:26    112s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.080919e+06um
[05/18 21:18:26    112s] (I)       ============  Phase 1c Route ============
[05/18 21:18:26    112s] (I)       Level2 Grid: 54 x 54
[05/18 21:18:26    112s] (I)       Phase 1c runs 0.02 seconds
[05/18 21:18:26    112s] (I)       Usage: 214507 = (108602 H, 105905 V) = (14.54% H, 14.15% V) = (5.474e+05um H, 5.338e+05um V)
[05/18 21:18:26    112s] (I)       
[05/18 21:18:26    112s] (I)       ============  Phase 1d Route ============
[05/18 21:18:26    112s] (I)       Phase 1d runs 0.02 seconds
[05/18 21:18:26    112s] (I)       Usage: 214501 = (108602 H, 105899 V) = (14.54% H, 14.15% V) = (5.474e+05um H, 5.337e+05um V)
[05/18 21:18:26    112s] (I)       
[05/18 21:18:26    112s] (I)       ============  Phase 1e Route ============
[05/18 21:18:26    112s] (I)       Phase 1e runs 0.00 seconds
[05/18 21:18:26    112s] (I)       Usage: 214501 = (108602 H, 105899 V) = (14.54% H, 14.15% V) = (5.474e+05um H, 5.337e+05um V)
[05/18 21:18:26    112s] (I)       
[05/18 21:18:26    112s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.081085e+06um
[05/18 21:18:26    112s] [NR-eGR] 
[05/18 21:18:26    112s] (I)       ============  Phase 1l Route ============
[05/18 21:18:26    112s] (I)       Phase 1l runs 0.06 seconds
[05/18 21:18:26    112s] (I)       
[05/18 21:18:26    112s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/18 21:18:26    112s] [NR-eGR]                OverCon         OverCon            
[05/18 21:18:26    112s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[05/18 21:18:26    112s] [NR-eGR] Layer              (1)             (3)    OverCon 
[05/18 21:18:26    112s] [NR-eGR] ---------------------------------------------------
[05/18 21:18:26    112s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:18:26    112s] [NR-eGR] Layer2      18( 0.04%)       0( 0.00%)   ( 0.04%) 
[05/18 21:18:26    112s] [NR-eGR] Layer3       5( 0.01%)       0( 0.00%)   ( 0.01%) 
[05/18 21:18:26    112s] [NR-eGR] Layer4       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:18:26    112s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:18:26    112s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:18:26    112s] [NR-eGR] ---------------------------------------------------
[05/18 21:18:26    112s] [NR-eGR] Total       24( 0.01%)       0( 0.00%)   ( 0.01%) 
[05/18 21:18:26    112s] [NR-eGR] 
[05/18 21:18:26    112s] (I)       Total Global Routing Runtime: 0.26 seconds
[05/18 21:18:26    112s] (I)       total 2D Cap : 1501414 = (748048 H, 753366 V)
[05/18 21:18:26    112s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/18 21:18:26    112s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/18 21:18:26    112s] (I)       ============= track Assignment ============
[05/18 21:18:26    112s] (I)       extract Global 3D Wires
[05/18 21:18:26    112s] (I)       Extract Global WL : time=0.00
[05/18 21:18:26    112s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/18 21:18:26    112s] (I)       Initialization real time=0.00 seconds
[05/18 21:18:26    112s] (I)       Run Multi-thread track assignment
[05/18 21:18:27    112s] (I)       merging nets...
[05/18 21:18:27    112s] (I)       merging nets done
[05/18 21:18:27    112s] (I)       Kernel real time=0.27 seconds
[05/18 21:18:27    112s] (I)       End Greedy Track Assignment
[05/18 21:18:27    112s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:27    112s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75456
[05/18 21:18:27    112s] [NR-eGR] Layer2(metal2)(V) length: 3.368163e+05um, number of vias: 106456
[05/18 21:18:27    112s] [NR-eGR] Layer3(metal3)(H) length: 4.438532e+05um, number of vias: 12694
[05/18 21:18:27    112s] [NR-eGR] Layer4(metal4)(V) length: 2.124393e+05um, number of vias: 3691
[05/18 21:18:27    112s] [NR-eGR] Layer5(metal5)(H) length: 1.155204e+05um, number of vias: 338
[05/18 21:18:27    112s] [NR-eGR] Layer6(metal6)(V) length: 1.370740e+04um, number of vias: 0
[05/18 21:18:27    112s] [NR-eGR] Total length: 1.122337e+06um, number of vias: 198635
[05/18 21:18:27    112s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:27    112s] [NR-eGR] Total clock nets wire length: 3.704088e+04um 
[05/18 21:18:27    112s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:27    112s] [NR-eGR] End Peak syMemory usage = 1264.1 MB
[05/18 21:18:27    112s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.88 seconds
[05/18 21:18:27    112s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/18 21:18:27    112s] Legalization setup...
[05/18 21:18:27    112s] Using cell based legalization.
[05/18 21:18:27    112s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:27    112s] Core basic site is core_5040
[05/18 21:18:27    112s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/18 21:18:27    112s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:18:27    112s] Validating CTS configuration...
[05/18 21:18:27    112s] Non-default CCOpt properties:
[05/18 21:18:27    112s] preferred_extra_space is set for at least one key
[05/18 21:18:27    112s] route_type is set for at least one key
[05/18 21:18:27    112s] target_insertion_delay is set for at least one key
[05/18 21:18:27    112s] useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
[05/18 21:18:27    112s] Route type trimming info:
[05/18 21:18:27    112s]   No route type modifications were made.
[05/18 21:18:27    112s] Clock tree balancer configuration for clock_tree clk_i:
[05/18 21:18:27    112s] Non-default CCOpt properties for clock tree clk_i:
[05/18 21:18:27    112s]   route_type (leaf): default_route_type_leaf (default: default)
[05/18 21:18:27    112s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/18 21:18:27    112s]   route_type (top): default_route_type_nonleaf (default: default)
[05/18 21:18:27    112s] Library Trimming...
[05/18 21:18:27    112s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk_i. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/18 21:18:27    112s] (I)       Initializing Steiner engine. 
[05/18 21:18:27    112s] (I)       Reading DB...
[05/18 21:18:27    113s] (I)       Number of ignored instance 0
[05/18 21:18:27    113s] (I)       numMoveCells=18173, numMacros=345  numPads=30  numMultiRowHeightInsts=0
[05/18 21:18:27    113s] (I)       Identified Clock instances: Flop 3318, Clock buffer/inverter 0, Gate 0
[05/18 21:18:27    113s] (I)       before initializing RouteDB syMemory usage = 1268.5 MB
[05/18 21:18:27    113s] (I)       congestionReportName   : 
[05/18 21:18:27    113s] (I)       layerRangeFor2DCongestion : 
[05/18 21:18:27    113s] (I)       buildTerm2TermWires    : 1
[05/18 21:18:27    113s] (I)       doTrackAssignment      : 0
[05/18 21:18:27    113s] (I)       dumpBookshelfFiles     : 0
[05/18 21:18:27    113s] (I)       numThreads             : 1
[05/18 21:18:27    113s] (I)       bufferingAwareRouting  : true
[05/18 21:18:27    113s] [NR-eGR] honorMsvRouteConstraint: false
[05/18 21:18:27    113s] (I)       honorPin               : false
[05/18 21:18:27    113s] (I)       honorPinGuide          : true
[05/18 21:18:27    113s] (I)       honorPartition         : false
[05/18 21:18:27    113s] (I)       allowPartitionCrossover: false
[05/18 21:18:27    113s] (I)       honorSingleEntry       : true
[05/18 21:18:27    113s] (I)       honorSingleEntryStrong : true
[05/18 21:18:27    113s] (I)       handleViaSpacingRule   : false
[05/18 21:18:27    113s] (I)       handleEolSpacingRule   : true
[05/18 21:18:27    113s] (I)       PDConstraint           : none
[05/18 21:18:27    113s] (I)       expBetterNDRHandling   : true
[05/18 21:18:27    113s] [NR-eGR] honorClockSpecNDR      : 0
[05/18 21:18:27    113s] (I)       routingEffortLevel     : 3
[05/18 21:18:27    113s] (I)       effortLevel            : standard
[05/18 21:18:27    113s] [NR-eGR] minRouteLayer          : 2
[05/18 21:18:27    113s] [NR-eGR] maxRouteLayer          : 127
[05/18 21:18:27    113s] (I)       relaxedTopLayerCeiling : 127
[05/18 21:18:27    113s] (I)       relaxedBottomLayerFloor: 2
[05/18 21:18:27    113s] (I)       numRowsPerGCell        : 1
[05/18 21:18:27    113s] (I)       speedUpLargeDesign     : 0
[05/18 21:18:27    113s] (I)       multiThreadingTA       : 1
[05/18 21:18:27    113s] (I)       blkAwareLayerSwitching : 1
[05/18 21:18:27    113s] (I)       optimizationMode       : false
[05/18 21:18:27    113s] (I)       routeSecondPG          : false
[05/18 21:18:27    113s] (I)       scenicRatioForLayerRelax: 0.00
[05/18 21:18:27    113s] (I)       detourLimitForLayerRelax: 0.00
[05/18 21:18:27    113s] (I)       punchThroughDistance   : 2147483647.00
[05/18 21:18:27    113s] (I)       scenicBound            : 1.15
[05/18 21:18:27    113s] (I)       maxScenicToAvoidBlk    : 100.00
[05/18 21:18:27    113s] (I)       source-to-sink ratio   : 0.30
[05/18 21:18:27    113s] (I)       targetCongestionRatioH : 1.00
[05/18 21:18:27    113s] (I)       targetCongestionRatioV : 1.00
[05/18 21:18:27    113s] (I)       layerCongestionRatio   : 1.00
[05/18 21:18:27    113s] (I)       m1CongestionRatio      : 0.10
[05/18 21:18:27    113s] (I)       m2m3CongestionRatio    : 0.70
[05/18 21:18:27    113s] (I)       localRouteEffort       : 1.00
[05/18 21:18:27    113s] (I)       numSitesBlockedByOneVia: 8.00
[05/18 21:18:27    113s] (I)       supplyScaleFactorH     : 1.00
[05/18 21:18:27    113s] (I)       supplyScaleFactorV     : 1.00
[05/18 21:18:27    113s] (I)       highlight3DOverflowFactor: 0.00
[05/18 21:18:27    113s] (I)       doubleCutViaModelingRatio: 0.00
[05/18 21:18:27    113s] (I)       routeVias              : 
[05/18 21:18:27    113s] (I)       readTROption           : true
[05/18 21:18:27    113s] (I)       extraSpacingFactor     : 1.00
[05/18 21:18:27    113s] [NR-eGR] numTracksPerClockWire  : 0
[05/18 21:18:27    113s] (I)       routeSelectedNetsOnly  : false
[05/18 21:18:27    113s] (I)       clkNetUseMaxDemand     : false
[05/18 21:18:27    113s] (I)       extraDemandForClocks   : 0
[05/18 21:18:27    113s] (I)       steinerRemoveLayers    : false
[05/18 21:18:27    113s] (I)       demoteLayerScenicScale : 1.00
[05/18 21:18:27    113s] (I)       nonpreferLayerCostScale : 100.00
[05/18 21:18:27    113s] (I)       similarTopologyRoutingFast : true
[05/18 21:18:27    113s] (I)       spanningTreeRefinement : false
[05/18 21:18:27    113s] (I)       spanningTreeRefinementAlpha : 0.50
[05/18 21:18:27    113s] (I)       starting read tracks
[05/18 21:18:27    113s] (I)       build grid graph
[05/18 21:18:27    113s] (I)       build grid graph start
[05/18 21:18:27    113s] [NR-eGR] Layer1 has no routable track
[05/18 21:18:27    113s] [NR-eGR] Layer2 has single uniform track structure
[05/18 21:18:27    113s] [NR-eGR] Layer3 has single uniform track structure
[05/18 21:18:27    113s] [NR-eGR] Layer4 has single uniform track structure
[05/18 21:18:27    113s] [NR-eGR] Layer5 has single uniform track structure
[05/18 21:18:27    113s] [NR-eGR] Layer6 has single uniform track structure
[05/18 21:18:27    113s] (I)       build grid graph end
[05/18 21:18:27    113s] (I)       numViaLayers=6
[05/18 21:18:27    113s] (I)       Reading via VIA12_VV for layer: 0 
[05/18 21:18:27    113s] (I)       Reading via VIA23_VH for layer: 1 
[05/18 21:18:27    113s] (I)       Reading via VIA34_VH for layer: 2 
[05/18 21:18:27    113s] (I)       Reading via VIA45_VH for layer: 3 
[05/18 21:18:27    113s] (I)       Reading via VIA56_HH for layer: 4 
[05/18 21:18:27    113s] (I)       end build via table
[05/18 21:18:27    113s] [NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[05/18 21:18:27    113s] (I)       readDataFromPlaceDB
[05/18 21:18:27    113s] (I)       Read net information..
[05/18 21:18:27    113s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[05/18 21:18:27    113s] (I)       Read testcase time = 0.000 seconds
[05/18 21:18:27    113s] 
[05/18 21:18:27    113s] (I)       read default dcut vias
[05/18 21:18:27    113s] (I)       Reading via VIA12_HH_2cut_alt_W for layer: 0 
[05/18 21:18:27    113s] (I)       Reading via VIA23_HH_2cut_alt_W for layer: 1 
[05/18 21:18:27    113s] (I)       Reading via VIA34_HH_2cut_alt_E for layer: 2 
[05/18 21:18:27    113s] (I)       Reading via VIA45_HH_2cut_alt_E for layer: 3 
[05/18 21:18:27    113s] (I)       Reading via VIA56_HH_2cut_N for layer: 4 
[05/18 21:18:27    113s] (I)       build grid graph start
[05/18 21:18:27    113s] (I)       build grid graph end
[05/18 21:18:27    113s] (I)       Model blockage into capacity
[05/18 21:18:27    113s] (I)       Read numBlocks=36279  numPreroutedWires=0  numCapScreens=0
[05/18 21:18:27    113s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/18 21:18:27    113s] (I)       blocked area on Layer2 : 798930300000  (43.84%)
[05/18 21:18:27    113s] (I)       blocked area on Layer3 : 799094332400  (43.85%)
[05/18 21:18:27    113s] (I)       blocked area on Layer4 : 963423068000  (52.87%)
[05/18 21:18:27    113s] (I)       blocked area on Layer5 : 917253193200  (50.33%)
[05/18 21:18:27    113s] (I)       blocked area on Layer6 : 855220087200  (46.93%)
[05/18 21:18:27    113s] (I)       Modeling time = 0.050 seconds
[05/18 21:18:27    113s] 
[05/18 21:18:27    113s] (I)       Moved 0 terms for better access 
[05/18 21:18:27    113s] (I)       Number of ignored nets = 0
[05/18 21:18:27    113s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/18 21:18:27    113s] (I)       Number of clock nets = 0.  Ignored: No
[05/18 21:18:27    113s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/18 21:18:27    113s] (I)       Number of special nets = 0.  Ignored: Yes
[05/18 21:18:27    113s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/18 21:18:27    113s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/18 21:18:27    113s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/18 21:18:27    113s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/18 21:18:27    113s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/18 21:18:27    113s] (I)       Constructing bin map
[05/18 21:18:27    113s] (I)       Initialize bin information with width=10080 height=10080
[05/18 21:18:27    113s] (I)       Done constructing bin map
[05/18 21:18:27    113s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1268.5 MB
[05/18 21:18:27    113s] (I)       Ndr track 0 does not exist
[05/18 21:18:27    113s] (I)       Layer1  viaCost=300.00
[05/18 21:18:27    113s] (I)       Layer2  viaCost=100.00
[05/18 21:18:27    113s] (I)       Layer3  viaCost=100.00
[05/18 21:18:27    113s] (I)       Layer4  viaCost=100.00
[05/18 21:18:27    113s] (I)       Layer5  viaCost=100.00
[05/18 21:18:27    113s] (I)       ---------------------Grid Graph Info--------------------
[05/18 21:18:27    113s] (I)       routing area        :  (0, 0) - (1349740, 1350160)
[05/18 21:18:27    113s] (I)       core area           :  (220100, 220200) - (1129640, 1127400)
[05/18 21:18:27    113s] (I)       Site Width          :   620  (dbu)
[05/18 21:18:27    113s] (I)       Row Height          :  5040  (dbu)
[05/18 21:18:27    113s] (I)       GCell Width         :  5040  (dbu)
[05/18 21:18:27    113s] (I)       GCell Height        :  5040  (dbu)
[05/18 21:18:27    113s] (I)       grid                :   268   268     6
[05/18 21:18:27    113s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[05/18 21:18:27    113s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[05/18 21:18:27    113s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/18 21:18:27    113s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/18 21:18:27    113s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/18 21:18:27    113s] (I)       First Track Coord   :     0   310   400   310   400  2170
[05/18 21:18:27    113s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/18 21:18:27    113s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/18 21:18:27    113s] (I)       Num of masks        :     1     1     1     1     1     1
[05/18 21:18:27    113s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/18 21:18:27    113s] (I)       --------------------------------------------------------
[05/18 21:18:27    113s] 
[05/18 21:18:27    113s] [NR-eGR] ============ Routing rule table ============
[05/18 21:18:27    113s] [NR-eGR] Rule id 0. Nets 0 
[05/18 21:18:27    113s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/18 21:18:27    113s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/18 21:18:27    113s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:18:27    113s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:18:27    113s] [NR-eGR] ========================================
[05/18 21:18:27    113s] [NR-eGR] 
[05/18 21:18:27    113s] (I)       After initializing earlyGlobalRoute syMemory usage = 1271.4 MB
[05/18 21:18:27    113s] (I)       Loading and dumping file time : 0.11 seconds
[05/18 21:18:27    113s] (I)       total 2D Cap : 1498695 = (748562 H, 750133 V)
[05/18 21:18:27    113s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/18 21:18:27    113s] Updating RC grid for preRoute extraction ...
[05/18 21:18:27    113s] Initializing multi-corner capacitance tables ... 
[05/18 21:18:27    113s] Initializing multi-corner resistance tables ...
[05/18 21:18:27    113s] AAE_INFO: Cdb files are: 
[05/18 21:18:27    113s]  	/home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/DBS/place.dat/libs/mmmc/u18_ss.cdb
[05/18 21:18:27    113s] 	/home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/DBS/place.dat/libs/mmmc/u18_ff.cdb
[05/18 21:18:27    113s]  
[05/18 21:18:27    113s] Start AAE Lib Loading. (MEM=1271.39)
[05/18 21:18:36    114s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/18 21:18:36    114s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/18 21:18:36    114s] End AAE Lib Loading. (MEM=1494.14 CPU=0:00:01.4 Real=0:00:09.0)
[05/18 21:18:36    114s] End AAE Lib Interpolated Model. (MEM=1494.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:18:36    114s]   Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 0 of 7 cells
[05/18 21:18:36    114s] Original list had 7 cells:
[05/18 21:18:36    114s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[05/18 21:18:36    114s] Library trimming was not able to trim any cells:
[05/18 21:18:36    114s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[05/18 21:18:36    114s]   For power domain auto-default:
[05/18 21:18:36    114s]     Buffers:     
[05/18 21:18:36    114s]     Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[05/18 21:18:36    114s]     Clock gates: GCKETF GCKETT GCKETP GCKETN 
[05/18 21:18:36    114s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 902445.831um^2
[05/18 21:18:36    114s]   Top Routing info:
[05/18 21:18:36    114s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[05/18 21:18:36    114s]     Unshielded; Mask Constraint: 0; Source: route_type.
[05/18 21:18:36    114s]   Trunk Routing info:
[05/18 21:18:36    114s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[05/18 21:18:36    114s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/18 21:18:36    114s]   Leaf Routing info:
[05/18 21:18:36    114s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[05/18 21:18:36    114s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/18 21:18:36    114s]   For timing_corner DC_max:setup, late:
[05/18 21:18:36    114s]     Slew time target (leaf):    0.222ns
[05/18 21:18:36    114s]     Slew time target (trunk):   0.222ns
[05/18 21:18:36    114s]     Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
[05/18 21:18:36    114s]     Buffer unit delay for power domain auto-default:   0.134ns
[05/18 21:18:36    114s]     Buffer max distance for power domain auto-default: 862.222um
[05/18 21:18:36    114s]   Fastest wire driving cells and distances for power domain auto-default:
[05/18 21:18:36    115s]     Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=862.222um, saturatedSlew=0.200ns, speed=6379.741um per ns, cellArea=57.986um^2 per 1000um}
[05/18 21:18:36    115s]     Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=426.350um, saturatedSlew=0.203ns, speed=1646.139um per ns, cellArea=183.230um^2 per 1000um}
[05/18 21:18:37    115s] Library Trimming done.
[05/18 21:18:37    115s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk_i, which drives the root of clock_tree clk_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] Logic Sizing Table:
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] ----------------------------------------------------------
[05/18 21:18:37    115s] Cell    Instance count    Source    Eligible library cells
[05/18 21:18:37    115s] ----------------------------------------------------------
[05/18 21:18:37    115s]   (empty table)
[05/18 21:18:37    115s] ----------------------------------------------------------
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] Clock tree clk_i has 1 cts_max_fanout violation.
[05/18 21:18:37    115s] Clock tree balancer configuration for skew_group clk_i/func_mode:
[05/18 21:18:37    115s]   Sources:                     pin clk_i
[05/18 21:18:37    115s]   Total number of sinks:       3319
[05/18 21:18:37    115s]   Delay constrained sinks:     3318
[05/18 21:18:37    115s]   Non-leaf sinks:              0
[05/18 21:18:37    115s]   Ignore pins:                 0
[05/18 21:18:37    115s]  Timing corner DC_max:setup.late:
[05/18 21:18:37    115s]   Skew target:                 0.134ns
[05/18 21:18:37    115s]   Insertion delay target:      1.000ns
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] Clock Tree Violations Report
[05/18 21:18:37    115s] ============================
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[05/18 21:18:37    115s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[05/18 21:18:37    115s] Consider reviewing your design and relaunching CCOpt.
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] Max Fanout Violations
[05/18 21:18:37    115s] ---------------------
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] Node the root driver for clock_tree clk_i at (195.900,1348.660), in power domain auto-default, which drives a net clk_i which has internal don't touch reasons: {is_pad_net}, has 3319 fanout.
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/18 21:18:37    115s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/18 21:18:37    115s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/18 21:18:37    115s] Primary reporting skew group is skew_group clk_i/func_mode with 3319 clock sinks.
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] Via Selection for Estimated Routes (rule default):
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] -----------------------------------------------------------------------
[05/18 21:18:37    115s] Layer    Via Cell               Res.     Cap.     RC       Top of Stack
[05/18 21:18:37    115s] Range                           (Ohm)    (fF)     (fs)     Only
[05/18 21:18:37    115s] -----------------------------------------------------------------------
[05/18 21:18:37    115s] M1-M2    VIA12_VV               6.500    0.038    0.245    false
[05/18 21:18:37    115s] M2-M3    VIA23_VH               6.500    0.031    0.201    false
[05/18 21:18:37    115s] M2-M3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
[05/18 21:18:37    115s] M3-M4    VIA34_VH               6.500    0.031    0.201    false
[05/18 21:18:37    115s] M3-M4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
[05/18 21:18:37    115s] M4-M5    VIA45_VH               6.500    0.031    0.201    false
[05/18 21:18:37    115s] M4-M5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
[05/18 21:18:37    115s] M5-M6    VIA56_HH               6.500    0.067    0.438    false
[05/18 21:18:37    115s] M5-M6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
[05/18 21:18:37    115s] -----------------------------------------------------------------------
[05/18 21:18:37    115s] 
[05/18 21:18:37    115s] No ideal or dont_touch nets found in the clock tree
[05/18 21:18:37    115s] Validating CTS configuration done. (took cpu=0:00:03.0 real=0:00:09.7)
[05/18 21:18:37    115s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/18 21:18:37    115s] No exclusion drivers are needed.
[05/18 21:18:37    115s] Adding driver cell for primary IO roots...
[05/18 21:18:37    115s] **WARN: (IMPCCOPT-1397):	CCOpt will not add a driver cell for clock tree clk_i because the root output net clk_i is marked dont_touch.
[05/18 21:18:37    115s] Maximizing clock DAG abstraction...
[05/18 21:18:37    115s] Maximizing clock DAG abstraction done.
[05/18 21:18:37    115s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.0 real=0:00:10.7)
[05/18 21:18:37    115s] Synthesizing clock trees...
[05/18 21:18:37    115s]   Preparing To Balance...
[05/18 21:18:37    115s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:37    116s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:37    116s]   Merging duplicate siblings in DAG...
[05/18 21:18:37    116s]     Clock DAG stats before merging:
[05/18 21:18:37    116s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:37    116s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:37    116s]     Resynthesising clock tree into netlist...
[05/18 21:18:37    116s]       Reset timing graph...
[05/18 21:18:37    116s] Ignoring AAE DB Resetting ...
[05/18 21:18:37    116s]       Reset timing graph done.
[05/18 21:18:37    116s]     Resynthesising clock tree into netlist done.
[05/18 21:18:37    116s]     
[05/18 21:18:37    116s]     Disconnecting clock tree from netlist...
[05/18 21:18:37    116s]     Disconnecting clock tree from netlist done.
[05/18 21:18:37    116s]   Merging duplicate siblings in DAG done.
[05/18 21:18:37    116s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:37    116s]   CCOpt::Phase::Construction...
[05/18 21:18:37    116s]   Stage::Clustering...
[05/18 21:18:37    116s]   Clustering...
[05/18 21:18:37    116s]     Initialize for clustering...
[05/18 21:18:37    116s]     Clock DAG stats before clustering:
[05/18 21:18:37    116s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:37    116s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:37    116s]     Computing max distances from locked parents...
[05/18 21:18:37    116s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/18 21:18:37    116s]     Computing max distances from locked parents done.
[05/18 21:18:37    116s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:18:37    116s]     Bottom-up phase...
[05/18 21:18:37    116s]     Clustering clock_tree clk_i...
[05/18 21:18:37    116s] End AAE Lib Interpolated Model. (MEM=1618.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:18:37    116s]     Clustering clock_tree clk_i done.
[05/18 21:18:37    116s]     Clock DAG stats after bottom-up phase:
[05/18 21:18:37    116s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:37    116s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:37    116s]     Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/18 21:18:37    116s]     Legalizing clock trees...
[05/18 21:18:37    116s]     Resynthesising clock tree into netlist...
[05/18 21:18:37    116s]       Reset timing graph...
[05/18 21:18:37    116s] Ignoring AAE DB Resetting ...
[05/18 21:18:37    116s]       Reset timing graph done.
[05/18 21:18:37    116s]     Resynthesising clock tree into netlist done.
[05/18 21:18:37    116s]     Commiting net attributes....
[05/18 21:18:37    116s]     Commiting net attributes. done.
[05/18 21:18:37    116s]     Leaving CCOpt scope - ClockRefiner...
[05/18 21:18:37    116s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:37    116s]     Performing a single pass refine place with FGC disabled for datapath.
[05/18 21:18:37    116s] *** Starting refinePlace (0:01:57 mem=1618.1M) ***
[05/18 21:18:38    116s] Total net bbox length = 8.629e+05 (4.389e+05 4.240e+05) (ext = 1.849e+04)
[05/18 21:18:38    116s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:18:38    116s] Starting refinePlace ...
[05/18 21:18:38    116s] default core: bins with density >  0.75 =    0 % ( 0 / 342 )
[05/18 21:18:38    116s] Density distribution unevenness ratio = 4.836%
[05/18 21:18:38    116s]   Spread Effort: high, standalone mode, useDDP on.
[05/18 21:18:38    116s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1618.1MB) @(0:01:57 - 0:01:57).
[05/18 21:18:38    116s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:18:38    116s] wireLenOptFixPriorityInst 3318 inst fixed
[05/18 21:18:38    116s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:18:38    116s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1618.1MB) @(0:01:57 - 0:01:57).
[05/18 21:18:38    116s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:18:38    116s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1618.1MB
[05/18 21:18:38    116s] Statistics of distance of Instance movement in refine placement:
[05/18 21:18:38    116s]   maximum (X+Y) =         0.00 um
[05/18 21:18:38    116s]   mean    (X+Y) =         0.00 um
[05/18 21:18:38    116s] Summary Report:
[05/18 21:18:38    116s] Instances move: 0 (out of 18173 movable)
[05/18 21:18:38    116s] Instances flipped: 0
[05/18 21:18:38    116s] Mean displacement: 0.00 um
[05/18 21:18:38    116s] Max displacement: 0.00 um 
[05/18 21:18:38    116s] Total instances moved : 0
[05/18 21:18:38    117s] Total net bbox length = 8.629e+05 (4.389e+05 4.240e+05) (ext = 1.849e+04)
[05/18 21:18:38    117s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1618.1MB
[05/18 21:18:38    117s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1618.1MB) @(0:01:57 - 0:01:57).
[05/18 21:18:38    117s] *** Finished refinePlace (0:01:57 mem=1618.1M) ***
[05/18 21:18:38    117s]     Moved 0 and flipped 0 of 3319 clock instance(s) during refinement.
[05/18 21:18:38    117s]     The largest move was 0 microns for .
[05/18 21:18:38    117s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[05/18 21:18:38    117s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/18 21:18:38    117s] Moved 0 and flipped 0 of 3319 clock sinks during refinement.
[05/18 21:18:38    117s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/18 21:18:38    117s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:38    117s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/18 21:18:38    117s]     Disconnecting clock tree from netlist...
[05/18 21:18:38    117s]     Disconnecting clock tree from netlist done.
[05/18 21:18:38    117s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:38    117s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:38    117s] End AAE Lib Interpolated Model. (MEM=1618.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:18:38    117s]     
[05/18 21:18:38    117s]     Clock tree legalization - Histogram:
[05/18 21:18:38    117s]     ====================================
[05/18 21:18:38    117s]     
[05/18 21:18:38    117s]     --------------------------------
[05/18 21:18:38    117s]     Movement (um)    Number of cells
[05/18 21:18:38    117s]     --------------------------------
[05/18 21:18:38    117s]       (empty table)
[05/18 21:18:38    117s]     --------------------------------
[05/18 21:18:38    117s]     
[05/18 21:18:38    117s]     
[05/18 21:18:38    117s]     Clock tree legalization - There are no Movements:
[05/18 21:18:38    117s]     =================================================
[05/18 21:18:38    117s]     
[05/18 21:18:38    117s]     ---------------------------------------------
[05/18 21:18:38    117s]     Movement (um)    Desired     Achieved    Node
[05/18 21:18:38    117s]                      location    location    
[05/18 21:18:38    117s]     ---------------------------------------------
[05/18 21:18:38    117s]       (empty table)
[05/18 21:18:38    117s]     ---------------------------------------------
[05/18 21:18:38    117s]     
[05/18 21:18:38    117s]     Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/18 21:18:38    117s]     Clock DAG stats after 'Clustering':
[05/18 21:18:38    117s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:38    117s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:38    117s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:38    117s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:38    117s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:38    117s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:38    117s]     Clock DAG net violations after 'Clustering':
[05/18 21:18:38    117s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:38    117s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/18 21:18:38    117s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:38    117s]     Primary reporting skew group after 'Clustering':
[05/18 21:18:38    117s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:38    117s]     Skew group summary after 'Clustering':
[05/18 21:18:38    117s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:38    117s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:38    117s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:38    117s]   Clustering done. (took cpu=0:00:01.5 real=0:00:01.5)
[05/18 21:18:38    117s]   
[05/18 21:18:38    117s]   Post-Clustering Statistics Report
[05/18 21:18:38    117s]   =================================
[05/18 21:18:38    117s]   
[05/18 21:18:38    117s]   Fanout Statistics:
[05/18 21:18:38    117s]   
[05/18 21:18:38    117s]   ------------------------------------------------------------------------------
[05/18 21:18:38    117s]   Net Type    Count    Mean        Min.      Max.      Std. Dev.    Fanout
[05/18 21:18:38    117s]                        Fanout      Fanout    Fanout    Fanout       Distribution
[05/18 21:18:38    117s]   ------------------------------------------------------------------------------
[05/18 21:18:38    117s]   Trunk         1         1.000        1         1       0.000      {1 <= 2}
[05/18 21:18:38    117s]   Leaf          1      3319.000     3319      3319       0.000      {1 <= 3320}
[05/18 21:18:38    117s]   ------------------------------------------------------------------------------
[05/18 21:18:38    117s]   
[05/18 21:18:38    117s]   Clustering Failure Statistics:
[05/18 21:18:38    117s]   
[05/18 21:18:38    117s]   --------------------------------
[05/18 21:18:38    117s]   Net Type    Clusters    Clusters
[05/18 21:18:38    117s]               Tried       Failed
[05/18 21:18:38    117s]   --------------------------------
[05/18 21:18:38    117s]     (empty table)
[05/18 21:18:38    117s]   --------------------------------
[05/18 21:18:38    117s]   
[05/18 21:18:38    117s]   
[05/18 21:18:38    117s]   Update congestion based capacitance...
[05/18 21:18:38    117s]   Resynthesising clock tree into netlist...
[05/18 21:18:38    117s]     Reset timing graph...
[05/18 21:18:38    117s] Ignoring AAE DB Resetting ...
[05/18 21:18:38    117s]     Reset timing graph done.
[05/18 21:18:38    117s]   Resynthesising clock tree into netlist done.
[05/18 21:18:38    117s]   Updating congestion map to accurately time the clock tree...
[05/18 21:18:38    117s]     Routing unrouted datapath nets connected to clock instances...
[05/18 21:18:38    117s]       Routed 3320 unrouted datapath nets connected to clock instances
[05/18 21:18:38    117s]     Routing unrouted datapath nets connected to clock instances done.
[05/18 21:18:38    117s]     Leaving CCOpt scope - extractRC...
[05/18 21:18:38    117s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/18 21:18:38    117s] Extraction called for design 'CPU' of instances=18518 and nets=20565 using extraction engine 'preRoute' .
[05/18 21:18:38    117s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/18 21:18:38    117s] Type 'man IMPEXT-3530' for more detail.
[05/18 21:18:38    117s] PreRoute RC Extraction called for design CPU.
[05/18 21:18:38    117s] RC Extraction called in multi-corner(2) mode.
[05/18 21:18:38    117s] RCMode: PreRoute
[05/18 21:18:38    117s]       RC Corner Indexes            0       1   
[05/18 21:18:38    117s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/18 21:18:38    117s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/18 21:18:38    117s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/18 21:18:38    117s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/18 21:18:38    117s] Shrink Factor                : 1.00000
[05/18 21:18:38    117s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/18 21:18:38    117s] Using capacitance table file ...
[05/18 21:18:38    117s] Updating RC grid for preRoute extraction ...
[05/18 21:18:38    117s] Initializing multi-corner capacitance tables ... 
[05/18 21:18:38    117s] Initializing multi-corner resistance tables ...
[05/18 21:18:39    117s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1545.094M)
[05/18 21:18:39    117s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/18 21:18:39    117s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:39    117s]   Updating congestion map to accurately time the clock tree done.
[05/18 21:18:39    117s]   Disconnecting clock tree from netlist...
[05/18 21:18:39    117s]   Disconnecting clock tree from netlist done.
[05/18 21:18:39    117s] End AAE Lib Interpolated Model. (MEM=1545.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:18:39    117s]   Clock DAG stats After congestion update:
[05/18 21:18:39    117s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:39    117s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:39    117s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:39    117s]     sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:39    117s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:39    117s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:39    117s]   Clock DAG net violations After congestion update:
[05/18 21:18:39    117s]     Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:39    117s]   Clock DAG primary half-corner transition distribution After congestion update:
[05/18 21:18:39    117s]     Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:39    117s]   Primary reporting skew group After congestion update:
[05/18 21:18:39    117s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:39    117s]   Skew group summary After congestion update:
[05/18 21:18:39    117s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:39    118s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:39    118s]   Update congestion based capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/18 21:18:39    118s]   Stage::Clustering done. (took cpu=0:00:01.9 real=0:00:01.9)
[05/18 21:18:39    118s]   Stage::DRV Fixing...
[05/18 21:18:39    118s]   Fixing clock tree slew time and max cap violations...
[05/18 21:18:39    118s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:18:39    118s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/18 21:18:39    118s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:39    118s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:39    118s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:39    118s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:39    118s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:39    118s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:39    118s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[05/18 21:18:39    118s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:39    118s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/18 21:18:39    118s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:39    118s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[05/18 21:18:39    118s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:39    118s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/18 21:18:39    118s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:39    118s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:39    118s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:39    118s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:39    118s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/18 21:18:39    118s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:18:39    118s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/18 21:18:39    118s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:39    118s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:39    118s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:39    118s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:39    118s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:39    118s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:39    118s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/18 21:18:39    118s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:39    118s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/18 21:18:39    118s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:39    118s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/18 21:18:39    118s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:39    118s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/18 21:18:39    118s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:39    118s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:39    118s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:39    118s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:39    118s]   Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/18 21:18:39    118s]   Stage::Insertion Delay Reduction...
[05/18 21:18:39    118s]   Removing unnecessary root buffering...
[05/18 21:18:39    118s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/18 21:18:39    118s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:39    118s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:39    118s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:39    118s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:39    118s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:39    118s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:39    118s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[05/18 21:18:39    118s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:39    118s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/18 21:18:39    118s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:39    118s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[05/18 21:18:39    118s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:39    118s]     Skew group summary after 'Removing unnecessary root buffering':
[05/18 21:18:39    118s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:39    118s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:39    118s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:39    118s]   Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:39    118s]   Removing unconstrained drivers...
[05/18 21:18:39    118s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/18 21:18:39    118s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:39    118s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:39    118s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:39    118s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:39    118s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:39    118s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:39    118s]     Clock DAG net violations after 'Removing unconstrained drivers':
[05/18 21:18:39    118s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:39    118s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/18 21:18:39    118s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:39    118s]     Primary reporting skew group after 'Removing unconstrained drivers':
[05/18 21:18:39    118s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:39    118s]     Skew group summary after 'Removing unconstrained drivers':
[05/18 21:18:39    118s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:39    118s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:39    118s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:39    118s]   Removing unconstrained drivers done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:39    118s]   Reducing insertion delay 1...
[05/18 21:18:40    118s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/18 21:18:40    118s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:40    118s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:40    118s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:40    118s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:40    118s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:40    118s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:40    118s]     Clock DAG net violations after 'Reducing insertion delay 1':
[05/18 21:18:40    118s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:40    118s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/18 21:18:40    118s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:40    118s]     Primary reporting skew group after 'Reducing insertion delay 1':
[05/18 21:18:40    118s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:40    118s]     Skew group summary after 'Reducing insertion delay 1':
[05/18 21:18:40    118s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:40    118s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:40    118s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:40    118s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:40    118s]   Removing longest path buffering...
[05/18 21:18:40    118s]     Clock DAG stats after 'Removing longest path buffering':
[05/18 21:18:40    118s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:40    118s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:40    118s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:40    118s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:40    118s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:40    118s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:40    118s]     Clock DAG net violations after 'Removing longest path buffering':
[05/18 21:18:40    118s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:40    118s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/18 21:18:40    118s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:40    118s]     Primary reporting skew group after 'Removing longest path buffering':
[05/18 21:18:40    118s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:40    119s]     Skew group summary after 'Removing longest path buffering':
[05/18 21:18:40    119s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:40    119s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:40    119s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:40    119s]   Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:40    119s]   Reducing insertion delay 2...
[05/18 21:18:40    119s] Path optimization required 0 stage delay updates 
[05/18 21:18:40    119s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/18 21:18:40    119s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:40    119s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:40    119s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:40    119s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:40    119s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:40    119s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:40    119s]     Clock DAG net violations after 'Reducing insertion delay 2':
[05/18 21:18:40    119s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:40    119s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/18 21:18:40    119s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:40    119s]     Primary reporting skew group after 'Reducing insertion delay 2':
[05/18 21:18:40    119s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:40    119s]     Skew group summary after 'Reducing insertion delay 2':
[05/18 21:18:40    119s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:40    119s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:40    119s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:40    119s]   Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:40    119s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.8 real=0:00:00.9)
[05/18 21:18:40    119s]   CCOpt::Phase::Construction done. (took cpu=0:00:03.1 real=0:00:03.1)
[05/18 21:18:40    119s]   CCOpt::Phase::Implementation...
[05/18 21:18:40    119s]   Stage::Reducing Power...
[05/18 21:18:40    119s]   Improving clock tree routing...
[05/18 21:18:40    119s]     Iteration 1...
[05/18 21:18:40    119s]     Iteration 1 done.
[05/18 21:18:40    119s]     Clock DAG stats after 'Improving clock tree routing':
[05/18 21:18:40    119s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:40    119s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:40    119s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:40    119s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:40    119s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:40    119s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:40    119s]     Clock DAG net violations after 'Improving clock tree routing':
[05/18 21:18:40    119s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:40    119s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/18 21:18:40    119s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:40    119s]     Primary reporting skew group after 'Improving clock tree routing':
[05/18 21:18:40    119s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:40    119s]     Skew group summary after 'Improving clock tree routing':
[05/18 21:18:40    119s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:40    119s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:40    119s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:40    119s]   Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:40    119s]   Reducing clock tree power 1...
[05/18 21:18:40    119s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:18:40    119s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/18 21:18:40    119s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:40    119s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:40    119s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:40    119s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:40    119s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:40    119s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:40    119s]     Clock DAG net violations after 'Reducing clock tree power 1':
[05/18 21:18:40    119s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:40    119s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/18 21:18:40    119s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:40    119s]     Primary reporting skew group after 'Reducing clock tree power 1':
[05/18 21:18:40    119s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:40    119s]     Skew group summary after 'Reducing clock tree power 1':
[05/18 21:18:40    119s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:40    119s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:40    119s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:40    119s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:40    119s]   Reducing clock tree power 2...
[05/18 21:18:40    119s] Path optimization required 0 stage delay updates 
[05/18 21:18:40    119s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/18 21:18:40    119s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:40    119s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:40    119s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:40    119s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:40    119s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:40    119s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:40    119s]     Clock DAG net violations after 'Reducing clock tree power 2':
[05/18 21:18:40    119s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:40    119s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/18 21:18:40    119s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:40    119s]     Primary reporting skew group after 'Reducing clock tree power 2':
[05/18 21:18:40    119s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:40    119s]     Skew group summary after 'Reducing clock tree power 2':
[05/18 21:18:40    119s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:41    119s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:41    119s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:41    119s]   Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:41    119s]   Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/18 21:18:41    119s]   Stage::Balancing...
[05/18 21:18:41    119s]   Approximately balancing fragments step...
[05/18 21:18:41    119s]     Resolve constraints - Approximately balancing fragments...
[05/18 21:18:41    119s]     Resolving skew group constraints...
[05/18 21:18:41    119s]       Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 24 variables and 52 constraints; tolerance 1
[05/18 21:18:41    120s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk_i/func_mode from 0.932ns to 0.000ns.
[05/18 21:18:41    120s]     Resolving skew group constraints done.
[05/18 21:18:41    120s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/18 21:18:41    120s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/18 21:18:41    120s]     Running the trial balancer to estimate the amount of delay to be added in Balancing...
[05/18 21:18:41    120s]       Estimated delay to be added in balancing: 0.000ns
[05/18 21:18:41    120s]     Running the trial balancer to estimate the amount of delay to be added in Balancing done.
[05/18 21:18:41    120s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:18:41    120s]     Approximately balancing fragments...
[05/18 21:18:41    120s]       Moving gates to improve sub-tree skew...
[05/18 21:18:41    120s]         Tried: 2 Succeeded: 0
[05/18 21:18:41    120s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/18 21:18:41    120s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:41    120s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:41    120s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:41    120s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:41    120s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:41    120s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:41    120s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[05/18 21:18:41    120s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:41    120s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/18 21:18:41    120s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:41    120s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:41    120s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:41    120s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:18:41    120s]       Approximately balancing fragments bottom up...
[05/18 21:18:41    120s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:18:41    120s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/18 21:18:41    120s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:41    120s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:41    120s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:41    120s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:41    120s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:41    120s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:41    120s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[05/18 21:18:41    120s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:41    120s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/18 21:18:41    120s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:41    120s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:41    120s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:41    120s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:18:41    120s]       Approximately balancing fragments, wire and cell delays...
[05/18 21:18:41    120s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/18 21:18:41    120s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/18 21:18:41    120s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:41    120s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:41    120s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:41    120s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:41    120s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:41    120s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:41    120s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/18 21:18:41    120s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:41    120s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/18 21:18:41    120s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:41    120s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/18 21:18:41    120s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:18:41    120s]     Approximately balancing fragments done.
[05/18 21:18:41    120s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/18 21:18:41    120s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:41    120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:41    120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:41    120s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:41    120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:41    120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:41    120s]     Clock DAG net violations after 'Approximately balancing fragments step':
[05/18 21:18:41    120s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:41    120s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/18 21:18:41    120s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:41    120s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:41    120s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:41    120s]   Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/18 21:18:41    120s]   Clock DAG stats after Approximately balancing fragments:
[05/18 21:18:41    120s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:41    120s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:41    120s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:41    120s]     sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:41    120s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:41    120s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:41    120s]   Clock DAG net violations after Approximately balancing fragments:
[05/18 21:18:41    120s]     Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:41    120s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/18 21:18:41    120s]     Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:41    120s]   Primary reporting skew group after Approximately balancing fragments:
[05/18 21:18:41    120s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:41    120s]   Skew group summary after Approximately balancing fragments:
[05/18 21:18:41    120s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:41    120s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:41    120s]   Improving fragments clock skew...
[05/18 21:18:41    120s]     Clock DAG stats after 'Improving fragments clock skew':
[05/18 21:18:41    120s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:41    120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:41    120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:41    120s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:41    120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:41    120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:41    120s]     Clock DAG net violations after 'Improving fragments clock skew':
[05/18 21:18:41    120s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:41    120s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/18 21:18:41    120s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:41    120s]     Primary reporting skew group after 'Improving fragments clock skew':
[05/18 21:18:41    120s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:41    120s]     Skew group summary after 'Improving fragments clock skew':
[05/18 21:18:41    120s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:42    120s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:42    120s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:42    120s]   Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:42    120s]   Approximately balancing step...
[05/18 21:18:42    120s]     Resolve constraints - Approximately balancing...
[05/18 21:18:42    120s]     Resolving skew group constraints...
[05/18 21:18:42    120s]       Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 24 variables and 52 constraints; tolerance 1
[05/18 21:18:42    120s]     Resolving skew group constraints done.
[05/18 21:18:42    120s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:18:42    120s]     Approximately balancing...
[05/18 21:18:42    120s]       Approximately balancing, wire and cell delays...
[05/18 21:18:42    120s]       Approximately balancing, wire and cell delays, iteration 1...
[05/18 21:18:42    120s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/18 21:18:42    120s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:42    120s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:42    120s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:42    120s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:42    120s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:42    120s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:42    120s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[05/18 21:18:42    120s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:42    120s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/18 21:18:42    120s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:42    120s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/18 21:18:42    120s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:18:42    120s]     Approximately balancing done.
[05/18 21:18:42    120s]     Clock DAG stats after 'Approximately balancing step':
[05/18 21:18:42    120s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:42    120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:42    120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:42    120s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:42    120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:42    120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:42    120s]     Clock DAG net violations after 'Approximately balancing step':
[05/18 21:18:42    120s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:42    120s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/18 21:18:42    120s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:42    121s]     Primary reporting skew group after 'Approximately balancing step':
[05/18 21:18:42    121s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:42    121s]     Skew group summary after 'Approximately balancing step':
[05/18 21:18:42    121s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:42    121s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:42    121s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:42    121s]   Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/18 21:18:42    121s]   Fixing clock tree overload...
[05/18 21:18:42    121s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:18:42    121s]     Clock DAG stats after 'Fixing clock tree overload':
[05/18 21:18:42    121s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:42    121s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:42    121s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:42    121s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:42    121s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:42    121s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:42    121s]     Clock DAG net violations after 'Fixing clock tree overload':
[05/18 21:18:42    121s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:42    121s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/18 21:18:42    121s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:42    121s]     Primary reporting skew group after 'Fixing clock tree overload':
[05/18 21:18:42    121s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:42    121s]     Skew group summary after 'Fixing clock tree overload':
[05/18 21:18:42    121s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:42    121s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:42    121s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:42    121s]   Fixing clock tree overload done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:42    121s]   Approximately balancing paths...
[05/18 21:18:42    121s]     Added 0 buffers.
[05/18 21:18:42    121s]     Clock DAG stats after 'Approximately balancing paths':
[05/18 21:18:42    121s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:42    121s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:42    121s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:42    121s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:42    121s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:42    121s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:42    121s]     Clock DAG net violations after 'Approximately balancing paths':
[05/18 21:18:42    121s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:42    121s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/18 21:18:42    121s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:42    121s]     Primary reporting skew group after 'Approximately balancing paths':
[05/18 21:18:42    121s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:42    121s]     Skew group summary after 'Approximately balancing paths':
[05/18 21:18:42    121s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:42    121s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:42    121s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:42    121s]   Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:42    121s]   Stage::Balancing done. (took cpu=0:00:01.7 real=0:00:01.7)
[05/18 21:18:42    121s]   Stage::Polishing...
[05/18 21:18:42    121s]   Resynthesising clock tree into netlist...
[05/18 21:18:42    121s]     Reset timing graph...
[05/18 21:18:42    121s] Ignoring AAE DB Resetting ...
[05/18 21:18:42    121s]     Reset timing graph done.
[05/18 21:18:42    121s]   Resynthesising clock tree into netlist done.
[05/18 21:18:42    121s]   Updating congestion map to accurately time the clock tree...
[05/18 21:18:42    121s]     Routing unrouted datapath nets connected to clock instances...
[05/18 21:18:42    121s]       Routed 3320 unrouted datapath nets connected to clock instances
[05/18 21:18:42    121s]     Routing unrouted datapath nets connected to clock instances done.
[05/18 21:18:42    121s]     Leaving CCOpt scope - extractRC...
[05/18 21:18:42    121s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/18 21:18:42    121s] Extraction called for design 'CPU' of instances=18518 and nets=20565 using extraction engine 'preRoute' .
[05/18 21:18:42    121s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/18 21:18:42    121s] Type 'man IMPEXT-3530' for more detail.
[05/18 21:18:42    121s] PreRoute RC Extraction called for design CPU.
[05/18 21:18:42    121s] RC Extraction called in multi-corner(2) mode.
[05/18 21:18:42    121s] RCMode: PreRoute
[05/18 21:18:42    121s]       RC Corner Indexes            0       1   
[05/18 21:18:42    121s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/18 21:18:42    121s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/18 21:18:42    121s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/18 21:18:42    121s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/18 21:18:42    121s] Shrink Factor                : 1.00000
[05/18 21:18:42    121s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/18 21:18:42    121s] Using capacitance table file ...
[05/18 21:18:42    121s] Updating RC grid for preRoute extraction ...
[05/18 21:18:42    121s] Initializing multi-corner capacitance tables ... 
[05/18 21:18:42    121s] Initializing multi-corner resistance tables ...
[05/18 21:18:42    121s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1545.094M)
[05/18 21:18:42    121s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/18 21:18:42    121s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:42    121s]   Updating congestion map to accurately time the clock tree done.
[05/18 21:18:42    121s]   Disconnecting clock tree from netlist...
[05/18 21:18:42    121s]   Disconnecting clock tree from netlist done.
[05/18 21:18:42    121s] End AAE Lib Interpolated Model. (MEM=1545.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:18:42    121s]   Clock DAG stats After congestion update:
[05/18 21:18:42    121s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:42    121s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:42    121s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:42    121s]     sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:42    121s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:42    121s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:42    121s]   Clock DAG net violations After congestion update:
[05/18 21:18:42    121s]     Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:42    121s]   Clock DAG primary half-corner transition distribution After congestion update:
[05/18 21:18:42    121s]     Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:42    121s]   Primary reporting skew group After congestion update:
[05/18 21:18:42    121s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:43    121s]   Skew group summary After congestion update:
[05/18 21:18:43    121s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:43    121s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:43    121s]   Merging balancing drivers for power...
[05/18 21:18:43    121s]     Tried: 2 Succeeded: 0
[05/18 21:18:43    121s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/18 21:18:43    121s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:43    121s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:43    121s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:43    121s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:43    121s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:43    121s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:43    121s]     Clock DAG net violations after 'Merging balancing drivers for power':
[05/18 21:18:43    121s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:43    121s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/18 21:18:43    121s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:43    121s]     Primary reporting skew group after 'Merging balancing drivers for power':
[05/18 21:18:43    121s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:43    121s]     Skew group summary after 'Merging balancing drivers for power':
[05/18 21:18:43    121s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:43    122s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:43    122s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:43    122s]   Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:43    122s]   Improving clock skew...
[05/18 21:18:43    122s]     Clock DAG stats after 'Improving clock skew':
[05/18 21:18:43    122s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:43    122s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:43    122s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:43    122s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:43    122s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:43    122s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:43    122s]     Clock DAG net violations after 'Improving clock skew':
[05/18 21:18:43    122s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:43    122s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/18 21:18:43    122s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:43    122s]     Primary reporting skew group after 'Improving clock skew':
[05/18 21:18:43    122s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:43    122s]     Skew group summary after 'Improving clock skew':
[05/18 21:18:43    122s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:43    122s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:43    122s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:43    122s]   Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:43    122s]   Reducing clock tree power 3...
[05/18 21:18:43    122s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[05/18 21:18:43    122s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:18:43    122s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/18 21:18:43    122s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:43    122s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:43    122s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:43    122s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:43    122s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:43    122s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:43    122s]     Clock DAG net violations after 'Reducing clock tree power 3':
[05/18 21:18:43    122s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:43    122s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/18 21:18:43    122s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:43    122s]     Primary reporting skew group after 'Reducing clock tree power 3':
[05/18 21:18:43    122s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:43    122s]     Skew group summary after 'Reducing clock tree power 3':
[05/18 21:18:43    122s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:43    122s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:43    122s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:43    122s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:43    122s]   Improving insertion delay...
[05/18 21:18:43    122s]     Clock DAG stats after 'Improving insertion delay':
[05/18 21:18:43    122s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:43    122s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:43    122s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:43    122s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:43    122s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:43    122s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:43    122s]     Clock DAG net violations after 'Improving insertion delay':
[05/18 21:18:43    122s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:43    122s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/18 21:18:43    122s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:43    122s]     Primary reporting skew group after 'Improving insertion delay':
[05/18 21:18:43    122s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:43    122s]     Skew group summary after 'Improving insertion delay':
[05/18 21:18:43    122s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:43    122s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:43    122s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:43    122s]   Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:43    122s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[05/18 21:18:43    122s]   Stage::Polishing done. (took cpu=0:00:01.2 real=0:00:01.2)
[05/18 21:18:43    122s]   Stage::Updating netlist...
[05/18 21:18:43    122s]   Reset timing graph...
[05/18 21:18:43    122s] Ignoring AAE DB Resetting ...
[05/18 21:18:43    122s]   Reset timing graph done.
[05/18 21:18:43    122s]   Setting non-default rules before calling refine place.
[05/18 21:18:43    122s]   Leaving CCOpt scope - ClockRefiner...
[05/18 21:18:43    122s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:43    122s]   Performing Clock Only Refine Place.
[05/18 21:18:43    122s] *** Starting refinePlace (0:02:03 mem=1602.3M) ***
[05/18 21:18:43    122s] Total net bbox length = 8.629e+05 (4.389e+05 4.240e+05) (ext = 1.849e+04)
[05/18 21:18:44    122s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:18:44    122s] Starting refinePlace ...
[05/18 21:18:44    122s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:18:44    122s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1602.3MB
[05/18 21:18:44    122s] Statistics of distance of Instance movement in refine placement:
[05/18 21:18:44    122s]   maximum (X+Y) =         0.00 um
[05/18 21:18:44    122s]   mean    (X+Y) =         0.00 um
[05/18 21:18:44    122s] Summary Report:
[05/18 21:18:44    122s] Instances move: 0 (out of 18173 movable)
[05/18 21:18:44    122s] Instances flipped: 0
[05/18 21:18:44    122s] Mean displacement: 0.00 um
[05/18 21:18:44    122s] Max displacement: 0.00 um 
[05/18 21:18:44    122s] Total instances moved : 0
[05/18 21:18:44    122s] Total net bbox length = 8.629e+05 (4.389e+05 4.240e+05) (ext = 1.849e+04)
[05/18 21:18:44    122s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1602.3MB
[05/18 21:18:44    122s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1602.3MB) @(0:02:03 - 0:02:03).
[05/18 21:18:44    122s] *** Finished refinePlace (0:02:03 mem=1602.3M) ***
[05/18 21:18:44    122s]   Moved 0 and flipped 0 of 3319 clock instance(s) during refinement.
[05/18 21:18:44    122s]   The largest move was 0 microns for .
[05/18 21:18:44    122s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[05/18 21:18:44    122s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/18 21:18:44    122s] Moved 0 and flipped 0 of 3319 clock sinks during refinement.
[05/18 21:18:44    122s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/18 21:18:44    122s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:44    122s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/18 21:18:44    122s]   Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/18 21:18:44    122s]   CCOpt::Phase::Implementation done. (took cpu=0:00:03.7 real=0:00:03.7)
[05/18 21:18:44    122s]   CCOpt::Phase::eGRPC...
[05/18 21:18:44    122s]   Eagl Post Conditioning loop iteration 0...
[05/18 21:18:44    122s]     Clock implementation routing...
[05/18 21:18:44    122s]       Leaving CCOpt scope - Routing Tools...
[05/18 21:18:44    122s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:44    123s] Net route status summary:
[05/18 21:18:44    123s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:18:44    123s]   Non-clock: 20564 (unrouted=1220, trialRouted=19344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:18:44    123s]       Routing using eGR only...
[05/18 21:18:44    123s]         Early Global Route - eGR only step...
[05/18 21:18:44    123s] (::ccopt::eagl_route_clock_nets): There are 1 for routing of which 0 have one or more a fixed wires.
[05/18 21:18:44    123s] NR earlyGlobal start to route leaf nets
[05/18 21:18:44    123s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/18 21:18:44    123s] [PSP]     Started earlyGlobalRoute kernel
[05/18 21:18:44    123s] [PSP]     Initial Peak syMemory usage = 1602.3 MB
[05/18 21:18:44    123s] (I)       Reading DB...
[05/18 21:18:44    123s] (I)       before initializing RouteDB syMemory usage = 1602.3 MB
[05/18 21:18:44    123s] (I)       congestionReportName   : 
[05/18 21:18:44    123s] (I)       layerRangeFor2DCongestion : 
[05/18 21:18:44    123s] (I)       buildTerm2TermWires    : 1
[05/18 21:18:44    123s] (I)       doTrackAssignment      : 1
[05/18 21:18:44    123s] (I)       dumpBookshelfFiles     : 0
[05/18 21:18:44    123s] (I)       numThreads             : 1
[05/18 21:18:44    123s] (I)       bufferingAwareRouting  : false
[05/18 21:18:44    123s] [NR-eGR] honorMsvRouteConstraint: false
[05/18 21:18:44    123s] (I)       honorPin               : false
[05/18 21:18:44    123s] (I)       honorPinGuide          : true
[05/18 21:18:44    123s] (I)       honorPartition         : false
[05/18 21:18:44    123s] (I)       allowPartitionCrossover: false
[05/18 21:18:44    123s] (I)       honorSingleEntry       : true
[05/18 21:18:44    123s] (I)       honorSingleEntryStrong : true
[05/18 21:18:44    123s] (I)       handleViaSpacingRule   : false
[05/18 21:18:44    123s] (I)       handleEolSpacingRule   : true
[05/18 21:18:44    123s] (I)       PDConstraint           : none
[05/18 21:18:44    123s] (I)       expBetterNDRHandling   : true
[05/18 21:18:44    123s] [NR-eGR] honorClockSpecNDR      : 0
[05/18 21:18:44    123s] (I)       routingEffortLevel     : 10000
[05/18 21:18:44    123s] (I)       effortLevel            : standard
[05/18 21:18:44    123s] [NR-eGR] minRouteLayer          : 2
[05/18 21:18:44    123s] [NR-eGR] maxRouteLayer          : 127
[05/18 21:18:44    123s] (I)       relaxedTopLayerCeiling : 127
[05/18 21:18:44    123s] (I)       relaxedBottomLayerFloor: 2
[05/18 21:18:44    123s] (I)       numRowsPerGCell        : 1
[05/18 21:18:44    123s] (I)       speedUpLargeDesign     : 0
[05/18 21:18:44    123s] (I)       multiThreadingTA       : 1
[05/18 21:18:44    123s] (I)       blkAwareLayerSwitching : 1
[05/18 21:18:44    123s] (I)       optimizationMode       : false
[05/18 21:18:44    123s] (I)       routeSecondPG          : false
[05/18 21:18:44    123s] (I)       scenicRatioForLayerRelax: 1.25
[05/18 21:18:44    123s] (I)       detourLimitForLayerRelax: 0.00
[05/18 21:18:44    123s] (I)       punchThroughDistance   : 500.00
[05/18 21:18:44    123s] (I)       scenicBound            : 3.00
[05/18 21:18:44    123s] (I)       maxScenicToAvoidBlk    : 100.00
[05/18 21:18:44    123s] (I)       source-to-sink ratio   : 0.30
[05/18 21:18:44    123s] (I)       targetCongestionRatioH : 1.00
[05/18 21:18:44    123s] (I)       targetCongestionRatioV : 1.00
[05/18 21:18:44    123s] (I)       layerCongestionRatio   : 1.00
[05/18 21:18:44    123s] (I)       m1CongestionRatio      : 0.10
[05/18 21:18:44    123s] (I)       m2m3CongestionRatio    : 0.70
[05/18 21:18:44    123s] (I)       localRouteEffort       : 1.00
[05/18 21:18:44    123s] (I)       numSitesBlockedByOneVia: 8.00
[05/18 21:18:44    123s] (I)       supplyScaleFactorH     : 1.00
[05/18 21:18:44    123s] (I)       supplyScaleFactorV     : 1.00
[05/18 21:18:44    123s] (I)       highlight3DOverflowFactor: 0.00
[05/18 21:18:44    123s] (I)       doubleCutViaModelingRatio: 0.00
[05/18 21:18:44    123s] (I)       routeVias              : 
[05/18 21:18:44    123s] (I)       readTROption           : true
[05/18 21:18:44    123s] (I)       extraSpacingFactor     : 1.00
[05/18 21:18:44    123s] [NR-eGR] numTracksPerClockWire  : 0
[05/18 21:18:44    123s] (I)       routeSelectedNetsOnly  : true
[05/18 21:18:44    123s] (I)       clkNetUseMaxDemand     : false
[05/18 21:18:44    123s] (I)       extraDemandForClocks   : 0
[05/18 21:18:44    123s] (I)       steinerRemoveLayers    : false
[05/18 21:18:44    123s] (I)       demoteLayerScenicScale : 1.00
[05/18 21:18:44    123s] (I)       nonpreferLayerCostScale : 100.00
[05/18 21:18:44    123s] (I)       similarTopologyRoutingFast : false
[05/18 21:18:44    123s] (I)       spanningTreeRefinement : true
[05/18 21:18:44    123s] (I)       spanningTreeRefinementAlpha : 0.50
[05/18 21:18:44    123s] (I)       starting read tracks
[05/18 21:18:44    123s] (I)       build grid graph
[05/18 21:18:44    123s] (I)       build grid graph start
[05/18 21:18:44    123s] [NR-eGR] Layer1 has no routable track
[05/18 21:18:44    123s] [NR-eGR] Layer2 has single uniform track structure
[05/18 21:18:44    123s] [NR-eGR] Layer3 has single uniform track structure
[05/18 21:18:44    123s] [NR-eGR] Layer4 has single uniform track structure
[05/18 21:18:44    123s] [NR-eGR] Layer5 has single uniform track structure
[05/18 21:18:44    123s] [NR-eGR] Layer6 has single uniform track structure
[05/18 21:18:44    123s] (I)       build grid graph end
[05/18 21:18:44    123s] (I)       numViaLayers=6
[05/18 21:18:44    123s] (I)       Reading via VIA12_VV for layer: 0 
[05/18 21:18:44    123s] (I)       Reading via VIA23_VH for layer: 1 
[05/18 21:18:44    123s] (I)       Reading via VIA34_VH for layer: 2 
[05/18 21:18:44    123s] (I)       Reading via VIA45_VH for layer: 3 
[05/18 21:18:44    123s] (I)       Reading via VIA56_HH for layer: 4 
[05/18 21:18:44    123s] (I)       end build via table
[05/18 21:18:44    123s] [NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[05/18 21:18:44    123s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/18 21:18:44    123s] (I)       readDataFromPlaceDB
[05/18 21:18:44    123s] (I)       Read net information..
[05/18 21:18:44    123s] [NR-eGR] Read numTotalNets=19345  numIgnoredNets=19344
[05/18 21:18:44    123s] (I)       Read testcase time = 0.000 seconds
[05/18 21:18:44    123s] 
[05/18 21:18:44    123s] (I)       read default dcut vias
[05/18 21:18:44    123s] (I)       Reading via VIA12_HH_2cut_alt_W for layer: 0 
[05/18 21:18:44    123s] (I)       Reading via VIA23_HH_2cut_alt_W for layer: 1 
[05/18 21:18:44    123s] (I)       Reading via VIA34_HH_2cut_alt_E for layer: 2 
[05/18 21:18:44    123s] (I)       Reading via VIA45_HH_2cut_alt_E for layer: 3 
[05/18 21:18:44    123s] (I)       Reading via VIA56_HH_2cut_N for layer: 4 
[05/18 21:18:44    123s] (I)       build grid graph start
[05/18 21:18:44    123s] (I)       build grid graph end
[05/18 21:18:44    123s] (I)       Model blockage into capacity
[05/18 21:18:44    123s] (I)       Read numBlocks=36279  numPreroutedWires=0  numCapScreens=0
[05/18 21:18:44    123s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/18 21:18:44    123s] (I)       blocked area on Layer2 : 798930300000  (43.84%)
[05/18 21:18:44    123s] (I)       blocked area on Layer3 : 799094332400  (43.85%)
[05/18 21:18:44    123s] (I)       blocked area on Layer4 : 963423068000  (52.87%)
[05/18 21:18:44    123s] (I)       blocked area on Layer5 : 917253193200  (50.33%)
[05/18 21:18:44    123s] (I)       blocked area on Layer6 : 855220087200  (46.93%)
[05/18 21:18:44    123s] (I)       Modeling time = 0.040 seconds
[05/18 21:18:44    123s] 
[05/18 21:18:44    123s] (I)       Moved 0 terms for better access 
[05/18 21:18:44    123s] (I)       Number of ignored nets = 0
[05/18 21:18:44    123s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/18 21:18:44    123s] (I)       Number of clock nets = 1.  Ignored: No
[05/18 21:18:44    123s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/18 21:18:44    123s] (I)       Number of special nets = 0.  Ignored: Yes
[05/18 21:18:44    123s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/18 21:18:44    123s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/18 21:18:44    123s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/18 21:18:44    123s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/18 21:18:44    123s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/18 21:18:44    123s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/18 21:18:44    123s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1602.3 MB
[05/18 21:18:44    123s] (I)       Ndr track 0 does not exist
[05/18 21:18:44    123s] (I)       Layer1  viaCost=300.00
[05/18 21:18:44    123s] (I)       Layer2  viaCost=100.00
[05/18 21:18:44    123s] (I)       Layer3  viaCost=100.00
[05/18 21:18:44    123s] (I)       Layer4  viaCost=100.00
[05/18 21:18:44    123s] (I)       Layer5  viaCost=100.00
[05/18 21:18:44    123s] (I)       ---------------------Grid Graph Info--------------------
[05/18 21:18:44    123s] (I)       routing area        :  (0, 0) - (1349740, 1350160)
[05/18 21:18:44    123s] (I)       core area           :  (220100, 220200) - (1129640, 1129960)
[05/18 21:18:44    123s] (I)       Site Width          :   620  (dbu)
[05/18 21:18:44    123s] (I)       Row Height          :  5040  (dbu)
[05/18 21:18:44    123s] (I)       GCell Width         :  5040  (dbu)
[05/18 21:18:44    123s] (I)       GCell Height        :  5040  (dbu)
[05/18 21:18:44    123s] (I)       grid                :   268   268     6
[05/18 21:18:44    123s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[05/18 21:18:44    123s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[05/18 21:18:44    123s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/18 21:18:44    123s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/18 21:18:44    123s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/18 21:18:44    123s] (I)       First Track Coord   :     0   310   400   310   400  2170
[05/18 21:18:44    123s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/18 21:18:44    123s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/18 21:18:44    123s] (I)       Num of masks        :     1     1     1     1     1     1
[05/18 21:18:44    123s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/18 21:18:44    123s] (I)       --------------------------------------------------------
[05/18 21:18:44    123s] 
[05/18 21:18:44    123s] [NR-eGR] ============ Routing rule table ============
[05/18 21:18:44    123s] [NR-eGR] Rule id 0. Nets 1 
[05/18 21:18:44    123s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/18 21:18:44    123s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/18 21:18:44    123s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:18:44    123s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:18:44    123s] [NR-eGR] ========================================
[05/18 21:18:44    123s] [NR-eGR] 
[05/18 21:18:44    123s] (I)       After initializing earlyGlobalRoute syMemory usage = 1602.3 MB
[05/18 21:18:44    123s] (I)       Loading and dumping file time : 0.16 seconds
[05/18 21:18:44    123s] (I)       ============= Initialization =============
[05/18 21:18:44    123s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[05/18 21:18:44    123s] (I)       totalPins=3320  totalGlobalPin=3318 (99.94%)
[05/18 21:18:45    123s] (I)       total 2D Cap : 1498695 = (748562 H, 750133 V)
[05/18 21:18:45    123s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 6]
[05/18 21:18:45    123s] (I)       ============  Phase 1a Route ============
[05/18 21:18:45    123s] (I)       Phase 1a runs 0.00 seconds
[05/18 21:18:45    123s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/18 21:18:45    123s] (I)       Usage: 7065 = (3370 H, 3695 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.862e+04um V)
[05/18 21:18:45    123s] (I)       
[05/18 21:18:45    123s] (I)       ============  Phase 1b Route ============
[05/18 21:18:45    123s] (I)       Phase 1b runs 0.00 seconds
[05/18 21:18:45    123s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:18:45    123s] (I)       
[05/18 21:18:45    123s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559752e+04um
[05/18 21:18:45    123s] (I)       ============  Phase 1c Route ============
[05/18 21:18:45    123s] (I)       Level2 Grid: 54 x 54
[05/18 21:18:45    123s] (I)       Phase 1c runs 0.00 seconds
[05/18 21:18:45    123s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:18:45    123s] (I)       
[05/18 21:18:45    123s] (I)       ============  Phase 1d Route ============
[05/18 21:18:45    123s] (I)       Phase 1d runs 0.01 seconds
[05/18 21:18:45    123s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:18:45    123s] (I)       
[05/18 21:18:45    123s] (I)       ============  Phase 1e Route ============
[05/18 21:18:45    123s] (I)       Phase 1e runs 0.00 seconds
[05/18 21:18:45    123s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:18:45    123s] (I)       
[05/18 21:18:45    123s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559752e+04um
[05/18 21:18:45    123s] [NR-eGR] 
[05/18 21:18:45    123s] (I)       ============  Phase 1f Route ============
[05/18 21:18:45    123s] (I)       Phase 1f runs 0.00 seconds
[05/18 21:18:45    123s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:18:45    123s] (I)       
[05/18 21:18:45    123s] (I)       ============  Phase 1g Route ============
[05/18 21:18:45    123s] (I)       Usage: 7035 = (3357 H, 3678 V) = (0.45% H, 0.49% V) = (1.692e+04um H, 1.854e+04um V)
[05/18 21:18:45    123s] (I)       
[05/18 21:18:45    123s] (I)       Phase 1l runs 0.00 seconds
[05/18 21:18:45    123s] (I)       
[05/18 21:18:45    123s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/18 21:18:45    123s] [NR-eGR]                OverCon            
[05/18 21:18:45    123s] [NR-eGR]                 #Gcell     %Gcell
[05/18 21:18:45    123s] [NR-eGR] Layer              (1)    OverCon 
[05/18 21:18:45    123s] [NR-eGR] ------------------------------------
[05/18 21:18:45    123s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/18 21:18:45    123s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/18 21:18:45    123s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/18 21:18:45    123s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/18 21:18:45    123s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[05/18 21:18:45    123s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/18 21:18:45    123s] [NR-eGR] ------------------------------------
[05/18 21:18:45    123s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/18 21:18:45    123s] [NR-eGR] 
[05/18 21:18:45    123s] (I)       Total Global Routing Runtime: 0.66 seconds
[05/18 21:18:45    123s] (I)       total 2D Cap : 1507923 = (751390 H, 756533 V)
[05/18 21:18:45    123s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/18 21:18:45    123s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/18 21:18:45    123s] (I)       ============= track Assignment ============
[05/18 21:18:45    123s] (I)       extract Global 3D Wires
[05/18 21:18:45    123s] (I)       Extract Global WL : time=0.00
[05/18 21:18:45    123s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/18 21:18:45    123s] (I)       Initialization real time=0.01 seconds
[05/18 21:18:45    123s] (I)       Run single-thread track assignment
[05/18 21:18:45    123s] (I)       merging nets...
[05/18 21:18:45    123s] (I)       merging nets done
[05/18 21:18:45    123s] (I)       Kernel real time=0.03 seconds
[05/18 21:18:45    123s] (I)       End Greedy Track Assignment
[05/18 21:18:45    123s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:45    123s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75456
[05/18 21:18:45    123s] [NR-eGR] Layer2(metal2)(V) length: 3.362081e+05um, number of vias: 105042
[05/18 21:18:45    123s] [NR-eGR] Layer3(metal3)(H) length: 4.440423e+05um, number of vias: 12669
[05/18 21:18:45    123s] [NR-eGR] Layer4(metal4)(V) length: 2.126650e+05um, number of vias: 3694
[05/18 21:18:45    123s] [NR-eGR] Layer5(metal5)(H) length: 1.156061e+05um, number of vias: 338
[05/18 21:18:45    123s] [NR-eGR] Layer6(metal6)(V) length: 1.370740e+04um, number of vias: 0
[05/18 21:18:45    123s] [NR-eGR] Total length: 1.122229e+06um, number of vias: 197199
[05/18 21:18:45    123s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:45    123s] [NR-eGR] Total clock nets wire length: 3.693318e+04um 
[05/18 21:18:45    123s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:45    123s] [NR-eGR] Report for selected net(s) only.
[05/18 21:18:45    123s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 3320
[05/18 21:18:45    123s] [NR-eGR] Layer2(metal2)(V) length: 1.854084e+04um, number of vias: 4916
[05/18 21:18:45    123s] [NR-eGR] Layer3(metal3)(H) length: 1.803394e+04um, number of vias: 57
[05/18 21:18:45    123s] [NR-eGR] Layer4(metal4)(V) length: 2.727190e+02um, number of vias: 3
[05/18 21:18:45    123s] [NR-eGR] Layer5(metal5)(H) length: 8.567900e+01um, number of vias: 0
[05/18 21:18:45    123s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[05/18 21:18:45    123s] [NR-eGR] Total length: 3.693318e+04um, number of vias: 8296
[05/18 21:18:45    123s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:45    123s] [NR-eGR] Total routed clock nets wire length: 3.693318e+04um, number of vias: 8296
[05/18 21:18:45    123s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:45    123s] [NR-eGR] End Peak syMemory usage = 1552.7 MB
[05/18 21:18:45    123s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.92 seconds
[05/18 21:18:45    124s]         Early Global Route - eGR only step done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/18 21:18:45    124s] Set FIXED routing status on 1 net(s)
[05/18 21:18:45    124s]       Routing using eGR only done.
[05/18 21:18:45    124s] Net route status summary:
[05/18 21:18:45    124s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:18:45    124s]   Non-clock: 20564 (unrouted=1220, trialRouted=19344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:18:45    124s] 
[05/18 21:18:45    124s] CCOPT: Done with clock implementation routing.
[05/18 21:18:45    124s] 
[05/18 21:18:45    124s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:45    124s] Core basic site is core_5040
[05/18 21:18:45    124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/18 21:18:45    124s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.2 real=0:00:01.2)
[05/18 21:18:45    124s]     Clock implementation routing done.
[05/18 21:18:45    124s]     Leaving CCOpt scope - extractRC...
[05/18 21:18:45    124s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/18 21:18:45    124s] Extraction called for design 'CPU' of instances=18518 and nets=20565 using extraction engine 'preRoute' .
[05/18 21:18:45    124s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/18 21:18:45    124s] Type 'man IMPEXT-3530' for more detail.
[05/18 21:18:45    124s] PreRoute RC Extraction called for design CPU.
[05/18 21:18:45    124s] RC Extraction called in multi-corner(2) mode.
[05/18 21:18:45    124s] RCMode: PreRoute
[05/18 21:18:45    124s]       RC Corner Indexes            0       1   
[05/18 21:18:45    124s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/18 21:18:45    124s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/18 21:18:45    124s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/18 21:18:45    124s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/18 21:18:45    124s] Shrink Factor                : 1.00000
[05/18 21:18:45    124s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/18 21:18:45    124s] Using capacitance table file ...
[05/18 21:18:45    124s] Updating RC grid for preRoute extraction ...
[05/18 21:18:45    124s] Initializing multi-corner capacitance tables ... 
[05/18 21:18:45    124s] Initializing multi-corner resistance tables ...
[05/18 21:18:45    124s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1552.656M)
[05/18 21:18:45    124s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/18 21:18:45    124s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:45    124s]     Calling post conditioning for eGRPC...
[05/18 21:18:45    124s]       eGRPC...
[05/18 21:18:45    124s]         eGRPC active optimizations:
[05/18 21:18:45    124s]          - Move Down
[05/18 21:18:45    124s]          - Downsizing before DRV sizing
[05/18 21:18:45    124s]          - DRV fixing with cell sizing
[05/18 21:18:45    124s]          - Move to fanout
[05/18 21:18:45    124s]          - Cloning
[05/18 21:18:45    124s]         
[05/18 21:18:45    124s]         Currently running CTS, using active skew data
[05/18 21:18:45    124s]         Reset bufferability constraints...
[05/18 21:18:45    124s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/18 21:18:45    124s] End AAE Lib Interpolated Model. (MEM=1552.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:18:45    124s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:18:45    124s]         Clock DAG stats eGRPC initial state:
[05/18 21:18:45    124s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:45    124s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:45    124s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:45    124s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:45    124s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:45    124s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:45    124s]         Clock DAG net violations eGRPC initial state:
[05/18 21:18:45    124s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:45    124s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/18 21:18:45    124s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:45    124s]         Primary reporting skew group eGRPC initial state:
[05/18 21:18:45    124s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:45    124s]         Skew group summary eGRPC initial state:
[05/18 21:18:45    124s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:45    124s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:45    124s]         Moving buffers...
[05/18 21:18:45    124s]         Violation analysis...
[05/18 21:18:45    124s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[05/18 21:18:45    124s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:18:45    124s]         Clock DAG stats eGRPC after moving buffers:
[05/18 21:18:45    124s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:45    124s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:45    124s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:45    124s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:45    124s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:45    124s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:45    124s]         Clock DAG net violations eGRPC after moving buffers:
[05/18 21:18:45    124s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:45    124s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[05/18 21:18:45    124s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:45    124s]         Primary reporting skew group eGRPC after moving buffers:
[05/18 21:18:45    124s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:46    124s]         Skew group summary eGRPC after moving buffers:
[05/18 21:18:46    124s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:46    124s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:46    124s]         Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:46    124s]         Recomputing CTS skew targets...
[05/18 21:18:46    124s]         Resolving skew group constraints...
[05/18 21:18:46    124s]           Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 24 variables and 52 constraints; tolerance 1
[05/18 21:18:46    124s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk_i/func_mode from 0.932ns to 0.000ns.
[05/18 21:18:46    124s]         Resolving skew group constraints done.
[05/18 21:18:46    124s]         Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:46    124s]         Initial Pass of Downsizing Clock Tree Cells...
[05/18 21:18:46    124s]         Artificially removing long paths...
[05/18 21:18:46    124s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[05/18 21:18:46    124s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:18:46    124s]         Modifying slew-target multiplier from 1 to 0.9
[05/18 21:18:46    124s]         Downsizing prefiltering...
[05/18 21:18:46    124s]         Downsizing prefiltering done.
[05/18 21:18:46    124s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:18:46    124s]         DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[05/18 21:18:46    124s]         CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[05/18 21:18:46    124s]         Reverting slew-target multiplier from 0.9 to 1
[05/18 21:18:46    125s]         Clock DAG stats eGRPC after downsizing:
[05/18 21:18:46    125s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:46    125s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:46    125s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:46    125s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:46    125s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:46    125s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:46    125s]         Clock DAG net violations eGRPC after downsizing:
[05/18 21:18:46    125s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:46    125s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[05/18 21:18:46    125s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:46    125s]         Primary reporting skew group eGRPC after downsizing:
[05/18 21:18:46    125s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:46    125s]         Skew group summary eGRPC after downsizing:
[05/18 21:18:46    125s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:46    125s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:46    125s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:46    125s]         Fixing DRVs...
[05/18 21:18:46    125s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:18:46    125s]         CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/18 21:18:46    125s]         
[05/18 21:18:46    125s]         PRO Statistics: Fix DRVs (cell sizing):
[05/18 21:18:46    125s]         =======================================
[05/18 21:18:46    125s]         
[05/18 21:18:46    125s]         Cell changes by Net Type:
[05/18 21:18:46    125s]         
[05/18 21:18:46    125s]         ---------------------------------------------------------------------------------------------------------
[05/18 21:18:46    125s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/18 21:18:46    125s]         ---------------------------------------------------------------------------------------------------------
[05/18 21:18:46    125s]         top                0            0           0            0                    0                  0
[05/18 21:18:46    125s]         trunk              0            0           0            0                    0                  0
[05/18 21:18:46    125s]         leaf               0            0           0            0                    0                  0
[05/18 21:18:46    125s]         ---------------------------------------------------------------------------------------------------------
[05/18 21:18:46    125s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[05/18 21:18:46    125s]         ---------------------------------------------------------------------------------------------------------
[05/18 21:18:46    125s]         
[05/18 21:18:46    125s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/18 21:18:46    125s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/18 21:18:46    125s]         
[05/18 21:18:46    125s]         Clock DAG stats eGRPC after DRV fixing:
[05/18 21:18:46    125s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:46    125s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:46    125s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:46    125s]           sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:46    125s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:46    125s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:46    125s]         Clock DAG net violations eGRPC after DRV fixing:
[05/18 21:18:46    125s]           Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:46    125s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[05/18 21:18:46    125s]           Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:46    125s]         Primary reporting skew group eGRPC after DRV fixing:
[05/18 21:18:46    125s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:46    125s]         Skew group summary eGRPC after DRV fixing:
[05/18 21:18:46    125s]           skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:46    125s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:46    125s]         Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:46    125s] 
[05/18 21:18:46    125s] Slew Diagnostics: After DRV fixing
[05/18 21:18:46    125s] ==================================
[05/18 21:18:46    125s] 
[05/18 21:18:46    125s] Global Causes:
[05/18 21:18:46    125s] 
[05/18 21:18:46    125s] -------------------------------------
[05/18 21:18:46    125s] Cause
[05/18 21:18:46    125s] -------------------------------------
[05/18 21:18:46    125s] DRV fixing with buffering is disabled
[05/18 21:18:46    125s] -------------------------------------
[05/18 21:18:46    125s] 
[05/18 21:18:46    125s] Top 5 overslews:
[05/18 21:18:46    125s] 
[05/18 21:18:46    125s] ---------------------------------
[05/18 21:18:46    125s] Overslew    Causes    Driving Pin
[05/18 21:18:46    125s] ---------------------------------
[05/18 21:18:46    125s]   (empty table)
[05/18 21:18:46    125s] ---------------------------------
[05/18 21:18:46    125s] 
[05/18 21:18:46    125s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/18 21:18:46    125s] 
[05/18 21:18:46    125s] -------------------
[05/18 21:18:46    125s] Cause    Occurences
[05/18 21:18:46    125s] -------------------
[05/18 21:18:46    125s]   (empty table)
[05/18 21:18:46    125s] -------------------
[05/18 21:18:46    125s] 
[05/18 21:18:46    125s] Violation diagnostics counts from the 0 nodes that have violations:
[05/18 21:18:46    125s] 
[05/18 21:18:46    125s] -------------------
[05/18 21:18:46    125s] Cause    Occurences
[05/18 21:18:46    125s] -------------------
[05/18 21:18:46    125s]   (empty table)
[05/18 21:18:46    125s] -------------------
[05/18 21:18:46    125s] 
[05/18 21:18:46    125s]         Reconnecting optimized routes...
[05/18 21:18:46    125s]         Reset timing graph...
[05/18 21:18:46    125s] Ignoring AAE DB Resetting ...
[05/18 21:18:46    125s]         Reset timing graph done.
[05/18 21:18:46    125s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:18:46    125s]         Violation analysis...
[05/18 21:18:46    125s]         Analysising clock tree DRVs: End AAE Lib Interpolated Model. (MEM=1609.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:18:46    125s] Analysising clock tree DRVs: Done
[05/18 21:18:46    125s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:18:46    125s]         Reset timing graph...
[05/18 21:18:46    125s] Ignoring AAE DB Resetting ...
[05/18 21:18:46    125s]         Reset timing graph done.
[05/18 21:18:46    125s]         Set dirty flag on 0 insts, 0 nets
[05/18 21:18:46    125s]       eGRPC done.
[05/18 21:18:46    125s]     Calling post conditioning for eGRPC done.
[05/18 21:18:46    125s]   Eagl Post Conditioning loop iteration 0 done.
[05/18 21:18:46    125s]   Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
[05/18 21:18:46    125s]   Leaving CCOpt scope - ClockRefiner...
[05/18 21:18:46    125s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:46    125s]   Performing Single Pass Refine Place.
[05/18 21:18:46    125s] *** Starting refinePlace (0:02:06 mem=1609.9M) ***
[05/18 21:18:46    125s] Total net bbox length = 8.629e+05 (4.389e+05 4.240e+05) (ext = 1.849e+04)
[05/18 21:18:46    125s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:18:46    125s] Starting refinePlace ...
[05/18 21:18:46    125s] default core: bins with density >  0.75 =    0 % ( 0 / 342 )
[05/18 21:18:46    125s] Density distribution unevenness ratio = 4.836%
[05/18 21:18:46    125s]   Spread Effort: high, standalone mode, useDDP on.
[05/18 21:18:46    125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1609.9MB) @(0:02:06 - 0:02:06).
[05/18 21:18:46    125s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:18:46    125s] wireLenOptFixPriorityInst 3318 inst fixed
[05/18 21:18:47    125s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:18:47    125s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1609.9MB) @(0:02:06 - 0:02:06).
[05/18 21:18:47    125s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/18 21:18:47    125s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1609.9MB
[05/18 21:18:47    125s] Statistics of distance of Instance movement in refine placement:
[05/18 21:18:47    125s]   maximum (X+Y) =         0.00 um
[05/18 21:18:47    125s]   mean    (X+Y) =         0.00 um
[05/18 21:18:47    125s] Summary Report:
[05/18 21:18:47    125s] Instances move: 0 (out of 18173 movable)
[05/18 21:18:47    125s] Instances flipped: 0
[05/18 21:18:47    125s] Mean displacement: 0.00 um
[05/18 21:18:47    125s] Max displacement: 0.00 um 
[05/18 21:18:47    125s] Total instances moved : 0
[05/18 21:18:47    125s] Total net bbox length = 8.629e+05 (4.389e+05 4.240e+05) (ext = 1.849e+04)
[05/18 21:18:47    125s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1609.9MB
[05/18 21:18:47    125s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1609.9MB) @(0:02:06 - 0:02:06).
[05/18 21:18:47    125s] *** Finished refinePlace (0:02:06 mem=1609.9M) ***
[05/18 21:18:47    125s]   Moved 0 and flipped 0 of 3319 clock instance(s) during refinement.
[05/18 21:18:47    125s]   The largest move was 0 microns for .
[05/18 21:18:47    125s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[05/18 21:18:47    125s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/18 21:18:47    125s] Moved 0 and flipped 0 of 3319 clock sinks during refinement.
[05/18 21:18:47    125s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/18 21:18:47    125s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:47    126s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/18 21:18:47    126s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.2 real=0:00:03.2)
[05/18 21:18:47    126s]   CCOpt::Phase::Routing...
[05/18 21:18:47    126s]   Update timing and DAG stats before routing clock trees...
[05/18 21:18:47    126s] End AAE Lib Interpolated Model. (MEM=1609.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:18:47    126s]   Clock DAG stats before routing clock trees:
[05/18 21:18:47    126s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:18:47    126s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:18:47    126s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:18:47    126s]     sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:18:47    126s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:18:47    126s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:18:47    126s]   Clock DAG net violations before routing clock trees:
[05/18 21:18:47    126s]     Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:18:47    126s]   Clock DAG primary half-corner transition distribution before routing clock trees:
[05/18 21:18:47    126s]     Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:18:47    126s]   Primary reporting skew group before routing clock trees:
[05/18 21:18:47    126s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:47    126s]   Skew group summary before routing clock trees:
[05/18 21:18:47    126s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:18:47    126s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:18:47    126s]   Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:18:47    126s]   Clock implementation routing...
[05/18 21:18:47    126s]     Leaving CCOpt scope - Routing Tools...
[05/18 21:18:47    126s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:18:47    126s] Net route status summary:
[05/18 21:18:47    126s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:18:47    126s]   Non-clock: 20564 (unrouted=1220, trialRouted=19344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:18:47    126s]     Routing using eGR in eGR->NR Step...
[05/18 21:18:47    126s]       Early Global Route - eGR->NR step...
[05/18 21:18:47    126s] (::ccopt::eagl_route_clock_nets): There are 1 for routing of which 1 have one or more a fixed wires.
[05/18 21:18:47    126s] NR earlyGlobal start to route leaf nets
[05/18 21:18:47    126s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/18 21:18:47    126s] [PSP]     Started earlyGlobalRoute kernel
[05/18 21:18:47    126s] [PSP]     Initial Peak syMemory usage = 1609.9 MB
[05/18 21:18:47    126s] (I)       Reading DB...
[05/18 21:18:47    126s] (I)       before initializing RouteDB syMemory usage = 1609.9 MB
[05/18 21:18:47    126s] (I)       congestionReportName   : 
[05/18 21:18:47    126s] (I)       layerRangeFor2DCongestion : 
[05/18 21:18:47    126s] (I)       buildTerm2TermWires    : 1
[05/18 21:18:47    126s] (I)       doTrackAssignment      : 1
[05/18 21:18:47    126s] (I)       dumpBookshelfFiles     : 0
[05/18 21:18:47    126s] (I)       numThreads             : 1
[05/18 21:18:47    126s] (I)       bufferingAwareRouting  : false
[05/18 21:18:47    126s] [NR-eGR] honorMsvRouteConstraint: false
[05/18 21:18:47    126s] (I)       honorPin               : false
[05/18 21:18:47    126s] (I)       honorPinGuide          : true
[05/18 21:18:47    126s] (I)       honorPartition         : false
[05/18 21:18:47    126s] (I)       allowPartitionCrossover: false
[05/18 21:18:47    126s] (I)       honorSingleEntry       : true
[05/18 21:18:47    126s] (I)       honorSingleEntryStrong : true
[05/18 21:18:47    126s] (I)       handleViaSpacingRule   : false
[05/18 21:18:47    126s] (I)       handleEolSpacingRule   : true
[05/18 21:18:47    126s] (I)       PDConstraint           : none
[05/18 21:18:47    126s] (I)       expBetterNDRHandling   : true
[05/18 21:18:47    126s] [NR-eGR] honorClockSpecNDR      : 0
[05/18 21:18:47    126s] (I)       routingEffortLevel     : 10000
[05/18 21:18:47    126s] (I)       effortLevel            : standard
[05/18 21:18:47    126s] [NR-eGR] minRouteLayer          : 2
[05/18 21:18:47    126s] [NR-eGR] maxRouteLayer          : 127
[05/18 21:18:47    126s] (I)       relaxedTopLayerCeiling : 127
[05/18 21:18:47    126s] (I)       relaxedBottomLayerFloor: 2
[05/18 21:18:47    126s] (I)       numRowsPerGCell        : 1
[05/18 21:18:47    126s] (I)       speedUpLargeDesign     : 0
[05/18 21:18:47    126s] (I)       multiThreadingTA       : 1
[05/18 21:18:47    126s] (I)       blkAwareLayerSwitching : 1
[05/18 21:18:47    126s] (I)       optimizationMode       : false
[05/18 21:18:47    126s] (I)       routeSecondPG          : false
[05/18 21:18:47    126s] (I)       scenicRatioForLayerRelax: 1.25
[05/18 21:18:47    126s] (I)       detourLimitForLayerRelax: 0.00
[05/18 21:18:47    126s] (I)       punchThroughDistance   : 500.00
[05/18 21:18:47    126s] (I)       scenicBound            : 3.00
[05/18 21:18:47    126s] (I)       maxScenicToAvoidBlk    : 100.00
[05/18 21:18:47    126s] (I)       source-to-sink ratio   : 0.30
[05/18 21:18:47    126s] (I)       targetCongestionRatioH : 1.00
[05/18 21:18:47    126s] (I)       targetCongestionRatioV : 1.00
[05/18 21:18:47    126s] (I)       layerCongestionRatio   : 1.00
[05/18 21:18:47    126s] (I)       m1CongestionRatio      : 0.10
[05/18 21:18:47    126s] (I)       m2m3CongestionRatio    : 0.70
[05/18 21:18:47    126s] (I)       localRouteEffort       : 1.00
[05/18 21:18:47    126s] (I)       numSitesBlockedByOneVia: 8.00
[05/18 21:18:47    126s] (I)       supplyScaleFactorH     : 1.00
[05/18 21:18:47    126s] (I)       supplyScaleFactorV     : 1.00
[05/18 21:18:47    126s] (I)       highlight3DOverflowFactor: 0.00
[05/18 21:18:47    126s] (I)       doubleCutViaModelingRatio: 0.00
[05/18 21:18:47    126s] (I)       routeVias              : 
[05/18 21:18:47    126s] (I)       readTROption           : true
[05/18 21:18:47    126s] (I)       extraSpacingFactor     : 1.00
[05/18 21:18:47    126s] [NR-eGR] numTracksPerClockWire  : 0
[05/18 21:18:47    126s] (I)       routeSelectedNetsOnly  : true
[05/18 21:18:47    126s] (I)       clkNetUseMaxDemand     : false
[05/18 21:18:47    126s] (I)       extraDemandForClocks   : 0
[05/18 21:18:47    126s] (I)       steinerRemoveLayers    : false
[05/18 21:18:47    126s] (I)       demoteLayerScenicScale : 1.00
[05/18 21:18:47    126s] (I)       nonpreferLayerCostScale : 100.00
[05/18 21:18:47    126s] (I)       similarTopologyRoutingFast : false
[05/18 21:18:47    126s] (I)       spanningTreeRefinement : true
[05/18 21:18:47    126s] (I)       spanningTreeRefinementAlpha : 0.50
[05/18 21:18:47    126s] (I)       starting read tracks
[05/18 21:18:47    126s] (I)       build grid graph
[05/18 21:18:47    126s] (I)       build grid graph start
[05/18 21:18:47    126s] [NR-eGR] Layer1 has no routable track
[05/18 21:18:47    126s] [NR-eGR] Layer2 has single uniform track structure
[05/18 21:18:47    126s] [NR-eGR] Layer3 has single uniform track structure
[05/18 21:18:47    126s] [NR-eGR] Layer4 has single uniform track structure
[05/18 21:18:47    126s] [NR-eGR] Layer5 has single uniform track structure
[05/18 21:18:47    126s] [NR-eGR] Layer6 has single uniform track structure
[05/18 21:18:47    126s] (I)       build grid graph end
[05/18 21:18:47    126s] (I)       numViaLayers=6
[05/18 21:18:47    126s] (I)       Reading via VIA12_VV for layer: 0 
[05/18 21:18:47    126s] (I)       Reading via VIA23_VH for layer: 1 
[05/18 21:18:47    126s] (I)       Reading via VIA34_VH for layer: 2 
[05/18 21:18:47    126s] (I)       Reading via VIA45_VH for layer: 3 
[05/18 21:18:47    126s] (I)       Reading via VIA56_HH for layer: 4 
[05/18 21:18:47    126s] (I)       end build via table
[05/18 21:18:47    126s] [NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[05/18 21:18:47    126s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/18 21:18:47    126s] (I)       readDataFromPlaceDB
[05/18 21:18:47    126s] (I)       Read net information..
[05/18 21:18:47    126s] [NR-eGR] Read numTotalNets=19345  numIgnoredNets=19344
[05/18 21:18:47    126s] (I)       Read testcase time = 0.000 seconds
[05/18 21:18:47    126s] 
[05/18 21:18:47    126s] (I)       read default dcut vias
[05/18 21:18:47    126s] (I)       Reading via VIA12_HH_2cut_alt_W for layer: 0 
[05/18 21:18:47    126s] (I)       Reading via VIA23_HH_2cut_alt_W for layer: 1 
[05/18 21:18:47    126s] (I)       Reading via VIA34_HH_2cut_alt_E for layer: 2 
[05/18 21:18:47    126s] (I)       Reading via VIA45_HH_2cut_alt_E for layer: 3 
[05/18 21:18:47    126s] (I)       Reading via VIA56_HH_2cut_N for layer: 4 
[05/18 21:18:47    126s] (I)       build grid graph start
[05/18 21:18:47    126s] (I)       build grid graph end
[05/18 21:18:47    126s] (I)       Model blockage into capacity
[05/18 21:18:47    126s] (I)       Read numBlocks=36279  numPreroutedWires=0  numCapScreens=0
[05/18 21:18:47    126s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/18 21:18:47    126s] (I)       blocked area on Layer2 : 798930300000  (43.84%)
[05/18 21:18:47    126s] (I)       blocked area on Layer3 : 799094332400  (43.85%)
[05/18 21:18:47    126s] (I)       blocked area on Layer4 : 963423068000  (52.87%)
[05/18 21:18:47    126s] (I)       blocked area on Layer5 : 917253193200  (50.33%)
[05/18 21:18:47    126s] (I)       blocked area on Layer6 : 855220087200  (46.93%)
[05/18 21:18:47    126s] (I)       Modeling time = 0.040 seconds
[05/18 21:18:47    126s] 
[05/18 21:18:47    126s] (I)       Moved 0 terms for better access 
[05/18 21:18:47    126s] (I)       Number of ignored nets = 0
[05/18 21:18:47    126s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/18 21:18:47    126s] (I)       Number of clock nets = 1.  Ignored: No
[05/18 21:18:47    126s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/18 21:18:47    126s] (I)       Number of special nets = 0.  Ignored: Yes
[05/18 21:18:47    126s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/18 21:18:47    126s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/18 21:18:47    126s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/18 21:18:47    126s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/18 21:18:47    126s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/18 21:18:47    126s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/18 21:18:47    126s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1609.9 MB
[05/18 21:18:47    126s] (I)       Ndr track 0 does not exist
[05/18 21:18:47    126s] (I)       Layer1  viaCost=300.00
[05/18 21:18:47    126s] (I)       Layer2  viaCost=100.00
[05/18 21:18:47    126s] (I)       Layer3  viaCost=100.00
[05/18 21:18:47    126s] (I)       Layer4  viaCost=100.00
[05/18 21:18:47    126s] (I)       Layer5  viaCost=100.00
[05/18 21:18:47    126s] (I)       ---------------------Grid Graph Info--------------------
[05/18 21:18:47    126s] (I)       routing area        :  (0, 0) - (1349740, 1350160)
[05/18 21:18:47    126s] (I)       core area           :  (220100, 220200) - (1129640, 1129960)
[05/18 21:18:47    126s] (I)       Site Width          :   620  (dbu)
[05/18 21:18:47    126s] (I)       Row Height          :  5040  (dbu)
[05/18 21:18:47    126s] (I)       GCell Width         :  5040  (dbu)
[05/18 21:18:47    126s] (I)       GCell Height        :  5040  (dbu)
[05/18 21:18:47    126s] (I)       grid                :   268   268     6
[05/18 21:18:47    126s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[05/18 21:18:47    126s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[05/18 21:18:47    126s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/18 21:18:47    126s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/18 21:18:47    126s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/18 21:18:47    126s] (I)       First Track Coord   :     0   310   400   310   400  2170
[05/18 21:18:47    126s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/18 21:18:47    126s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/18 21:18:47    126s] (I)       Num of masks        :     1     1     1     1     1     1
[05/18 21:18:47    126s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/18 21:18:47    126s] (I)       --------------------------------------------------------
[05/18 21:18:47    126s] 
[05/18 21:18:47    126s] [NR-eGR] ============ Routing rule table ============
[05/18 21:18:47    126s] [NR-eGR] Rule id 0. Nets 1 
[05/18 21:18:47    126s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/18 21:18:47    126s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/18 21:18:47    126s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:18:47    126s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:18:47    126s] [NR-eGR] ========================================
[05/18 21:18:47    126s] [NR-eGR] 
[05/18 21:18:47    126s] (I)       After initializing earlyGlobalRoute syMemory usage = 1609.9 MB
[05/18 21:18:47    126s] (I)       Loading and dumping file time : 0.16 seconds
[05/18 21:18:47    126s] (I)       ============= Initialization =============
[05/18 21:18:47    126s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[05/18 21:18:47    126s] (I)       totalPins=3320  totalGlobalPin=3318 (99.94%)
[05/18 21:18:48    127s] (I)       total 2D Cap : 1498695 = (748562 H, 750133 V)
[05/18 21:18:48    127s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 6]
[05/18 21:18:48    127s] (I)       ============  Phase 1a Route ============
[05/18 21:18:48    127s] (I)       Phase 1a runs 0.00 seconds
[05/18 21:18:48    127s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/18 21:18:48    127s] (I)       Usage: 7065 = (3370 H, 3695 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.862e+04um V)
[05/18 21:18:48    127s] (I)       
[05/18 21:18:48    127s] (I)       ============  Phase 1b Route ============
[05/18 21:18:48    127s] (I)       Phase 1b runs 0.00 seconds
[05/18 21:18:48    127s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:18:48    127s] (I)       
[05/18 21:18:48    127s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559752e+04um
[05/18 21:18:48    127s] (I)       ============  Phase 1c Route ============
[05/18 21:18:48    127s] (I)       Level2 Grid: 54 x 54
[05/18 21:18:48    127s] (I)       Phase 1c runs 0.00 seconds
[05/18 21:18:48    127s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:18:48    127s] (I)       
[05/18 21:18:48    127s] (I)       ============  Phase 1d Route ============
[05/18 21:18:48    127s] (I)       Phase 1d runs 0.01 seconds
[05/18 21:18:48    127s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:18:48    127s] (I)       
[05/18 21:18:48    127s] (I)       ============  Phase 1e Route ============
[05/18 21:18:48    127s] (I)       Phase 1e runs 0.00 seconds
[05/18 21:18:48    127s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:18:48    127s] (I)       
[05/18 21:18:48    127s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559752e+04um
[05/18 21:18:48    127s] [NR-eGR] 
[05/18 21:18:48    127s] (I)       ============  Phase 1f Route ============
[05/18 21:18:48    127s] (I)       Phase 1f runs 0.00 seconds
[05/18 21:18:48    127s] (I)       Usage: 7063 = (3370 H, 3693 V) = (0.45% H, 0.49% V) = (1.698e+04um H, 1.861e+04um V)
[05/18 21:18:48    127s] (I)       
[05/18 21:18:48    127s] (I)       ============  Phase 1g Route ============
[05/18 21:18:48    127s] (I)       Usage: 7035 = (3357 H, 3678 V) = (0.45% H, 0.49% V) = (1.692e+04um H, 1.854e+04um V)
[05/18 21:18:48    127s] (I)       
[05/18 21:18:48    127s] (I)       Phase 1l runs 0.00 seconds
[05/18 21:18:48    127s] (I)       
[05/18 21:18:48    127s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/18 21:18:48    127s] [NR-eGR]                OverCon            
[05/18 21:18:48    127s] [NR-eGR]                 #Gcell     %Gcell
[05/18 21:18:48    127s] [NR-eGR] Layer              (1)    OverCon 
[05/18 21:18:48    127s] [NR-eGR] ------------------------------------
[05/18 21:18:48    127s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/18 21:18:48    127s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/18 21:18:48    127s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/18 21:18:48    127s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/18 21:18:48    127s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[05/18 21:18:48    127s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/18 21:18:48    127s] [NR-eGR] ------------------------------------
[05/18 21:18:48    127s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/18 21:18:48    127s] [NR-eGR] 
[05/18 21:18:48    127s] (I)       Total Global Routing Runtime: 0.64 seconds
[05/18 21:18:48    127s] (I)       total 2D Cap : 1507923 = (751390 H, 756533 V)
[05/18 21:18:48    127s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/18 21:18:48    127s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/18 21:18:48    127s] (I)       ============= track Assignment ============
[05/18 21:18:48    127s] (I)       extract Global 3D Wires
[05/18 21:18:48    127s] (I)       Extract Global WL : time=0.00
[05/18 21:18:48    127s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/18 21:18:48    127s] (I)       Initialization real time=0.01 seconds
[05/18 21:18:48    127s] (I)       Run single-thread track assignment
[05/18 21:18:48    127s] (I)       merging nets...
[05/18 21:18:48    127s] (I)       merging nets done
[05/18 21:18:48    127s] (I)       Kernel real time=0.03 seconds
[05/18 21:18:48    127s] (I)       End Greedy Track Assignment
[05/18 21:18:48    127s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:48    127s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75456
[05/18 21:18:48    127s] [NR-eGR] Layer2(metal2)(V) length: 3.362081e+05um, number of vias: 105042
[05/18 21:18:48    127s] [NR-eGR] Layer3(metal3)(H) length: 4.440423e+05um, number of vias: 12669
[05/18 21:18:48    127s] [NR-eGR] Layer4(metal4)(V) length: 2.126650e+05um, number of vias: 3694
[05/18 21:18:48    127s] [NR-eGR] Layer5(metal5)(H) length: 1.156061e+05um, number of vias: 338
[05/18 21:18:48    127s] [NR-eGR] Layer6(metal6)(V) length: 1.370740e+04um, number of vias: 0
[05/18 21:18:48    127s] [NR-eGR] Total length: 1.122229e+06um, number of vias: 197199
[05/18 21:18:48    127s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:48    127s] [NR-eGR] Total clock nets wire length: 3.693318e+04um 
[05/18 21:18:48    127s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:48    127s] [NR-eGR] Report for selected net(s) only.
[05/18 21:18:48    127s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 3320
[05/18 21:18:48    127s] [NR-eGR] Layer2(metal2)(V) length: 1.854084e+04um, number of vias: 4916
[05/18 21:18:48    127s] [NR-eGR] Layer3(metal3)(H) length: 1.803394e+04um, number of vias: 57
[05/18 21:18:48    127s] [NR-eGR] Layer4(metal4)(V) length: 2.727190e+02um, number of vias: 3
[05/18 21:18:48    127s] [NR-eGR] Layer5(metal5)(H) length: 8.567900e+01um, number of vias: 0
[05/18 21:18:48    127s] [NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[05/18 21:18:48    127s] [NR-eGR] Total length: 3.693318e+04um, number of vias: 8296
[05/18 21:18:48    127s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:48    127s] [NR-eGR] Total routed clock nets wire length: 3.693318e+04um, number of vias: 8296
[05/18 21:18:48    127s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:18:48    127s] [NR-eGR] End Peak syMemory usage = 1554.1 MB
[05/18 21:18:48    127s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.96 seconds
[05/18 21:18:48    127s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_13234_cad21_b08034_rjxbT4/.rgfOjtIDo
[05/18 21:18:48    127s]       Early Global Route - eGR->NR step done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/18 21:18:48    127s]     Routing using eGR in eGR->NR Step done.
[05/18 21:18:48    127s]     Routing using NR in eGR->NR Step...
[05/18 21:18:48    127s] 
[05/18 21:18:48    127s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[05/18 21:18:48    127s]   All net are default rule.
[05/18 21:18:48    127s]   Removed pre-existing routes for 1 nets.
[05/18 21:18:48    127s]   Preferred NanoRoute mode settings: Current
[05/18 21:18:48    127s] -droutePostRouteSpreadWire auto
[05/18 21:18:48    127s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/18 21:18:48    127s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/18 21:18:48    127s]       Clock detailed routing...
[05/18 21:18:48    127s]         NanoRoute...
[05/18 21:18:48    127s] % Begin globalDetailRoute (date=05/18 21:18:48, mem=1108.8M)
[05/18 21:18:48    127s] 
[05/18 21:18:48    127s] globalDetailRoute
[05/18 21:18:48    127s] 
[05/18 21:18:48    127s] #setNanoRouteMode -drouteAutoStop false
[05/18 21:18:48    127s] #setNanoRouteMode -drouteEndIteration 20
[05/18 21:18:48    127s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[05/18 21:18:48    127s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[05/18 21:18:48    127s] #setNanoRouteMode -routeSelectedNetOnly true
[05/18 21:18:48    127s] #setNanoRouteMode -routeWithEco true
[05/18 21:18:48    127s] #setNanoRouteMode -routeWithSiDriven false
[05/18 21:18:48    127s] #setNanoRouteMode -routeWithTimingDriven false
[05/18 21:18:48    127s] #Start globalDetailRoute on Thu May 18 21:18:48 2023
[05/18 21:18:48    127s] #
[05/18 21:18:49    128s] ### Net info: total nets: 20565
[05/18 21:18:49    128s] ### Net info: dirty nets: 1
[05/18 21:18:49    128s] ### Net info: marked as disconnected nets: 0
[05/18 21:18:49    128s] ### Net info: fully routed nets: 0
[05/18 21:18:49    128s] ### Net info: trivial (single pin) nets: 0
[05/18 21:18:49    128s] ### Net info: unrouted nets: 20565
[05/18 21:18:49    128s] ### Net info: re-extraction nets: 0
[05/18 21:18:49    128s] ### Net info: selected nets: 1
[05/18 21:18:49    128s] ### Net info: ignored nets: 0
[05/18 21:18:49    128s] ### Net info: skip routing nets: 0
[05/18 21:18:49    128s] ### import route signature (55) = 1097040690
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN DataOrReg in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN address[0] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN address[1] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN address[2] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN address[3] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN address[4] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN easter_egg[0] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN easter_egg[1] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN easter_egg[2] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN instr_i[0] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN instr_i[1] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN instr_i[2] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN instr_i[3] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN instr_i[4] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN instr_i[5] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN instr_i[6] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN instr_i[7] in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN is_positive in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (NRDB-733) PIN reset in CELL_VIEW CPU does not have physical port.
[05/18 21:18:49    128s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/18 21:18:49    128s] #To increase the message display limit, refer to the product command reference manual.
[05/18 21:18:49    128s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[05/18 21:18:49    128s] #RTESIG:78da8dd13d4fc330100660667ec5c9ed10249af8fc11c72b828185a2aab046093851aa34
[05/18 21:18:49    128s] #       8e1ca7827f8f418c515c6fd63db2efdedb6cdf9f0e4050a588bb8916b4447839a0a28ae1
[05/18 21:18:49    128s] #       8ea19419aa3294de1ec8ed66bb7f3d224a68aa7e3290d4d6f6f7304fc6c164bcef86f6ee
[05/18 21:18:49    128s] #       df68018c42d20ddeb4c62d1a26287837af3dc37305c4dbd1f6b6fd26904cde85e2221592
[05/18 21:18:49    128s] #       8621d64d9ef368e74a45bbd25280e4694e7f0f244d6f2bbf0c430ad1a428b22b50089364
[05/18 21:18:49    128s] #       fe3c66dd30d8cb3c95de9cc71239e3a2fca83e199675585db8b8d3577d1459eada667ff2
[05/18 21:18:49    128s] #       cf8f763d12a41a81fcfd1f812803bcb0985232161f725d448d502a6e0a7a85d1f174855e
[05/18 21:18:49    128s] #       5dc1cd0f03fff4ab
[05/18 21:18:49    128s] #
[05/18 21:18:49    128s] #RTESIG:78da8dd13d4fc330100660667ec5c9ed10249af8fc11c72b828185a2aab046093851aa34
[05/18 21:18:49    128s] #       8e1ca7827f8f418c515c6fd63db2efdedb6cdf9f0e4050a588bb8916b4447839a0a28ae1
[05/18 21:18:49    128s] #       8ea19419aa3294de1ec8ed66bb7f3d224a68aa7e3290d4d6f6f7304fc6c164bcef86f6ee
[05/18 21:18:49    128s] #       df68018c42d20ddeb4c62d1a26287837af3dc37305c4dbd1f6b6fd26904cde85e2221592
[05/18 21:18:49    128s] #       8621d64d9ef368e74a45bbd25280e4694e7f0f244d6f2bbf0c430ad1a428b22b50089364
[05/18 21:18:49    128s] #       fe3c66dd30d8cb3c95de9cc71239e3a2fca83e199675585db8b8d3577d1459eada667ff2
[05/18 21:18:49    128s] #       cf8f763d12a41a81fcfd1f812803bcb0985232161f725d448d502a6e0a7a85d1f174855e
[05/18 21:18:49    128s] #       5dc1cd0f03fff4ab
[05/18 21:18:49    128s] #
[05/18 21:18:49    128s] #Start routing data preparation on Thu May 18 21:18:49 2023
[05/18 21:18:49    128s] #
[05/18 21:18:49    128s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
[05/18 21:18:49    128s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
[05/18 21:18:49    128s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
[05/18 21:18:49    128s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
[05/18 21:18:49    128s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
[05/18 21:18:49    128s] #Minimum voltage of a net in the design = 0.000.
[05/18 21:18:49    128s] #Maximum voltage of a net in the design = 1.980.
[05/18 21:18:49    128s] #Voltage range [0.000 - 0.000] has 1 net.
[05/18 21:18:49    128s] #Voltage range [1.620 - 1.980] has 1 net.
[05/18 21:18:49    128s] #Voltage range [0.000 - 1.980] has 20563 nets.
[05/18 21:18:51    130s] # metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
[05/18 21:18:51    130s] # metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[05/18 21:18:51    130s] # metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[05/18 21:18:51    130s] # metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
[05/18 21:18:51    130s] # metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[05/18 21:18:51    130s] # metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
[05/18 21:18:51    130s] #Regenerating Ggrids automatically.
[05/18 21:18:51    130s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
[05/18 21:18:51    130s] #Using automatically generated G-grids.
[05/18 21:18:51    130s] #Done routing data preparation.
[05/18 21:18:51    130s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1160.17 (MB), peak = 1188.19 (MB)
[05/18 21:18:51    130s] #Merging special wires...
[05/18 21:18:52    130s] #reading routing guides ......
[05/18 21:18:52    130s] #WARNING (NRGR-8) Clock net clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk_i bottom preferred routing layer as 1.
[05/18 21:18:52    130s] #
[05/18 21:18:52    130s] #Finished routing data preparation on Thu May 18 21:18:52 2023
[05/18 21:18:52    130s] #
[05/18 21:18:52    130s] #Cpu time = 00:00:03
[05/18 21:18:52    130s] #Elapsed time = 00:00:03
[05/18 21:18:52    130s] #Increased memory = 15.86 (MB)
[05/18 21:18:52    130s] #Total memory = 1160.88 (MB)
[05/18 21:18:52    130s] #Peak memory = 1188.19 (MB)
[05/18 21:18:52    130s] #
[05/18 21:18:52    130s] #
[05/18 21:18:52    130s] #Start global routing on Thu May 18 21:18:52 2023
[05/18 21:18:52    130s] #
[05/18 21:18:52    130s] #Number of eco nets is 0
[05/18 21:18:52    130s] #
[05/18 21:18:52    130s] #Start global routing data preparation on Thu May 18 21:18:52 2023
[05/18 21:18:52    130s] #
[05/18 21:18:52    130s] #Start routing resource analysis on Thu May 18 21:18:52 2023
[05/18 21:18:52    130s] #
[05/18 21:18:52    131s] #Routing resource analysis is done on Thu May 18 21:18:52 2023
[05/18 21:18:52    131s] #
[05/18 21:18:52    131s] #  Resource Analysis:
[05/18 21:18:52    131s] #
[05/18 21:18:52    131s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/18 21:18:52    131s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/18 21:18:52    131s] #  --------------------------------------------------------------
[05/18 21:18:52    131s] #  metal1         H        1598         813       25921    63.65%
[05/18 21:18:52    131s] #  metal2         V        1513         664       25921    38.72%
[05/18 21:18:52    131s] #  metal3         H        1603         808       25921    36.79%
[05/18 21:18:52    131s] #  metal4         V        1493         684       25921    44.13%
[05/18 21:18:52    131s] #  metal5         H        1603         808       25921    44.14%
[05/18 21:18:52    131s] #  metal6         V         381         163       25921    37.71%
[05/18 21:18:52    131s] #  --------------------------------------------------------------
[05/18 21:18:52    131s] #  Total                   8193      32.08%      155526    44.19%
[05/18 21:18:52    131s] #
[05/18 21:18:52    131s] #
[05/18 21:18:52    131s] #
[05/18 21:18:52    131s] #
[05/18 21:18:52    131s] #Global routing data preparation is done on Thu May 18 21:18:52 2023
[05/18 21:18:52    131s] #
[05/18 21:18:52    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.31 (MB), peak = 1188.19 (MB)
[05/18 21:18:52    131s] #
[05/18 21:18:52    131s] #Routing guide is on.
[05/18 21:18:52    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.06 (MB), peak = 1188.19 (MB)
[05/18 21:18:52    131s] #
[05/18 21:18:52    131s] #start global routing iteration 1...
[05/18 21:18:52    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.93 (MB), peak = 1188.19 (MB)
[05/18 21:18:52    131s] #
[05/18 21:18:52    131s] #start global routing iteration 2...
[05/18 21:18:52    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.13 (MB), peak = 1188.19 (MB)
[05/18 21:18:52    131s] #
[05/18 21:18:52    131s] #start global routing iteration 3...
[05/18 21:18:53    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.13 (MB), peak = 1188.19 (MB)
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #Total number of trivial nets (e.g. < 2 pins) = 1220 (skipped).
[05/18 21:18:53    131s] #Total number of selected nets for routing = 1.
[05/18 21:18:53    131s] #Total number of unselected nets (but routable) for routing = 19344 (skipped).
[05/18 21:18:53    131s] #Total number of nets in the design = 20565.
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #19344 skipped nets do not have any wires.
[05/18 21:18:53    131s] #1 routable net has only global wires.
[05/18 21:18:53    131s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #Routed net constraints summary:
[05/18 21:18:53    131s] #------------------------------------------
[05/18 21:18:53    131s] #        Rules   Pref Layer   Unconstrained  
[05/18 21:18:53    131s] #------------------------------------------
[05/18 21:18:53    131s] #      Default            1               0  
[05/18 21:18:53    131s] #------------------------------------------
[05/18 21:18:53    131s] #        Total            1               0  
[05/18 21:18:53    131s] #------------------------------------------
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #Routing constraints summary of the whole design:
[05/18 21:18:53    131s] #------------------------------------------
[05/18 21:18:53    131s] #        Rules   Pref Layer   Unconstrained  
[05/18 21:18:53    131s] #------------------------------------------
[05/18 21:18:53    131s] #      Default            1           19344  
[05/18 21:18:53    131s] #------------------------------------------
[05/18 21:18:53    131s] #        Total            1           19344  
[05/18 21:18:53    131s] #------------------------------------------
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #                 OverCon          
[05/18 21:18:53    131s] #                  #Gcell    %Gcell
[05/18 21:18:53    131s] #     Layer           (1)   OverCon
[05/18 21:18:53    131s] #  --------------------------------
[05/18 21:18:53    131s] #  metal1        0(0.00%)   (0.00%)
[05/18 21:18:53    131s] #  metal2        0(0.00%)   (0.00%)
[05/18 21:18:53    131s] #  metal3        0(0.00%)   (0.00%)
[05/18 21:18:53    131s] #  metal4        1(0.01%)   (0.01%)
[05/18 21:18:53    131s] #  metal5        0(0.00%)   (0.00%)
[05/18 21:18:53    131s] #  metal6        0(0.00%)   (0.00%)
[05/18 21:18:53    131s] #  --------------------------------
[05/18 21:18:53    131s] #     Total      1(0.00%)   (0.00%)
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/18 21:18:53    131s] #  Overflow after GR: 0.00% H + 0.00% V
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #Complete Global Routing.
[05/18 21:18:53    131s] #Total wire length = 41772 um.
[05/18 21:18:53    131s] #Total half perimeter of net bounding box = 2086 um.
[05/18 21:18:53    131s] #Total wire length on LAYER metal1 = 0 um.
[05/18 21:18:53    131s] #Total wire length on LAYER metal2 = 0 um.
[05/18 21:18:53    131s] #Total wire length on LAYER metal3 = 32920 um.
[05/18 21:18:53    131s] #Total wire length on LAYER metal4 = 8852 um.
[05/18 21:18:53    131s] #Total wire length on LAYER metal5 = 0 um.
[05/18 21:18:53    131s] #Total wire length on LAYER metal6 = 0 um.
[05/18 21:18:53    131s] #Total number of vias = 7678
[05/18 21:18:53    131s] #Up-Via Summary (total 7678):
[05/18 21:18:53    131s] #           
[05/18 21:18:53    131s] #-----------------------
[05/18 21:18:53    131s] # metal1           3318
[05/18 21:18:53    131s] # metal2           2970
[05/18 21:18:53    131s] # metal3           1390
[05/18 21:18:53    131s] #-----------------------
[05/18 21:18:53    131s] #                  7678 
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #Max overcon = 1 tracks.
[05/18 21:18:53    131s] #Total overcon = 0.00%.
[05/18 21:18:53    131s] #Worst layer Gcell overcon rate = 0.01%.
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #Global routing statistics:
[05/18 21:18:53    131s] #Cpu time = 00:00:01
[05/18 21:18:53    131s] #Elapsed time = 00:00:01
[05/18 21:18:53    131s] #Increased memory = 24.25 (MB)
[05/18 21:18:53    131s] #Total memory = 1185.13 (MB)
[05/18 21:18:53    131s] #Peak memory = 1188.19 (MB)
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #Finished global routing on Thu May 18 21:18:53 2023
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] #
[05/18 21:18:53    131s] ### route signature (59) = 1905432277
[05/18 21:18:53    131s] ### violation signature (55) = 1905142130
[05/18 21:18:53    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.83 (MB), peak = 1188.19 (MB)
[05/18 21:18:53    131s] #Start Track Assignment.
[05/18 21:18:53    132s] #Done with 2655 horizontal wires in 2 hboxes and 995 vertical wires in 2 hboxes.
[05/18 21:18:53    132s] #Done with 9 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[05/18 21:18:53    132s] #Complete Track Assignment.
[05/18 21:18:53    132s] #Total wire length = 47323 um.
[05/18 21:18:53    132s] #Total half perimeter of net bounding box = 2086 um.
[05/18 21:18:53    132s] #Total wire length on LAYER metal1 = 5271 um.
[05/18 21:18:53    132s] #Total wire length on LAYER metal2 = 0 um.
[05/18 21:18:53    132s] #Total wire length on LAYER metal3 = 32752 um.
[05/18 21:18:53    132s] #Total wire length on LAYER metal4 = 9299 um.
[05/18 21:18:53    132s] #Total wire length on LAYER metal5 = 0 um.
[05/18 21:18:53    132s] #Total wire length on LAYER metal6 = 0 um.
[05/18 21:18:53    132s] #Total number of vias = 7678
[05/18 21:18:53    132s] #Up-Via Summary (total 7678):
[05/18 21:18:53    132s] #           
[05/18 21:18:53    132s] #-----------------------
[05/18 21:18:53    132s] # metal1           3318
[05/18 21:18:53    132s] # metal2           2970
[05/18 21:18:53    132s] # metal3           1390
[05/18 21:18:53    132s] #-----------------------
[05/18 21:18:53    132s] #                  7678 
[05/18 21:18:53    132s] #
[05/18 21:18:53    132s] ### route signature (63) =  999187972
[05/18 21:18:53    132s] ### violation signature (59) = 1905142130
[05/18 21:18:53    132s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1181.21 (MB), peak = 1188.19 (MB)
[05/18 21:18:53    132s] #
[05/18 21:18:53    132s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/18 21:18:53    132s] #Cpu time = 00:00:04
[05/18 21:18:53    132s] #Elapsed time = 00:00:04
[05/18 21:18:53    132s] #Increased memory = 36.20 (MB)
[05/18 21:18:53    132s] #Total memory = 1181.21 (MB)
[05/18 21:18:53    132s] #Peak memory = 1188.19 (MB)
[05/18 21:18:53    132s] ### max drc and si pitch = 3700 (   3.700 um) MT-safe pitch = 3200 (   3.200 um) patch pitch = 4040 (   4.040 um)
[05/18 21:18:54    133s] #
[05/18 21:18:54    133s] #Start Detail Routing..
[05/18 21:18:54    133s] #start initial detail routing ...
[05/18 21:19:10    149s] # ECO: 1.5% of the total area was rechecked for DRC, and 36.8% required routing.
[05/18 21:19:10    149s] #   number of violations = 3
[05/18 21:19:10    149s] #
[05/18 21:19:10    149s] #    By Layer and Type :
[05/18 21:19:10    149s] #	          Short   Totals
[05/18 21:19:10    149s] #	metal1        0        0
[05/18 21:19:10    149s] #	metal2        0        0
[05/18 21:19:10    149s] #	metal3        0        0
[05/18 21:19:10    149s] #	metal4        3        3
[05/18 21:19:10    149s] #	Totals        3        3
[05/18 21:19:10    149s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1187.57 (MB), peak = 1194.46 (MB)
[05/18 21:19:10    149s] #start 1st optimization iteration ...
[05/18 21:19:10    149s] #   number of violations = 1
[05/18 21:19:10    149s] #
[05/18 21:19:10    149s] #    By Layer and Type :
[05/18 21:19:10    149s] #	          Short   Totals
[05/18 21:19:10    149s] #	metal1        0        0
[05/18 21:19:10    149s] #	metal2        0        0
[05/18 21:19:10    149s] #	metal3        0        0
[05/18 21:19:10    149s] #	metal4        1        1
[05/18 21:19:10    149s] #	Totals        1        1
[05/18 21:19:10    149s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.68 (MB), peak = 1194.46 (MB)
[05/18 21:19:10    149s] #start 2nd optimization iteration ...
[05/18 21:19:10    149s] #   number of violations = 2
[05/18 21:19:10    149s] #
[05/18 21:19:10    149s] #    By Layer and Type :
[05/18 21:19:10    149s] #	          Short   Totals
[05/18 21:19:10    149s] #	metal1        0        0
[05/18 21:19:10    149s] #	metal2        0        0
[05/18 21:19:10    149s] #	metal3        1        1
[05/18 21:19:10    149s] #	metal4        1        1
[05/18 21:19:10    149s] #	Totals        2        2
[05/18 21:19:10    149s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.86 (MB), peak = 1194.46 (MB)
[05/18 21:19:10    149s] #start 3rd optimization iteration ...
[05/18 21:19:11    149s] #   number of violations = 2
[05/18 21:19:11    149s] #
[05/18 21:19:11    149s] #    By Layer and Type :
[05/18 21:19:11    149s] #	         MetSpc    Short   Totals
[05/18 21:19:11    149s] #	metal1        0        0        0
[05/18 21:19:11    149s] #	metal2        0        0        0
[05/18 21:19:11    149s] #	metal3        0        0        0
[05/18 21:19:11    149s] #	metal4        0        0        0
[05/18 21:19:11    149s] #	metal5        0        0        0
[05/18 21:19:11    149s] #	metal6        1        1        2
[05/18 21:19:11    149s] #	Totals        1        1        2
[05/18 21:19:11    149s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.86 (MB), peak = 1194.46 (MB)
[05/18 21:19:11    149s] #start 4th optimization iteration ...
[05/18 21:19:11    150s] #   number of violations = 1
[05/18 21:19:11    150s] #
[05/18 21:19:11    150s] #    By Layer and Type :
[05/18 21:19:11    150s] #	          Short   Totals
[05/18 21:19:11    150s] #	metal1        0        0
[05/18 21:19:11    150s] #	metal2        0        0
[05/18 21:19:11    150s] #	metal3        0        0
[05/18 21:19:11    150s] #	metal4        0        0
[05/18 21:19:11    150s] #	metal5        0        0
[05/18 21:19:11    150s] #	metal6        1        1
[05/18 21:19:11    150s] #	Totals        1        1
[05/18 21:19:11    150s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.96 (MB), peak = 1194.46 (MB)
[05/18 21:19:11    150s] #start 5th optimization iteration ...
[05/18 21:19:11    150s] #   number of violations = 2
[05/18 21:19:11    150s] #
[05/18 21:19:11    150s] #    By Layer and Type :
[05/18 21:19:11    150s] #	         MetSpc    Short   Totals
[05/18 21:19:11    150s] #	metal1        0        0        0
[05/18 21:19:11    150s] #	metal2        0        0        0
[05/18 21:19:11    150s] #	metal3        0        0        0
[05/18 21:19:11    150s] #	metal4        0        0        0
[05/18 21:19:11    150s] #	metal5        0        0        0
[05/18 21:19:11    150s] #	metal6        1        1        2
[05/18 21:19:11    150s] #	Totals        1        1        2
[05/18 21:19:11    150s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.14 (MB), peak = 1194.46 (MB)
[05/18 21:19:11    150s] #start 6th optimization iteration ...
[05/18 21:19:11    150s] #   number of violations = 13
[05/18 21:19:11    150s] #
[05/18 21:19:11    150s] #    By Layer and Type :
[05/18 21:19:11    150s] #	          Short   Totals
[05/18 21:19:11    150s] #	metal1        0        0
[05/18 21:19:11    150s] #	metal2        0        0
[05/18 21:19:11    150s] #	metal3        2        2
[05/18 21:19:11    150s] #	metal4        8        8
[05/18 21:19:11    150s] #	metal5        2        2
[05/18 21:19:11    150s] #	metal6        1        1
[05/18 21:19:11    150s] #	Totals       13       13
[05/18 21:19:11    150s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.35 (MB), peak = 1194.46 (MB)
[05/18 21:19:11    150s] #start 7th optimization iteration ...
[05/18 21:19:12    151s] #   number of violations = 4
[05/18 21:19:12    151s] #
[05/18 21:19:12    151s] #    By Layer and Type :
[05/18 21:19:12    151s] #	          Short   Totals
[05/18 21:19:12    151s] #	metal1        0        0
[05/18 21:19:12    151s] #	metal2        0        0
[05/18 21:19:12    151s] #	metal3        0        0
[05/18 21:19:12    151s] #	metal4        2        2
[05/18 21:19:12    151s] #	metal5        2        2
[05/18 21:19:12    151s] #	Totals        4        4
[05/18 21:19:12    151s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.70 (MB), peak = 1194.46 (MB)
[05/18 21:19:12    151s] #start 8th optimization iteration ...
[05/18 21:19:12    151s] #   number of violations = 10
[05/18 21:19:12    151s] #
[05/18 21:19:12    151s] #    By Layer and Type :
[05/18 21:19:12    151s] #	         MetSpc    Short   Totals
[05/18 21:19:12    151s] #	metal1        0        0        0
[05/18 21:19:12    151s] #	metal2        0        0        0
[05/18 21:19:12    151s] #	metal3        0        0        0
[05/18 21:19:12    151s] #	metal4        0        4        4
[05/18 21:19:12    151s] #	metal5        0        4        4
[05/18 21:19:12    151s] #	metal6        1        1        2
[05/18 21:19:12    151s] #	Totals        1        9       10
[05/18 21:19:12    151s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.81 (MB), peak = 1194.46 (MB)
[05/18 21:19:12    151s] #start 9th optimization iteration ...
[05/18 21:19:12    151s] #   number of violations = 8
[05/18 21:19:12    151s] #
[05/18 21:19:12    151s] #    By Layer and Type :
[05/18 21:19:12    151s] #	          Short   Totals
[05/18 21:19:12    151s] #	metal1        0        0
[05/18 21:19:12    151s] #	metal2        0        0
[05/18 21:19:12    151s] #	metal3        0        0
[05/18 21:19:12    151s] #	metal4        1        1
[05/18 21:19:12    151s] #	metal5        2        2
[05/18 21:19:12    151s] #	metal6        5        5
[05/18 21:19:12    151s] #	Totals        8        8
[05/18 21:19:12    151s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.81 (MB), peak = 1194.46 (MB)
[05/18 21:19:12    151s] #start 10th optimization iteration ...
[05/18 21:19:13    151s] #   number of violations = 4
[05/18 21:19:13    151s] #
[05/18 21:19:13    151s] #    By Layer and Type :
[05/18 21:19:13    151s] #	          Short   Totals
[05/18 21:19:13    151s] #	metal1        0        0
[05/18 21:19:13    151s] #	metal2        0        0
[05/18 21:19:13    151s] #	metal3        0        0
[05/18 21:19:13    151s] #	metal4        0        0
[05/18 21:19:13    151s] #	metal5        0        0
[05/18 21:19:13    151s] #	metal6        4        4
[05/18 21:19:13    151s] #	Totals        4        4
[05/18 21:19:13    151s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.81 (MB), peak = 1194.46 (MB)
[05/18 21:19:13    151s] #start 11th optimization iteration ...
[05/18 21:19:13    152s] #   number of violations = 2
[05/18 21:19:13    152s] #
[05/18 21:19:13    152s] #    By Layer and Type :
[05/18 21:19:13    152s] #	          Short   Totals
[05/18 21:19:13    152s] #	metal1        0        0
[05/18 21:19:13    152s] #	metal2        0        0
[05/18 21:19:13    152s] #	metal3        0        0
[05/18 21:19:13    152s] #	metal4        0        0
[05/18 21:19:13    152s] #	metal5        0        0
[05/18 21:19:13    152s] #	metal6        2        2
[05/18 21:19:13    152s] #	Totals        2        2
[05/18 21:19:13    152s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1199.22 (MB), peak = 1199.43 (MB)
[05/18 21:19:13    152s] #start 12th optimization iteration ...
[05/18 21:19:14    152s] #   number of violations = 2
[05/18 21:19:14    152s] #
[05/18 21:19:14    152s] #    By Layer and Type :
[05/18 21:19:14    152s] #	          Short   Totals
[05/18 21:19:14    152s] #	metal1        0        0
[05/18 21:19:14    152s] #	metal2        0        0
[05/18 21:19:14    152s] #	metal3        0        0
[05/18 21:19:14    152s] #	metal4        0        0
[05/18 21:19:14    152s] #	metal5        0        0
[05/18 21:19:14    152s] #	metal6        2        2
[05/18 21:19:14    152s] #	Totals        2        2
[05/18 21:19:14    152s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.43 (MB), peak = 1199.43 (MB)
[05/18 21:19:14    152s] #start 13th optimization iteration ...
[05/18 21:19:14    153s] #   number of violations = 2
[05/18 21:19:14    153s] #
[05/18 21:19:14    153s] #    By Layer and Type :
[05/18 21:19:14    153s] #	          Short   Totals
[05/18 21:19:14    153s] #	metal1        0        0
[05/18 21:19:14    153s] #	metal2        0        0
[05/18 21:19:14    153s] #	metal3        0        0
[05/18 21:19:14    153s] #	metal4        0        0
[05/18 21:19:14    153s] #	metal5        0        0
[05/18 21:19:14    153s] #	metal6        2        2
[05/18 21:19:14    153s] #	Totals        2        2
[05/18 21:19:14    153s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1199.43 (MB), peak = 1199.43 (MB)
[05/18 21:19:14    153s] #start 14th optimization iteration ...
[05/18 21:19:15    153s] #   number of violations = 2
[05/18 21:19:15    153s] #
[05/18 21:19:15    153s] #    By Layer and Type :
[05/18 21:19:15    153s] #	          Short   Totals
[05/18 21:19:15    153s] #	metal1        0        0
[05/18 21:19:15    153s] #	metal2        0        0
[05/18 21:19:15    153s] #	metal3        0        0
[05/18 21:19:15    153s] #	metal4        0        0
[05/18 21:19:15    153s] #	metal5        0        0
[05/18 21:19:15    153s] #	metal6        2        2
[05/18 21:19:15    154s] #	Totals        2        2
[05/18 21:19:15    154s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1201.62 (MB), peak = 1201.69 (MB)
[05/18 21:19:15    154s] #start 15th optimization iteration ...
[05/18 21:19:16    155s] #   number of violations = 2
[05/18 21:19:16    155s] #
[05/18 21:19:16    155s] #    By Layer and Type :
[05/18 21:19:16    155s] #	          Short   Totals
[05/18 21:19:16    155s] #	metal1        0        0
[05/18 21:19:16    155s] #	metal2        0        0
[05/18 21:19:16    155s] #	metal3        0        0
[05/18 21:19:16    155s] #	metal4        0        0
[05/18 21:19:16    155s] #	metal5        0        0
[05/18 21:19:16    155s] #	metal6        2        2
[05/18 21:19:16    155s] #	Totals        2        2
[05/18 21:19:16    155s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1200.96 (MB), peak = 1201.69 (MB)
[05/18 21:19:16    155s] #start 16th optimization iteration ...
[05/18 21:19:16    155s] #   number of violations = 2
[05/18 21:19:16    155s] #
[05/18 21:19:16    155s] #    By Layer and Type :
[05/18 21:19:16    155s] #	          Short   Totals
[05/18 21:19:16    155s] #	metal1        0        0
[05/18 21:19:16    155s] #	metal2        0        0
[05/18 21:19:16    155s] #	metal3        0        0
[05/18 21:19:16    155s] #	metal4        0        0
[05/18 21:19:16    155s] #	metal5        0        0
[05/18 21:19:16    155s] #	metal6        2        2
[05/18 21:19:16    155s] #	Totals        2        2
[05/18 21:19:16    155s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1220.20 (MB), peak = 1222.68 (MB)
[05/18 21:19:16    155s] #start 17th optimization iteration ...
[05/18 21:19:17    156s] #   number of violations = 2
[05/18 21:19:17    156s] #
[05/18 21:19:17    156s] #    By Layer and Type :
[05/18 21:19:17    156s] #	          Short   Totals
[05/18 21:19:17    156s] #	metal1        0        0
[05/18 21:19:17    156s] #	metal2        0        0
[05/18 21:19:17    156s] #	metal3        0        0
[05/18 21:19:17    156s] #	metal4        0        0
[05/18 21:19:17    156s] #	metal5        0        0
[05/18 21:19:17    156s] #	metal6        2        2
[05/18 21:19:17    156s] #	Totals        2        2
[05/18 21:19:17    156s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1220.21 (MB), peak = 1222.68 (MB)
[05/18 21:19:17    156s] #start 18th optimization iteration ...
[05/18 21:19:17    156s] #   number of violations = 2
[05/18 21:19:17    156s] #
[05/18 21:19:17    156s] #    By Layer and Type :
[05/18 21:19:17    156s] #	          Short   Totals
[05/18 21:19:17    156s] #	metal1        0        0
[05/18 21:19:17    156s] #	metal2        0        0
[05/18 21:19:17    156s] #	metal3        0        0
[05/18 21:19:17    156s] #	metal4        0        0
[05/18 21:19:17    156s] #	metal5        0        0
[05/18 21:19:17    156s] #	metal6        2        2
[05/18 21:19:17    156s] #	Totals        2        2
[05/18 21:19:17    156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1220.21 (MB), peak = 1222.68 (MB)
[05/18 21:19:17    156s] #start 19th optimization iteration ...
[05/18 21:19:18    157s] #   number of violations = 2
[05/18 21:19:18    157s] #
[05/18 21:19:18    157s] #    By Layer and Type :
[05/18 21:19:18    157s] #	          Short   Totals
[05/18 21:19:18    157s] #	metal1        0        0
[05/18 21:19:18    157s] #	metal2        0        0
[05/18 21:19:18    157s] #	metal3        0        0
[05/18 21:19:18    157s] #	metal4        0        0
[05/18 21:19:18    157s] #	metal5        0        0
[05/18 21:19:18    157s] #	metal6        2        2
[05/18 21:19:18    157s] #	Totals        2        2
[05/18 21:19:18    157s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1219.20 (MB), peak = 1222.68 (MB)
[05/18 21:19:18    157s] #start 20th optimization iteration ...
[05/18 21:19:19    157s] #   number of violations = 1
[05/18 21:19:19    157s] #
[05/18 21:19:19    157s] #    By Layer and Type :
[05/18 21:19:19    157s] #	          Short   Totals
[05/18 21:19:19    157s] #	metal1        0        0
[05/18 21:19:19    157s] #	metal2        0        0
[05/18 21:19:19    157s] #	metal3        0        0
[05/18 21:19:19    157s] #	metal4        0        0
[05/18 21:19:19    157s] #	metal5        0        0
[05/18 21:19:19    157s] #	metal6        1        1
[05/18 21:19:19    157s] #	Totals        1        1
[05/18 21:19:19    157s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.41 (MB), peak = 1222.68 (MB)
[05/18 21:19:19    157s] #Complete Detail Routing.
[05/18 21:19:19    157s] #Total wire length = 48096 um.
[05/18 21:19:19    157s] #Total half perimeter of net bounding box = 2086 um.
[05/18 21:19:19    157s] #Total wire length on LAYER metal1 = 8 um.
[05/18 21:19:19    157s] #Total wire length on LAYER metal2 = 465 um.
[05/18 21:19:19    157s] #Total wire length on LAYER metal3 = 35024 um.
[05/18 21:19:19    157s] #Total wire length on LAYER metal4 = 12458 um.
[05/18 21:19:19    157s] #Total wire length on LAYER metal5 = 0 um.
[05/18 21:19:19    157s] #Total wire length on LAYER metal6 = 141 um.
[05/18 21:19:19    157s] #Total number of vias = 10001
[05/18 21:19:19    157s] #Up-Via Summary (total 10001):
[05/18 21:19:19    157s] #           
[05/18 21:19:19    157s] #-----------------------
[05/18 21:19:19    157s] # metal1           3318
[05/18 21:19:19    157s] # metal2           3320
[05/18 21:19:19    157s] # metal3           3361
[05/18 21:19:19    157s] # metal4              1
[05/18 21:19:19    157s] # metal5              1
[05/18 21:19:19    157s] #-----------------------
[05/18 21:19:19    157s] #                 10001 
[05/18 21:19:19    157s] #
[05/18 21:19:19    157s] #Total number of DRC violations = 1
[05/18 21:19:19    157s] #Total number of violations on LAYER metal1 = 0
[05/18 21:19:19    157s] #Total number of violations on LAYER metal2 = 0
[05/18 21:19:19    157s] #Total number of violations on LAYER metal3 = 0
[05/18 21:19:19    157s] #Total number of violations on LAYER metal4 = 0
[05/18 21:19:19    157s] #Total number of violations on LAYER metal5 = 0
[05/18 21:19:19    157s] #Total number of violations on LAYER metal6 = 1
[05/18 21:19:19    157s] ### route signature (108) =   51734362
[05/18 21:19:19    157s] ### violation signature (104) =  450807432
[05/18 21:19:19    157s] #Cpu time = 00:00:25
[05/18 21:19:19    157s] #Elapsed time = 00:00:25
[05/18 21:19:19    157s] #Increased memory = -9.25 (MB)
[05/18 21:19:19    157s] #Total memory = 1171.96 (MB)
[05/18 21:19:19    157s] #Peak memory = 1222.68 (MB)
[05/18 21:19:19    157s] #detailRoute Statistics:
[05/18 21:19:19    157s] #Cpu time = 00:00:25
[05/18 21:19:19    157s] #Elapsed time = 00:00:25
[05/18 21:19:19    157s] #Increased memory = -9.25 (MB)
[05/18 21:19:19    157s] #Total memory = 1171.96 (MB)
[05/18 21:19:19    157s] #Peak memory = 1222.68 (MB)
[05/18 21:19:19    157s] ### export route signature (109) =   51734362
[05/18 21:19:19    157s] ### export violation signature (105) =  450807432
[05/18 21:19:19    157s] #
[05/18 21:19:19    157s] #globalDetailRoute statistics:
[05/18 21:19:19    157s] #Cpu time = 00:00:30
[05/18 21:19:19    157s] #Elapsed time = 00:00:30
[05/18 21:19:19    157s] #Increased memory = 39.47 (MB)
[05/18 21:19:19    157s] #Total memory = 1148.29 (MB)
[05/18 21:19:19    157s] #Peak memory = 1222.68 (MB)
[05/18 21:19:19    157s] #Number of warnings = 42
[05/18 21:19:19    157s] #Total number of warnings = 90
[05/18 21:19:19    157s] #Number of fails = 0
[05/18 21:19:19    157s] #Total number of fails = 0
[05/18 21:19:19    157s] #Complete globalDetailRoute on Thu May 18 21:19:19 2023
[05/18 21:19:19    157s] #
[05/18 21:19:19    157s] ### 
[05/18 21:19:19    157s] ###   Scalability Statistics
[05/18 21:19:19    157s] ### 
[05/18 21:19:19    157s] ### ------------------------+----------------+----------------+----------------+
[05/18 21:19:19    157s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[05/18 21:19:19    157s] ### ------------------------+----------------+----------------+----------------+
[05/18 21:19:19    157s] ###   Data Preparation      |        00:00:03|        00:00:03|             1.0|
[05/18 21:19:19    157s] ###   Global Routing        |        00:00:01|        00:00:01|             1.0|
[05/18 21:19:19    157s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[05/18 21:19:19    157s] ###   Detail Routing        |        00:00:25|        00:00:25|             1.0|
[05/18 21:19:19    157s] ###   Total                 |        00:00:30|        00:00:30|             1.0|
[05/18 21:19:19    157s] ### ------------------------+----------------+----------------+----------------+
[05/18 21:19:19    157s] ### 
[05/18 21:19:19    157s] % End globalDetailRoute (date=05/18 21:19:19, total cpu=0:00:30.5, real=0:00:31.0, peak res=1222.7M, current mem=1222.7M)
[05/18 21:19:19    157s]         NanoRoute done. (took cpu=0:00:30.5 real=0:00:30.4)
[05/18 21:19:19    157s]       Clock detailed routing done.
[05/18 21:19:19    157s] Skipping check of guided vs. routed net lengths.
[05/18 21:19:19    157s] Set FIXED routing status on 1 net(s)
[05/18 21:19:19    157s]     Routing using NR in eGR->NR Step done.
[05/18 21:19:19    158s] Net route status summary:
[05/18 21:19:19    158s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:19:19    158s]   Non-clock: 20564 (unrouted=20564, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:19:19    158s] 
[05/18 21:19:19    158s] CCOPT: Done with clock implementation routing.
[05/18 21:19:19    158s] 
[05/18 21:19:19    158s] 
[05/18 21:19:19    158s] CCOpt: Starting congestion repair using flow wrapper.
[05/18 21:19:19    158s]     Congestion Repair...
[05/18 21:19:19    158s] Trial Route Overflow 0(H) 0(V)
[05/18 21:19:19    158s] Starting congestion repair ...
[05/18 21:19:19    158s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[05/18 21:19:19    158s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/18 21:19:19    158s] Starting Early Global Route congestion estimation: mem = 1605.0M
[05/18 21:19:19    158s] (I)       Reading DB...
[05/18 21:19:19    158s] (I)       before initializing RouteDB syMemory usage = 1622.2 MB
[05/18 21:19:19    158s] (I)       congestionReportName   : 
[05/18 21:19:19    158s] (I)       layerRangeFor2DCongestion : 
[05/18 21:19:19    158s] (I)       buildTerm2TermWires    : 1
[05/18 21:19:19    158s] (I)       doTrackAssignment      : 1
[05/18 21:19:19    158s] (I)       dumpBookshelfFiles     : 0
[05/18 21:19:19    158s] (I)       numThreads             : 1
[05/18 21:19:19    158s] (I)       bufferingAwareRouting  : false
[05/18 21:19:19    158s] [NR-eGR] honorMsvRouteConstraint: false
[05/18 21:19:19    158s] (I)       honorPin               : false
[05/18 21:19:19    158s] (I)       honorPinGuide          : true
[05/18 21:19:19    158s] (I)       honorPartition         : false
[05/18 21:19:19    158s] (I)       allowPartitionCrossover: false
[05/18 21:19:19    158s] (I)       honorSingleEntry       : true
[05/18 21:19:19    158s] (I)       honorSingleEntryStrong : true
[05/18 21:19:19    158s] (I)       handleViaSpacingRule   : false
[05/18 21:19:19    158s] (I)       handleEolSpacingRule   : false
[05/18 21:19:19    158s] (I)       PDConstraint           : none
[05/18 21:19:19    158s] (I)       expBetterNDRHandling   : false
[05/18 21:19:19    158s] [NR-eGR] honorClockSpecNDR      : 0
[05/18 21:19:19    158s] (I)       routingEffortLevel     : 3
[05/18 21:19:19    158s] (I)       effortLevel            : standard
[05/18 21:19:19    158s] [NR-eGR] minRouteLayer          : 2
[05/18 21:19:19    158s] [NR-eGR] maxRouteLayer          : 127
[05/18 21:19:19    158s] (I)       relaxedTopLayerCeiling : 127
[05/18 21:19:19    158s] (I)       relaxedBottomLayerFloor: 2
[05/18 21:19:19    158s] (I)       numRowsPerGCell        : 1
[05/18 21:19:19    158s] (I)       speedUpLargeDesign     : 0
[05/18 21:19:19    158s] (I)       multiThreadingTA       : 1
[05/18 21:19:19    158s] (I)       blkAwareLayerSwitching : 1
[05/18 21:19:19    158s] (I)       optimizationMode       : false
[05/18 21:19:19    158s] (I)       routeSecondPG          : false
[05/18 21:19:19    158s] (I)       scenicRatioForLayerRelax: 0.00
[05/18 21:19:19    158s] (I)       detourLimitForLayerRelax: 0.00
[05/18 21:19:19    158s] (I)       punchThroughDistance   : 500.00
[05/18 21:19:19    158s] (I)       scenicBound            : 1.15
[05/18 21:19:19    158s] (I)       maxScenicToAvoidBlk    : 100.00
[05/18 21:19:19    158s] (I)       source-to-sink ratio   : 0.00
[05/18 21:19:19    158s] (I)       targetCongestionRatioH : 1.00
[05/18 21:19:19    158s] (I)       targetCongestionRatioV : 1.00
[05/18 21:19:19    158s] (I)       layerCongestionRatio   : 0.70
[05/18 21:19:19    158s] (I)       m1CongestionRatio      : 0.10
[05/18 21:19:19    158s] (I)       m2m3CongestionRatio    : 0.70
[05/18 21:19:19    158s] (I)       localRouteEffort       : 1.00
[05/18 21:19:19    158s] (I)       numSitesBlockedByOneVia: 8.00
[05/18 21:19:19    158s] (I)       supplyScaleFactorH     : 1.00
[05/18 21:19:19    158s] (I)       supplyScaleFactorV     : 1.00
[05/18 21:19:19    158s] (I)       highlight3DOverflowFactor: 0.00
[05/18 21:19:19    158s] (I)       doubleCutViaModelingRatio: 0.00
[05/18 21:19:19    158s] (I)       routeVias              : 
[05/18 21:19:19    158s] (I)       readTROption           : true
[05/18 21:19:19    158s] (I)       extraSpacingFactor     : 1.00
[05/18 21:19:19    158s] [NR-eGR] numTracksPerClockWire  : 0
[05/18 21:19:19    158s] (I)       routeSelectedNetsOnly  : false
[05/18 21:19:19    158s] (I)       clkNetUseMaxDemand     : false
[05/18 21:19:19    158s] (I)       extraDemandForClocks   : 0
[05/18 21:19:19    158s] (I)       steinerRemoveLayers    : false
[05/18 21:19:19    158s] (I)       demoteLayerScenicScale : 1.00
[05/18 21:19:19    158s] (I)       nonpreferLayerCostScale : 100.00
[05/18 21:19:19    158s] (I)       similarTopologyRoutingFast : false
[05/18 21:19:19    158s] (I)       spanningTreeRefinement : false
[05/18 21:19:19    158s] (I)       spanningTreeRefinementAlpha : 0.50
[05/18 21:19:19    158s] (I)       starting read tracks
[05/18 21:19:19    158s] (I)       build grid graph
[05/18 21:19:19    158s] (I)       build grid graph start
[05/18 21:19:19    158s] [NR-eGR] Layer1 has no routable track
[05/18 21:19:19    158s] [NR-eGR] Layer2 has single uniform track structure
[05/18 21:19:19    158s] [NR-eGR] Layer3 has single uniform track structure
[05/18 21:19:19    158s] [NR-eGR] Layer4 has single uniform track structure
[05/18 21:19:19    158s] [NR-eGR] Layer5 has single uniform track structure
[05/18 21:19:19    158s] [NR-eGR] Layer6 has single uniform track structure
[05/18 21:19:19    158s] (I)       build grid graph end
[05/18 21:19:19    158s] (I)       numViaLayers=6
[05/18 21:19:19    158s] (I)       Reading via VIA12_VV for layer: 0 
[05/18 21:19:19    158s] (I)       Reading via VIA23_VH for layer: 1 
[05/18 21:19:19    158s] (I)       Reading via VIA34_VH for layer: 2 
[05/18 21:19:19    158s] (I)       Reading via VIA45_VH for layer: 3 
[05/18 21:19:19    158s] (I)       Reading via VIA56_HH for layer: 4 
[05/18 21:19:19    158s] (I)       end build via table
[05/18 21:19:19    158s] [NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[05/18 21:19:19    158s] [NR-eGR] numPreroutedNet = 1  numPreroutedWires = 11232
[05/18 21:19:19    158s] (I)       readDataFromPlaceDB
[05/18 21:19:19    158s] (I)       Read net information..
[05/18 21:19:19    158s] [NR-eGR] Read numTotalNets=19345  numIgnoredNets=1
[05/18 21:19:19    158s] (I)       Read testcase time = 0.010 seconds
[05/18 21:19:19    158s] 
[05/18 21:19:19    158s] (I)       read default dcut vias
[05/18 21:19:19    158s] (I)       Reading via VIA12_HH_2cut_E for layer: 0 
[05/18 21:19:19    158s] (I)       Reading via VIA23_HH_2cut_E for layer: 1 
[05/18 21:19:19    158s] (I)       Reading via VIA34_HH_2cut_E for layer: 2 
[05/18 21:19:19    158s] (I)       Reading via VIA45_HH_2cut_E for layer: 3 
[05/18 21:19:19    158s] (I)       Reading via VIA56_HH_2cut_N for layer: 4 
[05/18 21:19:19    158s] (I)       build grid graph start
[05/18 21:19:19    158s] (I)       build grid graph end
[05/18 21:19:19    158s] (I)       Model blockage into capacity
[05/18 21:19:19    158s] (I)       Read numBlocks=36279  numPreroutedWires=11232  numCapScreens=0
[05/18 21:19:19    158s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/18 21:19:19    158s] (I)       blocked area on Layer2 : 1041112973600  (57.13%)
[05/18 21:19:19    158s] (I)       blocked area on Layer3 : 1083795571600  (59.47%)
[05/18 21:19:19    158s] (I)       blocked area on Layer4 : 1130452157600  (62.03%)
[05/18 21:19:19    158s] (I)       blocked area on Layer5 : 1082208922000  (59.38%)
[05/18 21:19:19    158s] (I)       blocked area on Layer6 : 1019613639200  (55.95%)
[05/18 21:19:19    158s] (I)       Modeling time = 0.030 seconds
[05/18 21:19:19    158s] 
[05/18 21:19:19    158s] (I)       Number of ignored nets = 1
[05/18 21:19:19    158s] (I)       Number of fixed nets = 1.  Ignored: Yes
[05/18 21:19:19    158s] (I)       Number of clock nets = 1.  Ignored: No
[05/18 21:19:19    158s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/18 21:19:19    158s] (I)       Number of special nets = 0.  Ignored: Yes
[05/18 21:19:19    158s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/18 21:19:19    158s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/18 21:19:19    158s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/18 21:19:19    158s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/18 21:19:19    158s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/18 21:19:19    158s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1625.3 MB
[05/18 21:19:19    158s] (I)       Ndr track 0 does not exist
[05/18 21:19:19    158s] (I)       Layer1  viaCost=300.00
[05/18 21:19:19    158s] (I)       Layer2  viaCost=100.00
[05/18 21:19:19    158s] (I)       Layer3  viaCost=100.00
[05/18 21:19:19    158s] (I)       Layer4  viaCost=100.00
[05/18 21:19:19    158s] (I)       Layer5  viaCost=100.00
[05/18 21:19:19    158s] (I)       ---------------------Grid Graph Info--------------------
[05/18 21:19:19    158s] (I)       routing area        :  (0, 0) - (1349740, 1350160)
[05/18 21:19:19    158s] (I)       core area           :  (220100, 220200) - (1129640, 1129960)
[05/18 21:19:19    158s] (I)       Site Width          :   620  (dbu)
[05/18 21:19:19    158s] (I)       Row Height          :  5040  (dbu)
[05/18 21:19:19    158s] (I)       GCell Width         :  5040  (dbu)
[05/18 21:19:19    158s] (I)       GCell Height        :  5040  (dbu)
[05/18 21:19:19    158s] (I)       grid                :   268   268     6
[05/18 21:19:19    158s] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[05/18 21:19:19    158s] (I)       horizontal capacity :     0     0  5040     0  5040     0
[05/18 21:19:19    158s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/18 21:19:19    158s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/18 21:19:19    158s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/18 21:19:19    158s] (I)       First Track Coord   :     0   310   400   310   400  2170
[05/18 21:19:19    158s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/18 21:19:19    158s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/18 21:19:19    158s] (I)       Num of masks        :     1     1     1     1     1     1
[05/18 21:19:19    158s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/18 21:19:19    158s] (I)       --------------------------------------------------------
[05/18 21:19:19    158s] 
[05/18 21:19:19    158s] [NR-eGR] ============ Routing rule table ============
[05/18 21:19:19    158s] [NR-eGR] Rule id 0. Nets 19344 
[05/18 21:19:19    158s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/18 21:19:19    158s] [NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/18 21:19:19    158s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:19:19    158s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/18 21:19:19    158s] [NR-eGR] ========================================
[05/18 21:19:19    158s] [NR-eGR] 
[05/18 21:19:19    158s] (I)       After initializing earlyGlobalRoute syMemory usage = 1625.3 MB
[05/18 21:19:19    158s] (I)       Loading and dumping file time : 0.15 seconds
[05/18 21:19:19    158s] (I)       ============= Initialization =============
[05/18 21:19:19    158s] (I)       totalPins=72136  totalGlobalPin=67320 (93.32%)
[05/18 21:19:19    158s] (I)       total 2D Cap : 1494970 = (746672 H, 748298 V)
[05/18 21:19:19    158s] [NR-eGR] Layer group 1: route 19344 net(s) in layer range [2, 6]
[05/18 21:19:19    158s] (I)       ============  Phase 1a Route ============
[05/18 21:19:19    158s] (I)       Phase 1a runs 0.05 seconds
[05/18 21:19:19    158s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/18 21:19:19    158s] (I)       Usage: 207567 = (105312 H, 102255 V) = (14.10% H, 13.67% V) = (5.308e+05um H, 5.154e+05um V)
[05/18 21:19:19    158s] (I)       
[05/18 21:19:19    158s] (I)       ============  Phase 1b Route ============
[05/18 21:19:19    158s] (I)       Phase 1b runs 0.01 seconds
[05/18 21:19:19    158s] (I)       Usage: 207566 = (105312 H, 102254 V) = (14.10% H, 13.66% V) = (5.308e+05um H, 5.154e+05um V)
[05/18 21:19:19    158s] (I)       
[05/18 21:19:19    158s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.046133e+06um
[05/18 21:19:19    158s] (I)       ============  Phase 1c Route ============
[05/18 21:19:19    158s] (I)       Level2 Grid: 54 x 54
[05/18 21:19:19    158s] (I)       Phase 1c runs 0.02 seconds
[05/18 21:19:19    158s] (I)       Usage: 207604 = (105315 H, 102289 V) = (14.10% H, 13.67% V) = (5.308e+05um H, 5.155e+05um V)
[05/18 21:19:19    158s] (I)       
[05/18 21:19:19    158s] (I)       ============  Phase 1d Route ============
[05/18 21:19:19    158s] (I)       Phase 1d runs 0.02 seconds
[05/18 21:19:19    158s] (I)       Usage: 207599 = (105315 H, 102284 V) = (14.10% H, 13.67% V) = (5.308e+05um H, 5.155e+05um V)
[05/18 21:19:19    158s] (I)       
[05/18 21:19:19    158s] (I)       ============  Phase 1e Route ============
[05/18 21:19:19    158s] (I)       Phase 1e runs 0.00 seconds
[05/18 21:19:19    158s] (I)       Usage: 207599 = (105315 H, 102284 V) = (14.10% H, 13.67% V) = (5.308e+05um H, 5.155e+05um V)
[05/18 21:19:19    158s] (I)       
[05/18 21:19:19    158s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.046299e+06um
[05/18 21:19:19    158s] [NR-eGR] 
[05/18 21:19:19    158s] (I)       ============  Phase 1l Route ============
[05/18 21:19:19    158s] (I)       Phase 1l runs 0.06 seconds
[05/18 21:19:19    158s] (I)       
[05/18 21:19:19    158s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/18 21:19:19    158s] [NR-eGR]                OverCon         OverCon            
[05/18 21:19:19    158s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[05/18 21:19:19    158s] [NR-eGR] Layer              (1)             (3)    OverCon 
[05/18 21:19:19    158s] [NR-eGR] ---------------------------------------------------
[05/18 21:19:19    158s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:19:19    158s] [NR-eGR] Layer2      20( 0.04%)       0( 0.00%)   ( 0.04%) 
[05/18 21:19:19    158s] [NR-eGR] Layer3       5( 0.01%)       0( 0.00%)   ( 0.01%) 
[05/18 21:19:19    158s] [NR-eGR] Layer4       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:19:19    158s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:19:19    158s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[05/18 21:19:19    158s] [NR-eGR] ---------------------------------------------------
[05/18 21:19:19    158s] [NR-eGR] Total       26( 0.01%)       0( 0.00%)   ( 0.01%) 
[05/18 21:19:19    158s] [NR-eGR] 
[05/18 21:19:19    158s] (I)       Total Global Routing Runtime: 0.24 seconds
[05/18 21:19:19    158s] (I)       total 2D Cap : 1501414 = (748048 H, 753366 V)
[05/18 21:19:19    158s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/18 21:19:19    158s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/18 21:19:19    158s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 1625.3M
[05/18 21:19:19    158s] [hotspot] +------------+---------------+---------------+
[05/18 21:19:19    158s] [hotspot] |            |   max hotspot | total hotspot |
[05/18 21:19:19    158s] [hotspot] +------------+---------------+---------------+
[05/18 21:19:19    158s] [hotspot] | normalized |          0.00 |          0.00 |
[05/18 21:19:19    158s] [hotspot] +------------+---------------+---------------+
[05/18 21:19:19    158s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/18 21:19:19    158s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/18 21:19:19    158s] Skipped repairing congestion.
[05/18 21:19:19    158s] Starting Early Global Route wiring: mem = 1625.3M
[05/18 21:19:19    158s] (I)       ============= track Assignment ============
[05/18 21:19:19    158s] (I)       extract Global 3D Wires
[05/18 21:19:19    158s] (I)       Extract Global WL : time=0.01
[05/18 21:19:19    158s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/18 21:19:19    158s] (I)       Initialization real time=0.00 seconds
[05/18 21:19:19    158s] (I)       Run Multi-thread track assignment
[05/18 21:19:19    158s] (I)       merging nets...
[05/18 21:19:19    158s] (I)       merging nets done
[05/18 21:19:19    158s] (I)       Kernel real time=0.27 seconds
[05/18 21:19:19    158s] (I)       End Greedy Track Assignment
[05/18 21:19:20    158s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:19:20    158s] [NR-eGR] Layer1(metal1)(F) length: 8.060000e+00um, number of vias: 75454
[05/18 21:19:20    158s] [NR-eGR] Layer2(metal2)(V) length: 3.219476e+05um, number of vias: 103487
[05/18 21:19:20    158s] [NR-eGR] Layer3(metal3)(H) length: 4.569120e+05um, number of vias: 15678
[05/18 21:19:20    158s] [NR-eGR] Layer4(metal4)(V) length: 2.202625e+05um, number of vias: 3864
[05/18 21:19:20    158s] [NR-eGR] Layer5(metal5)(H) length: 1.196526e+05um, number of vias: 355
[05/18 21:19:20    158s] [NR-eGR] Layer6(metal6)(V) length: 1.399726e+04um, number of vias: 0
[05/18 21:19:20    158s] [NR-eGR] Total length: 1.132780e+06um, number of vias: 198838
[05/18 21:19:20    158s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:19:20    158s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[05/18 21:19:20    158s] [NR-eGR] --------------------------------------------------------------------------
[05/18 21:19:20    158s] Early Global Route wiring runtime: 0.45 seconds, mem = 1604.6M
[05/18 21:19:20    158s] End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
[05/18 21:19:20    158s]     Congestion Repair done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/18 21:19:20    158s] 
[05/18 21:19:20    158s] CCOpt: Done with congestion repair using flow wrapper.
[05/18 21:19:20    158s] 
[05/18 21:19:20    158s] Net route status summary:
[05/18 21:19:20    158s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:19:20    158s]   Non-clock: 20564 (unrouted=1220, trialRouted=19344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:19:20    159s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:19:20    159s] Core basic site is core_5040
[05/18 21:19:20    159s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/18 21:19:20    159s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:32.8 real=0:00:32.7)
[05/18 21:19:20    159s]   Clock implementation routing done.
[05/18 21:19:20    159s]   Leaving CCOpt scope - extractRC...
[05/18 21:19:20    159s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/18 21:19:20    159s] Extraction called for design 'CPU' of instances=18518 and nets=20565 using extraction engine 'preRoute' .
[05/18 21:19:20    159s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/18 21:19:20    159s] Type 'man IMPEXT-3530' for more detail.
[05/18 21:19:20    159s] PreRoute RC Extraction called for design CPU.
[05/18 21:19:20    159s] RC Extraction called in multi-corner(2) mode.
[05/18 21:19:20    159s] RCMode: PreRoute
[05/18 21:19:20    159s]       RC Corner Indexes            0       1   
[05/18 21:19:20    159s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/18 21:19:20    159s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/18 21:19:20    159s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/18 21:19:20    159s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/18 21:19:20    159s] Shrink Factor                : 1.00000
[05/18 21:19:20    159s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/18 21:19:20    159s] Using capacitance table file ...
[05/18 21:19:20    159s] Updating RC grid for preRoute extraction ...
[05/18 21:19:20    159s] Initializing multi-corner capacitance tables ... 
[05/18 21:19:20    159s] Initializing multi-corner resistance tables ...
[05/18 21:19:20    159s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1604.570M)
[05/18 21:19:20    159s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/18 21:19:20    159s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:19:20    159s] End AAE Lib Interpolated Model. (MEM=1604.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:19:20    159s]   Clock DAG stats after routing clock trees:
[05/18 21:19:20    159s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:19:20    159s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:19:20    159s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:19:20    159s]     sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:19:20    159s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:19:20    159s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:19:20    159s]   Clock DAG net violations after routing clock trees:
[05/18 21:19:20    159s]     Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:19:20    159s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/18 21:19:20    159s]     Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:19:20    159s]   Primary reporting skew group after routing clock trees:
[05/18 21:19:20    159s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:19:20    159s]   Skew group summary after routing clock trees:
[05/18 21:19:20    159s]     skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:19:20    159s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:19:20    159s]   CCOpt::Phase::Routing done. (took cpu=0:00:33.5 real=0:00:33.4)
[05/18 21:19:20    159s]   CCOpt::Phase::PostConditioning...
[05/18 21:19:20    159s]   Switching to inst based legalization.
[05/18 21:19:20    159s]   PostConditioning...
[05/18 21:19:20    159s]     PostConditioning active optimizations:
[05/18 21:19:20    159s]      - DRV fixing with cell sizing and buffering
[05/18 21:19:20    159s]      - Skew fixing with cell sizing
[05/18 21:19:20    159s]     
[05/18 21:19:20    159s]     Currently running CTS, using active skew data
[05/18 21:19:20    159s]     Reset bufferability constraints...
[05/18 21:19:20    159s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/18 21:19:20    159s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:19:20    159s]     Upsizing to fix DRVs...
[05/18 21:19:20    159s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:19:20    159s]     CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/18 21:19:20    159s]     
[05/18 21:19:20    159s]     PRO Statistics: Fix DRVs (initial upsizing):
[05/18 21:19:20    159s]     ============================================
[05/18 21:19:20    159s]     
[05/18 21:19:20    159s]     Cell changes by Net Type:
[05/18 21:19:20    159s]     
[05/18 21:19:20    159s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:19:20    159s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/18 21:19:20    159s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:19:20    159s]     top                0            0           0            0                    0                  0
[05/18 21:19:20    159s]     trunk              0            0           0            0                    0                  0
[05/18 21:19:20    159s]     leaf               0            0           0            0                    0                  0
[05/18 21:19:20    159s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:19:20    159s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/18 21:19:20    159s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:19:20    159s]     
[05/18 21:19:20    159s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/18 21:19:20    159s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/18 21:19:20    159s]     
[05/18 21:19:20    159s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[05/18 21:19:20    159s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:19:20    159s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:19:20    159s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:19:20    159s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:19:20    159s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:19:20    159s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:19:20    159s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[05/18 21:19:20    159s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:19:20    159s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[05/18 21:19:20    159s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:19:20    159s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[05/18 21:19:20    159s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:19:20    159s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[05/18 21:19:20    159s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:19:20    159s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:19:20    159s]     Upsizing to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:19:20    159s]     Recomputing CTS skew targets...
[05/18 21:19:20    159s]     Resolving skew group constraints...
[05/18 21:19:21    159s]       Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 24 variables and 52 constraints; tolerance 1
[05/18 21:19:21    159s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk_i/func_mode from 0.932ns to 0.000ns.
[05/18 21:19:21    159s]     Resolving skew group constraints done.
[05/18 21:19:21    159s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/18 21:19:21    159s]     Fixing DRVs...
[05/18 21:19:21    159s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:19:21    159s]     CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/18 21:19:21    159s]     
[05/18 21:19:21    159s]     PRO Statistics: Fix DRVs (cell sizing):
[05/18 21:19:21    159s]     =======================================
[05/18 21:19:21    159s]     
[05/18 21:19:21    159s]     Cell changes by Net Type:
[05/18 21:19:21    159s]     
[05/18 21:19:21    159s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:19:21    159s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/18 21:19:21    159s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:19:21    159s]     top                0            0           0            0                    0                  0
[05/18 21:19:21    159s]     trunk              0            0           0            0                    0                  0
[05/18 21:19:21    159s]     leaf               0            0           0            0                    0                  0
[05/18 21:19:21    159s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:19:21    159s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/18 21:19:21    159s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:19:21    159s]     
[05/18 21:19:21    159s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/18 21:19:21    159s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/18 21:19:21    159s]     
[05/18 21:19:21    159s]     Clock DAG stats PostConditioning after DRV fixing:
[05/18 21:19:21    159s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:19:21    159s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:19:21    159s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:19:21    159s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:19:21    159s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:19:21    159s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:19:21    159s]     Clock DAG net violations PostConditioning after DRV fixing:
[05/18 21:19:21    159s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:19:21    159s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[05/18 21:19:21    159s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:19:21    159s]     Primary reporting skew group PostConditioning after DRV fixing:
[05/18 21:19:21    159s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:19:21    160s]     Skew group summary PostConditioning after DRV fixing:
[05/18 21:19:21    160s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:19:21    160s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:19:21    160s]     Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:19:21    160s]     Buffering to fix DRVs...
[05/18 21:19:21    160s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/18 21:19:21    160s]     Inserted 0 buffers and inverters.
[05/18 21:19:21    160s] success count. Default: 0, QS: 0, QD: 0
[05/18 21:19:21    160s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[05/18 21:19:21    160s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/18 21:19:21    160s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:19:21    160s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:19:21    160s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:19:21    160s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:19:21    160s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:19:21    160s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:19:21    160s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/18 21:19:21    160s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:19:21    160s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/18 21:19:21    160s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:19:21    160s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[05/18 21:19:21    160s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:19:21    160s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/18 21:19:21    160s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:19:21    160s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:19:21    160s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:19:21    160s] 
[05/18 21:19:21    160s] Slew Diagnostics: After DRV fixing
[05/18 21:19:21    160s] ==================================
[05/18 21:19:21    160s] 
[05/18 21:19:21    160s] Global Causes:
[05/18 21:19:21    160s] 
[05/18 21:19:21    160s] -----
[05/18 21:19:21    160s] Cause
[05/18 21:19:21    160s] -----
[05/18 21:19:21    160s]   (empty table)
[05/18 21:19:21    160s] -----
[05/18 21:19:21    160s] 
[05/18 21:19:21    160s] Top 5 overslews:
[05/18 21:19:21    160s] 
[05/18 21:19:21    160s] ---------------------------------
[05/18 21:19:21    160s] Overslew    Causes    Driving Pin
[05/18 21:19:21    160s] ---------------------------------
[05/18 21:19:21    160s]   (empty table)
[05/18 21:19:21    160s] ---------------------------------
[05/18 21:19:21    160s] 
[05/18 21:19:21    160s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/18 21:19:21    160s] 
[05/18 21:19:21    160s] -------------------
[05/18 21:19:21    160s] Cause    Occurences
[05/18 21:19:21    160s] -------------------
[05/18 21:19:21    160s]   (empty table)
[05/18 21:19:21    160s] -------------------
[05/18 21:19:21    160s] 
[05/18 21:19:21    160s] Violation diagnostics counts from the 0 nodes that have violations:
[05/18 21:19:21    160s] 
[05/18 21:19:21    160s] -------------------
[05/18 21:19:21    160s] Cause    Occurences
[05/18 21:19:21    160s] -------------------
[05/18 21:19:21    160s]   (empty table)
[05/18 21:19:21    160s] -------------------
[05/18 21:19:21    160s] 
[05/18 21:19:21    160s]     Fixing Skew by cell sizing...
[05/18 21:19:21    160s] Path optimization required 0 stage delay updates 
[05/18 21:19:21    160s]     Resized 0 clock insts to decrease delay.
[05/18 21:19:21    160s] Path optimization required 0 stage delay updates 
[05/18 21:19:21    160s]     Resized 0 clock insts to increase delay.
[05/18 21:19:21    160s]     
[05/18 21:19:21    160s]     PRO Statistics: Fix Skew (cell sizing):
[05/18 21:19:21    160s]     =======================================
[05/18 21:19:21    160s]     
[05/18 21:19:21    160s]     Cell changes by Net Type:
[05/18 21:19:21    160s]     
[05/18 21:19:21    160s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:19:21    160s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/18 21:19:21    160s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:19:21    160s]     top                0            0           0            0                    0                  0
[05/18 21:19:21    160s]     trunk              0            0           0            0                    0                  0
[05/18 21:19:21    160s]     leaf               0            0           0            0                    0                  0
[05/18 21:19:21    160s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:19:21    160s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[05/18 21:19:21    160s]     ---------------------------------------------------------------------------------------------------------
[05/18 21:19:21    160s]     
[05/18 21:19:21    160s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/18 21:19:21    160s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/18 21:19:21    160s]     
[05/18 21:19:21    160s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[05/18 21:19:21    160s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:19:21    160s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:19:21    160s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:19:21    160s]       sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:19:21    160s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:19:21    160s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:19:21    160s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[05/18 21:19:21    160s]       Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:19:21    160s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[05/18 21:19:21    160s]       Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:19:21    160s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[05/18 21:19:21    160s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:19:21    160s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[05/18 21:19:21    160s]       skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:19:21    160s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:19:21    160s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:19:21    160s]     Reconnecting optimized routes...
[05/18 21:19:21    160s]     Reset timing graph...
[05/18 21:19:21    160s] Ignoring AAE DB Resetting ...
[05/18 21:19:21    160s]     Reset timing graph done.
[05/18 21:19:21    160s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/18 21:19:21    160s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[05/18 21:19:21    160s]     Set dirty flag on 0 insts, 0 nets
[05/18 21:19:21    160s]     Leaving CCOpt scope - extractRC...
[05/18 21:19:21    160s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/18 21:19:21    160s] Extraction called for design 'CPU' of instances=18518 and nets=20565 using extraction engine 'preRoute' .
[05/18 21:19:21    160s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/18 21:19:21    160s] Type 'man IMPEXT-3530' for more detail.
[05/18 21:19:21    160s] PreRoute RC Extraction called for design CPU.
[05/18 21:19:21    160s] RC Extraction called in multi-corner(2) mode.
[05/18 21:19:21    160s] RCMode: PreRoute
[05/18 21:19:21    160s]       RC Corner Indexes            0       1   
[05/18 21:19:21    160s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/18 21:19:21    160s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/18 21:19:21    160s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/18 21:19:21    160s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/18 21:19:21    160s] Shrink Factor                : 1.00000
[05/18 21:19:21    160s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/18 21:19:21    160s] Using capacitance table file ...
[05/18 21:19:21    160s] Updating RC grid for preRoute extraction ...
[05/18 21:19:21    160s] Initializing multi-corner capacitance tables ... 
[05/18 21:19:21    160s] Initializing multi-corner resistance tables ...
[05/18 21:19:21    160s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1601.469M)
[05/18 21:19:21    160s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/18 21:19:21    160s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/18 21:19:21    160s]   PostConditioning done.
[05/18 21:19:21    160s] Net route status summary:
[05/18 21:19:21    160s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:19:21    160s]   Non-clock: 20564 (unrouted=1220, trialRouted=19344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
[05/18 21:19:21    160s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.1 real=0:00:01.1)
[05/18 21:19:21    160s]   Post-balance tidy up or trial balance steps...
[05/18 21:19:21    160s] End AAE Lib Interpolated Model. (MEM=1601.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   Clock DAG stats at end of CTS:
[05/18 21:19:21    160s]   ==============================
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   -----------------------------------------------------------
[05/18 21:19:21    160s]   Cell type                     Count    Area     Capacitance
[05/18 21:19:21    160s]   -----------------------------------------------------------
[05/18 21:19:21    160s]   Buffers                         0      0.000       0.000
[05/18 21:19:21    160s]   Inverters                       0      0.000       0.000
[05/18 21:19:21    160s]   Integrated Clock Gates          0      0.000       0.000
[05/18 21:19:21    160s]   Non-Integrated Clock Gates      0      0.000       0.000
[05/18 21:19:21    160s]   Clock Logic                     0      0.000       0.000
[05/18 21:19:21    160s]   All                             0      0.000       0.000
[05/18 21:19:21    160s]   -----------------------------------------------------------
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   Clock DAG wire lengths at end of CTS:
[05/18 21:19:21    160s]   =====================================
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   --------------------
[05/18 21:19:21    160s]   Type     Wire Length
[05/18 21:19:21    160s]   --------------------
[05/18 21:19:21    160s]   Top         0.000
[05/18 21:19:21    160s]   Trunk       0.000
[05/18 21:19:21    160s]   Leaf        0.000
[05/18 21:19:21    160s]   Total       0.000
[05/18 21:19:21    160s]   --------------------
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   Clock DAG capacitances at end of CTS:
[05/18 21:19:21    160s]   =====================================
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   --------------------------------
[05/18 21:19:21    160s]   Type     Gate     Wire     Total
[05/18 21:19:21    160s]   --------------------------------
[05/18 21:19:21    160s]   Top      0.000    0.000    0.000
[05/18 21:19:21    160s]   Trunk    0.000    0.000    0.000
[05/18 21:19:21    160s]   Leaf     0.000    0.000    0.000
[05/18 21:19:21    160s]   Total    0.000    0.000    0.000
[05/18 21:19:21    160s]   --------------------------------
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   Clock DAG sink capacitances at end of CTS:
[05/18 21:19:21    160s]   ==========================================
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   --------------------------------------------------------
[05/18 21:19:21    160s]   Count    Total    Average    Std. Dev.    Min      Max
[05/18 21:19:21    160s]   --------------------------------------------------------
[05/18 21:19:21    160s]   3319     0.000     0.000       0.000      0.000    0.000
[05/18 21:19:21    160s]   --------------------------------------------------------
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   Clock DAG net violations at end of CTS:
[05/18 21:19:21    160s]   =======================================
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   -----------------------------------------------------------------------------
[05/18 21:19:21    160s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[05/18 21:19:21    160s]   -----------------------------------------------------------------------------
[05/18 21:19:21    160s]   Fanout      -        1       3219          0        3219    [3219]
[05/18 21:19:21    160s]   -----------------------------------------------------------------------------
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/18 21:19:21    160s]   ====================================================================
[05/18 21:19:21    160s]   
[05/18 21:19:21    160s]   ------------------------------------------------------------------------------------------------------
[05/18 21:19:21    160s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution      Over Target
[05/18 21:19:21    160s]   ------------------------------------------------------------------------------------------------------
[05/18 21:19:21    160s]   Leaf        0.222       1       0.000       0.000      0.000    0.000    {1 <= 0.044ns}         -
[05/18 21:19:21    160s]   ------------------------------------------------------------------------------------------------------
[05/18 21:19:21    160s]   
[05/18 21:19:22    160s]   
[05/18 21:19:22    160s]   Primary reporting skew group summary at end of CTS:
[05/18 21:19:22    160s]   ===================================================
[05/18 21:19:22    160s]   
[05/18 21:19:22    160s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/18 21:19:22    160s]   Half-corner          Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/18 21:19:22    160s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/18 21:19:22    160s]   DC_max:setup.late    clk_i/func_mode    0.000     0.000     0.000       0.134         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[05/18 21:19:22    160s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/18 21:19:22    160s]   
[05/18 21:19:22    160s]   
[05/18 21:19:22    160s]   Skew group summary at end of CTS:
[05/18 21:19:22    160s]   =================================
[05/18 21:19:22    160s]   
[05/18 21:19:22    160s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/18 21:19:22    160s]   Half-corner          Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/18 21:19:22    160s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/18 21:19:22    160s]   DC_max:setup.late    clk_i/func_mode    0.000     0.000     0.000       0.134         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[05/18 21:19:22    160s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/18 21:19:22    160s]   
[05/18 21:19:22    160s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:19:22    160s]   
[05/18 21:19:22    160s]   Found a total of 0 clock tree pins with a slew violation.
[05/18 21:19:22    160s]   
[05/18 21:19:22    160s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/18 21:19:22    160s] Synthesizing clock trees done.
[05/18 21:19:22    160s] Tidy Up And Update Timing...
[05/18 21:19:22    160s] Connecting clock gate test enables...
[05/18 21:19:22    160s] Connecting clock gate test enables done.
[05/18 21:19:22    160s] Innovus updating I/O latencies
[05/18 21:19:23    162s] #################################################################################
[05/18 21:19:23    162s] # Design Stage: PreRoute
[05/18 21:19:23    162s] # Design Name: CPU
[05/18 21:19:23    162s] # Design Mode: 90nm
[05/18 21:19:23    162s] # Analysis Mode: MMMC Non-OCV 
[05/18 21:19:23    162s] # Parasitics Mode: No SPEF/RCDB
[05/18 21:19:23    162s] # Signoff Settings: SI Off 
[05/18 21:19:23    162s] #################################################################################
[05/18 21:19:25    164s] AAE_INFO: 1 threads acquired from CTE.
[05/18 21:19:25    164s] Topological Sorting (REAL = 0:00:00.0, MEM = 1697.2M, InitMEM = 1694.4M)
[05/18 21:19:25    164s] Start delay calculation (fullDC) (1 T). (MEM=1697.17)
[05/18 21:19:25    164s] End AAE Lib Interpolated Model. (MEM=1713.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:19:25    164s] First Iteration Infinite Tw... 
[05/18 21:19:28    167s] Total number of fetched objects 19915
[05/18 21:19:29    167s] Total number of fetched objects 19915
[05/18 21:19:29    168s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/18 21:19:29    168s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/18 21:19:29    168s] End delay calculation. (MEM=1805.46 CPU=0:00:01.3 REAL=0:00:01.0)
[05/18 21:19:29    168s] End delay calculation (fullDC). (MEM=1708.09 CPU=0:00:04.4 REAL=0:00:04.0)
[05/18 21:19:29    168s] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 1708.1M) ***
[05/18 21:19:30    169s] Setting all clocks to propagated mode.
[05/18 21:19:30    169s] Clock DAG stats after update timingGraph:
[05/18 21:19:30    169s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/18 21:19:30    169s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/18 21:19:30    169s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/18 21:19:30    169s]   sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/18 21:19:30    169s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[05/18 21:19:30    169s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/18 21:19:30    169s] Clock DAG net violations after update timingGraph:
[05/18 21:19:30    169s]   Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
[05/18 21:19:30    169s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/18 21:19:30    169s]   Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
[05/18 21:19:30    169s] Primary reporting skew group after update timingGraph:
[05/18 21:19:30    169s]   skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:19:30    169s] Skew group summary after update timingGraph:
[05/18 21:19:30    169s]   skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[05/18 21:19:30    169s] Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[05/18 21:19:30    169s] Logging CTS constraint violations...
[05/18 21:19:30    169s]   Clock tree clk_i has 1 cts_max_fanout violation.
[05/18 21:19:30    169s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree clk_i at (195.900,1348.660), in power domain auto-default, has 3319 fanout.
[05/18 21:19:30    169s] 
[05/18 21:19:30    169s] Type 'man IMPCCOPT-1157' for more detail.
[05/18 21:19:30    169s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 1.000ns (+/- 0.067ns) for skew group clk_i/func_mode. Achieved shortest insertion delay of 0.000ns.
[05/18 21:19:30    169s] Type 'man IMPCCOPT-1026' for more detail.
[05/18 21:19:30    169s] Logging CTS constraint violations done.
[05/18 21:19:30    169s] Tidy Up And Update Timing done. (took cpu=0:00:08.3 real=0:00:08.3)
[05/18 21:19:30    169s] Copying last skew targets (including wire skew targets) from clk_i/func_mode to clk_i/scan_mode (the duplicate skew group).
[05/18 21:19:30    169s] Copying last insertion target (including wire insertion delay target) from clk_i/func_mode to clk_i/scan_mode (the duplicate skew group).
[05/18 21:19:30    169s] Runtime done. (took cpu=0:00:57.6 real=0:01:04)
[05/18 21:19:30    169s] Runtime Report Coverage % = 100
[05/18 21:19:30    169s] Runtime Summary
[05/18 21:19:30    169s] ===============
[05/18 21:19:30    169s] Clock Runtime:  (29%) Core CTS          18.86 (Init 9.98, Construction 2.44, Implementation 3.16, eGRPC 1.31, PostConditioning 0.90, Other 1.07)
[05/18 21:19:30    169s] Clock Runtime:  (67%) CTS services      43.28 (RefinePlace 1.56, EarlyGlobalClock 2.04, NanoRoute 30.45, ExtractRC 0.93, TimingAnalysis 8.31)
[05/18 21:19:30    169s] Clock Runtime:   (3%) Other CTS          2.08 (Init 1.12, CongRepair 0.96)
[05/18 21:19:30    169s] Clock Runtime: (100%) Total             64.22
[05/18 21:19:30    169s] 
[05/18 21:19:30    169s] 
[05/18 21:19:30    169s] Runtime Summary:
[05/18 21:19:30    169s] ================
[05/18 21:19:30    169s] 
[05/18 21:19:30    169s] ------------------------------------------------------------------------------------------------------------------
[05/18 21:19:30    169s] wall   % time  children  called  name
[05/18 21:19:30    169s] ------------------------------------------------------------------------------------------------------------------
[05/18 21:19:30    169s] 64.25  100.00   64.25      0       
[05/18 21:19:30    169s] 64.25  100.00   64.22      1     Runtime
[05/18 21:19:30    169s]  0.19    0.29    0.19      1     CCOpt::Phase::Initialization
[05/18 21:19:30    169s]  0.19    0.29    0.18      1       Check Prerequisites
[05/18 21:19:30    169s]  0.18    0.29    0.00      1         Leaving CCOpt scope - CheckPlace
[05/18 21:19:30    169s] 10.75   16.73   10.72      1     CCOpt::Phase::PreparingToBalance
[05/18 21:19:30    169s]  0.94    1.46    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/18 21:19:30    169s]  0.11    0.17    0.00      1       Legalization setup
[05/18 21:19:30    169s]  9.67   15.06    0.00      1       Validating CTS configuration
[05/18 21:19:30    169s]  0.17    0.26    0.00      1     Preparing To Balance
[05/18 21:19:30    169s]  3.14    4.89    3.14      1     CCOpt::Phase::Construction
[05/18 21:19:30    169s]  1.93    3.00    1.91      1       Stage::Clustering
[05/18 21:19:30    169s]  1.49    2.32    1.27      1         Clustering
[05/18 21:19:30    169s]  0.00    0.00    0.00      1           Initialize for clustering
[05/18 21:19:30    169s]  0.48    0.75    0.00      1           Bottom-up phase
[05/18 21:19:30    169s]  0.78    1.22    0.53      1           Legalizing clock trees
[05/18 21:19:30    169s]  0.53    0.82    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/18 21:19:30    169s]  0.42    0.65    0.17      1         Update congestion based capacitance
[05/18 21:19:30    169s]  0.17    0.27    0.00      1           Leaving CCOpt scope - extractRC
[05/18 21:19:30    169s]  0.37    0.57    0.37      1       Stage::DRV Fixing
[05/18 21:19:30    169s]  0.19    0.30    0.00      1         Fixing clock tree slew time and max cap violations
[05/18 21:19:30    169s]  0.17    0.27    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/18 21:19:30    169s]  0.85    1.32    0.83      1       Stage::Insertion Delay Reduction
[05/18 21:19:30    169s]  0.16    0.24    0.00      1         Removing unnecessary root buffering
[05/18 21:19:30    169s]  0.15    0.24    0.00      1         Removing unconstrained drivers
[05/18 21:19:30    169s]  0.17    0.26    0.00      1         Reducing insertion delay 1
[05/18 21:19:30    169s]  0.17    0.26    0.00      1         Removing longest path buffering
[05/18 21:19:30    169s]  0.19    0.29    0.00      1         Reducing insertion delay 2
[05/18 21:19:30    169s]  3.68    5.72    3.67      1     CCOpt::Phase::Implementation
[05/18 21:19:30    169s]  0.49    0.76    0.47      1       Stage::Reducing Power
[05/18 21:19:30    169s]  0.16    0.24    0.00      1         Improving clock tree routing
[05/18 21:19:30    169s]  0.16    0.24    0.00      1         Reducing clock tree power 1
[05/18 21:19:30    169s]  0.16    0.24    0.00      1         Reducing clock tree power 2
[05/18 21:19:30    169s]  1.67    2.59    1.48      1       Stage::Balancing
[05/18 21:19:30    169s]  0.60    0.93    0.54      1         Approximately balancing fragments step
[05/18 21:19:30    169s]  0.30    0.46    0.00      1           Resolve constraints - Approximately balancing fragments
[05/18 21:19:30    169s]  0.01    0.01    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/18 21:19:30    169s]  0.10    0.16    0.00      1           Moving gates to improve sub-tree skew
[05/18 21:19:30    169s]  0.06    0.09    0.00      1           Approximately balancing fragments bottom up
[05/18 21:19:30    169s]  0.07    0.11    0.00      1           Approximately balancing fragments, wire and cell delays
[05/18 21:19:30    169s]  0.21    0.33    0.00      1         Improving fragments clock skew
[05/18 21:19:30    169s]  0.34    0.53    0.18      1         Approximately balancing step
[05/18 21:19:30    169s]  0.12    0.18    0.00      1           Resolve constraints - Approximately balancing
[05/18 21:19:30    169s]  0.07    0.10    0.00      1           Approximately balancing, wire and cell delays
[05/18 21:19:30    169s]  0.17    0.27    0.00      1         Fixing clock tree overload
[05/18 21:19:30    169s]  0.16    0.24    0.00      1         Approximately balancing paths
[05/18 21:19:30    169s]  1.15    1.80    0.88      1       Stage::Polishing
[05/18 21:19:30    169s]  0.17    0.26    0.00      1         Leaving CCOpt scope - extractRC
[05/18 21:19:30    169s]  0.18    0.28    0.00      1         Merging balancing drivers for power
[05/18 21:19:30    169s]  0.18    0.28    0.00      1         Improving clock skew
[05/18 21:19:30    169s]  0.17    0.27    0.00      1         Reducing clock tree power 3
[05/18 21:19:30    169s]  0.19    0.29    0.00      1         Improving insertion delay
[05/18 21:19:30    169s]  0.36    0.57    0.35      1       Stage::Updating netlist
[05/18 21:19:30    169s]  0.35    0.55    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/18 21:19:30    169s]  3.17    4.94    2.90      1     CCOpt::Phase::eGRPC
[05/18 21:19:30    169s]  1.22    1.89    1.00      1       Leaving CCOpt scope - Routing Tools
[05/18 21:19:30    169s]  1.00    1.55    0.00      1         Early Global Route - eGR only step
[05/18 21:19:30    169s]  0.19    0.29    0.00      1       Leaving CCOpt scope - extractRC
[05/18 21:19:30    169s]  0.03    0.04    0.00      1       Reset bufferability constraints
[05/18 21:19:30    169s]  0.18    0.28    0.02      1       Moving buffers
[05/18 21:19:30    169s]  0.02    0.03    0.00      1         Violation analysis
[05/18 21:19:30    169s]  0.15    0.24    0.00      1       Recomputing CTS skew targets
[05/18 21:19:30    169s]  0.22    0.34    0.01      1       Initial Pass of Downsizing Clock Tree Cells
[05/18 21:19:30    169s]  0.01    0.02    0.00      1         Artificially removing long paths
[05/18 21:19:30    169s]  0.17    0.27    0.00      1       Fixing DRVs
[05/18 21:19:30    169s]  0.02    0.04    0.00      1       Reconnecting optimized routes
[05/18 21:19:30    169s]  0.04    0.07    0.00      1       Violation analysis
[05/18 21:19:30    169s]  0.68    1.06    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/18 21:19:30    169s] 33.40   51.99   33.14      1     CCOpt::Phase::Routing
[05/18 21:19:30    169s]  0.24    0.38    0.00      1       Update timing and DAG stats before routing clock trees
[05/18 21:19:30    169s] 32.69   50.89   32.44      1       Leaving CCOpt scope - Routing Tools
[05/18 21:19:30    169s]  1.04    1.62    0.00      1         Early Global Route - eGR->NR step
[05/18 21:19:30    169s] 30.45   47.39    0.00      1         NanoRoute
[05/18 21:19:30    169s]  0.96    1.49    0.00      1         Congestion Repair
[05/18 21:19:30    169s]  0.20    0.31    0.00      1       Leaving CCOpt scope - extractRC
[05/18 21:19:30    169s]  1.10    1.71    1.09      1     CCOpt::Phase::PostConditioning
[05/18 21:19:30    169s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/18 21:19:30    169s]  0.21    0.32    0.00      1       Upsizing to fix DRVs
[05/18 21:19:30    169s]  0.13    0.20    0.00      1       Recomputing CTS skew targets
[05/18 21:19:30    169s]  0.17    0.26    0.00      1       Fixing DRVs
[05/18 21:19:30    169s]  0.17    0.26    0.00      1       Buffering to fix DRVs
[05/18 21:19:30    169s]  0.19    0.30    0.00      1       Fixing Skew by cell sizing
[05/18 21:19:30    169s]  0.03    0.04    0.00      1       Reconnecting optimized routes
[05/18 21:19:30    169s]  0.20    0.31    0.00      1       Leaving CCOpt scope - extractRC
[05/18 21:19:30    169s]  0.31    0.48    0.00      1     Post-balance tidy up or trial balance steps
[05/18 21:19:30    169s]  8.31   12.93    0.00      1     Tidy Up And Update Timing
[05/18 21:19:30    169s] ------------------------------------------------------------------------------------------------------------------
[05/18 21:19:30    169s] 
[05/18 21:19:30    169s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/18 21:19:30    169s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/18 21:19:30    169s] Synthesizing clock trees with CCOpt done.
[05/18 21:19:30    169s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/18 21:19:30    169s] Type 'man IMPSP-9025' for more detail.
[05/18 21:19:30    169s] Set place::cacheFPlanSiteMark to 0
[05/18 21:19:30    169s] 
[05/18 21:19:30    169s] *** Summary of all messages that are not suppressed in this session:
[05/18 21:19:30    169s] Severity  ID               Count  Summary                                  
[05/18 21:19:30    169s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[05/18 21:19:30    169s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[05/18 21:19:30    169s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/18 21:19:30    169s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[05/18 21:19:30    169s] WARNING   IMPCCOPT-1059        3  %s%s from %s to %s.                      
[05/18 21:19:30    169s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[05/18 21:19:30    169s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[05/18 21:19:30    169s] WARNING   IMPCCOPT-1397        1  CCOpt will not add a driver cell for clo...
[05/18 21:19:30    169s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[05/18 21:19:30    169s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[05/18 21:19:30    169s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[05/18 21:19:30    169s] WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
[05/18 21:19:30    169s] *** Message Summary: 37 warning(s), 0 error(s)
[05/18 21:19:30    169s] 
[05/18 21:19:30    169s] #% End ccopt_design (date=05/18 21:19:30, total cpu=0:00:57.8, real=0:01:04, peak res=1251.3M, current mem=1251.3M)
[05/18 21:19:54    170s] <CMD> ctd_win -id ctd_window
[05/18 21:19:54    170s] End AAE Lib Interpolated Model. (MEM=1684.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:21:13    176s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[05/18 21:23:08    182s] <CMD> setLayerPreference pinObj -isVisible 1
[05/18 21:23:08    182s] <CMD> setLayerPreference pinblock -isVisible 1
[05/18 21:23:08    182s] <CMD> setLayerPreference pinstdCell -isVisible 1
[05/18 21:23:08    182s] <CMD> setLayerPreference pinio -isVisible 1
[05/18 21:23:08    182s] <CMD> setLayerPreference piniopin -isVisible 1
[05/18 21:23:08    182s] <CMD> setLayerPreference pinother -isVisible 1
[05/18 21:24:38    187s] <CMD> ctd_win -id ctd_window
[05/18 21:24:38    187s] End AAE Lib Interpolated Model. (MEM=1684.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/18 21:31:35    213s] 
[05/18 21:31:35    213s] *** Memory Usage v#1 (Current mem = 1693.625M, initial mem = 179.633M) ***
[05/18 21:31:35    213s] 
[05/18 21:31:35    213s] *** Summary of all messages that are not suppressed in this session:
[05/18 21:31:35    213s] Severity  ID               Count  Summary                                  
[05/18 21:31:35    213s] WARNING   IMPLF-58           784  MACRO '%s' has been found in the databas...
[05/18 21:31:35    213s] WARNING   IMPLF-61             2  %d duplicated MACRO definitions have bee...
[05/18 21:31:35    213s] WARNING   IMPLF-200           14  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/18 21:31:35    213s] WARNING   IMPLF-119           24  LAYER '%s' has been found in the databas...
[05/18 21:31:35    213s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[05/18 21:31:35    213s] WARNING   IMPEXT-6202          2  In addition to the technology file, the ...
[05/18 21:31:35    213s] WARNING   IMPEXT-3530         10  The process node is not set. Use the com...
[05/18 21:31:35    213s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/18 21:31:35    213s] WARNING   IMPVL-159         1528  Pin '%s' of cell '%s' is defined in LEF ...
[05/18 21:31:35    213s] WARNING   IMPESI-3086          4  The cell '%s' does not have characterize...
[05/18 21:31:35    213s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/18 21:31:35    213s] WARNING   IMPCCOPT-1026        2  Did not meet the insertion delay target ...
[05/18 21:31:35    213s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[05/18 21:31:35    213s] WARNING   IMPCCOPT-1059        6  %s%s from %s to %s.                      
[05/18 21:31:35    213s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[05/18 21:31:35    213s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[05/18 21:31:35    213s] WARNING   IMPCCOPT-1397        2  CCOpt will not add a driver cell for clo...
[05/18 21:31:35    213s] WARNING   IMPCCOPT-1157        2  Did not meet the max_fanout constraint. ...
[05/18 21:31:35    213s] WARNING   IMPCCOPT-1183        2  The library has no usable balanced %ss f...
[05/18 21:31:35    213s] WARNING   IMPCCOPT-4313        2  %s cannot determine the drive strength o...
[05/18 21:31:35    213s] WARNING   IMPTCM-77           36  Option "%s" for command %s is obsolete a...
[05/18 21:31:35    213s] WARNING   GLOBAL-100           4  Global '%s' has become obsolete. It will...
[05/18 21:31:35    213s] WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
[05/18 21:31:35    213s] WARNING   TECHLIB-302          4  No function defined for cell '%s'. The c...
[05/18 21:31:35    213s] WARNING   TECHLIB-436         16  Attribute '%s' on '%s' pin '%s' of cell ...
[05/18 21:31:35    213s] *** Message Summary: 2474 warning(s), 0 error(s)
[05/18 21:31:35    213s] 
[05/18 21:31:35    213s] --- Ending "Innovus" (totcpu=0:03:33, real=0:19:16, mem=1693.6M) ---
