
*** Running vivado
    with args -log z_eth_axi_ethernet_0_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source z_eth_axi_ethernet_0_0.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source z_eth_axi_ethernet_0_0.tcl -notrace
Command: synth_design -top z_eth_axi_ethernet_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 316.781 ; gain = 110.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'z_eth_axi_ethernet_0_0' [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/synth/z_eth_axi_ethernet_0_0.vhd:122]
INFO: [Synth 8-3491] module 'bd_8314' declared at 'c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/hdl/bd_8314.vhd:14' bound to instance 'U0' of component 'bd_8314' [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/synth/z_eth_axi_ethernet_0_0.vhd:259]
INFO: [Synth 8-638] synthesizing module 'bd_8314' [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/hdl/bd_8314.vhd:84]
INFO: [Synth 8-3491] module 'bd_8314_eth_buf_0' declared at 'C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/realtime/bd_8314_eth_buf_0_stub.vhdl:5' bound to instance 'eth_buf' of component 'bd_8314_eth_buf_0' [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/hdl/bd_8314.vhd:432]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_buf_0' [C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/realtime/bd_8314_eth_buf_0_stub.vhdl:113]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0' declared at 'C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/realtime/bd_8314_eth_mac_0_stub.vhdl:5' bound to instance 'eth_mac' of component 'bd_8314_eth_mac_0' [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/hdl/bd_8314.vhd:537]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_mac_0' [C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/realtime/bd_8314_eth_mac_0_stub.vhdl:75]
INFO: [Synth 8-256] done synthesizing module 'bd_8314' (1#1) [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/hdl/bd_8314.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'z_eth_axi_ethernet_0_0' (2#1) [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/synth/z_eth_axi_ethernet_0_0.vhd:122]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 354.840 ; gain = 148.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 354.840 ; gain = 148.797
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bd_8314_eth_buf_0' instantiated as 'U0/eth_buf' [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/hdl/bd_8314.vhd:432]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bd_8314_eth_mac_0' instantiated as 'U0/eth_mac' [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/hdl/bd_8314.vhd:537]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp/bd_8314_eth_buf_0_in_context.xdc] for cell 'U0/eth_buf'
Finished Parsing XDC File [C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp/bd_8314_eth_buf_0_in_context.xdc] for cell 'U0/eth_buf'
Parsing XDC File [C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc] for cell 'U0/eth_mac'
Finished Parsing XDC File [C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc] for cell 'U0/eth_mac'
Parsing XDC File [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/synth/z_eth_axi_ethernet_0_0_ooc.xdc] for cell 'U0'
WARNING: [Constraints 18-619] A clock with name 'rgmii_rxc' already exists, overwriting the previous clock with the same name. [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/synth/z_eth_axi_ethernet_0_0_ooc.xdc:39]
Finished Parsing XDC File [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/synth/z_eth_axi_ethernet_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 565.863 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 565.863 ; gain = 359.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 565.863 ; gain = 359.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rd[0]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rd[0]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rd[1]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rd[1]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rd[2]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rd[2]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rd[3]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rd[3]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_td[0]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_td[0]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_td[1]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_td[1]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_td[2]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_td[2]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_td[3]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_td[3]. (constraint file  C:/Projects/z_eth_4_2017_02_03_1/z_eth.runs/z_eth_axi_ethernet_0_0_synth_1/.Xil/Vivado-1808-vldmr-PC/dcp_2/bd_8314_eth_mac_0_in_context.xdc, line 30).
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/eth_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/eth_mac. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 565.863 ; gain = 359.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 565.863 ; gain = 359.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 565.863 ; gain = 359.820
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 565.863 ; gain = 359.820
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 565.863 ; gain = 359.820

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 565.863 ; gain = 359.820
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 565.863 ; gain = 359.820

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U0/eth_mac/rgmii_txc' to pin 'U0/eth_mac/bbstub_rgmii_txc/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'U0/eth_mac/rx_mac_aclk' to pin 'U0/eth_mac/bbstub_rx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'U0/eth_mac/gtx_clk90_out' to pin 'U0/eth_mac/bbstub_gtx_clk90_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'U0/eth_mac/gtx_clk_out' to pin 'U0/eth_mac/bbstub_gtx_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'U0/eth_mac/tx_mac_aclk' to pin 'U0/eth_mac/bbstub_tx_mac_aclk/O'
WARNING: [Synth 8-565] redefining clock 'rgmii_rxc'
INFO: [Synth 8-5820] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 592.098 ; gain = 386.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 592.105 ; gain = 386.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 601.824 ; gain = 395.781
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 601.824 ; gain = 395.781

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 601.824 ; gain = 395.781
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 601.824 ; gain = 395.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 601.824 ; gain = 395.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 601.824 ; gain = 395.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 601.824 ; gain = 395.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 601.824 ; gain = 395.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 601.824 ; gain = 395.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |bd_8314_eth_buf_0 |         1|
|2     |bd_8314_eth_mac_0 |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |bd_8314_eth_buf_0_bbox |     1|
|2     |bd_8314_eth_mac_0_bbox |     1|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   368|
|2     |  U0     |bd_8314 |   368|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 601.824 ; gain = 395.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 601.824 ; gain = 140.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 601.824 ; gain = 395.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/synth/z_eth_axi_ethernet_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Projects/z_eth_4_2017_02_03_1/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/synth/z_eth_axi_ethernet_0_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 627.387 ; gain = 385.758
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 627.387 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 07 15:29:48 2017...
