#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x123e04b80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123e04cf0 .scope module, "tb_shift_register" "tb_shift_register" 3 2;
 .timescale -9 -9;
P_0x60000156cc80 .param/l "N" 1 3 4, +C4<00000000000000000000000000000100>;
P_0x60000156ccc0 .param/l "t" 1 3 3, +C4<00000000000000000000000000001010>;
v0x60000096c3f0_0 .var "clk", 0 0;
v0x60000096c480_0 .var "din", 0 0;
v0x60000096c510_0 .net "dout", 0 0, L_0x600000a6c280;  1 drivers
v0x60000096c5a0_0 .var "exp_res", 0 0;
v0x60000096c630_0 .var/queue "queue_res", 1;
v0x60000096c6c0_0 .var "rst", 0 0;
v0x60000096c750_0 .var "sim_done", 0 0;
S_0x123e061b0 .scope module, "DUT" "shift_register" 3 22, 4 2 0, S_0x123e04cf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "din";
P_0x600002e6e880 .param/l "N" 0 4 2, +C4<00000000000000000000000000000100>;
v0x60000096c120_0 .net "clk", 0 0, v0x60000096c3f0_0;  1 drivers
v0x60000096c1b0_0 .net "din", 0 0, v0x60000096c480_0;  1 drivers
v0x60000096c240_0 .net "dout", 0 0, L_0x600000a6c280;  alias, 1 drivers
v0x60000096c2d0_0 .var "regs", 3 0;
v0x60000096c360_0 .net "rst", 0 0, v0x60000096c6c0_0;  1 drivers
E_0x600002e6e900 .event posedge, v0x60000096c120_0;
L_0x600000a6c280 .part v0x60000096c2d0_0, 3, 1;
S_0x123e06320 .scope task, "reset" "reset" 3 32, 3 32 0, S_0x123e04cf0;
 .timescale -9 -9;
TD_tb_shift_register.reset ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000096c6c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600002e6e900;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000096c6c0_0, 0;
    %end;
S_0x123e07b60 .scope task, "run" "run" 3 38, 3 38 0, S_0x123e04cf0;
 .timescale -9 -9;
TD_tb_shift_register.run ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000096c750_0, 0, 1;
    %fork TD_tb_shift_register.reset, S_0x123e06320;
    %join;
    %pushi/vec4 50, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600002e6e900;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600002e6e900;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000096c750_0, 0, 1;
    %end;
    .scope S_0x123e061b0;
T_2 ;
    %wait E_0x600002e6e900;
    %load/vec4 v0x60000096c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000096c2d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000096c2d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x60000096c1b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60000096c2d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x123e04cf0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x60000096c3f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %store/vec4 v0x60000096c3f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x123e04cf0;
T_4 ;
    %wait E_0x600002e6e900;
    %load/vec4 v0x60000096c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000096c480_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %vpi_func 3 54 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x60000096c480_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x123e04cf0;
T_5 ;
    %wait E_0x600002e6e900;
    %load/vec4 v0x60000096c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %ix/load 4, 0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %store/qdar/v v0x60000096c630_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %store/qdar/v v0x60000096c630_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %store/qdar/v v0x60000096c630_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %store/qdar/v v0x60000096c630_0, 4, 1;
    %ix/load 5, 4, 0;
    %delete/tail v0x60000096c630_0, 5;
    %jmp T_5.1;
T_5.0 ;
    %ix/load 4, 0, 0;
    %load/vec4 v0x60000096c480_0;
    %store/qf/v v0x60000096c630_0, 4, 1;
    %qpop/b/v v0x60000096c630_0, 1;
    %store/vec4 v0x60000096c5a0_0, 0, 1;
    %load/vec4 v0x60000096c5a0_0;
    %load/vec4 v0x60000096c510_0;
    %cmp/e;
    %jmp/0xz  T_5.2, 4;
    %vpi_call/w 3 66 "$display", "exp_res = %0d, res = %0d", v0x60000096c5a0_0, v0x60000096c510_0 {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 68 "$display", "Simulation Fail ;(" {0 0 0};
    %vpi_call/w 3 69 "$display", "exp_res = %0d, res = %0d", v0x60000096c5a0_0, v0x60000096c510_0 {0 0 0};
    %vpi_call/w 3 70 "$finish" {0 0 0};
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x123e04cf0;
T_6 ;
    %fork TD_tb_shift_register.run, S_0x123e07b60;
    %join;
    %load/vec4 v0x60000096c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call/w 3 79 "$display", "Simulation Pass ;)" {0 0 0};
T_6.0 ;
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x123e04cf0;
T_7 ;
    %vpi_call/w 3 84 "$dumpfile", "tb_shift_register.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x123e04cf0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_shift_register.sv";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/shift_register/shift_register.sv";
