module pipelined_proc(
  input wire clk,
  input wire rst,
  input wire [31:0] in_data,
  input wire in_valid,
  input wire out_ready,
  output wire in_ready,
  output wire out_valid
);
  logic __out_data_valid_reg;
  wire out_data_valid_inv;
  wire out_data_valid_load_en;
  wire out_data_load_en;
  wire p0_stage_done;
  assign out_data_valid_inv = ~__out_data_valid_reg;
  assign out_data_valid_load_en = out_ready | out_data_valid_inv;
  assign out_data_load_en = in_valid & out_data_valid_load_en;
  assign p0_stage_done = in_valid & out_data_load_en;
  always_ff @ (posedge clk) begin
    if (rst) begin
      __out_data_valid_reg <= 1'h0;
    end else begin
      __out_data_valid_reg <= out_data_valid_load_en ? in_valid : __out_data_valid_reg;
    end
  end
  assign in_ready = p0_stage_done;
  assign out_valid = __out_data_valid_reg;
endmodule
