{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517502381107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517502381108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  1 17:26:20 2018 " "Processing started: Thu Feb  1 17:26:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517502381108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502381108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV-1 -c RISCV-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV-1 -c RISCV-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502381108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517502381717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517502381717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Found design unit 1: imem-SYN" {  } { { "test01.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/test01.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388440 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "test01.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/test01.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc3Bit-Behavioral " "Found design unit 1: Inc3Bit-Behavioral" {  } { { "../ALUTest/Inc3Bit.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc3Bit " "Found entity 1: Inc3Bit" {  } { { "../ALUTest/Inc3Bit.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISCV-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RISCV-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV-1 " "Found entity 1: RISCV-1" {  } { { "RISCV-1.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-Behavioral " "Found design unit 1: decode-Behavioral" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388456 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/constants.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388461 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1517502388466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388466 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodeStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecodeStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeStage-Behavioral " "Found design unit 1: DecodeStage-Behavioral" {  } { { "DecodeStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388471 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage " "Found entity 1: DecodeStage" {  } { { "DecodeStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ExecuteStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ExecuteStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecuteStage-Behavioral " "Found design unit 1: ExecuteStage-Behavioral" {  } { { "ExecuteStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388476 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecuteStage " "Found entity 1: ExecuteStage" {  } { { "ExecuteStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemStage-Behavioral " "Found design unit 1: MemStage-Behavioral" {  } { { "MemStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388481 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemStage " "Found entity 1: MemStage" {  } { { "MemStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Forward.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Forward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forward-Behavioral " "Found design unit 1: Forward-Behavioral" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388486 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forward " "Found entity 1: Forward" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FetchStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FetchStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchStage-Behavioral " "Found design unit 1: FetchStage-Behavioral" {  } { { "FetchStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388491 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchStage " "Found entity 1: FetchStage" {  } { { "FetchStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-Behavioral " "Found design unit 1: Fetch-Behavioral" {  } { { "Fetch.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388496 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "Memory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Memory.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388502 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemMux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemMux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemMux-Behavioral " "Found design unit 1: MemMux-Behavioral" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388507 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemMux " "Found entity 1: MemMux" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAMController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRAMController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-Behavioral " "Found design unit 1: SRAMController-Behavioral" {  } { { "SRAMController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388512 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionmemory-SYN " "Found design unit 1: instructionmemory-SYN" {  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388518 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSeg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SevenSeg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSeg-Behavioral " "Found design unit 1: SevenSeg-Behavioral" {  } { { "SevenSeg.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SevenSeg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388523 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SevenSeg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.bdf 1 1 " "Found 1 design units, including 1 entities, in source file core.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicore " "Found entity 1: multicore" {  } { { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BusController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BusController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusController-Behavioral " "Found design unit 1: BusController-Behavioral" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388536 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusController " "Found entity 1: BusController" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388536 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "node.bdf " "Can't analyze file -- file node.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517502388536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node-Behavioral " "Found design unit 1: node-Behavioral" {  } { { "node.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388541 ""} { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cluster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cluster-Behavioral " "Found design unit 1: cluster-Behavioral" {  } { { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388547 ""} { "Info" "ISGN_ENTITY_NAME" "1 cluster " "Found entity 1: cluster" {  } { { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BusReader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BusReader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusReader-Behavioral " "Found design unit 1: BusReader-Behavioral" {  } { { "BusReader.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusReader.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388552 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusReader " "Found entity 1: BusReader" {  } { { "BusReader.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusReader.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BusSync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BusSync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusSync-Behavioral " "Found design unit 1: BusSync-Behavioral" {  } { { "BusSync.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusSync.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388557 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusSync " "Found entity 1: BusSync" {  } { { "BusSync.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusSync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmioController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mmioController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmioController-Behavioral " "Found design unit 1: mmioController-Behavioral" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388562 ""} { "Info" "ISGN_ENTITY_NAME" "1 mmioController " "Found entity 1: mmioController" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memALU-Behavioral " "Found design unit 1: memALU-Behavioral" {  } { { "memALU.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/memALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388567 ""} { "Info" "ISGN_ENTITY_NAME" "1 memALU " "Found entity 1: memALU" {  } { { "memALU.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/memALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_buffer-Behavioral " "Found design unit 1: write_buffer-Behavioral" {  } { { "write_buffer.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/write_buffer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388572 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_buffer " "Found entity 1: write_buffer" {  } { { "write_buffer.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/write_buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_controller-Behavioral " "Found design unit 1: led_controller-Behavioral" {  } { { "led_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/led_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388577 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_controller " "Found entity 1: led_controller" {  } { { "led_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/led_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_controller-Behavioral " "Found design unit 1: switch_controller-Behavioral" {  } { { "switch_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/switch_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388583 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_controller " "Found entity 1: switch_controller" {  } { { "switch_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/switch_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/debug.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_controller.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388591 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_controller.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example-behavior " "Found design unit 1: lcd_example-behavior" {  } { { "lcd_example.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_example.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388596 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example " "Found entity 1: lcd_example" {  } { { "lcd_example.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_example.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore " "Elaborating entity \"multicore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517502388711 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SRAMControllerOnBus.vhd 2 1 " "Using design file SRAMControllerOnBus.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMControllerOnBus-Behavioral " "Found design unit 1: SRAMControllerOnBus-Behavioral" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388733 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMControllerOnBus " "Found entity 1: SRAMControllerOnBus" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1517502388733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMControllerOnBus SRAMControllerOnBus:inst3 " "Elaborating entity \"SRAMControllerOnBus\" for hierarchy \"SRAMControllerOnBus:inst3\"" {  } { { "multicore.bdf" "inst3" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 584 656 928 856 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502388735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster cluster:clusterInstance " "Elaborating entity \"cluster\" for hierarchy \"cluster:clusterInstance\"" {  } { { "multicore.bdf" "clusterInstance" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 440 656 840 552 "clusterInstance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502388784 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nRst cluster.vhd(109) " "VHDL Process Statement warning at cluster.vhd(109): signal \"nRst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502388787 "|multicore|cluster:clusterInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0 " "Elaborating entity \"node\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\"" {  } { { "cluster.vhd" "\\nodeCluster:0:firstNode:n0" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502388824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance " "Elaborating entity \"InstructionMemory\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\"" {  } { { "node.vhd" "memInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502388846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "altsyncram_component" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502388886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502388900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./app/main.hex " "Parameter \"init_file\" = \"./app/main.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502388900 ""}  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517502388900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_12s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_12s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_12s3 " "Found entity 1: altsyncram_12s3" {  } { { "db/altsyncram_12s3.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_12s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502388940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502388940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_12s3 cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\|altsyncram_12s3:auto_generated " "Elaborating entity \"altsyncram_12s3\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\|altsyncram_12s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/16.0.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502388941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance " "Elaborating entity \"core\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\"" {  } { { "node.vhd" "coreInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502388994 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MemStage inst4 " "Block or symbol \"MemStage\" of instance \"inst4\" overlaps another block or symbol" {  } { { "core.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 664 4512 4760 840 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1517502389000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ExecuteStage:inst3 " "Elaborating entity \"ExecuteStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ExecuteStage:inst3\"" {  } { { "core.bdf" "inst3" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 632 3208 3464 1032 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|decode:dec " "Elaborating entity \"decode\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|decode:dec\"" {  } { { "core.bdf" "dec" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 632 2208 2440 968 "dec" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|DecodeStage:inst2 " "Elaborating entity \"DecodeStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|DecodeStage:inst2\"" {  } { { "core.bdf" "inst2" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 632 1968 2192 808 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389059 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALUTest.vhd 2 1 " "Using design file ALUTest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUTest-Behavioral " "Found design unit 1: ALUTest-Behavioral" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502389075 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUTest " "Found entity 1: ALUTest" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502389075 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1517502389075 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "SHIFT_LEFT 1 UNSIGNED SIGNED UNSIGNED ALUTest.vhd(71) " "VHDL type inferencing warning at ALUTest.vhd(71): two visible identifiers match \"SHIFT_LEFT\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 71 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389076 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "SHIFT_LEFT 1 UNSIGNED SIGNED UNSIGNED ALUTest.vhd(74) " "VHDL type inferencing warning at ALUTest.vhd(74): two visible identifiers match \"SHIFT_LEFT\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 74 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUTest cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ALUTest:alu " "Elaborating entity \"ALUTest\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ALUTest:alu\"" {  } { { "core.bdf" "alu" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 664 3832 4088 936 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389076 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpRel ALUTest.vhd(53) " "VHDL Process Statement warning at ALUTest.vhd(53): signal \"JumpRel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389077 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemAccessI ALUTest.vhd(67) " "VHDL Process Statement warning at ALUTest.vhd(67): signal \"MemAccessI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389078 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aux ALUTest.vhd(87) " "VHDL Process Statement warning at ALUTest.vhd(87): signal \"Aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389078 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aux ALUTest.vhd(107) " "VHDL Process Statement warning at ALUTest.vhd(107): signal \"Aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389078 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpRel ALUTest.vhd(124) " "VHDL Process Statement warning at ALUTest.vhd(124): signal \"JumpRel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389079 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpTargetI ALUTest.vhd(126) " "VHDL Process Statement warning at ALUTest.vhd(126): signal \"JumpTargetI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389079 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpTargetI ALUTest.vhd(134) " "VHDL Process Statement warning at ALUTest.vhd(134): signal \"JumpTargetI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389079 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpRel ALUTest.vhd(138) " "VHDL Process Statement warning at ALUTest.vhd(138): signal \"JumpRel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389080 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCNext ALUTest.vhd(139) " "VHDL Process Statement warning at ALUTest.vhd(139): signal \"PCNext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389080 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCNext ALUTest.vhd(143) " "VHDL Process Statement warning at ALUTest.vhd(143): signal \"PCNext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389080 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpTargetI ALUTest.vhd(144) " "VHDL Process Statement warning at ALUTest.vhd(144): signal \"JumpTargetI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389080 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|mux:inst " "Elaborating entity \"mux\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|mux:inst\"" {  } { { "core.bdf" "inst" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 592 3592 3784 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Fetch:inst7 " "Elaborating entity \"Fetch\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Fetch:inst7\"" {  } { { "core.bdf" "inst7" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 680 1296 1536 824 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|FetchStage:inst6 " "Elaborating entity \"FetchStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|FetchStage:inst6\"" {  } { { "core.bdf" "inst6" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 696 1048 1232 808 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forward cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Forward:inst5 " "Elaborating entity \"Forward\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Forward:inst5\"" {  } { { "core.bdf" "inst5" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 448 2896 3160 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389119 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestWrEn_MEM Forward.vhd(38) " "VHDL Process Statement warning at Forward.vhd(38): signal \"DestWrEn_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389120 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestData_MEM Forward.vhd(39) " "VHDL Process Statement warning at Forward.vhd(39): signal \"DestData_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389120 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestWrEn_MEM Forward.vhd(46) " "VHDL Process Statement warning at Forward.vhd(46): signal \"DestWrEn_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389120 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestData_MEM Forward.vhd(47) " "VHDL Process Statement warning at Forward.vhd(47): signal \"DestData_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389121 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemStage:inst4 " "Elaborating entity \"MemStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemStage:inst4\"" {  } { { "core.bdf" "inst4" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 664 4512 4760 840 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemMux cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemMux:inst9 " "Elaborating entity \"MemMux\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemMux:inst9\"" {  } { { "core.bdf" "inst9" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 680 4824 5064 824 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389138 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FunctI MemMux.vhd(23) " "VHDL Process Statement warning at MemMux.vhd(23): signal \"FunctI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389138 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(25) " "VHDL Process Statement warning at MemMux.vhd(25): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389138 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(26) " "VHDL Process Statement warning at MemMux.vhd(26): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389139 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(28) " "VHDL Process Statement warning at MemMux.vhd(28): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389139 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(31) " "VHDL Process Statement warning at MemMux.vhd(31): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389139 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(32) " "VHDL Process Statement warning at MemMux.vhd(32): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389139 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(34) " "VHDL Process Statement warning at MemMux.vhd(34): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389139 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(36) " "VHDL Process Statement warning at MemMux.vhd(36): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389140 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(37) " "VHDL Process Statement warning at MemMux.vhd(37): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389140 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(38) " "VHDL Process Statement warning at MemMux.vhd(38): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389140 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(39) " "VHDL Process Statement warning at MemMux.vhd(39): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389140 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FunctI MemMux.vhd(42) " "VHDL Process Statement warning at MemMux.vhd(42): signal \"FunctI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389140 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WSGN_SEARCH_FILE" "RegSet.vhd 2 1 " "Using design file RegSet.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegSet-Behavioral " "Found design unit 1: RegSet-Behavioral" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502389165 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegSet " "Found entity 1: RegSet" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502389165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1517502389165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSet cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|RegSet:registers " "Elaborating entity \"RegSet\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|RegSet:registers\"" {  } { { "core.bdf" "registers" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 448 2520 2752 624 "registers" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389166 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mhartid RegSet.vhd(49) " "VHDL Process Statement warning at RegSet.vhd(49): signal \"mhartid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389168 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|RegSet:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers RegSet.vhd(61) " "VHDL Process Statement warning at RegSet.vhd(61): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389184 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|RegSet:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers RegSet.vhd(62) " "VHDL Process Statement warning at RegSet.vhd(62): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389184 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|RegSet:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_buffer cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|write_buffer:writeBufferInstance " "Elaborating entity \"write_buffer\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|write_buffer:writeBufferInstance\"" {  } { { "node.vhd" "writeBufferInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusController cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance " "Elaborating entity \"BusController\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\"" {  } { { "node.vhd" "busControllerInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389504 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aktuellerZustand BusController.vhd(170) " "VHDL Process Statement warning at BusController.vhd(170): signal \"aktuellerZustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389509 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|BusController:busControllerInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node cluster:clusterInstance\|node:\\nodeCluster:1:normalNode:n1 " "Elaborating entity \"node\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:1:normalNode:n1\"" {  } { { "cluster.vhd" "\\nodeCluster:1:normalNode:n1" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusController cluster:clusterInstance\|node:\\nodeCluster:1:normalNode:n1\|BusController:busControllerInstance " "Elaborating entity \"BusController\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:1:normalNode:n1\|BusController:busControllerInstance\"" {  } { { "node.vhd" "busControllerInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389591 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aktuellerZustand BusController.vhd(170) " "VHDL Process Statement warning at BusController.vhd(170): signal \"aktuellerZustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389599 "|multicore|cluster:clusterInstance|node:\nodeCluster:1:normalNode:n1|BusController:busControllerInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node cluster:clusterInstance\|node:\\nodeCluster:2:normalNode:n1 " "Elaborating entity \"node\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:2:normalNode:n1\"" {  } { { "cluster.vhd" "\\nodeCluster:2:normalNode:n1" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusController cluster:clusterInstance\|node:\\nodeCluster:2:normalNode:n1\|BusController:busControllerInstance " "Elaborating entity \"BusController\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:2:normalNode:n1\|BusController:busControllerInstance\"" {  } { { "node.vhd" "busControllerInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389683 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aktuellerZustand BusController.vhd(170) " "VHDL Process Statement warning at BusController.vhd(170): signal \"aktuellerZustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389688 "|multicore|cluster:clusterInstance|node:\nodeCluster:2:normalNode:n1|BusController:busControllerInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node cluster:clusterInstance\|node:\\nodeCluster:3:lastNode:n2 " "Elaborating entity \"node\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:3:lastNode:n2\"" {  } { { "cluster.vhd" "\\nodeCluster:3:lastNode:n2" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusController cluster:clusterInstance\|node:\\nodeCluster:3:lastNode:n2\|BusController:busControllerInstance " "Elaborating entity \"BusController\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:3:lastNode:n2\|BusController:busControllerInstance\"" {  } { { "node.vhd" "busControllerInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389769 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aktuellerZustand BusController.vhd(170) " "VHDL Process Statement warning at BusController.vhd(170): signal \"aktuellerZustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389773 "|multicore|cluster:clusterInstance|node:\nodeCluster:3:lastNode:n2|BusController:busControllerInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmioController mmioController:inst4 " "Elaborating entity \"mmioController\" for hierarchy \"mmioController:inst4\"" {  } { { "multicore.bdf" "inst4" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 288 656 888 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_controller switch_controller:switch_controller_instance " "Elaborating entity \"switch_controller\" for hierarchy \"switch_controller:switch_controller_instance\"" {  } { { "multicore.bdf" "switch_controller_instance" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 944 1552 1720 1056 "switch_controller_instance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memALU memALU:inst5 " "Elaborating entity \"memALU\" for hierarchy \"memALU:inst5\"" {  } { { "multicore.bdf" "inst5" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 784 992 1176 896 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_example lcd_example:inst " "Elaborating entity \"lcd_example\" for hierarchy \"lcd_example:inst\"" {  } { { "multicore.bdf" "inst" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 744 1552 1744 888 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389879 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lcd_in lcd_example.vhd(40) " "VHDL Signal Declaration warning at lcd_example.vhd(40): used explicit default value for signal \"lcd_in\" because signal was never assigned a value" {  } { { "lcd_example.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_example.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1517502389880 "|multicore|lcd_example:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nRst lcd_example.vhd(73) " "VHDL Process Statement warning at lcd_example.vhd(73): signal \"nRst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_example.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517502389880 "|multicore|lcd_example:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_example:inst\|lcd_controller:dut " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_example:inst\|lcd_controller:dut\"" {  } { { "lcd_example.vhd" "dut" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_example.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389905 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lcd_in lcd_controller.vhd(61) " "VHDL Signal Declaration warning at lcd_controller.vhd(61): used explicit default value for signal \"lcd_in\" because signal was never assigned a value" {  } { { "lcd_controller.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_controller.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1517502389905 "|multicore|lcd_example:inst|lcd_controller:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:SevenSegInstance0 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:SevenSegInstance0\"" {  } { { "multicore.bdf" "SevenSegInstance0" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 288 1552 1728 400 "SevenSegInstance0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_controller led_controller:led_controllerInstance1 " "Elaborating entity \"led_controller\" for hierarchy \"led_controller:led_controllerInstance1\"" {  } { { "multicore.bdf" "led_controllerInstance1" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 624 1552 1728 736 "led_controllerInstance1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_controller led_controller:led_controllerInstance0 " "Elaborating entity \"led_controller\" for hierarchy \"led_controller:led_controllerInstance0\"" {  } { { "multicore.bdf" "led_controllerInstance0" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 512 1552 1728 624 "led_controllerInstance0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug debug:debugInstance " "Elaborating entity \"debug\" for hierarchy \"debug:debugInstance\"" {  } { { "multicore.bdf" "debugInstance" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { -32 1544 1880 96 "debugInstance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusReader debug:debugInstance\|BusReader:inst " "Elaborating entity \"BusReader\" for hierarchy \"debug:debugInstance\|BusReader:inst\"" {  } { { "debug.bdf" "inst" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/debug.bdf" { { 400 1720 1896 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389953 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_busData BusReader.vhd(17) " "Verilog HDL or VHDL warning at BusReader.vhd(17): object \"signal_busData\" assigned a value but never read" {  } { { "BusReader.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusReader.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1517502389953 "|multicore|debug:debugInstance|BusReader:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_busAddress BusReader.vhd(18) " "Verilog HDL or VHDL warning at BusReader.vhd(18): object \"signal_busAddress\" assigned a value but never read" {  } { { "BusReader.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusReader.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1517502389953 "|multicore|debug:debugInstance|BusReader:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_busCtrl BusReader.vhd(19) " "Verilog HDL or VHDL warning at BusReader.vhd(19): object \"signal_busCtrl\" assigned a value but never read" {  } { { "BusReader.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusReader.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1517502389953 "|multicore|debug:debugInstance|BusReader:inst"}
{ "Warning" "WSGN_EMPTY_SHELL" "BusReader " "Entity \"BusReader\" contains only dangling pins" {  } { { "debug.bdf" "inst" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/debug.bdf" { { 400 1720 1896 544 "inst" "" } } } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1517502389955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusSync debug:debugInstance\|BusSync:inst1 " "Elaborating entity \"BusSync\" for hierarchy \"debug:debugInstance\|BusSync:inst1\"" {  } { { "debug.bdf" "inst1" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/debug.bdf" { { 400 1416 1672 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502389960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v424 " "Found entity 1: altsyncram_v424" {  } { { "db/altsyncram_v424.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_v424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502392983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502392983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502393354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502393354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502393406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502393406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rji " "Found entity 1: cntr_rji" {  } { { "db/cntr_rji.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_rji.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502393488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502393488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502393527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502393527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_m9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502393578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502393578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_kgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502393668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502393668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502393707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502393707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502393757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502393757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502393795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502393795 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502394672 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1517502394840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.02.01.17:26:37 Progress: Loading sld8ecfd4c3/alt_sld_fab_wrapper_hw.tcl " "2018.02.01.17:26:37 Progress: Loading sld8ecfd4c3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502397780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502399237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502399364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502399909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502399988 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502400068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502400160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502400166 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502400168 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1517502400820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8ecfd4c3/alt_sld_fab.v" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502400997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502400997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502401062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502401062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502401066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502401066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502401120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502401120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502401188 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502401188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502401188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517502401243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502401243 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[0\]~0 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[0\]~0\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[1\]~1 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[1\]~1\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[2\]~2 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[2\]~2\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[3\]~3 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[3\]~3\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[4\]~4 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[4\]~4\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[5\]~5 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[5\]~5\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[6\]~6 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[6\]~6\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[7\]~7 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[7\]~7\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[8\]~8 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[8\]~8\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[9\]~9 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[9\]~9\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[10\]~10 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[10\]~10\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[11\]~11 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[11\]~11\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[12\]~12 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[12\]~12\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[13\]~13 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[13\]~13\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[14\]~14 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[14\]~14\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:inst3\|SRAM_data_store\[15\]~15 " "Converted tri-state buffer \"SRAMControllerOnBus:inst3\|SRAM_data_store\[15\]~15\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1517502403653 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1517502403653 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1517502421913 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[0\] debug:debugInstance\|BusSync:inst1\|busAddressO\[0\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[0\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[0\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[0\] debug:debugInstance\|BusSync:inst1\|busAddressO\[0\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[0\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[0\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[10\] debug:debugInstance\|BusSync:inst1\|busAddressO\[10\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[10\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[10\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[10\] debug:debugInstance\|BusSync:inst1\|busAddressO\[10\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[10\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[10\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[11\] debug:debugInstance\|BusSync:inst1\|busAddressO\[11\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[11\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[11\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[11\] debug:debugInstance\|BusSync:inst1\|busAddressO\[11\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[11\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[11\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[12\] debug:debugInstance\|BusSync:inst1\|busAddressO\[12\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[12\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[12\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[12\] debug:debugInstance\|BusSync:inst1\|busAddressO\[12\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[12\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[12\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[13\] debug:debugInstance\|BusSync:inst1\|busAddressO\[13\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[13\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[13\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[13\] debug:debugInstance\|BusSync:inst1\|busAddressO\[13\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[13\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[13\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[14\] debug:debugInstance\|BusSync:inst1\|busAddressO\[14\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[14\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[14\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[14\] debug:debugInstance\|BusSync:inst1\|busAddressO\[14\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[14\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[14\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[15\] debug:debugInstance\|BusSync:inst1\|busAddressO\[15\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[15\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[15\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[15\] debug:debugInstance\|BusSync:inst1\|busAddressO\[15\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[15\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[15\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[16\] debug:debugInstance\|BusSync:inst1\|busAddressO\[16\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[16\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[16\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[16\] debug:debugInstance\|BusSync:inst1\|busAddressO\[16\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[16\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[16\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[17\] debug:debugInstance\|BusSync:inst1\|busAddressO\[17\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[17\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[17\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[17\] debug:debugInstance\|BusSync:inst1\|busAddressO\[17\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[17\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[17\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[18\] debug:debugInstance\|BusSync:inst1\|busAddressO\[18\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[18\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[18\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[18\] debug:debugInstance\|BusSync:inst1\|busAddressO\[18\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[18\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[18\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[19\] debug:debugInstance\|BusSync:inst1\|busAddressO\[19\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[19\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[19\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[19\] debug:debugInstance\|BusSync:inst1\|busAddressO\[19\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[19\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[19\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[1\] debug:debugInstance\|BusSync:inst1\|busAddressO\[1\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[1\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[1\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[1\] debug:debugInstance\|BusSync:inst1\|busAddressO\[1\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[1\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[1\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[20\] debug:debugInstance\|BusSync:inst1\|busAddressO\[20\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[20\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[20\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[20\] debug:debugInstance\|BusSync:inst1\|busAddressO\[20\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[20\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[20\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[21\] debug:debugInstance\|BusSync:inst1\|busAddressO\[21\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[21\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[21\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[21\] debug:debugInstance\|BusSync:inst1\|busAddressO\[21\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[21\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[21\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[22\] debug:debugInstance\|BusSync:inst1\|busAddressO\[22\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[22\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[22\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[22\] debug:debugInstance\|BusSync:inst1\|busAddressO\[22\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[22\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[22\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[23\] debug:debugInstance\|BusSync:inst1\|busAddressO\[23\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[23\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[23\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[23\] debug:debugInstance\|BusSync:inst1\|busAddressO\[23\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[23\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[23\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[24\] debug:debugInstance\|BusSync:inst1\|busAddressO\[24\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[24\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[24\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[24\] debug:debugInstance\|BusSync:inst1\|busAddressO\[24\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[24\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[24\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[25\] debug:debugInstance\|BusSync:inst1\|busAddressO\[25\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[25\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[25\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[25\] debug:debugInstance\|BusSync:inst1\|busAddressO\[25\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[25\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[25\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[26\] debug:debugInstance\|BusSync:inst1\|busAddressO\[26\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[26\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[26\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[26\] debug:debugInstance\|BusSync:inst1\|busAddressO\[26\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[26\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[26\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[27\] debug:debugInstance\|BusSync:inst1\|busAddressO\[27\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[27\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[27\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[27\] debug:debugInstance\|BusSync:inst1\|busAddressO\[27\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[27\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[27\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[28\] debug:debugInstance\|BusSync:inst1\|busAddressO\[28\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[28\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[28\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[28\] debug:debugInstance\|BusSync:inst1\|busAddressO\[28\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[28\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[28\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[29\] debug:debugInstance\|BusSync:inst1\|busAddressO\[29\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[29\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[29\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[29\] debug:debugInstance\|BusSync:inst1\|busAddressO\[29\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[29\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[29\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[2\] debug:debugInstance\|BusSync:inst1\|busAddressO\[2\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[2\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[2\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[2\] debug:debugInstance\|BusSync:inst1\|busAddressO\[2\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[2\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[2\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[30\] debug:debugInstance\|BusSync:inst1\|busAddressO\[30\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[30\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[30\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[30\] debug:debugInstance\|BusSync:inst1\|busAddressO\[30\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[30\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[30\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[31\] debug:debugInstance\|BusSync:inst1\|busAddressO\[31\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[31\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[31\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[31\] debug:debugInstance\|BusSync:inst1\|busAddressO\[31\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[31\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[31\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[3\] debug:debugInstance\|BusSync:inst1\|busAddressO\[3\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[3\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[3\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[3\] debug:debugInstance\|BusSync:inst1\|busAddressO\[3\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[3\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[3\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[4\] debug:debugInstance\|BusSync:inst1\|busAddressO\[4\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[4\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[4\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[4\] debug:debugInstance\|BusSync:inst1\|busAddressO\[4\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[4\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[4\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[5\] debug:debugInstance\|BusSync:inst1\|busAddressO\[5\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[5\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[5\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[5\] debug:debugInstance\|BusSync:inst1\|busAddressO\[5\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[5\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[5\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[6\] debug:debugInstance\|BusSync:inst1\|busAddressO\[6\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[6\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[6\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[6\] debug:debugInstance\|BusSync:inst1\|busAddressO\[6\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[6\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[6\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[7\] debug:debugInstance\|BusSync:inst1\|busAddressO\[7\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[7\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[7\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[7\] debug:debugInstance\|BusSync:inst1\|busAddressO\[7\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[7\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[7\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[8\] debug:debugInstance\|BusSync:inst1\|busAddressO\[8\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[8\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[8\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[8\] debug:debugInstance\|BusSync:inst1\|busAddressO\[8\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[8\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[8\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:inst3\|address\[9\] debug:debugInstance\|BusSync:inst1\|busAddressO\[9\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:inst3\|address\[9\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[9\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mmioController:inst4\|busAddress\[9\] debug:debugInstance\|BusSync:inst1\|busAddressO\[9\] " "Removed fan-out from the always-disabled I/O buffer \"mmioController:inst4\|busAddress\[9\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[9\]\"" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1517502422213 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1517502422213 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[0\] debug:debugInstance\|BusSync:inst1\|busAddressO\[0\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[0\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[0\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[10\] debug:debugInstance\|BusSync:inst1\|busAddressO\[10\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[10\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[10\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[11\] debug:debugInstance\|BusSync:inst1\|busAddressO\[11\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[11\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[11\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[12\] debug:debugInstance\|BusSync:inst1\|busAddressO\[12\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[12\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[12\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[13\] debug:debugInstance\|BusSync:inst1\|busAddressO\[13\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[13\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[13\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[14\] debug:debugInstance\|BusSync:inst1\|busAddressO\[14\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[14\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[14\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[15\] debug:debugInstance\|BusSync:inst1\|busAddressO\[15\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[15\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[15\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[16\] debug:debugInstance\|BusSync:inst1\|busAddressO\[16\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[16\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[16\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[17\] debug:debugInstance\|BusSync:inst1\|busAddressO\[17\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[17\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[17\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[18\] debug:debugInstance\|BusSync:inst1\|busAddressO\[18\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[18\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[18\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[19\] debug:debugInstance\|BusSync:inst1\|busAddressO\[19\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[19\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[19\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[1\] debug:debugInstance\|BusSync:inst1\|busAddressO\[1\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[1\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[1\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[20\] debug:debugInstance\|BusSync:inst1\|busAddressO\[20\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[20\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[20\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[21\] debug:debugInstance\|BusSync:inst1\|busAddressO\[21\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[21\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[21\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[22\] debug:debugInstance\|BusSync:inst1\|busAddressO\[22\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[22\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[22\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[23\] debug:debugInstance\|BusSync:inst1\|busAddressO\[23\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[23\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[23\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[24\] debug:debugInstance\|BusSync:inst1\|busAddressO\[24\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[24\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[24\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[25\] debug:debugInstance\|BusSync:inst1\|busAddressO\[25\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[25\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[25\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[26\] debug:debugInstance\|BusSync:inst1\|busAddressO\[26\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[26\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[26\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[27\] debug:debugInstance\|BusSync:inst1\|busAddressO\[27\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[27\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[27\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[28\] debug:debugInstance\|BusSync:inst1\|busAddressO\[28\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[28\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[28\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[29\] debug:debugInstance\|BusSync:inst1\|busAddressO\[29\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[29\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[29\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[2\] debug:debugInstance\|BusSync:inst1\|busAddressO\[2\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[2\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[2\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[30\] debug:debugInstance\|BusSync:inst1\|busAddressO\[30\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[30\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[30\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[31\] debug:debugInstance\|BusSync:inst1\|busAddressO\[31\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[31\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[31\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[3\] debug:debugInstance\|BusSync:inst1\|busAddressO\[3\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[3\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[3\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[4\] debug:debugInstance\|BusSync:inst1\|busAddressO\[4\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[4\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[4\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[5\] debug:debugInstance\|BusSync:inst1\|busAddressO\[5\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[5\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[5\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[6\] debug:debugInstance\|BusSync:inst1\|busAddressO\[6\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[6\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[6\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[7\] debug:debugInstance\|BusSync:inst1\|busAddressO\[7\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[7\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[7\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[8\] debug:debugInstance\|BusSync:inst1\|busAddressO\[8\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[8\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[8\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[9\] debug:debugInstance\|BusSync:inst1\|busAddressO\[9\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[9\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busAddressO\[9\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[0\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[0\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[0\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[0\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[10\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[10\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[10\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[10\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[11\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[11\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[11\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[11\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[12\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[12\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[12\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[12\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[13\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[13\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[13\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[13\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[14\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[14\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[14\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[14\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[15\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[15\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[15\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[15\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[16\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[16\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[16\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[16\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[17\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[17\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[17\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[17\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[18\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[18\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[18\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[18\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[19\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[19\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[19\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[19\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[1\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[1\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[1\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[1\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[20\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[20\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[20\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[20\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[21\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[21\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[21\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[21\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[22\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[22\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[22\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[22\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[23\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[23\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[23\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[23\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[24\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[24\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[24\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[24\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[25\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[25\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[25\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[25\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[26\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[26\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[26\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[26\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[27\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[27\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[27\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[27\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[28\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[28\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[28\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[28\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[29\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[29\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[29\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[29\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[2\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[2\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[2\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[2\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[30\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[30\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[30\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[30\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[31\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[31\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[31\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[31\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[3\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[3\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[3\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[3\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[4\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[4\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[4\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[4\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[5\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[5\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[5\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[5\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[6\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[6\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[6\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[6\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[7\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[7\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[7\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[7\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[8\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[8\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[8\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[8\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busCtrl\[9\] debug:debugInstance\|BusSync:inst1\|busCtrlO\[9\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busCtrl\[9\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busCtrlO\[9\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[0\] debug:debugInstance\|BusSync:inst1\|busDataO\[0\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[0\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[0\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[10\] debug:debugInstance\|BusSync:inst1\|busDataO\[10\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[10\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[10\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[11\] debug:debugInstance\|BusSync:inst1\|busDataO\[11\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[11\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[11\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[12\] debug:debugInstance\|BusSync:inst1\|busDataO\[12\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[12\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[12\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[13\] debug:debugInstance\|BusSync:inst1\|busDataO\[13\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[13\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[13\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[14\] debug:debugInstance\|BusSync:inst1\|busDataO\[14\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[14\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[14\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[15\] debug:debugInstance\|BusSync:inst1\|busDataO\[15\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[15\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[15\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[16\] debug:debugInstance\|BusSync:inst1\|busDataO\[16\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[16\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[16\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[17\] debug:debugInstance\|BusSync:inst1\|busDataO\[17\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[17\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[17\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[18\] debug:debugInstance\|BusSync:inst1\|busDataO\[18\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[18\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[18\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[19\] debug:debugInstance\|BusSync:inst1\|busDataO\[19\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[19\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[19\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[1\] debug:debugInstance\|BusSync:inst1\|busDataO\[1\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[1\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[1\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[20\] debug:debugInstance\|BusSync:inst1\|busDataO\[20\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[20\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[20\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[21\] debug:debugInstance\|BusSync:inst1\|busDataO\[21\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[21\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[21\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[22\] debug:debugInstance\|BusSync:inst1\|busDataO\[22\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[22\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[22\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[23\] debug:debugInstance\|BusSync:inst1\|busDataO\[23\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[23\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[23\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[24\] debug:debugInstance\|BusSync:inst1\|busDataO\[24\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[24\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[24\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[25\] debug:debugInstance\|BusSync:inst1\|busDataO\[25\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[25\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[25\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[26\] debug:debugInstance\|BusSync:inst1\|busDataO\[26\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[26\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[26\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[27\] debug:debugInstance\|BusSync:inst1\|busDataO\[27\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[27\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[27\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[28\] debug:debugInstance\|BusSync:inst1\|busDataO\[28\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[28\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[28\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[29\] debug:debugInstance\|BusSync:inst1\|busDataO\[29\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[29\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[29\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[2\] debug:debugInstance\|BusSync:inst1\|busDataO\[2\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[2\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[2\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[30\] debug:debugInstance\|BusSync:inst1\|busDataO\[30\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[30\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[30\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mmioController:inst4\|busData\[31\] debug:debugInstance\|BusSync:inst1\|busDataO\[31\] " "Converted the fan-out from the tri-state buffer \"mmioController:inst4\|busData\[31\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[31\]\" into an OR gate" {  } { { "mmioController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mmioController.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[3\] debug:debugInstance\|BusSync:inst1\|busDataO\[3\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[3\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[3\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[4\] debug:debugInstance\|BusSync:inst1\|busDataO\[4\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[4\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[4\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[5\] debug:debugInstance\|BusSync:inst1\|busDataO\[5\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[5\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[5\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[6\] debug:debugInstance\|BusSync:inst1\|busDataO\[6\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[6\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[6\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[7\] debug:debugInstance\|BusSync:inst1\|busDataO\[7\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[7\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[7\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[8\] debug:debugInstance\|BusSync:inst1\|busDataO\[8\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[8\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[8\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:inst3\|data\[9\] debug:debugInstance\|BusSync:inst1\|busDataO\[9\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:inst3\|data\[9\]\" to the node \"debug:debugInstance\|BusSync:inst1\|busDataO\[9\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 47 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1517502422252 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1517502422252 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 19 -1 0 } } { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 20 -1 0 } } { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 109 -1 0 } } { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 40 -1 0 } } { "FetchStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd" 23 -1 0 } } { "lcd_example.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/lcd_example.vhd" 73 -1 0 } } { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1517502422457 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1517502422457 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 720 1000 1176 736 "SRAM_CE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517502432580 "|multicore|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 768 1784 1960 784 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517502432580 "|multicore|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 832 1784 1960 848 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517502432580 "|multicore|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1517502432580 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502433385 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1517502448924 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 1205 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 1205 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1517502452101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517502452788 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517502452788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33818 " "Implemented 33818 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517502455148 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517502455148 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1517502455148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32943 " "Implemented 32943 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1517502455148 ""} { "Info" "ICUT_CUT_TM_RAMS" "714 " "Implemented 714 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1517502455148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517502455148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 235 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 235 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1628 " "Peak virtual memory: 1628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517502455268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  1 17:27:35 2018 " "Processing ended: Thu Feb  1 17:27:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517502455268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517502455268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517502455268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517502455268 ""}
