{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509002349283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509002349287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 09:19:08 2017 " "Processing started: Thu Oct 26 09:19:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509002349287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509002349287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAMERA_IP_512x512 -c CAMERA_IP_512x512 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAMERA_IP_512x512 -c CAMERA_IP_512x512" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509002349288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1509002350102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "verilog/VGA_Controller.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002350919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002350919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/SEG7_LUT_8.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "verilog/SEG7_LUT_8.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002350927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002350927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "verilog/SEG7_LUT.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002350934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002350934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "verilog/sdram_pll.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002350942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002350942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "verilog/Reset_Delay.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002350948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002350948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/RAW2RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/RAW2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "verilog/RAW2RGB.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002350956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002350956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/Line_Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "verilog/Line_Buffer.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/Line_Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002350962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002350962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "verilog/I2C_Controller.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002350969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002350969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/I2C_CCD_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/I2C_CCD_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002350977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002350977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/D5M_IP.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/D5M_IP.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_IP " "Found entity 1: D5M_IP" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002350984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002350984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/CCD_Capture.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/CCD_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "verilog/CCD_Capture.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002350991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002350991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/TOP_D5M_IP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/TOP_D5M_IP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_D5M_IP-bdf_type " "Found design unit 1: TOP_D5M_IP-bdf_type" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351659 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_D5M_IP " "Found entity 1: TOP_D5M_IP" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002351659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/test_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/test_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_io-A " "Found design unit 1: test_io-A" {  } { { "vhdl/test_io.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/test_io.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351666 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_io " "Found entity 1: test_io" {  } { { "vhdl/test_io.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/test_io.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002351666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pwm_cycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pwm_cycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_cycle-RTL_Accum " "Found design unit 1: PWM_cycle-RTL_Accum" {  } { { "vhdl/pwm_cycle.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/pwm_cycle.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351673 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_cycle " "Found entity 1: PWM_cycle" {  } { { "vhdl/pwm_cycle.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/pwm_cycle.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002351673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/image_process.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/image_process.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_process-rtl " "Found design unit 1: image_process-rtl" {  } { { "vhdl/image_process.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/image_process.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351680 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_process " "Found entity 1: image_process" {  } { { "vhdl/image_process.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/image_process.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002351680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/gensync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/gensync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gensync-Behavioral " "Found design unit 1: gensync-Behavioral" {  } { { "vhdl/gensync.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/gensync.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351686 ""} { "Info" "ISGN_ENTITY_NAME" "1 gensync " "Found entity 1: gensync" {  } { { "vhdl/gensync.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/gensync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002351686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dpram_512x512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dpram_512x512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram_512x512-SYN " "Found design unit 1: dpram_512x512-SYN" {  } { { "vhdl/dpram_512x512.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/dpram_512x512.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351694 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram_512x512 " "Found entity 1: dpram_512x512" {  } { { "vhdl/dpram_512x512.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/dpram_512x512.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002351694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/delayline_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/delayline_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delayline_line_buffer-A " "Found design unit 1: delayline_line_buffer-A" {  } { { "vhdl/delayline_line_buffer.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/delayline_line_buffer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351702 ""} { "Info" "ISGN_ENTITY_NAME" "1 delayline_line_buffer " "Found entity 1: delayline_line_buffer" {  } { { "vhdl/delayline_line_buffer.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/delayline_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002351702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "vhdl/altpll0.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351710 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "vhdl/altpll0.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002351710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002351710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R D5M_IP.v(186) " "Verilog HDL Implicit Net warning at D5M_IP.v(186): created implicit net for \"R\"" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509002351718 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G D5M_IP.v(187) " "Verilog HDL Implicit Net warning at D5M_IP.v(187): created implicit net for \"G\"" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509002351718 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B D5M_IP.v(188) " "Verilog HDL Implicit Net warning at D5M_IP.v(188): created implicit net for \"B\"" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509002351718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_D5M_IP " "Elaborating entity \"TOP_D5M_IP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1509002352052 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCCD_VAL TOP_D5M_IP.vhd(194) " "Verilog HDL or VHDL warning at TOP_D5M_IP.vhd(194): object \"sCCD_VAL\" assigned a value but never read" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509002352058 "|TOP_D5M_IP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_B_i TOP_D5M_IP.vhd(196) " "Verilog HDL or VHDL warning at TOP_D5M_IP.vhd(196): object \"VGA_B_i\" assigned a value but never read" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509002352058 "|TOP_D5M_IP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_NB_i TOP_D5M_IP.vhd(197) " "Verilog HDL or VHDL warning at TOP_D5M_IP.vhd(197): object \"VGA_NB_i\" assigned a value but never read" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509002352058 "|TOP_D5M_IP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b TOP_D5M_IP.vhd(208) " "VHDL Signal Declaration warning at TOP_D5M_IP.vhd(208): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1509002352058 "|TOP_D5M_IP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r TOP_D5M_IP.vhd(208) " "VHDL Signal Declaration warning at TOP_D5M_IP.vhd(208): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1509002352058 "|TOP_D5M_IP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IMGY_out TOP_D5M_IP.vhd(211) " "Verilog HDL or VHDL warning at TOP_D5M_IP.vhd(211): object \"IMGY_out\" assigned a value but never read" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509002352058 "|TOP_D5M_IP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D5M_IP D5M_IP:b2v_inst " "Elaborating entity \"D5M_IP\" for hierarchy \"D5M_IP:b2v_inst\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "b2v_inst" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R D5M_IP.v(186) " "Verilog HDL or VHDL warning at D5M_IP.v(186): object \"R\" assigned a value but never read" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509002352067 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G D5M_IP.v(187) " "Verilog HDL or VHDL warning at D5M_IP.v(187): object \"G\" assigned a value but never read" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509002352067 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B D5M_IP.v(188) " "Verilog HDL or VHDL warning at D5M_IP.v(188): object \"B\" assigned a value but never read" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509002352067 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 D5M_IP.v(184) " "Verilog HDL assignment warning at D5M_IP.v(184): truncated value with size 11 to match size of target (8)" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352067 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 D5M_IP.v(186) " "Verilog HDL assignment warning at D5M_IP.v(186): truncated value with size 12 to match size of target (1)" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352067 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 D5M_IP.v(187) " "Verilog HDL assignment warning at D5M_IP.v(187): truncated value with size 12 to match size of target (1)" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352067 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 D5M_IP.v(188) " "Verilog HDL assignment warning at D5M_IP.v(188): truncated value with size 12 to match size of target (1)" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352068 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 D5M_IP.v(193) " "Verilog HDL assignment warning at D5M_IP.v(193): truncated value with size 32 to match size of target (2)" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352068 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay D5M_IP:b2v_inst\|Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"D5M_IP:b2v_inst\|Reset_Delay:u2\"" {  } { { "verilog/D5M_IP.v" "u2" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture D5M_IP:b2v_inst\|CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"D5M_IP:b2v_inst\|CCD_Capture:u3\"" {  } { { "verilog/D5M_IP.v" "u3" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352073 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(162) " "Verilog HDL or VHDL warning at CCD_Capture.v(162): object \"ifval_fedge\" assigned a value but never read" {  } { { "verilog/CCD_Capture.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509002352076 "|TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(163) " "Verilog HDL or VHDL warning at CCD_Capture.v(163): object \"y_cnt_d\" assigned a value but never read" {  } { { "verilog/CCD_Capture.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509002352076 "|TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(123) " "Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)" {  } { { "verilog/CCD_Capture.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352076 "|TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(127) " "Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)" {  } { { "verilog/CCD_Capture.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352076 "|TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(183) " "Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)" {  } { { "verilog/CCD_Capture.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352076 "|TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB D5M_IP:b2v_inst\|RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\"" {  } { { "verilog/D5M_IP.v" "u4" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0 " "Elaborating entity \"Line_Buffer\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "verilog/RAW2RGB.v" "u0" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/RAW2RGB.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "verilog/Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/Line_Buffer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "verilog/Line_Buffer.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/Line_Buffer.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509002352281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352281 ""}  } { { "verilog/Line_Buffer.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/Line_Buffer.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1509002352281 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_nv51.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/shift_taps_nv51.tdf" 50 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1509002352371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nv51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nv51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nv51 " "Found entity 1: shift_taps_nv51" {  } { { "db/shift_taps_nv51.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/shift_taps_nv51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002352372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002352372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_nv51 D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated " "Elaborating entity \"shift_taps_nv51\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/softslin/altera14_0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6tg1 " "Found entity 1: altsyncram_6tg1" {  } { { "db/altsyncram_6tg1.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altsyncram_6tg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002352469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002352469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6tg1 D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\|altsyncram_6tg1:altsyncram2 " "Elaborating entity \"altsyncram_6tg1\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\|altsyncram_6tg1:altsyncram2\"" {  } { { "db/shift_taps_nv51.tdf" "altsyncram2" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/shift_taps_nv51.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7of " "Found entity 1: cntr_7of" {  } { { "db/cntr_7of.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/cntr_7of.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002352560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002352560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7of D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\|cntr_7of:cntr1 " "Elaborating entity \"cntr_7of\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\|cntr_7of:cntr1\"" {  } { { "db/shift_taps_nv51.tdf" "cntr1" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/shift_taps_nv51.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/cmpr_qac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002352645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002352645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4 " "Elaborating entity \"cmpr_qac\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4\"" {  } { { "db/cntr_7of.tdf" "cmpr4" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/cntr_7of.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config D5M_IP:b2v_inst\|I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"D5M_IP:b2v_inst\|I2C_CCD_Config:u8\"" {  } { { "verilog/D5M_IP.v" "u8" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(122) " "Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352656 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(123) " "Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352657 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(156) " "Verilog HDL assignment warning at I2C_CCD_Config.v(156): truncated value with size 32 to match size of target (25)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352657 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(161) " "Verilog HDL assignment warning at I2C_CCD_Config.v(161): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352657 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(186) " "Verilog HDL assignment warning at I2C_CCD_Config.v(186): truncated value with size 32 to match size of target (16)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352657 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(236) " "Verilog HDL assignment warning at I2C_CCD_Config.v(236): truncated value with size 32 to match size of target (6)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352657 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "verilog/I2C_CCD_Config.v" "u0" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_Controller.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352660 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(69) " "Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_Controller.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352661 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(82) " "Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)" {  } { { "verilog/I2C_Controller.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509002352661 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_512x512 dpram_512x512:b2v_inst1 " "Elaborating entity \"dpram_512x512\" for hierarchy \"dpram_512x512:b2v_inst1\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "b2v_inst1" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "vhdl/dpram_512x512.vhd" "altsyncram_component" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/dpram_512x512.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "vhdl/dpram_512x512.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/dpram_512x512.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352737 ""}  } { { "vhdl/dpram_512x512.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/dpram_512x512.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1509002352737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2q1 " "Found entity 1: altsyncram_c2q1" {  } { { "db/altsyncram_c2q1.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altsyncram_c2q1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002352934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002352934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2q1 dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated " "Elaborating entity \"altsyncram_c2q1\" for hierarchy \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/softslin/altera14_0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002352935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002353031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002353031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|decode_sma:decode2 " "Elaborating entity \"decode_sma\" for hierarchy \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|decode_sma:decode2\"" {  } { { "db/altsyncram_c2q1.tdf" "decode2" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altsyncram_c2q1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002353118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002353118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|decode_l2a:rden_decode_b " "Elaborating entity \"decode_l2a\" for hierarchy \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|decode_l2a:rden_decode_b\"" {  } { { "db/altsyncram_c2q1.tdf" "rden_decode_b" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altsyncram_c2q1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002353217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002353217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|mux_chb:mux3 " "Elaborating entity \"mux_chb\" for hierarchy \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|mux_chb:mux3\"" {  } { { "db/altsyncram_c2q1.tdf" "mux3" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altsyncram_c2q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gensync gensync:b2v_inst2 " "Elaborating entity \"gensync\" for hierarchy \"gensync:b2v_inst2\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "b2v_inst2" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_process image_process:b2v_inst3 " "Elaborating entity \"image_process\" for hierarchy \"image_process:b2v_inst3\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "b2v_inst3" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:b2v_inst9 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:b2v_inst9\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "b2v_inst9" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:b2v_inst9\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:b2v_inst9\|altpll:altpll_component\"" {  } { { "vhdl/altpll0.vhd" "altpll_component" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/altpll0.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:b2v_inst9\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:b2v_inst9\|altpll:altpll_component\"" {  } { { "vhdl/altpll0.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/altpll0.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:b2v_inst9\|altpll:altpll_component " "Instantiated megafunction \"altpll0:b2v_inst9\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353383 ""}  } { { "vhdl/altpll0.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/altpll0.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1509002353383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509002353470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509002353470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/softslin/altera14_0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_cycle PWM_cycle:b2v_inst10 " "Elaborating entity \"PWM_cycle\" for hierarchy \"PWM_cycle:b2v_inst10\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "b2v_inst10" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509002353476 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1509002355649 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "I2C_SCLK " "Inserted always-enabled tri-state buffer between \"I2C_SCLK\" and its non-tri-state driver." {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1509002355778 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1509002355778 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "I2C_SCLK~synth " "Node \"I2C_SCLK~synth\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509002356445 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1509002356445 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TRIGGER VCC " "Pin \"TRIGGER\" is stuck at VCC" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509002356446 "|TOP_D5M_IP|TRIGGER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1509002356446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1509002356690 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1509002357813 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1509002358780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509002358780 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1509002359039 ""}  } { { "db/altpll0_altpll.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altpll0_altpll.v" 61 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1509002359039 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509002359292 "|TOP_D5M_IP|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1509002359292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1080 " "Implemented 1080 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1509002359303 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1509002359303 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1509002359303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "723 " "Implemented 723 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1509002359303 ""} { "Info" "ICUT_CUT_TM_RAMS" "280 " "Implemented 280 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1509002359303 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1509002359303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1509002359303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509002359367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 09:19:19 2017 " "Processing ended: Thu Oct 26 09:19:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509002359367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509002359367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509002359367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509002359367 ""}
