<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VGABufferRAM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TopLayer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TopLayer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TopLayer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TopLayer.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TopLayer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TopLayer.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TopLayer.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TopLayer.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TopLayer.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TopLayer.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLayer.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TopLayer.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopLayer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TopLayer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TopLayer.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TopLayer.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TopLayer.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TopLayer.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TopLayer.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TopLayer.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopLayer_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TopLayer_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TopLayer_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TopLayer_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TopLayer_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TopLayer_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLayer_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLayer_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TopLayer_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TopLayer_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLayer_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLayer_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopLayer_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TopLayer_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TopLayer_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLayer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="toplayer.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="toplayer.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="toplayer.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1323559620" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1323559620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323559620" xil_pn:in_ck="3372235509514988069" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1323559620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FIFO.vhd"/>
      <outfile xil_pn:name="MemoryController.vhd"/>
      <outfile xil_pn:name="SevenSegment.vhd"/>
      <outfile xil_pn:name="TopLayer.vhd"/>
      <outfile xil_pn:name="VGAController.vhd"/>
      <outfile xil_pn:name="clockDivider.vhd"/>
      <outfile xil_pn:name="samuirai.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1323559620" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7212226070208815219" xil_pn:start_ts="1323559620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323559620" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8667701977637356815" xil_pn:start_ts="1323559620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323559620" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7049791396614494432" xil_pn:start_ts="1323559620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323559620" xil_pn:in_ck="3372235509514988069" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1323559620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FIFO.vhd"/>
      <outfile xil_pn:name="MemoryController.vhd"/>
      <outfile xil_pn:name="SevenSegment.vhd"/>
      <outfile xil_pn:name="TopLayer.vhd"/>
      <outfile xil_pn:name="VGAController.vhd"/>
      <outfile xil_pn:name="clockDivider.vhd"/>
      <outfile xil_pn:name="samuirai.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1323559621" xil_pn:in_ck="3372235509514988069" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8103508028416960505" xil_pn:start_ts="1323559620">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322876321" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1322876321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322876321" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1322876321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322876321" xil_pn:name="TRAN_regenerateCores" xil_pn:start_ts="1322876321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322876321" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1322876321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322876321" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1322876321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322876321" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1322876321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322876321" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1322876321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323299729" xil_pn:in_ck="3372235509514988069" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2072346909515456263" xil_pn:start_ts="1323299712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLayer.lso"/>
      <outfile xil_pn:name="TopLayer.ngc"/>
      <outfile xil_pn:name="TopLayer.ngr"/>
      <outfile xil_pn:name="TopLayer.prj"/>
      <outfile xil_pn:name="TopLayer.stx"/>
      <outfile xil_pn:name="TopLayer.syr"/>
      <outfile xil_pn:name="TopLayer.xst"/>
      <outfile xil_pn:name="TopLayer_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1323025979" xil_pn:in_ck="-2949556594988905011" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3205374710489029304" xil_pn:start_ts="1323025979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323299735" xil_pn:in_ck="-3753284407334077053" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4732138503490274475" xil_pn:start_ts="1323299729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopLayer.bld"/>
      <outfile xil_pn:name="TopLayer.ngd"/>
      <outfile xil_pn:name="TopLayer_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1323299747" xil_pn:in_ck="-8380866154514627132" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1323299735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopLayer.pcf"/>
      <outfile xil_pn:name="TopLayer_map.map"/>
      <outfile xil_pn:name="TopLayer_map.mrp"/>
      <outfile xil_pn:name="TopLayer_map.ncd"/>
      <outfile xil_pn:name="TopLayer_map.ngm"/>
      <outfile xil_pn:name="TopLayer_map.xrpt"/>
      <outfile xil_pn:name="TopLayer_summary.xml"/>
      <outfile xil_pn:name="TopLayer_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1323299769" xil_pn:in_ck="-3045895348790425955" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1323299747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopLayer.ncd"/>
      <outfile xil_pn:name="TopLayer.pad"/>
      <outfile xil_pn:name="TopLayer.par"/>
      <outfile xil_pn:name="TopLayer.ptwx"/>
      <outfile xil_pn:name="TopLayer.unroutes"/>
      <outfile xil_pn:name="TopLayer.xpi"/>
      <outfile xil_pn:name="TopLayer_pad.csv"/>
      <outfile xil_pn:name="TopLayer_pad.txt"/>
      <outfile xil_pn:name="TopLayer_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1323299788" xil_pn:in_ck="4420851482171650483" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="335873702051717080" xil_pn:start_ts="1323299769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopLayer.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="toplayer.bgn"/>
      <outfile xil_pn:name="toplayer.bit"/>
      <outfile xil_pn:name="toplayer.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1323563791" xil_pn:in_ck="6038243895686679485" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1323563788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323299769" xil_pn:in_ck="-6282629959097220032" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1323299762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopLayer.twr"/>
      <outfile xil_pn:name="TopLayer.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
