<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\jordi\OneDrive\Documents\Projects\FPGA\SBP\SBP\impl\gwsynthesis\SBP.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\jordi\OneDrive\Documents\Projects\FPGA\SBP\SBP\src\Physical Constrains\tang_nano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\jordi\OneDrive\Documents\Projects\FPGA\SBP\SBP\src\Timming Constrains\tang_nano9k.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug 02 13:09:25 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>120</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>72</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT </td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTP </td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD </td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>54.000(MHz)</td>
<td>131.320(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL_IN!</h4>
<h4>No timing paths to get frequency of rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.904</td>
<td>statusLeds/counter_7_s0/Q</td>
<td>statusLeds/counter_21_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.215</td>
</tr>
<tr>
<td>2</td>
<td>10.926</td>
<td>statusLeds/counter_7_s0/Q</td>
<td>statusLeds/counter_20_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.192</td>
</tr>
<tr>
<td>3</td>
<td>11.125</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/counter_6_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.993</td>
</tr>
<tr>
<td>4</td>
<td>11.279</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/direction_s3/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.839</td>
</tr>
<tr>
<td>5</td>
<td>11.279</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/counter_9_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.839</td>
</tr>
<tr>
<td>6</td>
<td>11.335</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/counter_0_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.783</td>
</tr>
<tr>
<td>7</td>
<td>11.541</td>
<td>statusLeds/counter_7_s0/Q</td>
<td>statusLeds/counter_18_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.577</td>
</tr>
<tr>
<td>8</td>
<td>11.541</td>
<td>statusLeds/counter_7_s0/Q</td>
<td>statusLeds/counter_19_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.577</td>
</tr>
<tr>
<td>9</td>
<td>11.820</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/counter_8_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.299</td>
</tr>
<tr>
<td>10</td>
<td>11.834</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/counter_22_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.285</td>
</tr>
<tr>
<td>11</td>
<td>12.130</td>
<td>statusLeds/counter_7_s0/Q</td>
<td>statusLeds/counter_16_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>5.989</td>
</tr>
<tr>
<td>12</td>
<td>12.318</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/counter_11_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>5.800</td>
</tr>
<tr>
<td>13</td>
<td>12.318</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/counter_14_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>5.800</td>
</tr>
<tr>
<td>14</td>
<td>12.433</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/led_4_s0/CE</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.042</td>
</tr>
<tr>
<td>15</td>
<td>12.433</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/led_0_s0/CE</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.042</td>
</tr>
<tr>
<td>16</td>
<td>12.433</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/led_1_s0/CE</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.042</td>
</tr>
<tr>
<td>17</td>
<td>12.433</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/led_2_s0/CE</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.042</td>
</tr>
<tr>
<td>18</td>
<td>12.433</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/led_3_s0/CE</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.042</td>
</tr>
<tr>
<td>19</td>
<td>12.433</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/led_5_s0/CE</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>6.042</td>
</tr>
<tr>
<td>20</td>
<td>12.558</td>
<td>statusLeds/counter_7_s0/Q</td>
<td>statusLeds/counter_17_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>5.561</td>
</tr>
<tr>
<td>21</td>
<td>12.559</td>
<td>statusLeds/counter_7_s0/Q</td>
<td>statusLeds/counter_10_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>5.560</td>
</tr>
<tr>
<td>22</td>
<td>12.626</td>
<td>statusLeds/counter_7_s0/Q</td>
<td>statusLeds/counter_12_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>5.493</td>
</tr>
<tr>
<td>23</td>
<td>12.957</td>
<td>statusLeds/counter_7_s0/Q</td>
<td>statusLeds/counter_15_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>5.161</td>
</tr>
<tr>
<td>24</td>
<td>12.986</td>
<td>statusLeds/counter_7_s0/Q</td>
<td>statusLeds/counter_13_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>5.132</td>
</tr>
<tr>
<td>25</td>
<td>13.989</td>
<td>statusLeds/counter_1_s0/Q</td>
<td>statusLeds/counter_7_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>4.129</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>statusLeds/counter_12_s0/Q</td>
<td>statusLeds/counter_12_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>statusLeds/counter_16_s0/Q</td>
<td>statusLeds/counter_16_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>statusLeds/counter_21_s0/Q</td>
<td>statusLeds/counter_21_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>statusLeds/counter_10_s0/Q</td>
<td>statusLeds/counter_10_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>statusLeds/counter_11_s0/Q</td>
<td>statusLeds/counter_11_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>statusLeds/counter_13_s0/Q</td>
<td>statusLeds/counter_13_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>statusLeds/counter_2_s0/Q</td>
<td>statusLeds/counter_2_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>statusLeds/counter_20_s0/Q</td>
<td>statusLeds/counter_20_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.892</td>
<td>statusLeds/direction_s3/Q</td>
<td>statusLeds/direction_s3/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>10</td>
<td>0.894</td>
<td>statusLeds/counter_6_s0/Q</td>
<td>statusLeds/counter_6_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>11</td>
<td>0.940</td>
<td>statusLeds/led_4_s0/Q</td>
<td>statusLeds/led_5_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>12</td>
<td>0.943</td>
<td>statusLeds/counter_0_s0/Q</td>
<td>statusLeds/counter_1_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>13</td>
<td>0.944</td>
<td>statusLeds/counter_22_s0/Q</td>
<td>statusLeds/counter_22_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
<tr>
<td>14</td>
<td>0.946</td>
<td>statusLeds/counter_2_s0/Q</td>
<td>statusLeds/counter_3_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.946</td>
</tr>
<tr>
<td>15</td>
<td>0.949</td>
<td>statusLeds/led_1_s0/Q</td>
<td>statusLeds/led_0_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.949</td>
</tr>
<tr>
<td>16</td>
<td>0.957</td>
<td>statusLeds/counter_8_s0/Q</td>
<td>statusLeds/counter_9_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.957</td>
</tr>
<tr>
<td>17</td>
<td>0.964</td>
<td>statusLeds/led_0_s0/Q</td>
<td>statusLeds/led_1_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>18</td>
<td>0.964</td>
<td>statusLeds/counter_13_s0/Q</td>
<td>statusLeds/counter_14_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>19</td>
<td>0.964</td>
<td>statusLeds/counter_13_s0/Q</td>
<td>statusLeds/counter_15_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>20</td>
<td>1.060</td>
<td>statusLeds/counter_4_s0/Q</td>
<td>statusLeds/counter_4_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>21</td>
<td>1.060</td>
<td>statusLeds/counter_7_s0/Q</td>
<td>statusLeds/counter_7_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>22</td>
<td>1.060</td>
<td>statusLeds/counter_19_s0/Q</td>
<td>statusLeds/counter_19_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>23</td>
<td>1.061</td>
<td>statusLeds/counter_5_s0/Q</td>
<td>statusLeds/counter_5_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>24</td>
<td>1.061</td>
<td>statusLeds/counter_8_s0/Q</td>
<td>statusLeds/counter_8_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>25</td>
<td>1.061</td>
<td>statusLeds/counter_18_s0/Q</td>
<td>statusLeds/counter_18_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>statusLeds/counter_21_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>statusLeds/counter_19_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>statusLeds/counter_15_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>statusLeds/direction_s3</td>
</tr>
<tr>
<td>6</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>statusLeds/counter_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>statusLeds/led_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>statusLeds/counter_22_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>statusLeds/counter_16_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>statusLeds/counter_9_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>statusLeds/n52_s3/I3</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n52_s3/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>statusLeds/n47_s2/I2</td>
</tr>
<tr>
<td>5.414</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">statusLeds/n47_s2/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>statusLeds/n42_s4/I0</td>
</tr>
<tr>
<td>7.350</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n42_s4/F</td>
</tr>
<tr>
<td>8.183</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>statusLeds/n39_s1/I2</td>
</tr>
<tr>
<td>9.005</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">statusLeds/n39_s1/F</td>
</tr>
<tr>
<td>9.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>statusLeds/counter_21_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>statusLeds/counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.842, 53.250%; route: 2.915, 40.397%; tC2Q: 0.458, 6.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>statusLeds/n52_s3/I3</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n52_s3/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>statusLeds/n47_s2/I2</td>
</tr>
<tr>
<td>5.414</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">statusLeds/n47_s2/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>statusLeds/n42_s4/I0</td>
</tr>
<tr>
<td>7.350</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n42_s4/F</td>
</tr>
<tr>
<td>8.160</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>statusLeds/n40_s3/I2</td>
</tr>
<tr>
<td>8.982</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s3/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>statusLeds/counter_20_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>statusLeds/counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.842, 53.418%; route: 2.892, 40.210%; tC2Q: 0.458, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>7.751</td>
<td>1.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>statusLeds/n54_s1/I0</td>
</tr>
<tr>
<td>8.783</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n54_s1/F</td>
</tr>
<tr>
<td>8.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>statusLeds/counter_6_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>statusLeds/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.947, 56.441%; route: 2.588, 37.005%; tC2Q: 0.458, 6.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/direction_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>7.597</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>statusLeds/n117_s4/I3</td>
</tr>
<tr>
<td>8.629</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n117_s4/F</td>
</tr>
<tr>
<td>8.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">statusLeds/direction_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>statusLeds/direction_s3/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>statusLeds/direction_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.947, 57.709%; route: 2.434, 35.589%; tC2Q: 0.458, 6.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>7.597</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>statusLeds/n51_s1/I2</td>
</tr>
<tr>
<td>8.629</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n51_s1/F</td>
</tr>
<tr>
<td>8.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>statusLeds/counter_9_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>statusLeds/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.947, 57.709%; route: 2.434, 35.589%; tC2Q: 0.458, 6.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>7.751</td>
<td>1.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>statusLeds/n60_s1/I1</td>
</tr>
<tr>
<td>8.573</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n60_s1/F</td>
</tr>
<tr>
<td>8.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>statusLeds/counter_0_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>statusLeds/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.737, 55.092%; route: 2.588, 38.151%; tC2Q: 0.458, 6.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>statusLeds/n52_s3/I3</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n52_s3/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>statusLeds/n47_s2/I2</td>
</tr>
<tr>
<td>5.414</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">statusLeds/n47_s2/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>statusLeds/n42_s4/I0</td>
</tr>
<tr>
<td>7.312</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n42_s4/F</td>
</tr>
<tr>
<td>7.741</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/n42_s1/I2</td>
</tr>
<tr>
<td>8.367</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n42_s1/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 54.856%; route: 2.511, 38.176%; tC2Q: 0.458, 6.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>statusLeds/n52_s3/I3</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n52_s3/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>statusLeds/n47_s2/I2</td>
</tr>
<tr>
<td>5.414</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">statusLeds/n47_s2/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>statusLeds/n42_s4/I0</td>
</tr>
<tr>
<td>7.312</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n42_s4/F</td>
</tr>
<tr>
<td>7.741</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>statusLeds/n41_s1/I1</td>
</tr>
<tr>
<td>8.367</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">statusLeds/n41_s1/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>statusLeds/counter_19_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>statusLeds/counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 54.856%; route: 2.511, 38.176%; tC2Q: 0.458, 6.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>statusLeds/n52_s4/I0</td>
</tr>
<tr>
<td>8.089</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" background: #97FFFF;">statusLeds/n52_s4/F</td>
</tr>
<tr>
<td>8.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>statusLeds/counter_8_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>statusLeds/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.737, 59.330%; route: 2.103, 33.393%; tC2Q: 0.458, 7.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>7.253</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>statusLeds/n38_s1/I2</td>
</tr>
<tr>
<td>8.075</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n38_s1/F</td>
</tr>
<tr>
<td>8.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>statusLeds/counter_22_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>statusLeds/counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.737, 59.459%; route: 2.090, 33.248%; tC2Q: 0.458, 7.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>statusLeds/n52_s3/I3</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n52_s3/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>statusLeds/n47_s2/I2</td>
</tr>
<tr>
<td>5.414</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">statusLeds/n47_s2/F</td>
</tr>
<tr>
<td>5.919</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>statusLeds/n45_s2/I2</td>
</tr>
<tr>
<td>6.951</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">statusLeds/n45_s2/F</td>
</tr>
<tr>
<td>6.957</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>statusLeds/n44_s1/I1</td>
</tr>
<tr>
<td>7.779</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">statusLeds/n44_s1/F</td>
</tr>
<tr>
<td>7.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>statusLeds/counter_16_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>statusLeds/counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 63.036%; route: 1.755, 29.311%; tC2Q: 0.458, 7.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>statusLeds/n49_s1/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n49_s1/F</td>
</tr>
<tr>
<td>7.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>statusLeds/counter_11_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>statusLeds/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.737, 64.426%; route: 1.605, 27.672%; tC2Q: 0.458, 7.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>statusLeds/n46_s1/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">statusLeds/n46_s1/F</td>
</tr>
<tr>
<td>7.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>statusLeds/counter_14_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>statusLeds/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.737, 64.426%; route: 1.605, 27.672%; tC2Q: 0.458, 7.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/led_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.726</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>7.832</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" font-weight:bold;">statusLeds/led_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>statusLeds/led_4_s0/CLK</td>
</tr>
<tr>
<td>20.265</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>statusLeds/led_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 47.913%; route: 2.689, 44.501%; tC2Q: 0.458, 7.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/led_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.726</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>7.832</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" font-weight:bold;">statusLeds/led_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>statusLeds/led_0_s0/CLK</td>
</tr>
<tr>
<td>20.265</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>statusLeds/led_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 47.913%; route: 2.689, 44.501%; tC2Q: 0.458, 7.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/led_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.726</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>7.832</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">statusLeds/led_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>statusLeds/led_1_s0/CLK</td>
</tr>
<tr>
<td>20.265</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>statusLeds/led_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 47.913%; route: 2.689, 44.501%; tC2Q: 0.458, 7.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/led_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.726</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>7.832</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">statusLeds/led_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>statusLeds/led_2_s0/CLK</td>
</tr>
<tr>
<td>20.265</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>statusLeds/led_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 47.913%; route: 2.689, 44.501%; tC2Q: 0.458, 7.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/led_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.726</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>7.832</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">statusLeds/led_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>statusLeds/led_3_s0/CLK</td>
</tr>
<tr>
<td>20.265</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>statusLeds/led_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 47.913%; route: 2.689, 44.501%; tC2Q: 0.458, 7.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/led_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.591</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>statusLeds/n40_s2/I0</td>
</tr>
<tr>
<td>3.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s2/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>statusLeds/n13_s1/I2</td>
</tr>
<tr>
<td>5.506</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s1/F</td>
</tr>
<tr>
<td>5.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>statusLeds/n13_s0/I0</td>
</tr>
<tr>
<td>6.726</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n13_s0/F</td>
</tr>
<tr>
<td>7.832</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">statusLeds/led_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>statusLeds/led_5_s0/CLK</td>
</tr>
<tr>
<td>20.265</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>statusLeds/led_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 47.913%; route: 2.689, 44.501%; tC2Q: 0.458, 7.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>statusLeds/n52_s3/I3</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n52_s3/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>statusLeds/n47_s2/I2</td>
</tr>
<tr>
<td>5.414</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">statusLeds/n47_s2/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>statusLeds/n43_s1/I0</td>
</tr>
<tr>
<td>7.350</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n43_s1/F</td>
</tr>
<tr>
<td>7.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>statusLeds/counter_17_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>statusLeds/counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 54.311%; route: 2.082, 37.446%; tC2Q: 0.458, 8.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>statusLeds/n52_s3/I3</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n52_s3/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>statusLeds/n50_s3/I3</td>
</tr>
<tr>
<td>5.414</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">statusLeds/n50_s3/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>statusLeds/n50_s1/I1</td>
</tr>
<tr>
<td>7.350</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">statusLeds/n50_s1/F</td>
</tr>
<tr>
<td>7.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>statusLeds/counter_10_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>statusLeds/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 54.320%; route: 2.081, 37.436%; tC2Q: 0.458, 8.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>statusLeds/n52_s3/I3</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n52_s3/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>statusLeds/n50_s3/I3</td>
</tr>
<tr>
<td>5.414</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">statusLeds/n50_s3/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>statusLeds/n48_s1/I2</td>
</tr>
<tr>
<td>7.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n48_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>statusLeds/counter_12_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>statusLeds/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 53.763%; route: 2.081, 37.893%; tC2Q: 0.458, 8.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>statusLeds/n52_s3/I3</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n52_s3/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>statusLeds/n47_s2/I2</td>
</tr>
<tr>
<td>5.414</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">statusLeds/n47_s2/F</td>
</tr>
<tr>
<td>5.919</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>statusLeds/n45_s3/I3</td>
</tr>
<tr>
<td>6.951</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n45_s3/F</td>
</tr>
<tr>
<td>6.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>statusLeds/counter_15_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>statusLeds/counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 57.216%; route: 1.750, 33.904%; tC2Q: 0.458, 8.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>statusLeds/n52_s3/I3</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n52_s3/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>statusLeds/n47_s2/I2</td>
</tr>
<tr>
<td>5.394</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">statusLeds/n47_s2/F</td>
</tr>
<tr>
<td>5.823</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>statusLeds/n47_s1/I1</td>
</tr>
<tr>
<td>6.922</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n47_s1/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>statusLeds/counter_13_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>statusLeds/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 58.454%; route: 1.674, 32.616%; tC2Q: 0.458, 8.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>statusLeds/counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_1_s0/Q</td>
</tr>
<tr>
<td>2.750</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>statusLeds/n56_s2/I1</td>
</tr>
<tr>
<td>3.811</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n56_s2/F</td>
</tr>
<tr>
<td>4.245</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>statusLeds/n54_s2/I2</td>
</tr>
<tr>
<td>4.870</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">statusLeds/n54_s2/F</td>
</tr>
<tr>
<td>5.293</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/n53_s1/I1</td>
</tr>
<tr>
<td>5.919</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n53_s1/F</td>
</tr>
<tr>
<td>5.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>19.908</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.312, 55.992%; route: 1.359, 32.908%; tC2Q: 0.458, 11.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>statusLeds/counter_12_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_12_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>statusLeds/n48_s1/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n48_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>statusLeds/counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>statusLeds/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>statusLeds/counter_16_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_16_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>statusLeds/n44_s1/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">statusLeds/n44_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>statusLeds/counter_16_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>statusLeds/counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>statusLeds/counter_21_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_21_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>statusLeds/n39_s1/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">statusLeds/n39_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>statusLeds/counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>statusLeds/counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>statusLeds/counter_10_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_10_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>statusLeds/n50_s1/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">statusLeds/n50_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>statusLeds/counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>statusLeds/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>statusLeds/counter_11_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_11_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>statusLeds/n49_s1/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n49_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>statusLeds/counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>statusLeds/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>statusLeds/counter_13_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_13_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>statusLeds/n47_s1/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n47_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>statusLeds/counter_13_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>statusLeds/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>statusLeds/counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_2_s0/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>statusLeds/n58_s1/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">statusLeds/n58_s1/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>statusLeds/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>statusLeds/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>statusLeds/counter_20_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_20_s0/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>statusLeds/n40_s3/I3</td>
</tr>
<tr>
<td>2.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">statusLeds/n40_s3/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>statusLeds/counter_20_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>statusLeds/counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/direction_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/direction_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>statusLeds/direction_s3/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">statusLeds/direction_s3/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>statusLeds/n117_s4/I0</td>
</tr>
<tr>
<td>2.622</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n117_s4/F</td>
</tr>
<tr>
<td>2.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">statusLeds/direction_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>statusLeds/direction_s3/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>statusLeds/direction_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>statusLeds/counter_6_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_6_s0/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>statusLeds/n54_s1/I1</td>
</tr>
<tr>
<td>2.625</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n54_s1/F</td>
</tr>
<tr>
<td>2.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>statusLeds/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>statusLeds/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/led_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/led_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>statusLeds/led_4_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" font-weight:bold;">statusLeds/led_4_s0/Q</td>
</tr>
<tr>
<td>2.298</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>statusLeds/n111_s0/I1</td>
</tr>
<tr>
<td>2.670</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n111_s0/F</td>
</tr>
<tr>
<td>2.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">statusLeds/led_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>statusLeds/led_5_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>statusLeds/led_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.582%; route: 0.234, 24.950%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>statusLeds/counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C28[2][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_0_s0/Q</td>
</tr>
<tr>
<td>2.302</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>statusLeds/n59_s1/I0</td>
</tr>
<tr>
<td>2.674</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">statusLeds/n59_s1/F</td>
</tr>
<tr>
<td>2.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>statusLeds/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>statusLeds/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.447%; route: 0.238, 25.207%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>statusLeds/counter_22_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_22_s0/Q</td>
</tr>
<tr>
<td>2.302</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>statusLeds/n38_s1/I3</td>
</tr>
<tr>
<td>2.674</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n38_s1/F</td>
</tr>
<tr>
<td>2.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>statusLeds/counter_22_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>statusLeds/counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.423%; route: 0.238, 25.252%; tC2Q: 0.333, 35.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>statusLeds/counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_2_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>statusLeds/n57_s1/I2</td>
</tr>
<tr>
<td>2.677</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n57_s1/F</td>
</tr>
<tr>
<td>2.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>statusLeds/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>statusLeds/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.312%; route: 0.241, 25.462%; tC2Q: 0.333, 35.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/led_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/led_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>statusLeds/led_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">statusLeds/led_1_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>statusLeds/n116_s0/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">statusLeds/n116_s0/F</td>
</tr>
<tr>
<td>2.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" font-weight:bold;">statusLeds/led_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>statusLeds/led_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>statusLeds/led_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.194%; route: 0.244, 25.685%; tC2Q: 0.333, 35.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>statusLeds/counter_8_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_8_s0/Q</td>
</tr>
<tr>
<td>2.315</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>statusLeds/n51_s1/I0</td>
</tr>
<tr>
<td>2.687</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n51_s1/F</td>
</tr>
<tr>
<td>2.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>statusLeds/counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>statusLeds/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.891%; route: 0.251, 26.260%; tC2Q: 0.333, 34.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/led_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/led_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>statusLeds/led_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C21[2][B]</td>
<td style=" font-weight:bold;">statusLeds/led_0_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>statusLeds/n115_s0/I0</td>
</tr>
<tr>
<td>2.695</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">statusLeds/n115_s0/F</td>
</tr>
<tr>
<td>2.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">statusLeds/led_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>statusLeds/led_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>statusLeds/led_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.593%; route: 0.259, 26.825%; tC2Q: 0.333, 34.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>statusLeds/counter_13_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_13_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>statusLeds/n46_s1/I0</td>
</tr>
<tr>
<td>2.695</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">statusLeds/n46_s1/F</td>
</tr>
<tr>
<td>2.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>statusLeds/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>statusLeds/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.585%; route: 0.259, 26.841%; tC2Q: 0.333, 34.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>statusLeds/counter_13_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">statusLeds/counter_13_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>statusLeds/n45_s3/I1</td>
</tr>
<tr>
<td>2.695</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n45_s3/F</td>
</tr>
<tr>
<td>2.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>statusLeds/counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>statusLeds/counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.585%; route: 0.259, 26.841%; tC2Q: 0.333, 34.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>statusLeds/counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C27[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_4_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>statusLeds/n56_s1/I0</td>
</tr>
<tr>
<td>2.790</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n56_s1/F</td>
</tr>
<tr>
<td>2.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>statusLeds/counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>statusLeds/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/n53_s1/I2</td>
</tr>
<tr>
<td>2.790</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n53_s1/F</td>
</tr>
<tr>
<td>2.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>statusLeds/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>statusLeds/counter_19_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C22[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_19_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>statusLeds/n41_s1/I3</td>
</tr>
<tr>
<td>2.790</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">statusLeds/n41_s1/F</td>
</tr>
<tr>
<td>2.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>statusLeds/counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>statusLeds/counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>statusLeds/counter_5_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C27[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_5_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>statusLeds/n55_s1/I2</td>
</tr>
<tr>
<td>2.791</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">statusLeds/n55_s1/F</td>
</tr>
<tr>
<td>2.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>statusLeds/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>statusLeds/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>statusLeds/counter_8_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_8_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>statusLeds/n52_s4/I1</td>
</tr>
<tr>
<td>2.791</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" background: #97FFFF;">statusLeds/n52_s4/F</td>
</tr>
<tr>
<td>2.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>statusLeds/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>statusLeds/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>statusLeds/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/n42_s1/I1</td>
</tr>
<tr>
<td>2.791</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">statusLeds/n42_s1/F</td>
</tr>
<tr>
<td>2.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">statusLeds/counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>statusLeds/counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>statusLeds/counter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>11.068</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>statusLeds/counter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.249</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>statusLeds/counter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>statusLeds/counter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>11.068</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>statusLeds/counter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.249</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>statusLeds/counter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>statusLeds/counter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>11.068</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>statusLeds/counter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.249</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>statusLeds/counter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>statusLeds/counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>11.068</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.249</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>statusLeds/counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>statusLeds/direction_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>11.068</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>statusLeds/direction_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.249</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>statusLeds/direction_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>statusLeds/counter_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>11.068</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>statusLeds/counter_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.249</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>statusLeds/counter_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>statusLeds/led_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>11.068</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>statusLeds/led_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.249</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>statusLeds/led_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>statusLeds/counter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>11.068</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>statusLeds/counter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.249</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>statusLeds/counter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>statusLeds/counter_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>11.068</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>statusLeds/counter_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.249</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>statusLeds/counter_16_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>statusLeds/counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.805</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>11.068</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>statusLeds/counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.065</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.249</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>statusLeds/counter_9_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>30</td>
<td>systemClock</td>
<td>10.904</td>
<td>0.262</td>
</tr>
<tr>
<td>16</td>
<td>n13_4</td>
<td>11.125</td>
<td>1.355</td>
</tr>
<tr>
<td>7</td>
<td>n56_6</td>
<td>11.410</td>
<td>0.435</td>
</tr>
<tr>
<td>7</td>
<td>n47_6</td>
<td>10.904</td>
<td>0.837</td>
</tr>
<tr>
<td>7</td>
<td>LED_d[0]</td>
<td>15.825</td>
<td>2.768</td>
</tr>
<tr>
<td>7</td>
<td>LED_d[5]</td>
<td>15.290</td>
<td>3.591</td>
</tr>
<tr>
<td>6</td>
<td>counter[13]</td>
<td>13.132</td>
<td>0.434</td>
</tr>
<tr>
<td>6</td>
<td>direction</td>
<td>15.508</td>
<td>0.858</td>
</tr>
<tr>
<td>6</td>
<td>counter[0]</td>
<td>11.477</td>
<td>0.828</td>
</tr>
<tr>
<td>5</td>
<td>counter[10]</td>
<td>12.311</td>
<td>0.991</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C21</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C28</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C22</td>
<td>68.06%</td>
</tr>
<tr>
<td>R14C24</td>
<td>56.94%</td>
</tr>
<tr>
<td>R14C27</td>
<td>51.39%</td>
</tr>
<tr>
<td>R14C26</td>
<td>41.67%</td>
</tr>
<tr>
<td>R14C23</td>
<td>36.11%</td>
</tr>
<tr>
<td>R14C25</td>
<td>30.56%</td>
</tr>
<tr>
<td>R10C45</td>
<td>12.50%</td>
</tr>
<tr>
<td>R1C1</td>
<td>5.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
