Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 13 14:18:23 2022
| Host         : DESKTOP-3M3OAEK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             122 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            5 |
| Yes          | No                    | No                     |              20 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              43 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|          Clock Signal         |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|  ck_25_BUFG                   |                             | vga_driver/hsync0           |                1 |              1 |         1.00 |
|  add_frog/frog_on_reg_i_2_n_0 |                             |                             |                1 |              1 |         1.00 |
|  ck_25_BUFG                   | vga_driver/eqOp             |                             |                1 |              2 |         2.00 |
|  ck_25_BUFG                   | vga_driver/eqOp             | vga_driver/v_cnt0           |                3 |              9 |         3.00 |
|  vga_vsync_OBUF_BUFG          | add_frog/frog_y0            | add_frog/frog_y[10]_i_1_n_0 |                3 |              9 |         3.00 |
|  vga_vsync_OBUF_BUFG          | add_frog/frog_x[10]_i_1_n_0 | add_frog/frog_y[10]_i_1_n_0 |                3 |              9 |         3.00 |
|  ck_25_BUFG                   |                             | vga_driver/clear            |                4 |             11 |         2.75 |
|  vga_vsync_OBUF_BUFG          | add_frog/s_score            | add_frog/frog_dead0         |                4 |             16 |         4.00 |
|  vga_vsync_OBUF_BUFG          | add_frog/frog_deady         |                             |                7 |             18 |         2.57 |
|  clk_in_IBUF_BUFG             |                             |                             |                6 |             20 |         3.33 |
|  ck_25_BUFG                   |                             |                             |               10 |             26 |         2.60 |
|  vga_vsync_OBUF_BUFG          |                             |                             |               25 |             75 |         3.00 |
+-------------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+


