{
  "design": {
    "design_info": {
      "boundary_crc": "0x7EBBA737F5A39B3A",
      "device": "xc7z020clg400-1",
      "name": "pwm_controller",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "rst_ps7_0_100M": "",
      "xadc_wiz_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "s01_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "s00_mmu": "",
        "s01_mmu": ""
      },
      "AXIreg_1": "",
      "AXIreg_0": "",
      "DPWM": {
        "trigger_update_0": "",
        "pwm_comparator_0": "",
        "counter_updown_0": "",
        "trigger_acquisition_0": ""
      },
      "ADC_SNOOPER": {
        "xlslice_0": "",
        "xlslice_1": "",
        "zeropad_left_1": "",
        "zeropad_left_0": "",
        "AXIS_Snooper_0": ""
      },
      "system_ila_0": "",
      "DPWM_SLICE": {
        "xlslice_2": "",
        "xlslice_1": "",
        "configmap_pwm_0": ""
      },
      "DSP_SLICEPAD": {
        "xlslice_0": "",
        "zeropad_left_1": "",
        "zeropad_left_0": "",
        "xlslice_3": "",
        "xlslice_1": "",
        "zeropad_left_2": "",
        "xlslice_2": ""
      },
      "DSP": {
        "limiter_signed_0": "",
        "shiftprog_signed_0": "",
        "xlslice_0": "",
        "xlconstant_0": "",
        "mux2_0": "",
        "registerFDSE_0": "",
        "DSP_stdpipe_0": "",
        "DSP_stdpipe_1": ""
      }
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "Vp_Vn_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vp_Vn_0_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vp_Vn_0_v_p",
            "direction": "I"
          }
        }
      },
      "Vaux5_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vaux5_0_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vaux5_0_v_p",
            "direction": "I"
          }
        }
      },
      "Vaux13_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vaux13_0_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vaux13_0_v_p",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "pwm_o_0": {
        "direction": "O"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "pwm_controller_processing_system7_0_0",
        "xci_path": "ip/pwm_controller_processing_system7_0_0/pwm_controller_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 9"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
              "0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_FREQMHZ": {
            "value": "10"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_FREQMHZ": {
            "value": "10"
          },
          "PCW_M_AXI_GP1_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART0_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_FREQMHZ": {
            "value": "10"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "32.14"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "31.12"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "32.2"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "31.08"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "1"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_GP1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0xBFFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "pwm_controller_rst_ps7_0_100M_0",
        "xci_path": "ip/pwm_controller_rst_ps7_0_100M_0/pwm_controller_rst_ps7_0_100M_0.xci",
        "inst_hier_path": "rst_ps7_0_100M"
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "pwm_controller_xadc_wiz_0_1",
        "xci_path": "ip/pwm_controller_xadc_wiz_0_1/pwm_controller_xadc_wiz_0_1.xci",
        "inst_hier_path": "xadc_wiz_0",
        "parameters": {
          "CHANNEL_ENABLE_VAUXP13_VAUXN13": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VAUXP5_VAUXN5": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VP_VN": {
            "value": "false"
          },
          "ENABLE_AXI4STREAM": {
            "value": "true"
          },
          "ENABLE_VCCDDRO_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPAUX_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPINT_ALARM": {
            "value": "false"
          },
          "EXTERNAL_MUX_CHANNEL": {
            "value": "VP_VN"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SEQUENCER_MODE": {
            "value": "Off"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "TEMPERATURE"
          },
          "TIMING_MODE": {
            "value": "Event"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          },
          "XADC_STARUP_SELECTION": {
            "value": "simultaneous_sampling"
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/pwm_controller_ps7_0_axi_periph_0/pwm_controller_ps7_0_axi_periph_0.xci",
        "inst_hier_path": "ps7_0_axi_periph",
        "xci_name": "pwm_controller_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "pwm_controller_xbar_0",
            "xci_path": "ip/pwm_controller_xbar_0/pwm_controller_xbar_0.xci",
            "inst_hier_path": "ps7_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "pwm_controller_auto_pc_0",
                "xci_path": "ip/pwm_controller_auto_pc_0/pwm_controller_auto_pc_0.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "pwm_controller_auto_pc_1",
                "xci_path": "ip/pwm_controller_auto_pc_1/pwm_controller_auto_pc_1.xci",
                "inst_hier_path": "ps7_0_axi_periph/s01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "pwm_controller_s00_mmu_0",
            "xci_path": "ip/pwm_controller_s00_mmu_0/pwm_controller_s00_mmu_0.xci",
            "inst_hier_path": "ps7_0_axi_periph/s00_mmu",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "s01_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "pwm_controller_s01_mmu_0",
            "xci_path": "ip/pwm_controller_s01_mmu_0/pwm_controller_s01_mmu_0.xci",
            "inst_hier_path": "ps7_0_axi_periph/s01_mmu",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "s00_mmu/S_AXI"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "S01_AXI",
              "s01_mmu/S_AXI"
            ]
          },
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s00_mmu_M_AXI": {
            "interface_ports": [
              "s00_mmu/M_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s01_mmu_M_AXI": {
            "interface_ports": [
              "s01_mmu/M_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "s00_mmu/aclk",
              "s01_mmu/aclk"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "s00_mmu/aresetn",
              "s01_mmu/aresetn"
            ]
          }
        }
      },
      "AXIreg_1": {
        "vlnv": "user.org:user:AXIreg:1.0",
        "xci_name": "pwm_controller_AXIreg_1_0",
        "xci_path": "ip/pwm_controller_AXIreg_1_0/pwm_controller_AXIreg_1_0.xci",
        "inst_hier_path": "AXIreg_1"
      },
      "AXIreg_0": {
        "vlnv": "user.org:user:AXIreg:1.0",
        "xci_name": "pwm_controller_AXIreg_0_0",
        "xci_path": "ip/pwm_controller_AXIreg_0_0/pwm_controller_AXIreg_0_0.xci",
        "inst_hier_path": "AXIreg_0"
      },
      "DPWM": {
        "ports": {
          "update_i": {
            "direction": "O"
          },
          "max_i": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "counter_o": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "cmp_o": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "pwm_o_0": {
            "direction": "O"
          },
          "cmp_i": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "clk_i": {
            "direction": "I"
          },
          "updown_o": {
            "direction": "O"
          },
          "over_o": {
            "direction": "O"
          },
          "under_o": {
            "direction": "O"
          },
          "acq_o": {
            "direction": "O"
          },
          "free_i": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "peak_i": {
            "direction": "I"
          },
          "valley_i": {
            "direction": "I"
          },
          "async_i": {
            "direction": "I"
          },
          "sawtri_i": {
            "direction": "I"
          },
          "resetn_i": {
            "direction": "I"
          },
          "en_free_i": {
            "direction": "I"
          },
          "en_max_i": {
            "direction": "I"
          },
          "en_cmp_i": {
            "direction": "I"
          },
          "en_half_i": {
            "direction": "I"
          },
          "en_zero_i": {
            "direction": "I"
          }
        },
        "components": {
          "trigger_update_0": {
            "vlnv": "xilinx.com:module_ref:trigger_update:1.0",
            "xci_name": "pwm_controller_trigger_update_0_0",
            "xci_path": "ip/pwm_controller_trigger_update_0_0/pwm_controller_trigger_update_0_0.xci",
            "inst_hier_path": "DPWM/trigger_update_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "trigger_update",
              "boundary_crc": "0x0"
            },
            "ports": {
              "update_o": {
                "direction": "O"
              },
              "max_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "counter_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "peak_i": {
                "direction": "I"
              },
              "valley_i": {
                "direction": "I"
              },
              "sawtri_i": {
                "direction": "I"
              }
            }
          },
          "pwm_comparator_0": {
            "vlnv": "xilinx.com:module_ref:pwm_comparator:1.0",
            "xci_name": "pwm_controller_pwm_comparator_0_0",
            "xci_path": "ip/pwm_controller_pwm_comparator_0_0/pwm_controller_pwm_comparator_0_0.xci",
            "inst_hier_path": "DPWM/pwm_comparator_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "pwm_comparator",
              "boundary_crc": "0x0"
            },
            "ports": {
              "cmp_o": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "half_o": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "pwm_o": {
                "direction": "O"
              },
              "cmp_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "counter_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "update_i": {
                "direction": "I"
              },
              "async_i": {
                "direction": "I"
              },
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "pwm_controller_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "counter_updown_0": {
            "vlnv": "xilinx.com:module_ref:counter_updown:1.0",
            "xci_name": "pwm_controller_counter_updown_0_0",
            "xci_path": "ip/pwm_controller_counter_updown_0_0/pwm_controller_counter_updown_0_0.xci",
            "inst_hier_path": "DPWM/counter_updown_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "counter_updown",
              "boundary_crc": "0x0"
            },
            "ports": {
              "counter_o": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "updown_o": {
                "direction": "O"
              },
              "over_o": {
                "direction": "O"
              },
              "under_o": {
                "direction": "O"
              },
              "max_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "sawtri_i": {
                "direction": "I"
              },
              "resetn_i": {
                "direction": "I"
              },
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "pwm_controller_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "trigger_acquisition_0": {
            "vlnv": "xilinx.com:module_ref:trigger_acquisition:1.0",
            "xci_name": "pwm_controller_trigger_acquisition_0_0",
            "xci_path": "ip/pwm_controller_trigger_acquisition_0_0/pwm_controller_trigger_acquisition_0_0.xci",
            "inst_hier_path": "DPWM/trigger_acquisition_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "trigger_acquisition",
              "boundary_crc": "0x0"
            },
            "ports": {
              "acq_o": {
                "direction": "O"
              },
              "free_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "max_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "cmp_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "half_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "counter_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "en_free_i": {
                "direction": "I"
              },
              "en_max_i": {
                "direction": "I"
              },
              "en_cmp_i": {
                "direction": "I"
              },
              "en_half_i": {
                "direction": "I"
              },
              "en_zero_i": {
                "direction": "I"
              }
            }
          }
        },
        "nets": {
          "AXIreg_0_reg2": {
            "ports": [
              "free_i",
              "trigger_acquisition_0/free_i"
            ]
          },
          "async_i_1": {
            "ports": [
              "async_i",
              "pwm_comparator_0/async_i"
            ]
          },
          "cmp_o": {
            "ports": [
              "pwm_comparator_0/cmp_o",
              "cmp_o",
              "trigger_acquisition_0/cmp_i"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "configmap_pwm_0_sawtri_o": {
            "ports": [
              "sawtri_i",
              "counter_updown_0/sawtri_i",
              "trigger_update_0/sawtri_i"
            ]
          },
          "counter_o": {
            "ports": [
              "counter_updown_0/counter_o",
              "counter_o",
              "pwm_comparator_0/counter_i",
              "trigger_acquisition_0/counter_i",
              "trigger_update_0/counter_i"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "en_cmp_i_1": {
            "ports": [
              "en_cmp_i",
              "trigger_acquisition_0/en_cmp_i"
            ]
          },
          "en_free_i_1": {
            "ports": [
              "en_free_i",
              "trigger_acquisition_0/en_free_i"
            ]
          },
          "en_half_i_1": {
            "ports": [
              "en_half_i",
              "trigger_acquisition_0/en_half_i"
            ]
          },
          "en_max_i_1": {
            "ports": [
              "en_max_i",
              "trigger_acquisition_0/en_max_i"
            ]
          },
          "en_zero_i_1": {
            "ports": [
              "en_zero_i",
              "trigger_acquisition_0/en_zero_i"
            ]
          },
          "half_o": {
            "ports": [
              "pwm_comparator_0/half_o",
              "trigger_acquisition_0/half_i"
            ]
          },
          "limiter_unsigned_3_data_o": {
            "ports": [
              "cmp_i",
              "pwm_comparator_0/cmp_i"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "max_i_1": {
            "ports": [
              "max_i",
              "counter_updown_0/max_i",
              "trigger_acquisition_0/max_i",
              "trigger_update_0/max_i"
            ]
          },
          "over_o": {
            "ports": [
              "counter_updown_0/over_o",
              "over_o"
            ]
          },
          "peak_i_1": {
            "ports": [
              "peak_i",
              "trigger_update_0/peak_i"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "clk_i",
              "counter_updown_0/clk_i",
              "pwm_comparator_0/clk_i"
            ]
          },
          "pwm_o": {
            "ports": [
              "pwm_comparator_0/pwm_o",
              "pwm_o_0"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "resetn_i_1": {
            "ports": [
              "resetn_i",
              "counter_updown_0/resetn_i"
            ]
          },
          "trigger_acquisition_0_acq_o": {
            "ports": [
              "trigger_acquisition_0/acq_o",
              "acq_o"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "trigger_update_0_update_o": {
            "ports": [
              "trigger_update_0/update_o",
              "update_i",
              "pwm_comparator_0/update_i"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "under_o": {
            "ports": [
              "counter_updown_0/under_o",
              "under_o"
            ]
          },
          "updown_o": {
            "ports": [
              "counter_updown_0/updown_o",
              "updown_o"
            ]
          },
          "valley_i_1": {
            "ports": [
              "valley_i",
              "trigger_update_0/valley_i"
            ]
          }
        }
      },
      "ADC_SNOOPER": {
        "interface_ports": {
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "adcA_msb": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "adcB_msb": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "adcA_slicepad": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "s_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "en_out_i": {
            "direction": "I"
          }
        },
        "components": {
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "pwm_controller_xlslice_0_0",
            "xci_path": "ip/pwm_controller_xlslice_0_0/pwm_controller_xlslice_0_0.xci",
            "inst_hier_path": "ADC_SNOOPER/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DIN_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "pwm_controller_xlslice_0_1",
            "xci_path": "ip/pwm_controller_xlslice_0_1/pwm_controller_xlslice_0_1.xci",
            "inst_hier_path": "ADC_SNOOPER/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DIN_WIDTH": {
                "value": "16"
              }
            }
          },
          "zeropad_left_1": {
            "vlnv": "xilinx.com:module_ref:zeropad_left:1.0",
            "xci_name": "pwm_controller_zeropad_left_0_1",
            "xci_path": "ip/pwm_controller_zeropad_left_0_1/pwm_controller_zeropad_left_0_1.xci",
            "inst_hier_path": "ADC_SNOOPER/zeropad_left_1",
            "parameters": {
              "INPUT_WIDTH": {
                "value": "12"
              },
              "ZEROS": {
                "value": "5"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "zeropad_left",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_o": {
                "direction": "O",
                "left": "16",
                "right": "0"
              },
              "data_i": {
                "direction": "I",
                "left": "11",
                "right": "0"
              }
            }
          },
          "zeropad_left_0": {
            "vlnv": "xilinx.com:module_ref:zeropad_left:1.0",
            "xci_name": "pwm_controller_zeropad_left_0_0",
            "xci_path": "ip/pwm_controller_zeropad_left_0_0/pwm_controller_zeropad_left_0_0.xci",
            "inst_hier_path": "ADC_SNOOPER/zeropad_left_0",
            "parameters": {
              "INPUT_WIDTH": {
                "value": "12"
              },
              "ZEROS": {
                "value": "5"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "zeropad_left",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_o": {
                "direction": "O",
                "left": "16",
                "right": "0"
              },
              "data_i": {
                "direction": "I",
                "left": "11",
                "right": "0"
              }
            }
          },
          "AXIS_Snooper_0": {
            "vlnv": "xilinx.com:module_ref:AXIS_Snooper:1.0",
            "xci_name": "pwm_controller_AXIS_Snooper_0_0",
            "xci_path": "ip/pwm_controller_AXIS_Snooper_0_0/pwm_controller_AXIS_Snooper_0_0.xci",
            "inst_hier_path": "ADC_SNOOPER/AXIS_Snooper_0",
            "parameters": {
              "ID_WIDTH": {
                "value": "5"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "AXIS_Snooper",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "5",
                    "value_src": "auto"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "pwm_controller_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TID": {
                    "physical_name": "s_axis_tid",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "adcA_o": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "adcB_o": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "idA_o": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "idB_o": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "en_out_i": {
                "direction": "I"
              },
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "pwm_controller_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axis",
              "AXIS_Snooper_0/s_axis"
            ]
          }
        },
        "nets": {
          "ADC_SLICEPAD_data_o": {
            "ports": [
              "zeropad_left_0/data_o",
              "adcA_slicepad"
            ]
          },
          "AXIS_Snooper_0_adcA_o": {
            "ports": [
              "AXIS_Snooper_0/adcA_o",
              "xlslice_0/Din"
            ]
          },
          "AXIS_Snooper_0_adcB_o": {
            "ports": [
              "AXIS_Snooper_0/adcB_o",
              "xlslice_1/Din"
            ]
          },
          "Dout": {
            "ports": [
              "xlslice_0/Dout",
              "adcA_msb",
              "zeropad_left_0/data_i"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true",
                "value_src": "undefined"
              }
            }
          },
          "Dout_1": {
            "ports": [
              "xlslice_1/Dout",
              "adcB_msb",
              "zeropad_left_1/data_i"
            ]
          },
          "en_out_i_1": {
            "ports": [
              "en_out_i",
              "AXIS_Snooper_0/en_out_i"
            ]
          },
          "s_axis_aclk_1": {
            "ports": [
              "s_axis_aclk",
              "AXIS_Snooper_0/s_axis_aclk"
            ]
          },
          "s_axis_aresetn_1": {
            "ports": [
              "s_axis_aresetn",
              "AXIS_Snooper_0/s_axis_aresetn"
            ]
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "pwm_controller_system_ila_0_0",
        "xci_path": "ip/pwm_controller_system_ila_0_0/pwm_controller_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "true"
          },
          "C_ADV_TRIGGER": {
            "value": "false"
          },
          "C_DATA_DEPTH": {
            "value": "65536"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "10"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE10_TYPE": {
            "value": "0"
          },
          "C_PROBE11_TYPE": {
            "value": "0"
          },
          "C_PROBE12_TYPE": {
            "value": "0"
          },
          "C_PROBE13_TYPE": {
            "value": "0"
          },
          "C_PROBE14_TYPE": {
            "value": "0"
          },
          "C_PROBE15_TYPE": {
            "value": "0"
          },
          "C_PROBE16_TYPE": {
            "value": "0"
          },
          "C_PROBE17_TYPE": {
            "value": "0"
          },
          "C_PROBE18_TYPE": {
            "value": "0"
          },
          "C_PROBE19_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE20_TYPE": {
            "value": "0"
          },
          "C_PROBE21_TYPE": {
            "value": "0"
          },
          "C_PROBE22_TYPE": {
            "value": "0"
          },
          "C_PROBE23_TYPE": {
            "value": "0"
          },
          "C_PROBE24_TYPE": {
            "value": "0"
          },
          "C_PROBE25_TYPE": {
            "value": "0"
          },
          "C_PROBE26_TYPE": {
            "value": "0"
          },
          "C_PROBE27_TYPE": {
            "value": "0"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE3_TYPE": {
            "value": "0"
          },
          "C_PROBE4_TYPE": {
            "value": "0"
          },
          "C_PROBE5_TYPE": {
            "value": "0"
          },
          "C_PROBE6_TYPE": {
            "value": "0"
          },
          "C_PROBE7_TYPE": {
            "value": "0"
          },
          "C_PROBE8_TYPE": {
            "value": "0"
          },
          "C_PROBE9_TYPE": {
            "value": "0"
          }
        }
      },
      "DPWM_SLICE": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "free_i": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Din1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "max_i": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dsp_start_o": {
            "direction": "O"
          },
          "dsp_bypass_o": {
            "direction": "O"
          },
          "en_snoop_o": {
            "direction": "O"
          },
          "data_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "upd_peak_o": {
            "direction": "O"
          },
          "upd_valley_o": {
            "direction": "O"
          },
          "async_o": {
            "direction": "O"
          },
          "sawtri_o": {
            "direction": "O"
          },
          "resetn_o": {
            "direction": "O"
          },
          "acq_free_o": {
            "direction": "O"
          },
          "acq_max_o": {
            "direction": "O"
          },
          "acq_cmp_o": {
            "direction": "O"
          },
          "acq_half_o": {
            "direction": "O"
          },
          "acq_zero_o": {
            "direction": "O"
          }
        },
        "components": {
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "pwm_controller_xlslice_1_0",
            "xci_path": "ip/pwm_controller_xlslice_1_0/pwm_controller_xlslice_1_0.xci",
            "inst_hier_path": "DPWM_SLICE/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "pwm_controller_xlslice_0_5",
            "xci_path": "ip/pwm_controller_xlslice_0_5/pwm_controller_xlslice_0_5.xci",
            "inst_hier_path": "DPWM_SLICE/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              }
            }
          },
          "configmap_pwm_0": {
            "vlnv": "xilinx.com:module_ref:configmap_pwm:1.0",
            "xci_name": "pwm_controller_configmap_pwm_0_0",
            "xci_path": "ip/pwm_controller_configmap_pwm_0_0/pwm_controller_configmap_pwm_0_0.xci",
            "inst_hier_path": "DPWM_SLICE/configmap_pwm_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "configmap_pwm",
              "boundary_crc": "0x0"
            },
            "ports": {
              "resetn_o": {
                "direction": "O"
              },
              "sawtri_o": {
                "direction": "O"
              },
              "async_o": {
                "direction": "O"
              },
              "upd_peak_o": {
                "direction": "O"
              },
              "upd_valley_o": {
                "direction": "O"
              },
              "acq_free_o": {
                "direction": "O"
              },
              "acq_max_o": {
                "direction": "O"
              },
              "acq_cmp_o": {
                "direction": "O"
              },
              "acq_half_o": {
                "direction": "O"
              },
              "acq_zero_o": {
                "direction": "O"
              },
              "en_snoop_o": {
                "direction": "O"
              },
              "dsp_start_o": {
                "direction": "O"
              },
              "dsp_bypass_o": {
                "direction": "O"
              },
              "data_i": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "AXIreg_0_reg1": {
            "ports": [
              "Din1",
              "xlslice_1/Din"
            ]
          },
          "AXIreg_0_reg2": {
            "ports": [
              "Din",
              "xlslice_2/Din"
            ]
          },
          "configmap_pwm_0_acq_cmp_o": {
            "ports": [
              "configmap_pwm_0/acq_cmp_o",
              "acq_cmp_o"
            ]
          },
          "configmap_pwm_0_acq_free_o": {
            "ports": [
              "configmap_pwm_0/acq_free_o",
              "acq_free_o"
            ]
          },
          "configmap_pwm_0_acq_half_o": {
            "ports": [
              "configmap_pwm_0/acq_half_o",
              "acq_half_o"
            ]
          },
          "configmap_pwm_0_acq_max_o": {
            "ports": [
              "configmap_pwm_0/acq_max_o",
              "acq_max_o"
            ]
          },
          "configmap_pwm_0_acq_zero_o": {
            "ports": [
              "configmap_pwm_0/acq_zero_o",
              "acq_zero_o"
            ]
          },
          "configmap_pwm_0_async_o": {
            "ports": [
              "configmap_pwm_0/async_o",
              "async_o"
            ]
          },
          "configmap_pwm_0_dsp_bypass_o": {
            "ports": [
              "configmap_pwm_0/dsp_bypass_o",
              "dsp_bypass_o"
            ]
          },
          "configmap_pwm_0_dsp_start_o": {
            "ports": [
              "configmap_pwm_0/dsp_start_o",
              "dsp_start_o"
            ]
          },
          "configmap_pwm_0_en_snoop_o": {
            "ports": [
              "configmap_pwm_0/en_snoop_o",
              "en_snoop_o"
            ]
          },
          "configmap_pwm_0_resetn_o": {
            "ports": [
              "configmap_pwm_0/resetn_o",
              "resetn_o"
            ]
          },
          "configmap_pwm_0_sawtri_o": {
            "ports": [
              "configmap_pwm_0/sawtri_o",
              "sawtri_o"
            ]
          },
          "configmap_pwm_0_upd_peak_o": {
            "ports": [
              "configmap_pwm_0/upd_peak_o",
              "upd_peak_o"
            ]
          },
          "configmap_pwm_0_upd_valley_o": {
            "ports": [
              "configmap_pwm_0/upd_valley_o",
              "upd_valley_o"
            ]
          },
          "data_i_1": {
            "ports": [
              "data_i",
              "configmap_pwm_0/data_i"
            ]
          },
          "free_i": {
            "ports": [
              "xlslice_2/Dout",
              "free_i"
            ]
          },
          "max_i": {
            "ports": [
              "xlslice_1/Dout",
              "max_i"
            ]
          }
        }
      },
      "DSP_SLICEPAD": {
        "ports": {
          "kp_slicepad": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "kp_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ref_slicepad": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "ref_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ref_slice": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ki_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ki_slicepad": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "conf_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "shift_slice": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "pwm_controller_xlslice_0_2",
            "xci_path": "ip/pwm_controller_xlslice_0_2/pwm_controller_xlslice_0_2.xci",
            "inst_hier_path": "DSP_SLICEPAD/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              }
            }
          },
          "zeropad_left_1": {
            "vlnv": "xilinx.com:module_ref:zeropad_left:1.0",
            "xci_name": "pwm_controller_zeropad_left_1_0",
            "xci_path": "ip/pwm_controller_zeropad_left_1_0/pwm_controller_zeropad_left_1_0.xci",
            "inst_hier_path": "DSP_SLICEPAD/zeropad_left_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "zeropad_left",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_o": {
                "direction": "O",
                "left": "16",
                "right": "0"
              },
              "data_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              }
            }
          },
          "zeropad_left_0": {
            "vlnv": "xilinx.com:module_ref:zeropad_left:1.0",
            "xci_name": "pwm_controller_zeropad_left_0_2",
            "xci_path": "ip/pwm_controller_zeropad_left_0_2/pwm_controller_zeropad_left_0_2.xci",
            "inst_hier_path": "DSP_SLICEPAD/zeropad_left_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "zeropad_left",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_o": {
                "direction": "O",
                "left": "16",
                "right": "0"
              },
              "data_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              }
            }
          },
          "xlslice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "pwm_controller_xlslice_0_4",
            "xci_path": "ip/pwm_controller_xlslice_0_4/pwm_controller_xlslice_0_4.xci",
            "inst_hier_path": "DSP_SLICEPAD/xlslice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "pwm_controller_xlslice_0_7",
            "xci_path": "ip/pwm_controller_xlslice_0_7/pwm_controller_xlslice_0_7.xci",
            "inst_hier_path": "DSP_SLICEPAD/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              }
            }
          },
          "zeropad_left_2": {
            "vlnv": "xilinx.com:module_ref:zeropad_left:1.0",
            "xci_name": "pwm_controller_zeropad_left_0_3",
            "xci_path": "ip/pwm_controller_zeropad_left_0_3/pwm_controller_zeropad_left_0_3.xci",
            "inst_hier_path": "DSP_SLICEPAD/zeropad_left_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "zeropad_left",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_o": {
                "direction": "O",
                "left": "16",
                "right": "0"
              },
              "data_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "pwm_controller_xlslice_1_1",
            "xci_path": "ip/pwm_controller_xlslice_1_1/pwm_controller_xlslice_1_1.xci",
            "inst_hier_path": "DSP_SLICEPAD/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "28"
              },
              "DOUT_WIDTH": {
                "value": "4"
              }
            }
          }
        },
        "nets": {
          "AXIreg_1_reg0": {
            "ports": [
              "kp_i",
              "xlslice_0/Din"
            ]
          },
          "Din1_1": {
            "ports": [
              "conf_i",
              "xlslice_2/Din"
            ]
          },
          "Din_1": {
            "ports": [
              "ref_i",
              "xlslice_3/Din"
            ]
          },
          "Din_2": {
            "ports": [
              "ki_i",
              "xlslice_1/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "zeropad_left_1/data_i"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "zeropad_left_2/data_i"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "shift_slice"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "xlslice_3/Dout",
              "zeropad_left_0/data_i",
              "ref_slice"
            ]
          },
          "zeropad_left_0_data_o": {
            "ports": [
              "zeropad_left_0/data_o",
              "ref_slicepad"
            ]
          },
          "zeropad_left_1_data_o": {
            "ports": [
              "zeropad_left_1/data_o",
              "kp_slicepad"
            ]
          },
          "zeropad_left_2_data_o": {
            "ports": [
              "zeropad_left_2/data_o",
              "ki_slicepad"
            ]
          }
        }
      },
      "DSP": {
        "ports": {
          "kp_i": {
            "direction": "I",
            "left": "16",
            "right": "0"
          },
          "ref_i": {
            "direction": "I",
            "left": "16",
            "right": "0"
          },
          "add_i": {
            "direction": "I",
            "left": "16",
            "right": "0"
          },
          "start_i": {
            "direction": "I"
          },
          "clk_i": {
            "direction": "I"
          },
          "dsp_o": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "sel_i": {
            "direction": "I"
          },
          "direct_i": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ki_i": {
            "direction": "I",
            "left": "16",
            "right": "0"
          },
          "shift_i": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "snh_i": {
            "direction": "I"
          }
        },
        "components": {
          "limiter_signed_0": {
            "vlnv": "xilinx.com:module_ref:limiter_signed:1.0",
            "xci_name": "pwm_controller_limiter_signed_0_0",
            "xci_path": "ip/pwm_controller_limiter_signed_0_0/pwm_controller_limiter_signed_0_0.xci",
            "inst_hier_path": "DSP/limiter_signed_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "35"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "limiter_signed",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_i": {
                "direction": "I",
                "left": "34",
                "right": "0"
              },
              "data_o": {
                "direction": "O",
                "left": "34",
                "right": "0"
              }
            }
          },
          "shiftprog_signed_0": {
            "vlnv": "xilinx.com:module_ref:shiftprog_signed:1.0",
            "xci_name": "pwm_controller_shiftprog_signed_0_0",
            "xci_path": "ip/pwm_controller_shiftprog_signed_0_0/pwm_controller_shiftprog_signed_0_0.xci",
            "inst_hier_path": "DSP/shiftprog_signed_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "35"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "shiftprog_signed",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_i": {
                "direction": "I",
                "left": "34",
                "right": "0"
              },
              "shift_i": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "data_o": {
                "direction": "O",
                "left": "34",
                "right": "0"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "pwm_controller_xlslice_0_6",
            "xci_path": "ip/pwm_controller_xlslice_0_6/pwm_controller_xlslice_0_6.xci",
            "inst_hier_path": "DSP/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "35"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "pwm_controller_xlconstant_0_0",
            "xci_path": "ip/pwm_controller_xlconstant_0_0/pwm_controller_xlconstant_0_0.xci",
            "inst_hier_path": "DSP/xlconstant_0"
          },
          "mux2_0": {
            "vlnv": "xilinx.com:module_ref:mux2:1.0",
            "xci_name": "pwm_controller_mux2_0_1",
            "xci_path": "ip/pwm_controller_mux2_0_1/pwm_controller_mux2_0_1.xci",
            "inst_hier_path": "DSP/mux2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "sel_i": {
                "direction": "I"
              },
              "data1_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "data2_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "data_o": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "registerFDSE_0": {
            "vlnv": "xilinx.com:module_ref:registerFDSE:1.0",
            "xci_name": "pwm_controller_registerFDSE_0_0",
            "xci_path": "ip/pwm_controller_registerFDSE_0_0/pwm_controller_registerFDSE_0_0.xci",
            "inst_hier_path": "DSP/registerFDSE_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "35"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "registerFDSE",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_o": {
                "direction": "O",
                "left": "34",
                "right": "0"
              },
              "data_i": {
                "direction": "I",
                "left": "34",
                "right": "0"
              },
              "en_i": {
                "direction": "I"
              },
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "pwm_controller_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "DSP_stdpipe_0": {
            "vlnv": "xilinx.com:module_ref:DSP_stdpipe:1.0",
            "xci_name": "pwm_controller_DSP_stdpipe_0_0",
            "xci_path": "ip/pwm_controller_DSP_stdpipe_0_0/pwm_controller_DSP_stdpipe_0_0.xci",
            "inst_hier_path": "DSP/DSP_stdpipe_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DSP_stdpipe",
              "boundary_crc": "0x0"
            },
            "ports": {
              "acc_o": {
                "direction": "O",
                "left": "34",
                "right": "0"
              },
              "coef_i": {
                "direction": "I",
                "left": "16",
                "right": "0"
              },
              "ref_i": {
                "direction": "I",
                "left": "16",
                "right": "0"
              },
              "add_i": {
                "direction": "I",
                "left": "16",
                "right": "0"
              },
              "alu_i": {
                "direction": "I",
                "left": "34",
                "right": "0"
              },
              "start_i": {
                "direction": "I"
              },
              "sub_i": {
                "direction": "I"
              },
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "pwm_controller_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "DSP_stdpipe_1": {
            "vlnv": "xilinx.com:module_ref:DSP_stdpipe:1.0",
            "xci_name": "pwm_controller_DSP_stdpipe_0_1",
            "xci_path": "ip/pwm_controller_DSP_stdpipe_0_1/pwm_controller_DSP_stdpipe_0_1.xci",
            "inst_hier_path": "DSP/DSP_stdpipe_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DSP_stdpipe",
              "boundary_crc": "0x0"
            },
            "ports": {
              "acc_o": {
                "direction": "O",
                "left": "34",
                "right": "0"
              },
              "coef_i": {
                "direction": "I",
                "left": "16",
                "right": "0"
              },
              "ref_i": {
                "direction": "I",
                "left": "16",
                "right": "0"
              },
              "add_i": {
                "direction": "I",
                "left": "16",
                "right": "0"
              },
              "alu_i": {
                "direction": "I",
                "left": "34",
                "right": "0"
              },
              "start_i": {
                "direction": "I"
              },
              "sub_i": {
                "direction": "I"
              },
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "pwm_controller_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          }
        },
        "nets": {
          "ADC_SLICEPAD_data_o": {
            "ports": [
              "add_i",
              "DSP_stdpipe_0/add_i",
              "DSP_stdpipe_1/add_i"
            ]
          },
          "DSP_SLICEPAD_coef_slicepad": {
            "ports": [
              "kp_i",
              "DSP_stdpipe_0/coef_i"
            ]
          },
          "DSP_SLICEPAD_data_o": {
            "ports": [
              "ref_i",
              "DSP_stdpipe_0/ref_i",
              "DSP_stdpipe_1/ref_i"
            ]
          },
          "DSP_stdpipe_0_acc_o": {
            "ports": [
              "DSP_stdpipe_0/acc_o",
              "shiftprog_signed_0/data_i"
            ]
          },
          "DSP_stdpipe_1_acc_o": {
            "ports": [
              "DSP_stdpipe_1/acc_o",
              "registerFDSE_0/data_i",
              "DSP_stdpipe_0/alu_i"
            ]
          },
          "coef_i_1": {
            "ports": [
              "ki_i",
              "DSP_stdpipe_1/coef_i"
            ]
          },
          "configmap_pwm_0_dsp_start_o": {
            "ports": [
              "start_i",
              "DSP_stdpipe_0/start_i",
              "DSP_stdpipe_1/start_i"
            ]
          },
          "data1_i_1": {
            "ports": [
              "direct_i",
              "mux2_0/data1_i"
            ]
          },
          "en_i_1": {
            "ports": [
              "snh_i",
              "registerFDSE_0/en_i"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "limiter_signed_0_data_o": {
            "ports": [
              "limiter_signed_0/data_o",
              "xlslice_0/Din"
            ]
          },
          "mux2_0_data_o": {
            "ports": [
              "mux2_0/data_o",
              "dsp_o"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "clk_i",
              "registerFDSE_0/clk_i",
              "DSP_stdpipe_0/clk_i",
              "DSP_stdpipe_1/clk_i"
            ]
          },
          "registerFDSE_0_data_o": {
            "ports": [
              "registerFDSE_0/data_o",
              "DSP_stdpipe_1/alu_i"
            ]
          },
          "sel_i_1": {
            "ports": [
              "sel_i",
              "mux2_0/sel_i"
            ]
          },
          "shift_i_1": {
            "ports": [
              "shift_i",
              "shiftprog_signed_0/shift_i"
            ]
          },
          "shiftprog_signed_0_data_o": {
            "ports": [
              "shiftprog_signed_0/data_o",
              "limiter_signed_0/data_i"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "DSP_stdpipe_0/sub_i",
              "DSP_stdpipe_1/sub_i"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "mux2_0/data2_i"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "Vaux13_0_1": {
        "interface_ports": [
          "Vaux13_0",
          "xadc_wiz_0/Vaux13"
        ]
      },
      "Vaux5_0_1": {
        "interface_ports": [
          "Vaux5_0",
          "xadc_wiz_0/Vaux5"
        ]
      },
      "Vp_Vn_0_1": {
        "interface_ports": [
          "Vp_Vn_0",
          "xadc_wiz_0/Vp_Vn"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "processing_system7_0_M_AXI_GP1": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP1",
          "ps7_0_axi_periph/S01_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "AXIreg_0/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "xadc_wiz_0/s_axi_lite"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "AXIreg_1/S00_AXI"
        ]
      },
      "xadc_wiz_0_M_AXIS": {
        "interface_ports": [
          "xadc_wiz_0/M_AXIS",
          "ADC_SNOOPER/s_axis"
        ]
      }
    },
    "nets": {
      "ADC_SLICEPAD_data_o": {
        "ports": [
          "ADC_SNOOPER/adcA_slicepad",
          "DSP/add_i"
        ]
      },
      "AXIreg_0_reg0": {
        "ports": [
          "AXIreg_0/reg0",
          "DSP_SLICEPAD/ref_i"
        ]
      },
      "AXIreg_0_reg1": {
        "ports": [
          "AXIreg_0/reg1",
          "DPWM_SLICE/Din1"
        ]
      },
      "AXIreg_0_reg2": {
        "ports": [
          "AXIreg_0/reg2",
          "DPWM_SLICE/Din"
        ]
      },
      "AXIreg_0_reg3": {
        "ports": [
          "AXIreg_0/reg3",
          "DPWM_SLICE/data_i"
        ]
      },
      "AXIreg_1_reg0": {
        "ports": [
          "AXIreg_1/reg0",
          "DSP_SLICEPAD/kp_i"
        ]
      },
      "AXIreg_1_reg1": {
        "ports": [
          "AXIreg_1/reg1",
          "DSP_SLICEPAD/ki_i"
        ]
      },
      "AXIreg_1_reg2": {
        "ports": [
          "AXIreg_1/reg2",
          "DSP_SLICEPAD/conf_i"
        ]
      },
      "DPWM_SLICE_en_snoop_o": {
        "ports": [
          "DPWM_SLICE/en_snoop_o",
          "ADC_SNOOPER/en_out_i"
        ]
      },
      "DSP_SLICEPAD_Dout": {
        "ports": [
          "DSP_SLICEPAD/ki_slicepad",
          "DSP/ki_i"
        ]
      },
      "DSP_SLICEPAD_Dout1": {
        "ports": [
          "DSP_SLICEPAD/shift_slice",
          "DSP/shift_i"
        ]
      },
      "DSP_SLICEPAD_coef_slicepad": {
        "ports": [
          "DSP_SLICEPAD/kp_slicepad",
          "DSP/kp_i"
        ]
      },
      "DSP_SLICEPAD_data_o": {
        "ports": [
          "DSP_SLICEPAD/ref_slicepad",
          "DSP/ref_i"
        ]
      },
      "acq_o": {
        "ports": [
          "DPWM/acq_o",
          "xadc_wiz_0/convst_in",
          "system_ila_0/probe4",
          "DSP/snh_i"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "adcA": {
        "ports": [
          "ADC_SNOOPER/adcA_msb",
          "system_ila_0/probe8"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true",
            "value_src": "undefined"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "async_i_1": {
        "ports": [
          "DPWM_SLICE/async_o",
          "DPWM/async_i"
        ]
      },
      "busy_out": {
        "ports": [
          "xadc_wiz_0/busy_out",
          "system_ila_0/probe5"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "cmp_o": {
        "ports": [
          "DPWM/cmp_o",
          "system_ila_0/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "counter_o": {
        "ports": [
          "DPWM/counter_o",
          "system_ila_0/probe1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "counter_out": {
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "data1_i_1": {
        "ports": [
          "DSP_SLICEPAD/ref_slice",
          "DSP/direct_i"
        ]
      },
      "dsp_o": {
        "ports": [
          "DSP/dsp_o",
          "DPWM/cmp_i",
          "system_ila_0/probe9"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "en_cmp_i_1": {
        "ports": [
          "DPWM_SLICE/acq_cmp_o",
          "DPWM/en_cmp_i"
        ]
      },
      "en_free_i_1": {
        "ports": [
          "DPWM_SLICE/acq_free_o",
          "DPWM/en_free_i"
        ]
      },
      "en_half_i_1": {
        "ports": [
          "DPWM_SLICE/acq_half_o",
          "DPWM/en_half_i"
        ]
      },
      "en_max_i_1": {
        "ports": [
          "DPWM_SLICE/acq_max_o",
          "DPWM/en_max_i"
        ]
      },
      "en_zero_i_1": {
        "ports": [
          "DPWM_SLICE/acq_zero_o",
          "DPWM/en_zero_i"
        ]
      },
      "eoc_out": {
        "ports": [
          "xadc_wiz_0/eoc_out",
          "system_ila_0/probe6"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "free_i": {
        "ports": [
          "DPWM_SLICE/free_i",
          "DPWM/free_i"
        ]
      },
      "ip2intc_irpt": {
        "ports": [
          "xadc_wiz_0/ip2intc_irpt",
          "processing_system7_0/IRQ_F2P",
          "system_ila_0/probe7"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "max_i": {
        "ports": [
          "DPWM_SLICE/max_i",
          "DPWM/max_i"
        ]
      },
      "over_out": {
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "peak_i_1": {
        "ports": [
          "DPWM_SLICE/upd_peak_o",
          "DPWM/peak_i"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "rst_ps7_0_100M/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP1_ACLK",
          "xadc_wiz_0/s_axi_aclk",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "ps7_0_axi_periph/S01_ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "xadc_wiz_0/s_axis_aclk",
          "ps7_0_axi_periph/M02_ACLK",
          "AXIreg_1/s00_axi_aclk",
          "AXIreg_0/s00_axi_aclk",
          "DPWM/clk_i",
          "system_ila_0/clk",
          "DSP/clk_i",
          "ADC_SNOOPER/s_axis_aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_100M/ext_reset_in"
        ]
      },
      "pwm_o": {
        "ports": [
          "DPWM/pwm_o_0",
          "pwm_o_0",
          "system_ila_0/probe2"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "resetn_i_1": {
        "ports": [
          "DPWM_SLICE/resetn_o",
          "DPWM/resetn_i"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "xadc_wiz_0/s_axi_aresetn",
          "ps7_0_axi_periph/ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "ps7_0_axi_periph/S01_ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/M02_ARESETN",
          "AXIreg_1/s00_axi_aresetn",
          "AXIreg_0/s00_axi_aresetn",
          "ADC_SNOOPER/s_axis_aresetn"
        ]
      },
      "sawtri_i_1": {
        "ports": [
          "DPWM_SLICE/sawtri_o",
          "DPWM/sawtri_i"
        ]
      },
      "sel_i_1": {
        "ports": [
          "DPWM_SLICE/dsp_bypass_o",
          "DSP/sel_i"
        ]
      },
      "shifted_d": {
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "start_i_1": {
        "ports": [
          "DPWM_SLICE/dsp_start_o",
          "DSP/start_i"
        ]
      },
      "trunc_d": {
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "under_out": {
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "update_o": {
        "ports": [
          "DPWM/update_i",
          "system_ila_0/probe3"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "updown_out": {
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "valley_i_1": {
        "ports": [
          "DPWM_SLICE/upd_valley_o",
          "DPWM/valley_i"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_AXIreg_0_S00_AXI_reg": {
                "address_block": "/AXIreg_0/S00_AXI/S00_AXI_reg",
                "offset": "0x40000000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_AXIreg_1_S00_AXI_reg": {
                "address_block": "/AXIreg_1/S00_AXI/S00_AXI_reg",
                "offset": "0x40010000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x7FFF8000",
                "range": "32K"
              },
              "SEG_xadc_wiz_0_Reg_1": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x80000000",
                "range": "32K"
              }
            }
          }
        }
      }
    }
  }
}