--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6032 paths analyzed, 673 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.479ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_21 (SLICE_X76Y22.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/busy_sr_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.439ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/busy_sr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y21.XQ      Tcko                  0.592   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X70Y10.G1      net (fanout=67)       2.084   SCCB/busy_sr<31>
    SLICE_X70Y10.Y       Tilo                  0.759   SCCB/scaler_not00019
                                                       SCCB/scaler_and00008
    SLICE_X70Y11.G4      net (fanout=1)        0.086   SCCB/scaler_and00008
    SLICE_X70Y11.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X70Y11.F4      net (fanout=9)        0.491   SCCB/scaler_and0000
    SLICE_X70Y11.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y22.CE      net (fanout=32)       2.354   SCCB/busy_sr_not0003
    SLICE_X76Y22.CLK     Tceck                 0.555   SCCB/busy_sr<21>
                                                       SCCB/busy_sr_21
    -------------------------------------------------  ---------------------------
    Total                                      8.439ns (3.424ns logic, 5.015ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/busy_sr_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.016ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/busy_sr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y21.XQ      Tcko                  0.592   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X71Y10.G3      net (fanout=67)       2.295   SCCB/busy_sr<31>
    SLICE_X71Y10.Y       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001115
    SLICE_X71Y10.F3      net (fanout=1)        0.023   SCCB/counter_not0001115/O
    SLICE_X71Y10.X       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X70Y11.F3      net (fanout=3)        0.030   SCCB/N3
    SLICE_X70Y11.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y22.CE      net (fanout=32)       2.354   SCCB/busy_sr_not0003
    SLICE_X76Y22.CLK     Tceck                 0.555   SCCB/busy_sr<21>
                                                       SCCB/busy_sr_21
    -------------------------------------------------  ---------------------------
    Total                                      8.016ns (3.314ns logic, 4.702ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/busy_sr_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.589ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/busy_sr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y8.YQ       Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X70Y8.G1       net (fanout=4)        0.950   SCCB/scaler<4>
    SLICE_X70Y8.Y        Tilo                  0.759   SCCB/counter_not0001136
                                                       SCCB/scaler_and00004
    SLICE_X70Y11.G3      net (fanout=1)        0.310   SCCB/scaler_and00004
    SLICE_X70Y11.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X70Y11.F4      net (fanout=9)        0.491   SCCB/scaler_and0000
    SLICE_X70Y11.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y22.CE      net (fanout=32)       2.354   SCCB/busy_sr_not0003
    SLICE_X76Y22.CLK     Tceck                 0.555   SCCB/busy_sr<21>
                                                       SCCB/busy_sr_21
    -------------------------------------------------  ---------------------------
    Total                                      7.589ns (3.484ns logic, 4.105ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_20 (SLICE_X76Y22.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/busy_sr_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.439ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/busy_sr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y21.XQ      Tcko                  0.592   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X70Y10.G1      net (fanout=67)       2.084   SCCB/busy_sr<31>
    SLICE_X70Y10.Y       Tilo                  0.759   SCCB/scaler_not00019
                                                       SCCB/scaler_and00008
    SLICE_X70Y11.G4      net (fanout=1)        0.086   SCCB/scaler_and00008
    SLICE_X70Y11.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X70Y11.F4      net (fanout=9)        0.491   SCCB/scaler_and0000
    SLICE_X70Y11.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y22.CE      net (fanout=32)       2.354   SCCB/busy_sr_not0003
    SLICE_X76Y22.CLK     Tceck                 0.555   SCCB/busy_sr<21>
                                                       SCCB/busy_sr_20
    -------------------------------------------------  ---------------------------
    Total                                      8.439ns (3.424ns logic, 5.015ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/busy_sr_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.016ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/busy_sr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y21.XQ      Tcko                  0.592   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X71Y10.G3      net (fanout=67)       2.295   SCCB/busy_sr<31>
    SLICE_X71Y10.Y       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001115
    SLICE_X71Y10.F3      net (fanout=1)        0.023   SCCB/counter_not0001115/O
    SLICE_X71Y10.X       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X70Y11.F3      net (fanout=3)        0.030   SCCB/N3
    SLICE_X70Y11.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y22.CE      net (fanout=32)       2.354   SCCB/busy_sr_not0003
    SLICE_X76Y22.CLK     Tceck                 0.555   SCCB/busy_sr<21>
                                                       SCCB/busy_sr_20
    -------------------------------------------------  ---------------------------
    Total                                      8.016ns (3.314ns logic, 4.702ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/busy_sr_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.589ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/busy_sr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y8.YQ       Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X70Y8.G1       net (fanout=4)        0.950   SCCB/scaler<4>
    SLICE_X70Y8.Y        Tilo                  0.759   SCCB/counter_not0001136
                                                       SCCB/scaler_and00004
    SLICE_X70Y11.G3      net (fanout=1)        0.310   SCCB/scaler_and00004
    SLICE_X70Y11.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X70Y11.F4      net (fanout=9)        0.491   SCCB/scaler_and0000
    SLICE_X70Y11.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y22.CE      net (fanout=32)       2.354   SCCB/busy_sr_not0003
    SLICE_X76Y22.CLK     Tceck                 0.555   SCCB/busy_sr<21>
                                                       SCCB/busy_sr_20
    -------------------------------------------------  ---------------------------
    Total                                      7.589ns (3.484ns logic, 4.105ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_19 (SLICE_X76Y23.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/busy_sr_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.439ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/busy_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y21.XQ      Tcko                  0.592   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X70Y10.G1      net (fanout=67)       2.084   SCCB/busy_sr<31>
    SLICE_X70Y10.Y       Tilo                  0.759   SCCB/scaler_not00019
                                                       SCCB/scaler_and00008
    SLICE_X70Y11.G4      net (fanout=1)        0.086   SCCB/scaler_and00008
    SLICE_X70Y11.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X70Y11.F4      net (fanout=9)        0.491   SCCB/scaler_and0000
    SLICE_X70Y11.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y23.CE      net (fanout=32)       2.354   SCCB/busy_sr_not0003
    SLICE_X76Y23.CLK     Tceck                 0.555   SCCB/busy_sr<19>
                                                       SCCB/busy_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      8.439ns (3.424ns logic, 5.015ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/busy_sr_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.016ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/busy_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y21.XQ      Tcko                  0.592   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X71Y10.G3      net (fanout=67)       2.295   SCCB/busy_sr<31>
    SLICE_X71Y10.Y       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001115
    SLICE_X71Y10.F3      net (fanout=1)        0.023   SCCB/counter_not0001115/O
    SLICE_X71Y10.X       Tilo                  0.704   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X70Y11.F3      net (fanout=3)        0.030   SCCB/N3
    SLICE_X70Y11.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y23.CE      net (fanout=32)       2.354   SCCB/busy_sr_not0003
    SLICE_X76Y23.CLK     Tceck                 0.555   SCCB/busy_sr<19>
                                                       SCCB/busy_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      8.016ns (3.314ns logic, 4.702ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/busy_sr_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.589ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/busy_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y8.YQ       Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X70Y8.G1       net (fanout=4)        0.950   SCCB/scaler<4>
    SLICE_X70Y8.Y        Tilo                  0.759   SCCB/counter_not0001136
                                                       SCCB/scaler_and00004
    SLICE_X70Y11.G3      net (fanout=1)        0.310   SCCB/scaler_and00004
    SLICE_X70Y11.Y       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X70Y11.F4      net (fanout=9)        0.491   SCCB/scaler_and0000
    SLICE_X70Y11.X       Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y23.CE      net (fanout=32)       2.354   SCCB/busy_sr_not0003
    SLICE_X76Y23.CLK     Tceck                 0.555   SCCB/busy_sr<19>
                                                       SCCB/busy_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      7.589ns (3.484ns logic, 4.105ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_4 (SLICE_X67Y18.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_3 (FF)
  Destination:          SCCB/data_sr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.011 - 0.008)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_3 to SCCB/data_sr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y16.XQ      Tcko                  0.473   SCCB/data_sr<3>
                                                       SCCB/data_sr_3
    SLICE_X67Y18.G4      net (fanout=1)        0.282   SCCB/data_sr<3>
    SLICE_X67Y18.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<31>
                                                       SCCB/Mmux_data_sr_mux0001201
                                                       SCCB/data_sr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.989ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_25 (SLICE_X67Y14.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_24 (FF)
  Destination:          SCCB/data_sr_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.004 - 0.002)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_24 to SCCB/data_sr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y13.XQ      Tcko                  0.474   SCCB/data_sr<24>
                                                       SCCB/data_sr_24
    SLICE_X67Y14.G4      net (fanout=1)        0.282   SCCB/data_sr<24>
    SLICE_X67Y14.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<26>
                                                       SCCB/Mmux_data_sr_mux0001281
                                                       SCCB/data_sr_25
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.990ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_21 (SLICE_X65Y12.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_20 (FF)
  Destination:          SCCB/data_sr_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_20 to SCCB/data_sr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y10.XQ      Tcko                  0.474   SCCB/data_sr<20>
                                                       SCCB/data_sr_20
    SLICE_X65Y12.G4      net (fanout=1)        0.282   SCCB/data_sr<20>
    SLICE_X65Y12.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<22>
                                                       SCCB/Mmux_data_sr_mux000121
                                                       SCCB/data_sr_21
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.990ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1543 paths analyzed, 429 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.809ns.
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y12.ENB), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_14 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.769ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_14 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.YQ      Tcko                  0.652   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_14
    SLICE_X30Y57.G2      net (fanout=8)        1.784   inst_addrgen1/addr<14>
    SLICE_X30Y57.Y       Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<5>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o<4>21
    SLICE_X30Y56.F3      net (fanout=5)        0.104   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o<4>2
    SLICE_X30Y56.X       Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<9>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o<4>1
    RAMB16_X1Y12.ENB     net (fanout=1)        3.941   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<9>
    RAMB16_X1Y12.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.769ns (2.940ns logic, 5.829ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_16 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_16 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.YQ      Tcko                  0.587   inst_addrgen1/addr<17>
                                                       inst_addrgen1/addr_16
    SLICE_X30Y56.F4      net (fanout=22)       2.413   inst_addrgen1/addr<16>
    SLICE_X30Y56.X       Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<9>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o<4>1
    RAMB16_X1Y12.ENB     net (fanout=1)        3.941   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<9>
    RAMB16_X1Y12.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.470ns (2.116ns logic, 6.354ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_15 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.431ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_15 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.XQ      Tcko                  0.592   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_15
    SLICE_X30Y57.G4      net (fanout=8)        1.506   inst_addrgen1/addr<15>
    SLICE_X30Y57.Y       Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<5>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o<4>21
    SLICE_X30Y56.F3      net (fanout=5)        0.104   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o<4>2
    SLICE_X30Y56.X       Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<9>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o<4>1
    RAMB16_X1Y12.ENB     net (fanout=1)        3.941   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<9>
    RAMB16_X1Y12.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.431ns (2.880ns logic, 5.551ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y12.ENB), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_14 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.384ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_14 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.YQ      Tcko                  0.652   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_14
    SLICE_X29Y57.G2      net (fanout=8)        1.451   inst_addrgen1/addr<14>
    SLICE_X29Y57.Y       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>21
    SLICE_X29Y56.F1      net (fanout=5)        0.940   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>2
    SLICE_X29Y56.X       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<12>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>1
    RAMB16_X0Y12.ENB     net (fanout=1)        3.163   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<12>
    RAMB16_X0Y12.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.384ns (2.830ns logic, 5.554ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_15 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.191ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_15 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.XQ      Tcko                  0.592   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_15
    SLICE_X29Y57.G1      net (fanout=8)        1.318   inst_addrgen1/addr<15>
    SLICE_X29Y57.Y       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>21
    SLICE_X29Y56.F1      net (fanout=5)        0.940   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>2
    SLICE_X29Y56.X       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<12>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>1
    RAMB16_X0Y12.ENB     net (fanout=1)        3.163   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<12>
    RAMB16_X0Y12.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.191ns (2.770ns logic, 5.421ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_17 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_17 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.XQ      Tcko                  0.591   inst_addrgen1/addr<17>
                                                       inst_addrgen1/addr_17
    SLICE_X29Y56.F3      net (fanout=22)       1.431   inst_addrgen1/addr<17>
    SLICE_X29Y56.X       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<12>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>1
    RAMB16_X0Y12.ENB     net (fanout=1)        3.163   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<12>
    RAMB16_X0Y12.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      6.659ns (2.065ns logic, 4.594ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y11.ENB), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_14 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.279ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_14 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.YQ      Tcko                  0.652   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_14
    SLICE_X30Y57.G2      net (fanout=8)        1.784   inst_addrgen1/addr<14>
    SLICE_X30Y57.Y       Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<5>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o<4>21
    SLICE_X31Y56.F2      net (fanout=5)        0.182   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o<4>2
    SLICE_X31Y56.X       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<13>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_14_o<4>1
    RAMB16_X0Y11.ENB     net (fanout=1)        3.428   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<13>
    RAMB16_X0Y11.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.279ns (2.885ns logic, 5.394ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_16 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.035ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_16 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.YQ      Tcko                  0.587   inst_addrgen1/addr<17>
                                                       inst_addrgen1/addr_16
    SLICE_X31Y56.F1      net (fanout=22)       2.546   inst_addrgen1/addr<16>
    SLICE_X31Y56.X       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<13>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_14_o<4>1
    RAMB16_X0Y11.ENB     net (fanout=1)        3.428   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<13>
    RAMB16_X0Y11.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.035ns (2.061ns logic, 5.974ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_15 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      7.941ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_15 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.XQ      Tcko                  0.592   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_15
    SLICE_X30Y57.G4      net (fanout=8)        1.506   inst_addrgen1/addr<15>
    SLICE_X30Y57.Y       Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<5>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o<4>21
    SLICE_X31Y56.F2      net (fanout=5)        0.182   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_10_o<4>2
    SLICE_X31Y56.X       Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<13>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_14_o<4>1
    RAMB16_X0Y11.ENB     net (fanout=1)        3.428   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<13>
    RAMB16_X0Y11.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      7.941ns (2.825ns logic, 5.116ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 (SLICE_X30Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_17 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_17 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.XQ      Tcko                  0.473   inst_addrgen1/addr<17>
                                                       inst_addrgen1/addr_17
    SLICE_X30Y63.BX      net (fanout=22)       0.636   inst_addrgen1/addr<17>
    SLICE_X30Y63.CLK     Tckdi       (-Th)    -0.134   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.607ns logic, 0.636ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (SLICE_X30Y63.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_16 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_16 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.YQ      Tcko                  0.470   inst_addrgen1/addr<17>
                                                       inst_addrgen1/addr_16
    SLICE_X30Y63.BY      net (fanout=22)       0.682   inst_addrgen1/addr<16>
    SLICE_X30Y63.CLK     Tckdi       (-Th)    -0.152   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.622ns logic, 0.682ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (SLICE_X31Y61.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_14 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.494ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.031 - 0.021)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_14 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.YQ      Tcko                  0.522   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_14
    SLICE_X31Y61.BY      net (fanout=8)        0.837   inst_addrgen1/addr<14>
    SLICE_X31Y61.CLK     Tckdi       (-Th)    -0.135   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.494ns (0.657ns logic, 0.837ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X23Y25.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X23Y25.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/hcnt<1>/SR
  Logical resource: inst_vgatiming/hcnt_1/SR
  Location pin: SLICE_X23Y23.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1013 paths analyzed, 405 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.697ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_3 (SLICE_X34Y66.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:          inst_ov7670capt1/address_3 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y54.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync_1
                                                       inst_ov7670capt1/latched_vsync_1
    SLICE_X49Y54.F4      net (fanout=1)        1.009   inst_ov7670capt1/latched_vsync_1
    SLICE_X49Y54.X       Tilo                  0.704   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X34Y66.CE      net (fanout=10)       2.444   inst_ov7670capt1/address_not0001
    SLICE_X34Y66.CLK     Tceck                 0.555   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_3
    -------------------------------------------------  ---------------------------
    Total                                      5.299ns (1.846ns logic, 3.453ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_3 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.952ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.133 - 0.153)
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y54.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X49Y54.F1      net (fanout=21)       0.662   inst_ov7670capt1/we_reg
    SLICE_X49Y54.X       Tilo                  0.704   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X34Y66.CE      net (fanout=10)       2.444   inst_ov7670capt1/address_not0001
    SLICE_X34Y66.CLK     Tceck                 0.555   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_3
    -------------------------------------------------  ---------------------------
    Total                                      4.952ns (1.846ns logic, 3.106ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_2 (SLICE_X34Y66.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:          inst_ov7670capt1/address_2 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y54.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync_1
                                                       inst_ov7670capt1/latched_vsync_1
    SLICE_X49Y54.F4      net (fanout=1)        1.009   inst_ov7670capt1/latched_vsync_1
    SLICE_X49Y54.X       Tilo                  0.704   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X34Y66.CE      net (fanout=10)       2.444   inst_ov7670capt1/address_not0001
    SLICE_X34Y66.CLK     Tceck                 0.555   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_2
    -------------------------------------------------  ---------------------------
    Total                                      5.299ns (1.846ns logic, 3.453ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_2 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.952ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.133 - 0.153)
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y54.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X49Y54.F1      net (fanout=21)       0.662   inst_ov7670capt1/we_reg
    SLICE_X49Y54.X       Tilo                  0.704   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X34Y66.CE      net (fanout=10)       2.444   inst_ov7670capt1/address_not0001
    SLICE_X34Y66.CLK     Tceck                 0.555   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_2
    -------------------------------------------------  ---------------------------
    Total                                      4.952ns (1.846ns logic, 3.106ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_13 (SLICE_X34Y72.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.288ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.124 - 0.125)
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y54.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync_1
                                                       inst_ov7670capt1/latched_vsync_1
    SLICE_X49Y54.F4      net (fanout=1)        1.009   inst_ov7670capt1/latched_vsync_1
    SLICE_X49Y54.X       Tilo                  0.704   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X34Y72.CE      net (fanout=10)       2.433   inst_ov7670capt1/address_not0001
    SLICE_X34Y72.CLK     Tceck                 0.555   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      5.288ns (1.846ns logic, 3.442ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.941ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.124 - 0.153)
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y54.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X49Y54.F1      net (fanout=21)       0.662   inst_ov7670capt1/we_reg
    SLICE_X49Y54.X       Tilo                  0.704   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X34Y72.CE      net (fanout=10)       2.433   inst_ov7670capt1/address_not0001
    SLICE_X34Y72.CLK     Tceck                 0.555   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (1.846ns logic, 3.095ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_8 (SLICE_X49Y53.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_0 (FF)
  Destination:          inst_ov7670capt1/d_latch_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_0 to inst_ov7670capt1/d_latch_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y53.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_0
    SLICE_X49Y53.F4      net (fanout=1)        0.291   inst_ov7670capt1/d_latch<0>
    SLICE_X49Y53.CLK     Tckf        (-Th)    -0.516   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_mux0001<8>1
                                                       inst_ov7670capt1/d_latch_8
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/we_reg (SLICE_X49Y54.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/we_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/we_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y54.YQ      Tcko                  0.470   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X49Y54.G1      net (fanout=21)       0.562   inst_ov7670capt1/we_reg
    SLICE_X49Y54.CLK     Tckg        (-Th)    -0.516   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg_mux00011
                                                       inst_ov7670capt1/we_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.548ns (0.986ns logic, 0.562ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y8.ADDRA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_0 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.192 - 0.088)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_0 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y67.YQ      Tcko                  0.470   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_0
    RAMB16_X0Y8.ADDRA0   net (fanout=21)       1.584   inst_ov7670capt1/address<0>
    RAMB16_X0Y8.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.339ns logic, 1.584ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X34Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X34Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X34Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      8.479ns|      2.202ns|            0|            0|         6032|         1543|
| TS_clk251                     |     40.000ns|      8.809ns|          N/A|            0|            0|         1543|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|     10.697ns|            0|            0|            0|         1013|
| TS_clock3a                    |     41.667ns|     10.697ns|          N/A|            0|            0|         1013|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    8.809|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.971|    5.349|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8588 paths, 0 nets, and 2536 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug  2 19:27:44 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 387 MB



