;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #200
	JMP @12, #200
	JMP @42, #200
	SUB -207, <-120
	MOV -1, <-20
	SLT <0, <502
	MOV @3, 0
	SUB @-127, 100
	MOV -1, <-20
	JMP <127, 100
	SUB <0, <502
	SUB 20, @12
	SUB 20, @12
	ADD 30, 9
	SUB -207, <-120
	SUB -207, <-120
	SPL 10, @0
	CMP 30, 9
	SLT #512, <10
	ADD -280, 31
	JMZ -280, 31
	ADD -280, 31
	ADD -280, 31
	JMP 0, -92
	SUB 0, <802
	SUB #512, <10
	JMN -7, @-25
	SUB #512, <10
	SPL @82, #-291
	JMN 100, 5
	SUB 0, 402
	DJN 0, 502
	JMN 100, 5
	SPL <128, 103
	SPL <128, 103
	JMP 0, #2
	ADD -280, 31
	JMZ -7, @-20
	SUB 20, @9
	SLT -280, 31
	ADD 210, 60
	SUB @121, 106
	MOV -7, <-20
	JMP 0, #2
	CMP #0, @12
	CMP #0, @12
