module mux_2to1 #(parameter V = 192, S = 32) (input logic [S-1:0] A, 
													input logic [V-1:0] B,
													input logic sel,
													output logic [V-1:0] C);

	always_comb
		case(sel)
		
			// 27-bit unsigned immediate
			1'b0: C = {{160{num_in[31]}}, num_in[31:0]};A;
			
			// 17-bit unsigned immediate
			1'b1: C = B;
			
			default: C = B; // undefined
			
		endcase
	
endmodule