

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size a68879dc10cd01adbd6dbb4a3455eb0a  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_192/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_192/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_192/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_192/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_192/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_192/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x565217bf249e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_192/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_192/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfa270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfa500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfa790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfaa20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfacb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfaf40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfb1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfb460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfb6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfb960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfbbe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfbe60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfc0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfc360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfc5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x565217bfc860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfca80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfcca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfcec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfd0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfd300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfd520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfd740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfd960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfdb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfdda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfdfc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfe1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfe400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfe620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfe840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x565217bfea60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565217e96100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565217e96140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565217e96180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565217e961c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565217e95380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565217e960e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565217c01900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565217c01920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565217e960e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565217c01904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x565217e960f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffeef772530..

GPGPU-Sim PTX: cudaLaunch for 0x0x565217bf249e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (145,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 92763
gpu_sim_insn = 111190208
gpu_ipc =    1198.6482
gpu_tot_sim_cycle = 92763
gpu_tot_sim_insn = 111190208
gpu_tot_ipc =    1198.6482
gpu_tot_issued_cta = 290
gpu_occupancy = 12.4438% 
gpu_tot_occupancy = 12.4438% 
max_total_param_size = 0
gpu_stall_dramfull = 425645
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.5215
partiton_level_parallism_total  =      11.5215
partiton_level_parallism_util =      17.4268
partiton_level_parallism_util_total  =      17.4268
L2_BW  =     417.3545 GB/Sec
L2_BW_total  =     417.3545 GB/Sec
gpu_total_sim_rate=146882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 15104, Miss = 14736, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 206
	L1D_cache_core[1]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[2]: Access = 12416, Miss = 11824, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 1039
	L1D_cache_core[3]: Access = 15104, Miss = 14724, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1081
	L1D_cache_core[5]: Access = 15104, Miss = 14760, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 900
	L1D_cache_core[6]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1213
	L1D_cache_core[7]: Access = 15104, Miss = 14724, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 909
	L1D_cache_core[8]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1666
	L1D_cache_core[9]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[10]: Access = 12416, Miss = 11800, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 1086
	L1D_cache_core[11]: Access = 15104, Miss = 14724, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 15104, Miss = 14732, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 173
	L1D_cache_core[13]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 849
	L1D_cache_core[14]: Access = 14080, Miss = 13696, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 1188
	L1D_cache_core[15]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 966
	L1D_cache_core[16]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[17]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1197
	L1D_cache_core[18]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[19]: Access = 12416, Miss = 11692, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 839
	L1D_cache_core[20]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1131
	L1D_cache_core[21]: Access = 12416, Miss = 11712, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 914
	L1D_cache_core[22]: Access = 15104, Miss = 14756, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 801
	L1D_cache_core[23]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 1001
	L1D_cache_core[24]: Access = 15104, Miss = 14724, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 682
	L1D_cache_core[25]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[26]: Access = 12416, Miss = 11788, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 1242
	L1D_cache_core[27]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 1008
	L1D_cache_core[28]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 821
	L1D_cache_core[29]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1418
	L1D_cache_core[30]: Access = 15104, Miss = 14756, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 605
	L1D_cache_core[31]: Access = 15104, Miss = 14724, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[32]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1363
	L1D_cache_core[33]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 299
	L1D_cache_core[34]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1303
	L1D_cache_core[35]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1486
	L1D_cache_core[36]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 738
	L1D_cache_core[37]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[38]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1304
	L1D_cache_core[39]: Access = 12416, Miss = 11740, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 1030
	L1D_cache_core[40]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[41]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1032
	L1D_cache_core[42]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[43]: Access = 12416, Miss = 11688, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 1030
	L1D_cache_core[44]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[45]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 383
	L1D_cache_core[46]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1174
	L1D_cache_core[47]: Access = 12416, Miss = 11764, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 861
	L1D_cache_core[48]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 885
	L1D_cache_core[49]: Access = 12416, Miss = 11792, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 1038
	L1D_cache_core[50]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 853
	L1D_cache_core[51]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 691
	L1D_cache_core[52]: Access = 15104, Miss = 14724, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 751
	L1D_cache_core[53]: Access = 12416, Miss = 11712, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 1109
	L1D_cache_core[54]: Access = 15104, Miss = 14728, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[55]: Access = 12416, Miss = 11760, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 771
	L1D_cache_core[56]: Access = 15104, Miss = 14724, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[57]: Access = 12416, Miss = 11788, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 866
	L1D_cache_core[58]: Access = 15104, Miss = 14724, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 601
	L1D_cache_core[59]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1814
	L1D_cache_core[60]: Access = 15104, Miss = 14732, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 895
	L1D_cache_core[61]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 858
	L1D_cache_core[62]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 773
	L1D_cache_core[63]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1245
	L1D_cache_core[64]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 880
	L1D_cache_core[65]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1206
	L1D_cache_core[66]: Access = 15104, Miss = 14724, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[67]: Access = 12416, Miss = 11792, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[68]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1099
	L1D_cache_core[69]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1482
	L1D_cache_core[70]: Access = 12416, Miss = 11804, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 1010
	L1D_cache_core[71]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1054
	L1D_cache_core[72]: Access = 12416, Miss = 11840, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 973
	L1D_cache_core[73]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[74]: Access = 13312, Miss = 12460, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 1004
	L1D_cache_core[75]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1148
	L1D_cache_core[76]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 891
	L1D_cache_core[77]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[78]: Access = 15104, Miss = 14720, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 570
	L1D_cache_core[79]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1338
	L1D_total_cache_accesses = 1092224
	L1D_total_cache_misses = 1068768
	L1D_total_cache_miss_rate = 0.9785
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 70565
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.110
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 698848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 369920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 722304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12695
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 57870
ctas_completed 290, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
6126, 6126, 6126, 6126, 6126, 6126, 6126, 6126, 
gpgpu_n_tot_thrd_icount = 113831616
gpgpu_n_tot_w_icount = 3557238
gpgpu_n_stall_shd_mem = 1585595
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 698848
gpgpu_n_mem_write_global = 369920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1444608
gpgpu_n_store_insn = 739840
gpgpu_n_shmem_insn = 8871296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1595776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 497592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1088003
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11346260	W0_Idle:2107862	W0_Scoreboard:8425222	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3552264
single_issue_nums: WS0:888246	WS1:888246	WS2:888246	WS3:888246	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5590784 {8:698848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14796800 {40:369920,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27953920 {40:698848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2959360 {8:369920,}
maxmflatency = 3484 
max_icnt2mem_latency = 3004 
maxmrqlatency = 1288 
max_icnt2sh_latency = 913 
averagemflatency = 980 
avg_icnt2mem_latency = 548 
avg_mrq_latency = 107 
avg_icnt2sh_latency = 44 
mrq_lat_table:47292 	32865 	21662 	24926 	41321 	105724 	92443 	93069 	54371 	9108 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83867 	199856 	345490 	359205 	80350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	120528 	125841 	124583 	119014 	123741 	245859 	185797 	23405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	452927 	125893 	97316 	94245 	88530 	88017 	74615 	43306 	3919 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	37 	35 	31 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        28        24        24        28        24        21        28        28        24        28        28        28        24        24 
dram[1]:        28        24        28        28        28        28        28        28        28        28        28        24        28        24        28        28 
dram[2]:        28        20        28        28        32        28        28        28        24        28        28        28        28        28        28        28 
dram[3]:        28        32        24        28        28        28        24        28        28        28        21        28        28        24        28        24 
dram[4]:        28        28        24        28        28        24        24        28        28        28        28        28        28        24        24        28 
dram[5]:        28        24        28        20        36        28        20        24        24        28        24        28        28        24        28        24 
dram[6]:        28        24        28        24        28        28        24        28        24        28        28        24        28        20        28        24 
dram[7]:        28        28        28        28        44        28        28        24        28        28        24        28        24        28        28        28 
dram[8]:        28        20        24        24        40        40        20        28        28        28        24        28        28        28        21        24 
dram[9]:        28        28        28        28        36        28        24        28        28        24        28        28        28        28        28        24 
dram[10]:        28        28        24        24        36        28        20        25        28        28        28        28        28        24        24        28 
dram[11]:        24        28        28        24        24        28        20        32        28        28        20        28        28        24        28        24 
dram[12]:        28        28        28        28        44        40        20        28        28        24        24        28        28        24        28        24 
dram[13]:        28        20        24        28        36        28        24        24        28        28        28        28        28        24        24        28 
dram[14]:        28        28        24        24        44        28        24        28        28        24        20        24        28        28        28        28 
dram[15]:        28        24        28        28        28        28        28        24        20        28        28        28        28        24        28        28 
dram[16]:        28        21        20        28        40        28        28        28        28        28        28        24        28        28        28        24 
dram[17]:        28        28        28        28        24        40        28        28        28        24        28        28        28        24        28        24 
dram[18]:        24        28        20        28        40        24        32        16        28        24        28        24        24        24        28        28 
dram[19]:        24        32        28        28        40        20        28        24        28        28        28        28        28        28        28        28 
dram[20]:        28        28        28        28        28        28        25        24        24        28        24        20        28        28        28        28 
dram[21]:        28        28        24        28        28        24        28        28        24        28        28        28        28        25        24        28 
dram[22]:        28        28        28        28        28        24        28        28        24        28        28        28        24        24        28        28 
dram[23]:        28        28        28        28        28        28        24        24        28        24        28        28        28        28        28        28 
dram[24]:        28        28        24        25        24        20        24        24        28        28        28        28        28        28        24        28 
dram[25]:        24        36        28        28        28        26        28        24        28        24        28        24        24        28        20        28 
dram[26]:        32        28        28        24        24        28        27        36        28        28        28        28        28        28        28        28 
dram[27]:        24        20        20        28        28        28        28        40        28        28        28        28        28        24        28        28 
dram[28]:        28        36        28        24        28        24        28        20        24        24        24        28        28        28        28        28 
dram[29]:        20        32        24        24        28        28        32        28        28        28        28        28        28        28        28        24 
dram[30]:        28        28        24        28        28        28        28        28        28        20        28        28        28        28        24        28 
dram[31]:        24        28        24        24        28        28        24        28        28        28        28        28        24        24        28        28 
maximum service time to same row:
dram[0]:     13456     13246     12622     12795     13010     12960     12650     12717     12697     12548     12953     13174     12794     12530     13319     12601 
dram[1]:     12930     13190     12900     12153     12074     12264     12881     12605     13210     12626     12801     12592     12823     12252     13151     12858 
dram[2]:     13240     13015     12773     12880     12724     12207     13079     12642     13071     12385     12530     12300     12923     12777     12973     13047 
dram[3]:     13247     13335     13275     12816     13002     13006     12409     13288     13223     12528     12993     12415     12894     12620     13103     12648 
dram[4]:     13403     13059     12636     12804     13100     12588     12279     12765     13254     12325     13407     12981     13080     12680     12726     12598 
dram[5]:     13088     12846     13048     12411     13006     12586     12416     12283     13157     12732     13776     12611     12642     12729     13109     12672 
dram[6]:     13149     12860     12628     12168     12650     11878     13099     12653     13316     11712     12472     13513     13112     12584     13021     12637 
dram[7]:     13144     12957     11950     13013     12952     12324     12252     12874     13303     11890     12785     12673     13116     12437     12954     12804 
dram[8]:     13087     12725     13039     12812     12681     11930     13073     12921     13015     12014     12059     13200     12634     12572     12684     12899 
dram[9]:     12936     12625     13260     12821     12998     12276     12536     12845     12625     12306     13669     13118     13484     12528     12565     13004 
dram[10]:     12934     12576     12646     13060     12779     11849     12306     12909     12520     12397     13234     12745     13088     12524     12897     13092 
dram[11]:     12942     13143     12800     13021     12969     12579     12436     12611     12973     12513     12646     13433     12811     12520     13251     12918 
dram[12]:     13420     12888     13048     13343     13721     12243     12406     12806     12817     12184     12211     13179     12577     12660     12824     12890 
dram[13]:     13283     12609     12560     12802     13435     11943     12774     12822     12667     11928     12426     13118     12569     12218     13234     12878 
dram[14]:     13262     12681     12600     13068     12806     12320     13013     12998     12628     12443     12422     12472     12858     13020     13342     13060 
dram[15]:     13331     12661     13071     12737     13439     12457     13037     12707     12689     12203     12094     13453     12566     12841     12999     12899 
dram[16]:     12762     12979     12459     12207     13667     12493     13126     12817     13330     12260     12806     12240     12557     12540     13043     13273 
dram[17]:     13172     12439     12938     12587     12970     12167     12975     12611     13308     12421     12946     13045     12809     12636     12970     13093 
dram[18]:     13126     12764     12636     12567     13225     12421     13201     13385     13548     12745     12444     13299     12974     12479     12970     13085 
dram[19]:     13326     13206     12552     12705     13570     12424     12934     13380     13280     12762     12364     12447     12889     12881     12926     13114 
dram[20]:     12762     12902     12859     12585     13121     12532     13124     12225     13148     12677     13359     12270     12676     12693     13066     13082 
dram[21]:     13039     12525     12589     13311     13288     12813     13373     12821     13463     12457     12965     12722     12901     12387     12912     13045 
dram[22]:     13076     12703     12233     13487     13145     12260     13177     12142     13262     12782     13061     12908     12561     12468     12987     13015 
dram[23]:     12701     12878     12878     12040     13330     12648     13239     12212     13264     12781     13134     12918     12168     12860     13252     13104 
dram[24]:     12656     12130     12794     12555     13100     12091     12387     12332     13457     12405     13063     12932     12657     12794     12937     13328 
dram[25]:     13176     12240     11958     12608     13345     12460     12739     12392     13281     12448     13090     12625     12999     12822     13019     12813 
dram[26]:     13102     12282     11960     12560     13158     12621     12506     12618     13263     12461     13178     12536     12766     12848     12766     12712 
dram[27]:     12715     12283     12509     12642     12861     12157     12737     12468     13473     12743     13651     12685     12652     12111     12901     12665 
dram[28]:     12744     12179     12660     12538     13205     12118     12464     13143     13507     12762     12678     12292     12488     12253     12653     12866 
dram[29]:     12890     12240     12224     13027     13094     12189     12762     12565     13426     12744     12605     12621     12637     12802     12928     13338 
dram[30]:     13404     11927     11970     12971     13271     12258     13014     12748     13733     12892     13212     13261     12691     13052     12997     13383 
dram[31]:     12837     12483     12717     12957     13265     12701     12595     12967     13488     12475     13437     12946     12550     12512     12951     12526 
average row accesses per activate:
dram[0]:  4.878505  4.364407  4.432203  4.312757  4.607930  4.971154  4.405063  4.651786  4.296296  4.454936  4.452991  4.558952  4.324786  4.284483  4.439024  4.446602 
dram[1]:  4.924528  4.631111  4.525862  4.517241  4.451064  4.757991  4.261224  4.610620  4.461538  4.873240  4.415254  4.711712  4.497778  4.194093  4.436893  4.490196 
dram[2]:  4.452991  4.235772  4.772727  4.421941  4.587719  4.985646  4.578948  4.672646  4.558952  4.550218  4.253061  4.690583  4.497778  4.550459  4.480392  4.626263 
dram[3]:  4.976077  4.613333  4.508621  4.459575  4.607930  4.711712  4.500000  4.530435  4.333333  4.572687  4.168000  4.394958  4.777251  4.293103  4.502463  4.468293 
dram[4]:  4.502164  4.575221  4.714932  4.384937  4.552631  4.863850  4.278688  4.510822  4.640000  4.657658  4.470086  4.938389  5.009901  4.257511  4.460784  4.490196 
dram[5]:  4.604445  4.586667  4.910798  4.225806  4.572687  4.693694  4.243902  4.590308  4.386555  4.381356  4.489270  4.631111  4.796208  4.202532  4.480392  4.490196 
dram[6]:  4.663677  4.446352  4.842593  4.720721  4.590308  4.631111  4.558952  4.985646  4.278688  4.495652  4.134921  4.378151  4.719626  4.387665  4.355769  4.490196 
dram[7]:  4.642857  4.371308  4.820276  4.517241  4.776256  4.672646  4.405063  4.892019  4.519481  4.595556  4.386555  4.550218  4.363636  4.185654  4.480392  4.512315 
dram[8]:  4.779817  4.425532  4.684685  4.536797  4.581498  4.892019  4.461538  4.663677  4.434042  4.530435  4.500000  4.599119  4.581818  4.430493  4.407767  4.446602 
dram[9]:  4.510822  4.226721  4.763637  4.192000  4.539130  4.776256  4.350000  4.601770  4.461538  4.398305  4.278688  4.500000  4.563636  4.419643  4.595960  4.557214 
dram[10]:  4.341667  4.406780  4.619469  4.449152  4.938389  4.654708  4.368201  4.824074  4.500000  4.535088  4.386555  4.788991  4.600000  4.389380  4.398058  4.382775 
dram[11]:  4.805555  4.386555  4.561403  4.666667  4.563877  4.581498  4.386555  4.792627  4.423729  4.415254  4.142857  4.660714  4.538116  4.370044  4.527363  4.309859 
dram[12]:  4.631111  4.482759  4.508621  4.547826  4.403361  4.480687  4.278688  4.801843  4.434042  4.873240  4.331950  4.702703  4.850242  4.506787  4.582914  4.687180 
dram[13]:  4.779817  4.315353  4.651786  4.394958  4.763637  4.878505  4.261224  4.592920  4.323651  4.636771  4.534782  4.702703  4.663594  4.294372  4.407767  4.439024 
dram[14]:  4.757991  4.333333  4.547826  4.788991  4.358333  4.928910  4.415254  4.633929  4.434042  4.640000  4.142857  4.405063  4.666667  4.370044  4.676923  4.502463 
dram[15]:  4.801843  4.406780  4.491379  4.489270  4.547826  4.663677  4.435897  4.396625  4.530435  4.581498  4.176000  4.599119  4.921568  4.428571  4.729167  4.436893 
dram[16]:  4.672646  4.558952  4.375000  4.545455  4.776256  4.340249  4.550218  4.396625  4.547826  4.389831  4.558952  4.226721  4.486486  4.371681  4.537313  4.534654 
dram[17]:  4.305785  4.681614  4.411765  4.411765  4.587719  4.451064  4.530435  4.757991  4.561403  4.561403  4.500000  4.314050  4.632558  4.428571  4.750000  4.898396 
dram[18]:  4.434042  4.587719  4.356846  4.720721  4.887850  4.530435  4.590308  4.378151  4.547826  4.521739  4.578948  4.461538  4.468469  4.586047  4.439024  4.770833 
dram[19]:  4.452991  4.727273  4.525862  4.375000  5.152709  4.491379  4.938389  4.631111  4.690583  4.502164  4.539130  4.461538  4.613954  4.604651  4.616162  4.898396 
dram[20]:  4.288066  4.592920  4.366667  4.976303  4.587719  4.286885  4.672646  4.278688  4.675676  4.622222  4.681614  4.226721  4.580645  4.408889  4.666667  4.603015 
dram[21]:  4.558952  4.915094  4.403361  4.687500  4.887850  4.508621  4.570176  4.660714  4.452991  4.386555  4.599119  4.331950  4.604651  4.509091  4.231482  4.746114 
dram[22]:  4.168000  4.842593  4.547826  4.772727  4.690583  4.322314  4.745454  4.331950  4.631111  4.584071  4.423729  4.278688  4.900990  4.500000  4.945652  4.872340 
dram[23]:  4.378151  4.869159  4.489270  4.861111  4.776256  4.547826  4.681614  4.480687  4.757991  4.435897  4.558952  4.314050  4.527273  4.723810  4.373206  5.222857 
dram[24]:  4.480687  4.581498  4.383333  4.596491  4.774194  4.459575  4.892019  4.243902  4.619469  4.359833  4.660714  4.243902  4.486486  4.769231  4.394231  4.626263 
dram[25]:  4.622222  4.886793  4.457627  4.720721  4.796296  4.711712  4.672646  4.461538  4.539130  4.253061  4.558952  4.314050  4.527273  4.654206  4.429268  4.649746 
dram[26]:  4.519481  4.811060  4.421941  4.742082  4.788991  4.532751  4.824074  4.314050  4.442553  4.415254  4.491379  4.386555  4.506787  4.387665  4.572865  5.325582 
dram[27]:  4.702703  4.723982  4.487179  4.596491  4.865116  4.539130  4.672646  4.405063  4.539130  4.270492  4.672646  4.558952  4.547945  4.350877  4.396135  4.872340 
dram[28]:  4.539130  4.792627  4.616740  4.393305  4.901409  4.696833  4.452991  4.279835  4.442553  4.570176  4.811060  4.331950  4.550459  4.635514  4.291080  4.697436 
dram[29]:  4.500000  4.995215  4.260163  4.497854  4.814815  4.470086  4.675676  4.243902  4.811060  4.631111  4.558952  4.378151  4.571429  4.679245  4.375000  4.626263 
dram[30]:  4.423729  4.928910  4.596491  4.576419  4.985646  4.500000  4.572687  4.386555  4.745454  4.491379  4.558952  4.341667  4.527273  4.660378  4.394231  4.725389 
dram[31]:  4.788991  4.745454  4.423729  4.401674  4.690583  4.681614  4.590308  4.159362  4.599119  4.590308  4.754546  4.570176  4.486486  4.202532  4.311321  4.821053 
average row locality = 522867/115043 = 4.544970
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       896       884       892       896       896       884       896       896       896       892       896       896       864       848       764       768 
dram[1]:       896       896       896       896       896       892       896       896       896       892       896       896       864       848       768       768 
dram[2]:       896       896       896       896       896       892       896       896       896       896       896       896       864       844       768       768 
dram[3]:       896       892       892       896       896       896       896       896       892       892       896       896       860       848       768       768 
dram[4]:       896       888       888       896       888       888       896       896       896       888       896       896       864       844       764       768 
dram[5]:       892       884       892       896       888       892       896       896       896       888       896       896       864       848       768       768 
dram[6]:       896       888       892       896       892       892       896       896       896       888       896       896       864       848       760       768 
dram[7]:       896       888       892       896       896       892       896       896       896       888       896       896       860       844       768       768 
dram[8]:       896       892       888       896       892       892       896       896       892       896       896       896       860       840       760       768 
dram[9]:       896       896       896       896       896       896       896       896       896       892       896       896       856       844       764       768 
dram[10]:       896       892       892       896       892       888       896       896       896       888       896       896       864       844       760       768 
dram[11]:       892       896       888       896       888       888       896       896       896       896       896       896       864       844       764       768 
dram[12]:       896       892       892       896       896       896       896       896       896       892       896       896       856       848       764       768 
dram[13]:       896       892       888       896       896       896       896       892       896       888       896       896       864       844       760       764 
dram[14]:       896       892       892       892       896       892       896       892       896       896       896       896       860       844       764       768 
dram[15]:       896       892       888       896       896       892       892       896       896       892       896       896       856       844       760       768 
dram[16]:       896       896       896       896       896       896       896       896       896       892       896       896       848       840       768       768 
dram[17]:       896       896       896       896       896       896       896       896       892       896       896       896       848       844       768       768 
dram[18]:       896       896       896       896       896       892       896       896       896       896       896       896       844       840       764       768 
dram[19]:       896       892       896       896       896       892       896       896       896       896       896       896       844       844       768       768 
dram[20]:       896       888       896       896       896       896       896       896       892       892       896       896       848       844       764       768 
dram[21]:       896       892       896       896       896       896       896       896       896       896       896       896       844       844       768       768 
dram[22]:       896       896       892       896       896       896       896       896       896       892       896       896       844       840       764       768 
dram[23]:       896       892       892       896       896       896       896       896       896       892       896       896       848       844       768       768 
dram[24]:       896       892       896       896       888       896       896       896       896       896       896       896       848       844       768       768 
dram[25]:       892       888       896       896       888       896       896       896       896       896       896       896       848       848       764       768 
dram[26]:       896       896       892       896       896       888       896       896       896       896       896       896       848       848       764       768 
dram[27]:       896       896       896       896       896       896       896       896       896       896       896       896       848       844       764       768 
dram[28]:       896       892       896       896       896       888       896       892       896       896       896       896       844       844       768       768 
dram[29]:       896       896       896       896       892       896       892       896       896       896       896       896       844       844       764       768 
dram[30]:       896       892       896       892       892       896       892       896       896       896       896       896       848       840       768       764 
dram[31]:       896       896       892       896       896       896       896       896       896       896       896       896       848       848       768       768 
total dram reads = 446964
bank skew: 896/760 = 1.18
chip skew: 13992/13952 = 1.00
number of total write accesses:
dram[0]:       592       584       616       608       600       600       592       584       592       584       584       592       592       584       584       592 
dram[1]:       592       584       616       608       600       600       592       584       592       584       584       600       592       584       584       592 
dram[2]:       584       584       616       608       600       600       592       584       592       584       584       600       592       592       584       592 
dram[3]:       576       584       616       608       600       600       592       584       592       584       584       600       592       592       584       592 
dram[4]:       576       584       616       608       600       592       592       584       592       584       600       584       592       592       584       592 
dram[5]:       576       592       616       608       600       600       592       584       592       584       600       584       592       592       584       592 
dram[6]:       576       592       616       608       600       600       592       584       592       584       584       584       584       592       584       592 
dram[7]:       576       592       616       608       600       600       592       584       592       584       592       584       592       592       584       592 
dram[8]:       584       592       608       608       592       600       592       576       600       584       592       592       592       592       592       592 
dram[9]:       584       592       608       608       592       600       592       576       592       584       592       592       592       584       584       592 
dram[10]:       584       592       608       616       600       600       592       584       592       584       592       592       592       592       584       592 
dram[11]:       584       592       608       616       592       608       592       576       592       584       592       592       592       592       584       600 
dram[12]:       584       592       616       600       608       592       592       584       584       584       592       592       592       592       592       584 
dram[13]:       584       592       616       600       608       592       592       584       584       584       588       592       592       592       592       584 
dram[14]:       584       592       616       608       600       592       584       584       584       592       592       592       592       592       592       584 
dram[15]:       584       592       616       600       600       592       584       584       584       592       592       592       592       592       592       584 
dram[16]:       584       592       616       616       600       600       584       584       600       576       592       592       592       592       576       592 
dram[17]:       584       592       616       616       600       600       584       584       592       576       592       592       592       592       576       592 
dram[18]:       584       600       616       608       600       600       584       584       600       576       592       592       592       584       584       592 
dram[19]:       584       592       616       616       600       600       584       584       600       576       592       592       592       584       584       592 
dram[20]:       584       600       608       616       600       600       584       592       584       592       592       592       584       592       584       592 
dram[21]:       592       600       608       616       600       600       584       592       584       592       592       592       584       592       584       592 
dram[22]:       584       600       616       616       600       600       592       592       584       576       592       592       584       600       584       592 
dram[23]:       584       600       616       616       600       600       592       592       584       584       592       592       592       592       584       584 
dram[24]:       592       592       624       608       592       608       584       592       592       584       592       592       592       592       584       592 
dram[25]:       592       592       624       608       592       600       584       592       592       584       592       592       592       592       576       592 
dram[26]:       592       592       624       608       592       600       584       592       592       584       584       592       592       592       584       592 
dram[27]:       592       592       616       608       600       592       584       592       592       584       584       592       592       592       584       592 
dram[28]:       592       592       608       616       592       600       584       592       592       584       592       592       592       592       584       592 
dram[29]:       592       592       608       608       592       600       584       592       592       584       592       584       592       592       584       592 
dram[30]:       592       592       608       624       600       592       584       592       592       584       592       584       592       592       584       592 
dram[31]:       592       592       608       624       600       592       584       592       592       584       600       584       592       592       584       592 
total dram writes = 303612
bank skew: 624/576 = 1.08
chip skew: 9512/9464 = 1.01
average mf latency per bank:
dram[0]:        892       952       873       917       929       986       898       967       871       955       884       979      5084      5247       853       898
dram[1]:        855       947       859       905       923       975       870       932       859       926       902       910      4952      4758       822       880
dram[2]:        854       941       854       923       919       983       868       944       859       916       892       953      4720      4791       836       857
dram[3]:        867       939       872       909       925       942       887       943       868       925       890       950      5017      4973       844       862
dram[4]:        864       923       871       920       921       972       867       952       871       942       884       973      4612      4964       811       890
dram[5]:        882       917       881       928       924      1012       905       952       898       957       868       980      5183      4930       822       882
dram[6]:        871       949       881       938       935      1018       939       985       909       974       893       971      5591      5013       844       891
dram[7]:        860       952       852       924       909       953       883       965       898       945       869       955      4989      5078       843       888
dram[8]:        859       953       836       916       917       962       885       995       870       953       880       915      4888      5094       819       877
dram[9]:        916       967       880       954       949       997       921      1017       913      1006       909       955      5043      4972       840       914
dram[10]:        867       938       841       920       905       953       891       961       884       946       880       950      4999      4787       858       865
dram[11]:        900       968       861       918       924       988       899       983       916       950       869       934      5100      4831       852       894
dram[12]:        864       911       856       919       910       953       883       956       880       959       893       926      5097      4371       823       883
dram[13]:        861       899       858       910       889       979       887       935       863       931       868       930      4679      4922       842       867
dram[14]:        875       953       859       932       912       968       898       960       887       920       862       920      5049      5140       838       867
dram[15]:        866       933       865       920       910       967       891       966       888       932       890       954      4703      4932       836       869
dram[16]:        885       978       900       946       860       935       849       913       807       878       873       932      4432      5016       839       887
dram[17]:        871       913       858       930       852       906       831       915       804       912       815       904      4586      4751       814       889
dram[18]:        891       938       883       967       887       965       839       934       819       898       860       903      4870      4804       857       904
dram[19]:        893       991       925       946       890       954       853       940       826       923       830       919      4777      4933       870       925
dram[20]:        887       976       920       975       892       953       880       924       839       927       834       921      5009      4570       845       935
dram[21]:        894       967       901       940       883       933       858       930       829       922       870       931      4830      5156       850       917
dram[22]:        887       978       902       922       881       916       848       944       844       936       832       904      5192      5280       848       875
dram[23]:        892       969       876       948       886       937       845       938       835       901       849       906      4718      5001       828       899
dram[24]:        901       958       861       941       883       917       875       920       835       924       839       912      4809      4552       854       889
dram[25]:        909       979       871       947       865       947       859       927       854       904       835       929      4695      4947       877       913
dram[26]:        907       970       891       955       849       954       864       946       853       907       830       890      5087      5249       848       907
dram[27]:        896       978       877       955       853       931       877       948       837       937       834       942      5055      5169       850       907
dram[28]:        904       971       883       932       866       950       869       923       828       919       837       915      4984      5337       843       897
dram[29]:        900       971       877       966       895       932       858       922       848       904       848       906      4644      4579       845       900
dram[30]:        862       938       859       932       838       943       838       897       828       882       815       904      4419      4824       841       904
dram[31]:        880       957       866       910       821       922       867       920       828       918       828       896      5098      4865       825       875
maximum mf latency per bank:
dram[0]:       2712      2996      2661      2824      2980      3020      2939      2984      2925      2991      2991      2929      2850      2836      2454      2899
dram[1]:       2449      2940      2838      2984      3007      3083      2595      2837      3034      2830      2797      3016      2823      2919      2997      2962
dram[2]:       2354      3026      2886      2913      2933      2991      3023      2799      2928      2943      2927      2784      2832      2713      2810      2751
dram[3]:       2638      2719      2709      2610      2848      2785      3191      2528      3127      2806      2765      2932      2915      2830      2592      2839
dram[4]:       2813      3307      3011      3135      3213      3116      2849      3038      3236      3056      2965      3034      2929      2886      2480      3141
dram[5]:       2848      2989      2538      2735      2939      3218      2832      2986      2920      3111      2782      2941      2747      2768      2758      3177
dram[6]:       2662      2972      2958      2936      2919      3177      2800      2856      2990      3057      2974      3104      2938      2811      2707      2682
dram[7]:       2870      3123      2531      3144      3271      2980      3222      3237      3305      2904      3144      3101      3234      2782      2601      3162
dram[8]:       2429      3012      2523      2957      3161      2962      2869      3128      2961      2886      2896      2918      2916      2918      2543      2922
dram[9]:       3128      3013      3002      2890      3143      2924      2991      3056      3189      3192      2851      2924      3049      2995      2947      2886
dram[10]:       3063      3133      2801      2840      3446      2682      3197      2949      3022      3166      3207      3128      2721      2794      3157      3029
dram[11]:       2402      2949      2603      2976      2903      2997      2990      3131      3015      2944      2652      2780      2810      2746      2851      2992
dram[12]:       2791      2926      2842      2890      2957      3150      2858      3041      3119      3198      3031      3111      2743      2813      2938      2731
dram[13]:       2640      2828      2339      2752      2989      2866      2800      2850      2775      2848      2581      2787      2724      2782      2828      2801
dram[14]:       2559      2981      2499      3049      2734      3098      2975      2739      3070      3027      2702      2930      2985      2964      2976      3012
dram[15]:       2954      2994      2985      3006      2960      3115      2950      3035      3072      3104      3003      3013      2946      2704      3073      2848
dram[16]:       2936      3231      3070      3262      3067      3206      3168      3008      2657      3119      3080      3068      2957      3106      3046      3358
dram[17]:       3042      2732      2730      2980      2855      2706      2507      2952      2368      2912      2723      2804      2715      2597      2707      3150
dram[18]:       2408      2643      2703      2968      3029      2967      2527      2984      2634      2949      2802      2923      2725      2904      2492      2993
dram[19]:       2625      3039      2821      3040      2857      3063      2520      2971      2854      2899      2859      2795      3062      2745      2941      2769
dram[20]:       2561      2856      3138      3111      3023      3063      2905      3087      2790      2845      2756      2907      2899      2963      2660      3047
dram[21]:       3231      3201      3088      3099      3196      2894      3357      3056      3096      3335      3087      3167      2879      3240      2986      3286
dram[22]:       3146      3178      3396      3194      3198      3232      2987      3484      2833      3254      3091      3100      2955      3204      3179      3280
dram[23]:       2975      2983      3255      3257      3363      2976      3102      3096      2853      3154      3134      2997      3316      3252      3273      3346
dram[24]:       2960      3148      3015      3019      2946      2982      3025      3030      2977      3190      2703      3026      2962      2959      2738      3031
dram[25]:       3109      2935      3098      3082      2856      3105      3146      2913      2953      3201      2712      2819      3006      2778      2622      2785
dram[26]:       2695      2742      2845      2902      2635      3074      2732      3203      2863      2894      2615      2711      3168      3154      2610      2789
dram[27]:       3005      3195      3172      3227      2574      3006      3015      3322      3049      3177      3126      2947      3228      3130      2664      3300
dram[28]:       3110      3103      2874      3064      2991      2925      2922      3123      2966      2995      2811      2936      2972      2963      2931      2915
dram[29]:       3040      3037      3163      3165      2922      3041      2961      2900      2813      2989      2865      2887      2831      2899      2912      2942
dram[30]:       3062      3242      3291      3200      2753      3005      3037      3318      3232      3355      3176      3013      3274      2966      3025      3016
dram[31]:       2804      3180      2568      3025      3021      2716      2524      2843      3075      3001      2781      3082      2812      3099      2904      3046
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44183 n_act=3641 n_pre=3625 n_ref_event=0 n_req=16334 n_rd=13964 n_rd_L2_A=0 n_write=0 n_wr_bk=9480 bw_util=0.3366
n_activity=35518 dram_eff=0.6601
bk0: 896a 52379i bk1: 884a 52114i bk2: 892a 52327i bk3: 896a 52237i bk4: 896a 52448i bk5: 884a 53657i bk6: 896a 52275i bk7: 896a 53445i bk8: 896a 52879i bk9: 892a 54501i bk10: 896a 52853i bk11: 896a 53958i bk12: 864a 52532i bk13: 848a 53640i bk14: 764a 54628i bk15: 768a 52502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777091
Row_Buffer_Locality_read = 0.860427
Row_Buffer_Locality_write = 0.286076
Bank_Level_Parallism = 8.220246
Bank_Level_Parallism_Col = 6.322361
Bank_Level_Parallism_Ready = 2.941136
write_to_read_ratio_blp_rw_average = 0.515204
GrpLevelPara = 3.122039 

BW Util details:
bwutil = 0.336578 
total_CMD = 69654 
util_bw = 23444 
Wasted_Col = 9539 
Wasted_Row = 1374 
Idle = 35297 

BW Util Bottlenecks: 
RCDc_limit = 6048 
RCDWRc_limit = 4576 
WTRc_limit = 6973 
RTWc_limit = 26797 
CCDLc_limit = 7993 
rwq = 0 
CCDLc_limit_alone = 5191 
WTRc_limit_alone = 6325 
RTWc_limit_alone = 24643 

Commands details: 
total_CMD = 69654 
n_nop = 44183 
Read = 13964 
Write = 0 
L2_Alloc = 0 
L2_WB = 9480 
n_act = 3641 
n_pre = 3625 
n_ref = 0 
n_req = 16334 
total_req = 23444 

Dual Bus Interface Util: 
issued_total_row = 7266 
issued_total_col = 23444 
Row_Bus_Util =  0.104316 
CoL_Bus_Util = 0.336578 
Either_Row_CoL_Bus_Util = 0.365679 
Issued_on_Two_Bus_Simul_Util = 0.075215 
issued_two_Eff = 0.205685 
queue_avg = 18.949062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9491
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44149 n_act=3603 n_pre=3587 n_ref_event=0 n_req=16364 n_rd=13992 n_rd_L2_A=0 n_write=0 n_wr_bk=9488 bw_util=0.3371
n_activity=36010 dram_eff=0.652
bk0: 896a 53623i bk1: 896a 52300i bk2: 896a 52371i bk3: 896a 52808i bk4: 896a 52718i bk5: 892a 54152i bk6: 896a 52582i bk7: 896a 53757i bk8: 896a 53387i bk9: 892a 54861i bk10: 896a 52144i bk11: 896a 53855i bk12: 864a 53219i bk13: 848a 53029i bk14: 768a 54166i bk15: 768a 55511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779822
Row_Buffer_Locality_read = 0.862636
Row_Buffer_Locality_write = 0.291315
Bank_Level_Parallism = 7.970034
Bank_Level_Parallism_Col = 6.163816
Bank_Level_Parallism_Ready = 2.881048
write_to_read_ratio_blp_rw_average = 0.523459
GrpLevelPara = 3.076278 

BW Util details:
bwutil = 0.337095 
total_CMD = 69654 
util_bw = 23480 
Wasted_Col = 9705 
Wasted_Row = 1488 
Idle = 34981 

BW Util Bottlenecks: 
RCDc_limit = 6050 
RCDWRc_limit = 4653 
WTRc_limit = 6831 
RTWc_limit = 25213 
CCDLc_limit = 7831 
rwq = 0 
CCDLc_limit_alone = 5289 
WTRc_limit_alone = 6177 
RTWc_limit_alone = 23325 

Commands details: 
total_CMD = 69654 
n_nop = 44149 
Read = 13992 
Write = 0 
L2_Alloc = 0 
L2_WB = 9488 
n_act = 3603 
n_pre = 3587 
n_ref = 0 
n_req = 16364 
total_req = 23480 

Dual Bus Interface Util: 
issued_total_row = 7190 
issued_total_col = 23480 
Row_Bus_Util =  0.103225 
CoL_Bus_Util = 0.337095 
Either_Row_CoL_Bus_Util = 0.366167 
Issued_on_Two_Bus_Simul_Util = 0.074152 
issued_two_Eff = 0.202509 
queue_avg = 18.810694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8107
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44219 n_act=3596 n_pre=3580 n_ref_event=0 n_req=16364 n_rd=13992 n_rd_L2_A=0 n_write=0 n_wr_bk=9488 bw_util=0.3371
n_activity=35494 dram_eff=0.6615
bk0: 896a 53199i bk1: 896a 51961i bk2: 896a 52166i bk3: 896a 51692i bk4: 896a 52873i bk5: 892a 53494i bk6: 896a 53047i bk7: 896a 53874i bk8: 896a 54073i bk9: 896a 54083i bk10: 896a 52543i bk11: 896a 53497i bk12: 864a 52951i bk13: 844a 54136i bk14: 768a 54459i bk15: 768a 54817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780249
Row_Buffer_Locality_read = 0.862993
Row_Buffer_Locality_write = 0.292159
Bank_Level_Parallism = 8.106005
Bank_Level_Parallism_Col = 6.231043
Bank_Level_Parallism_Ready = 2.893484
write_to_read_ratio_blp_rw_average = 0.529199
GrpLevelPara = 3.089038 

BW Util details:
bwutil = 0.337095 
total_CMD = 69654 
util_bw = 23480 
Wasted_Col = 9492 
Wasted_Row = 1319 
Idle = 35363 

BW Util Bottlenecks: 
RCDc_limit = 5860 
RCDWRc_limit = 4367 
WTRc_limit = 6553 
RTWc_limit = 26215 
CCDLc_limit = 8173 
rwq = 0 
CCDLc_limit_alone = 5382 
WTRc_limit_alone = 5847 
RTWc_limit_alone = 24130 

Commands details: 
total_CMD = 69654 
n_nop = 44219 
Read = 13992 
Write = 0 
L2_Alloc = 0 
L2_WB = 9488 
n_act = 3596 
n_pre = 3580 
n_ref = 0 
n_req = 16364 
total_req = 23480 

Dual Bus Interface Util: 
issued_total_row = 7176 
issued_total_col = 23480 
Row_Bus_Util =  0.103024 
CoL_Bus_Util = 0.337095 
Either_Row_CoL_Bus_Util = 0.365162 
Issued_on_Two_Bus_Simul_Util = 0.074956 
issued_two_Eff = 0.205268 
queue_avg = 18.696844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6968
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44165 n_act=3618 n_pre=3602 n_ref_event=0 n_req=16350 n_rd=13980 n_rd_L2_A=0 n_write=0 n_wr_bk=9480 bw_util=0.3368
n_activity=35734 dram_eff=0.6565
bk0: 896a 53151i bk1: 892a 53492i bk2: 892a 52467i bk3: 896a 53395i bk4: 896a 52886i bk5: 896a 53333i bk6: 896a 53171i bk7: 896a 53786i bk8: 892a 52734i bk9: 892a 54729i bk10: 896a 52353i bk11: 896a 52589i bk12: 860a 53874i bk13: 848a 53805i bk14: 768a 53617i bk15: 768a 54690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778716
Row_Buffer_Locality_read = 0.859156
Row_Buffer_Locality_write = 0.304219
Bank_Level_Parallism = 8.038282
Bank_Level_Parallism_Col = 6.162777
Bank_Level_Parallism_Ready = 2.830136
write_to_read_ratio_blp_rw_average = 0.519498
GrpLevelPara = 3.109025 

BW Util details:
bwutil = 0.336808 
total_CMD = 69654 
util_bw = 23460 
Wasted_Col = 9589 
Wasted_Row = 1379 
Idle = 35226 

BW Util Bottlenecks: 
RCDc_limit = 6454 
RCDWRc_limit = 4283 
WTRc_limit = 5885 
RTWc_limit = 26044 
CCDLc_limit = 7852 
rwq = 0 
CCDLc_limit_alone = 5120 
WTRc_limit_alone = 5264 
RTWc_limit_alone = 23933 

Commands details: 
total_CMD = 69654 
n_nop = 44165 
Read = 13980 
Write = 0 
L2_Alloc = 0 
L2_WB = 9480 
n_act = 3618 
n_pre = 3602 
n_ref = 0 
n_req = 16350 
total_req = 23460 

Dual Bus Interface Util: 
issued_total_row = 7220 
issued_total_col = 23460 
Row_Bus_Util =  0.103655 
CoL_Bus_Util = 0.336808 
Either_Row_CoL_Bus_Util = 0.365937 
Issued_on_Two_Bus_Simul_Util = 0.074526 
issued_two_Eff = 0.203656 
queue_avg = 18.394163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3942
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44224 n_act=3568 n_pre=3552 n_ref_event=0 n_req=16320 n_rd=13952 n_rd_L2_A=0 n_write=0 n_wr_bk=9472 bw_util=0.3363
n_activity=35329 dram_eff=0.663
bk0: 896a 54187i bk1: 888a 53273i bk2: 888a 52592i bk3: 896a 52481i bk4: 888a 53418i bk5: 888a 54871i bk6: 896a 53107i bk7: 896a 53771i bk8: 896a 53981i bk9: 888a 53665i bk10: 896a 52865i bk11: 896a 54674i bk12: 864a 54284i bk13: 844a 53255i bk14: 764a 55529i bk15: 768a 55241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781373
Row_Buffer_Locality_read = 0.863317
Row_Buffer_Locality_write = 0.298564
Bank_Level_Parallism = 7.881366
Bank_Level_Parallism_Col = 6.031354
Bank_Level_Parallism_Ready = 2.746329
write_to_read_ratio_blp_rw_average = 0.534166
GrpLevelPara = 3.085567 

BW Util details:
bwutil = 0.336291 
total_CMD = 69654 
util_bw = 23424 
Wasted_Col = 9434 
Wasted_Row = 1348 
Idle = 35448 

BW Util Bottlenecks: 
RCDc_limit = 5892 
RCDWRc_limit = 4484 
WTRc_limit = 5525 
RTWc_limit = 25796 
CCDLc_limit = 7401 
rwq = 0 
CCDLc_limit_alone = 4909 
WTRc_limit_alone = 4915 
RTWc_limit_alone = 23914 

Commands details: 
total_CMD = 69654 
n_nop = 44224 
Read = 13952 
Write = 0 
L2_Alloc = 0 
L2_WB = 9472 
n_act = 3568 
n_pre = 3552 
n_ref = 0 
n_req = 16320 
total_req = 23424 

Dual Bus Interface Util: 
issued_total_row = 7120 
issued_total_col = 23424 
Row_Bus_Util =  0.102220 
CoL_Bus_Util = 0.336291 
Either_Row_CoL_Bus_Util = 0.365090 
Issued_on_Two_Bus_Simul_Util = 0.073420 
issued_two_Eff = 0.201101 
queue_avg = 18.140610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1406
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44196 n_act=3621 n_pre=3605 n_ref_event=0 n_req=16332 n_rd=13960 n_rd_L2_A=0 n_write=0 n_wr_bk=9488 bw_util=0.3366
n_activity=35685 dram_eff=0.6571
bk0: 892a 53719i bk1: 884a 54069i bk2: 892a 53065i bk3: 896a 52602i bk4: 888a 53415i bk5: 892a 53894i bk6: 896a 53207i bk7: 896a 53460i bk8: 896a 52947i bk9: 888a 53916i bk10: 896a 53378i bk11: 896a 54419i bk12: 864a 54936i bk13: 848a 53921i bk14: 768a 54454i bk15: 768a 55825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778288
Row_Buffer_Locality_read = 0.862178
Row_Buffer_Locality_write = 0.284570
Bank_Level_Parallism = 7.836764
Bank_Level_Parallism_Col = 5.934814
Bank_Level_Parallism_Ready = 2.720445
write_to_read_ratio_blp_rw_average = 0.523758
GrpLevelPara = 3.067435 

BW Util details:
bwutil = 0.336635 
total_CMD = 69654 
util_bw = 23448 
Wasted_Col = 9593 
Wasted_Row = 1357 
Idle = 35256 

BW Util Bottlenecks: 
RCDc_limit = 6122 
RCDWRc_limit = 4543 
WTRc_limit = 6099 
RTWc_limit = 25165 
CCDLc_limit = 7810 
rwq = 0 
CCDLc_limit_alone = 5137 
WTRc_limit_alone = 5467 
RTWc_limit_alone = 23124 

Commands details: 
total_CMD = 69654 
n_nop = 44196 
Read = 13960 
Write = 0 
L2_Alloc = 0 
L2_WB = 9488 
n_act = 3621 
n_pre = 3605 
n_ref = 0 
n_req = 16332 
total_req = 23448 

Dual Bus Interface Util: 
issued_total_row = 7226 
issued_total_col = 23448 
Row_Bus_Util =  0.103741 
CoL_Bus_Util = 0.336635 
Either_Row_CoL_Bus_Util = 0.365492 
Issued_on_Two_Bus_Simul_Util = 0.074884 
issued_two_Eff = 0.204886 
queue_avg = 18.667801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6678
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44200 n_act=3601 n_pre=3585 n_ref_event=0 n_req=16330 n_rd=13964 n_rd_L2_A=0 n_write=0 n_wr_bk=9464 bw_util=0.3363
n_activity=36126 dram_eff=0.6485
bk0: 896a 52774i bk1: 888a 54113i bk2: 892a 52882i bk3: 896a 52571i bk4: 892a 53052i bk5: 892a 53680i bk6: 896a 53066i bk7: 896a 53827i bk8: 896a 52885i bk9: 888a 53992i bk10: 896a 52482i bk11: 896a 53005i bk12: 864a 54255i bk13: 848a 54221i bk14: 760a 53878i bk15: 768a 55275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779486
Row_Buffer_Locality_read = 0.861931
Row_Buffer_Locality_write = 0.292899
Bank_Level_Parallism = 7.940942
Bank_Level_Parallism_Col = 6.129869
Bank_Level_Parallism_Ready = 2.820130
write_to_read_ratio_blp_rw_average = 0.522527
GrpLevelPara = 3.090522 

BW Util details:
bwutil = 0.336348 
total_CMD = 69654 
util_bw = 23428 
Wasted_Col = 9606 
Wasted_Row = 1576 
Idle = 35044 

BW Util Bottlenecks: 
RCDc_limit = 6257 
RCDWRc_limit = 4493 
WTRc_limit = 6206 
RTWc_limit = 25768 
CCDLc_limit = 8090 
rwq = 0 
CCDLc_limit_alone = 5463 
WTRc_limit_alone = 5628 
RTWc_limit_alone = 23719 

Commands details: 
total_CMD = 69654 
n_nop = 44200 
Read = 13964 
Write = 0 
L2_Alloc = 0 
L2_WB = 9464 
n_act = 3601 
n_pre = 3585 
n_ref = 0 
n_req = 16330 
total_req = 23428 

Dual Bus Interface Util: 
issued_total_row = 7186 
issued_total_col = 23428 
Row_Bus_Util =  0.103167 
CoL_Bus_Util = 0.336348 
Either_Row_CoL_Bus_Util = 0.365435 
Issued_on_Two_Bus_Simul_Util = 0.074080 
issued_two_Eff = 0.202719 
queue_avg = 19.041132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0411
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44255 n_act=3600 n_pre=3584 n_ref_event=0 n_req=16338 n_rd=13968 n_rd_L2_A=0 n_write=0 n_wr_bk=9480 bw_util=0.3366
n_activity=35532 dram_eff=0.6599
bk0: 896a 53317i bk1: 888a 52899i bk2: 892a 52838i bk3: 896a 52386i bk4: 896a 52628i bk5: 892a 53999i bk6: 896a 53228i bk7: 896a 53468i bk8: 896a 53825i bk9: 888a 53970i bk10: 896a 52282i bk11: 896a 54365i bk12: 860a 53554i bk13: 844a 54109i bk14: 768a 54180i bk15: 768a 54602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779655
Row_Buffer_Locality_read = 0.862686
Row_Buffer_Locality_write = 0.290295
Bank_Level_Parallism = 8.051737
Bank_Level_Parallism_Col = 6.218011
Bank_Level_Parallism_Ready = 2.810431
write_to_read_ratio_blp_rw_average = 0.517987
GrpLevelPara = 3.093802 

BW Util details:
bwutil = 0.336635 
total_CMD = 69654 
util_bw = 23448 
Wasted_Col = 9261 
Wasted_Row = 1464 
Idle = 35481 

BW Util Bottlenecks: 
RCDc_limit = 5876 
RCDWRc_limit = 4284 
WTRc_limit = 6744 
RTWc_limit = 24312 
CCDLc_limit = 7741 
rwq = 0 
CCDLc_limit_alone = 5225 
WTRc_limit_alone = 6141 
RTWc_limit_alone = 22399 

Commands details: 
total_CMD = 69654 
n_nop = 44255 
Read = 13968 
Write = 0 
L2_Alloc = 0 
L2_WB = 9480 
n_act = 3600 
n_pre = 3584 
n_ref = 0 
n_req = 16338 
total_req = 23448 

Dual Bus Interface Util: 
issued_total_row = 7184 
issued_total_col = 23448 
Row_Bus_Util =  0.103138 
CoL_Bus_Util = 0.336635 
Either_Row_CoL_Bus_Util = 0.364645 
Issued_on_Two_Bus_Simul_Util = 0.075128 
issued_two_Eff = 0.206032 
queue_avg = 18.238794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2388
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44190 n_act=3582 n_pre=3566 n_ref_event=0 n_req=16328 n_rd=13956 n_rd_L2_A=0 n_write=0 n_wr_bk=9488 bw_util=0.3366
n_activity=36091 dram_eff=0.6496
bk0: 896a 53713i bk1: 892a 53104i bk2: 888a 53597i bk3: 896a 52759i bk4: 892a 53685i bk5: 892a 53742i bk6: 896a 52728i bk7: 896a 52953i bk8: 892a 54479i bk9: 896a 53935i bk10: 896a 53268i bk11: 896a 53876i bk12: 860a 54050i bk13: 840a 54897i bk14: 760a 54619i bk15: 768a 54944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780622
Row_Buffer_Locality_read = 0.861852
Row_Buffer_Locality_write = 0.302698
Bank_Level_Parallism = 7.779174
Bank_Level_Parallism_Col = 6.012191
Bank_Level_Parallism_Ready = 2.875149
write_to_read_ratio_blp_rw_average = 0.523077
GrpLevelPara = 3.054467 

BW Util details:
bwutil = 0.336578 
total_CMD = 69654 
util_bw = 23444 
Wasted_Col = 9682 
Wasted_Row = 1639 
Idle = 34889 

BW Util Bottlenecks: 
RCDc_limit = 5811 
RCDWRc_limit = 4469 
WTRc_limit = 6304 
RTWc_limit = 23214 
CCDLc_limit = 7627 
rwq = 0 
CCDLc_limit_alone = 5189 
WTRc_limit_alone = 5654 
RTWc_limit_alone = 21426 

Commands details: 
total_CMD = 69654 
n_nop = 44190 
Read = 13956 
Write = 0 
L2_Alloc = 0 
L2_WB = 9488 
n_act = 3582 
n_pre = 3566 
n_ref = 0 
n_req = 16328 
total_req = 23444 

Dual Bus Interface Util: 
issued_total_row = 7148 
issued_total_col = 23444 
Row_Bus_Util =  0.102622 
CoL_Bus_Util = 0.336578 
Either_Row_CoL_Bus_Util = 0.365578 
Issued_on_Two_Bus_Simul_Util = 0.073621 
issued_two_Eff = 0.201382 
queue_avg = 18.303169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3032
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44186 n_act=3652 n_pre=3636 n_ref_event=0 n_req=16346 n_rd=13980 n_rd_L2_A=0 n_write=0 n_wr_bk=9464 bw_util=0.3366
n_activity=35795 dram_eff=0.655
bk0: 896a 53195i bk1: 896a 52569i bk2: 896a 52456i bk3: 896a 52430i bk4: 896a 52995i bk5: 896a 53246i bk6: 896a 52817i bk7: 896a 53766i bk8: 896a 52988i bk9: 892a 53400i bk10: 896a 52333i bk11: 896a 53045i bk12: 856a 54053i bk13: 844a 54579i bk14: 764a 54249i bk15: 768a 54917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776581
Row_Buffer_Locality_read = 0.860801
Row_Buffer_Locality_write = 0.278952
Bank_Level_Parallism = 8.031807
Bank_Level_Parallism_Col = 6.180145
Bank_Level_Parallism_Ready = 2.882315
write_to_read_ratio_blp_rw_average = 0.524163
GrpLevelPara = 3.095303 

BW Util details:
bwutil = 0.336578 
total_CMD = 69654 
util_bw = 23444 
Wasted_Col = 9678 
Wasted_Row = 1462 
Idle = 35070 

BW Util Bottlenecks: 
RCDc_limit = 6056 
RCDWRc_limit = 4636 
WTRc_limit = 6812 
RTWc_limit = 24890 
CCDLc_limit = 7784 
rwq = 0 
CCDLc_limit_alone = 5084 
WTRc_limit_alone = 6128 
RTWc_limit_alone = 22874 

Commands details: 
total_CMD = 69654 
n_nop = 44186 
Read = 13980 
Write = 0 
L2_Alloc = 0 
L2_WB = 9464 
n_act = 3652 
n_pre = 3636 
n_ref = 0 
n_req = 16346 
total_req = 23444 

Dual Bus Interface Util: 
issued_total_row = 7288 
issued_total_col = 23444 
Row_Bus_Util =  0.104631 
CoL_Bus_Util = 0.336578 
Either_Row_CoL_Bus_Util = 0.365636 
Issued_on_Two_Bus_Simul_Util = 0.075574 
issued_two_Eff = 0.206691 
queue_avg = 18.600353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6004
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44179 n_act=3604 n_pre=3588 n_ref_event=0 n_req=16334 n_rd=13960 n_rd_L2_A=0 n_write=0 n_wr_bk=9496 bw_util=0.3368
n_activity=35868 dram_eff=0.654
bk0: 896a 53361i bk1: 892a 52597i bk2: 892a 52699i bk3: 896a 51465i bk4: 892a 52341i bk5: 888a 52528i bk6: 896a 52795i bk7: 896a 53856i bk8: 896a 52961i bk9: 888a 53583i bk10: 896a 51958i bk11: 896a 54151i bk12: 864a 52728i bk13: 844a 54342i bk14: 760a 53942i bk15: 768a 54088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779356
Row_Buffer_Locality_read = 0.862464
Row_Buffer_Locality_write = 0.290649
Bank_Level_Parallism = 8.139622
Bank_Level_Parallism_Col = 6.313033
Bank_Level_Parallism_Ready = 3.009124
write_to_read_ratio_blp_rw_average = 0.542936
GrpLevelPara = 3.124049 

BW Util details:
bwutil = 0.336750 
total_CMD = 69654 
util_bw = 23456 
Wasted_Col = 9673 
Wasted_Row = 1443 
Idle = 35082 

BW Util Bottlenecks: 
RCDc_limit = 5733 
RCDWRc_limit = 4432 
WTRc_limit = 5826 
RTWc_limit = 27724 
CCDLc_limit = 7923 
rwq = 0 
CCDLc_limit_alone = 5108 
WTRc_limit_alone = 5230 
RTWc_limit_alone = 25505 

Commands details: 
total_CMD = 69654 
n_nop = 44179 
Read = 13960 
Write = 0 
L2_Alloc = 0 
L2_WB = 9496 
n_act = 3604 
n_pre = 3588 
n_ref = 0 
n_req = 16334 
total_req = 23456 

Dual Bus Interface Util: 
issued_total_row = 7192 
issued_total_col = 23456 
Row_Bus_Util =  0.103253 
CoL_Bus_Util = 0.336750 
Either_Row_CoL_Bus_Util = 0.365736 
Issued_on_Two_Bus_Simul_Util = 0.074267 
issued_two_Eff = 0.203062 
queue_avg = 18.681267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6813
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44135 n_act=3628 n_pre=3612 n_ref_event=0 n_req=16338 n_rd=13964 n_rd_L2_A=0 n_write=0 n_wr_bk=9496 bw_util=0.3368
n_activity=36062 dram_eff=0.6505
bk0: 892a 52655i bk1: 896a 52755i bk2: 888a 52460i bk3: 896a 51966i bk4: 888a 52355i bk5: 888a 52120i bk6: 896a 52416i bk7: 896a 53694i bk8: 896a 53345i bk9: 896a 53159i bk10: 896a 52157i bk11: 896a 54392i bk12: 864a 54157i bk13: 844a 55135i bk14: 764a 53573i bk15: 768a 54134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777941
Row_Buffer_Locality_read = 0.861787
Row_Buffer_Locality_write = 0.284751
Bank_Level_Parallism = 8.047799
Bank_Level_Parallism_Col = 6.208727
Bank_Level_Parallism_Ready = 2.991816
write_to_read_ratio_blp_rw_average = 0.523760
GrpLevelPara = 3.085888 

BW Util details:
bwutil = 0.336808 
total_CMD = 69654 
util_bw = 23460 
Wasted_Col = 9894 
Wasted_Row = 1479 
Idle = 34821 

BW Util Bottlenecks: 
RCDc_limit = 6310 
RCDWRc_limit = 4613 
WTRc_limit = 6278 
RTWc_limit = 26253 
CCDLc_limit = 7933 
rwq = 0 
CCDLc_limit_alone = 5252 
WTRc_limit_alone = 5680 
RTWc_limit_alone = 24170 

Commands details: 
total_CMD = 69654 
n_nop = 44135 
Read = 13964 
Write = 0 
L2_Alloc = 0 
L2_WB = 9496 
n_act = 3628 
n_pre = 3612 
n_ref = 0 
n_req = 16338 
total_req = 23460 

Dual Bus Interface Util: 
issued_total_row = 7240 
issued_total_col = 23460 
Row_Bus_Util =  0.103942 
CoL_Bus_Util = 0.336808 
Either_Row_CoL_Bus_Util = 0.366368 
Issued_on_Two_Bus_Simul_Util = 0.074382 
issued_two_Eff = 0.203025 
queue_avg = 18.531555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5316
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44175 n_act=3584 n_pre=3568 n_ref_event=0 n_req=16346 n_rd=13976 n_rd_L2_A=0 n_write=0 n_wr_bk=9480 bw_util=0.3368
n_activity=36028 dram_eff=0.651
bk0: 896a 53995i bk1: 892a 53535i bk2: 892a 52278i bk3: 896a 53834i bk4: 896a 52591i bk5: 896a 53736i bk6: 896a 53392i bk7: 896a 54651i bk8: 896a 53177i bk9: 892a 53759i bk10: 896a 52582i bk11: 896a 54153i bk12: 856a 54762i bk13: 848a 54358i bk14: 764a 53932i bk15: 768a 55116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780741
Row_Buffer_Locality_read = 0.863123
Row_Buffer_Locality_write = 0.294937
Bank_Level_Parallism = 7.827565
Bank_Level_Parallism_Col = 6.035523
Bank_Level_Parallism_Ready = 2.801884
write_to_read_ratio_blp_rw_average = 0.523823
GrpLevelPara = 3.070226 

BW Util details:
bwutil = 0.336750 
total_CMD = 69654 
util_bw = 23456 
Wasted_Col = 9602 
Wasted_Row = 1558 
Idle = 35038 

BW Util Bottlenecks: 
RCDc_limit = 5913 
RCDWRc_limit = 4316 
WTRc_limit = 6371 
RTWc_limit = 25141 
CCDLc_limit = 7991 
rwq = 0 
CCDLc_limit_alone = 5327 
WTRc_limit_alone = 5715 
RTWc_limit_alone = 23133 

Commands details: 
total_CMD = 69654 
n_nop = 44175 
Read = 13976 
Write = 0 
L2_Alloc = 0 
L2_WB = 9480 
n_act = 3584 
n_pre = 3568 
n_ref = 0 
n_req = 16346 
total_req = 23456 

Dual Bus Interface Util: 
issued_total_row = 7152 
issued_total_col = 23456 
Row_Bus_Util =  0.102679 
CoL_Bus_Util = 0.336750 
Either_Row_CoL_Bus_Util = 0.365794 
Issued_on_Two_Bus_Simul_Util = 0.073635 
issued_two_Eff = 0.201303 
queue_avg = 18.769058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7691
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44203 n_act=3601 n_pre=3585 n_ref_event=0 n_req=16329 n_rd=13960 n_rd_L2_A=0 n_write=0 n_wr_bk=9476 bw_util=0.3365
n_activity=36066 dram_eff=0.6498
bk0: 896a 53166i bk1: 892a 52974i bk2: 888a 53137i bk3: 896a 52476i bk4: 896a 52992i bk5: 896a 54570i bk6: 896a 52478i bk7: 892a 52977i bk8: 896a 52994i bk9: 888a 53238i bk10: 896a 53108i bk11: 896a 54241i bk12: 864a 55628i bk13: 844a 54493i bk14: 760a 53477i bk15: 764a 54326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779472
Row_Buffer_Locality_read = 0.862249
Row_Buffer_Locality_write = 0.291684
Bank_Level_Parallism = 7.899798
Bank_Level_Parallism_Col = 6.076410
Bank_Level_Parallism_Ready = 2.853729
write_to_read_ratio_blp_rw_average = 0.524384
GrpLevelPara = 3.052257 

BW Util details:
bwutil = 0.336463 
total_CMD = 69654 
util_bw = 23436 
Wasted_Col = 9880 
Wasted_Row = 1434 
Idle = 34904 

BW Util Bottlenecks: 
RCDc_limit = 6068 
RCDWRc_limit = 4632 
WTRc_limit = 5970 
RTWc_limit = 25027 
CCDLc_limit = 7851 
rwq = 0 
CCDLc_limit_alone = 5269 
WTRc_limit_alone = 5388 
RTWc_limit_alone = 23027 

Commands details: 
total_CMD = 69654 
n_nop = 44203 
Read = 13960 
Write = 0 
L2_Alloc = 0 
L2_WB = 9476 
n_act = 3601 
n_pre = 3585 
n_ref = 0 
n_req = 16329 
total_req = 23436 

Dual Bus Interface Util: 
issued_total_row = 7186 
issued_total_col = 23436 
Row_Bus_Util =  0.103167 
CoL_Bus_Util = 0.336463 
Either_Row_CoL_Bus_Util = 0.365392 
Issued_on_Two_Bus_Simul_Util = 0.074238 
issued_two_Eff = 0.203175 
queue_avg = 18.671692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6717
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44232 n_act=3608 n_pre=3592 n_ref_event=0 n_req=16338 n_rd=13968 n_rd_L2_A=0 n_write=0 n_wr_bk=9480 bw_util=0.3366
n_activity=36028 dram_eff=0.6508
bk0: 896a 52761i bk1: 892a 52569i bk2: 892a 52408i bk3: 892a 52551i bk4: 896a 52207i bk5: 892a 54944i bk6: 896a 52941i bk7: 892a 53372i bk8: 896a 52828i bk9: 896a 55104i bk10: 896a 52387i bk11: 896a 52857i bk12: 860a 54163i bk13: 844a 54144i bk14: 764a 54864i bk15: 768a 55066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779165
Row_Buffer_Locality_read = 0.861040
Row_Buffer_Locality_write = 0.296624
Bank_Level_Parallism = 7.947523
Bank_Level_Parallism_Col = 6.140491
Bank_Level_Parallism_Ready = 2.906175
write_to_read_ratio_blp_rw_average = 0.518651
GrpLevelPara = 3.056932 

BW Util details:
bwutil = 0.336635 
total_CMD = 69654 
util_bw = 23448 
Wasted_Col = 9608 
Wasted_Row = 1626 
Idle = 34972 

BW Util Bottlenecks: 
RCDc_limit = 5873 
RCDWRc_limit = 4363 
WTRc_limit = 6336 
RTWc_limit = 23229 
CCDLc_limit = 7517 
rwq = 0 
CCDLc_limit_alone = 5076 
WTRc_limit_alone = 5716 
RTWc_limit_alone = 21408 

Commands details: 
total_CMD = 69654 
n_nop = 44232 
Read = 13968 
Write = 0 
L2_Alloc = 0 
L2_WB = 9480 
n_act = 3608 
n_pre = 3592 
n_ref = 0 
n_req = 16338 
total_req = 23448 

Dual Bus Interface Util: 
issued_total_row = 7200 
issued_total_col = 23448 
Row_Bus_Util =  0.103368 
CoL_Bus_Util = 0.336635 
Either_Row_CoL_Bus_Util = 0.364975 
Issued_on_Two_Bus_Simul_Util = 0.075028 
issued_two_Eff = 0.205570 
queue_avg = 18.284163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2842
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44218 n_act=3602 n_pre=3586 n_ref_event=0 n_req=16324 n_rd=13956 n_rd_L2_A=0 n_write=0 n_wr_bk=9472 bw_util=0.3363
n_activity=35569 dram_eff=0.6587
bk0: 896a 53438i bk1: 892a 53188i bk2: 888a 52227i bk3: 896a 52462i bk4: 896a 52595i bk5: 892a 53727i bk6: 892a 53053i bk7: 896a 52798i bk8: 896a 53581i bk9: 892a 54288i bk10: 896a 51624i bk11: 896a 54053i bk12: 856a 54860i bk13: 844a 54215i bk14: 760a 54815i bk15: 768a 55146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779343
Row_Buffer_Locality_read = 0.861565
Row_Buffer_Locality_write = 0.294764
Bank_Level_Parallism = 8.005537
Bank_Level_Parallism_Col = 6.127465
Bank_Level_Parallism_Ready = 2.824654
write_to_read_ratio_blp_rw_average = 0.517570
GrpLevelPara = 3.086860 

BW Util details:
bwutil = 0.336348 
total_CMD = 69654 
util_bw = 23428 
Wasted_Col = 9466 
Wasted_Row = 1422 
Idle = 35338 

BW Util Bottlenecks: 
RCDc_limit = 6024 
RCDWRc_limit = 4520 
WTRc_limit = 6698 
RTWc_limit = 24377 
CCDLc_limit = 7744 
rwq = 0 
CCDLc_limit_alone = 5210 
WTRc_limit_alone = 6020 
RTWc_limit_alone = 22521 

Commands details: 
total_CMD = 69654 
n_nop = 44218 
Read = 13956 
Write = 0 
L2_Alloc = 0 
L2_WB = 9472 
n_act = 3602 
n_pre = 3586 
n_ref = 0 
n_req = 16324 
total_req = 23428 

Dual Bus Interface Util: 
issued_total_row = 7188 
issued_total_col = 23428 
Row_Bus_Util =  0.103196 
CoL_Bus_Util = 0.336348 
Either_Row_CoL_Bus_Util = 0.365176 
Issued_on_Two_Bus_Simul_Util = 0.074368 
issued_two_Eff = 0.203648 
queue_avg = 19.028212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0282
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44256 n_act=3642 n_pre=3626 n_ref_event=0 n_req=16344 n_rd=13972 n_rd_L2_A=0 n_write=0 n_wr_bk=9488 bw_util=0.3368
n_activity=35632 dram_eff=0.6584
bk0: 896a 52888i bk1: 896a 52982i bk2: 896a 52329i bk3: 896a 52423i bk4: 896a 53781i bk5: 896a 53289i bk6: 896a 53271i bk7: 896a 53466i bk8: 896a 53832i bk9: 892a 54712i bk10: 896a 51914i bk11: 896a 53121i bk12: 848a 53848i bk13: 840a 53092i bk14: 768a 54933i bk15: 768a 55959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777166
Row_Buffer_Locality_read = 0.862010
Row_Buffer_Locality_write = 0.277403
Bank_Level_Parallism = 8.044940
Bank_Level_Parallism_Col = 6.122199
Bank_Level_Parallism_Ready = 2.887170
write_to_read_ratio_blp_rw_average = 0.521895
GrpLevelPara = 3.071018 

BW Util details:
bwutil = 0.336808 
total_CMD = 69654 
util_bw = 23460 
Wasted_Col = 9341 
Wasted_Row = 1378 
Idle = 35475 

BW Util Bottlenecks: 
RCDc_limit = 5492 
RCDWRc_limit = 4499 
WTRc_limit = 6205 
RTWc_limit = 22916 
CCDLc_limit = 7521 
rwq = 0 
CCDLc_limit_alone = 5180 
WTRc_limit_alone = 5602 
RTWc_limit_alone = 21178 

Commands details: 
total_CMD = 69654 
n_nop = 44256 
Read = 13972 
Write = 0 
L2_Alloc = 0 
L2_WB = 9488 
n_act = 3642 
n_pre = 3626 
n_ref = 0 
n_req = 16344 
total_req = 23460 

Dual Bus Interface Util: 
issued_total_row = 7268 
issued_total_col = 23460 
Row_Bus_Util =  0.104344 
CoL_Bus_Util = 0.336808 
Either_Row_CoL_Bus_Util = 0.364631 
Issued_on_Two_Bus_Simul_Util = 0.076521 
issued_two_Eff = 0.209859 
queue_avg = 18.647041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.647
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44206 n_act=3601 n_pre=3585 n_ref_event=0 n_req=16346 n_rd=13976 n_rd_L2_A=0 n_write=0 n_wr_bk=9480 bw_util=0.3368
n_activity=35242 dram_eff=0.6656
bk0: 896a 52918i bk1: 896a 53525i bk2: 896a 51780i bk3: 896a 52015i bk4: 896a 53119i bk5: 896a 53335i bk6: 896a 52996i bk7: 896a 53915i bk8: 892a 53776i bk9: 896a 54891i bk10: 896a 52543i bk11: 896a 52830i bk12: 848a 53637i bk13: 844a 53619i bk14: 768a 55102i bk15: 768a 55252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779701
Row_Buffer_Locality_read = 0.863051
Row_Buffer_Locality_write = 0.288186
Bank_Level_Parallism = 8.107956
Bank_Level_Parallism_Col = 6.214997
Bank_Level_Parallism_Ready = 2.960607
write_to_read_ratio_blp_rw_average = 0.517070
GrpLevelPara = 3.085980 

BW Util details:
bwutil = 0.336750 
total_CMD = 69654 
util_bw = 23456 
Wasted_Col = 9226 
Wasted_Row = 1304 
Idle = 35668 

BW Util Bottlenecks: 
RCDc_limit = 5537 
RCDWRc_limit = 4640 
WTRc_limit = 6455 
RTWc_limit = 23926 
CCDLc_limit = 7260 
rwq = 0 
CCDLc_limit_alone = 4881 
WTRc_limit_alone = 5793 
RTWc_limit_alone = 22209 

Commands details: 
total_CMD = 69654 
n_nop = 44206 
Read = 13976 
Write = 0 
L2_Alloc = 0 
L2_WB = 9480 
n_act = 3601 
n_pre = 3585 
n_ref = 0 
n_req = 16346 
total_req = 23456 

Dual Bus Interface Util: 
issued_total_row = 7186 
issued_total_col = 23456 
Row_Bus_Util =  0.103167 
CoL_Bus_Util = 0.336750 
Either_Row_CoL_Bus_Util = 0.365349 
Issued_on_Two_Bus_Simul_Util = 0.074569 
issued_two_Eff = 0.204102 
queue_avg = 18.239742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2397
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44312 n_act=3591 n_pre=3575 n_ref_event=0 n_req=16336 n_rd=13964 n_rd_L2_A=0 n_write=0 n_wr_bk=9488 bw_util=0.3367
n_activity=35297 dram_eff=0.6644
bk0: 896a 53403i bk1: 896a 53791i bk2: 896a 51653i bk3: 896a 53155i bk4: 896a 53486i bk5: 892a 53659i bk6: 896a 52955i bk7: 896a 52572i bk8: 896a 53137i bk9: 896a 53982i bk10: 896a 51706i bk11: 896a 53668i bk12: 844a 53668i bk13: 840a 53982i bk14: 764a 54550i bk15: 768a 54956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780179
Row_Buffer_Locality_read = 0.861143
Row_Buffer_Locality_write = 0.303541
Bank_Level_Parallism = 8.157348
Bank_Level_Parallism_Col = 6.251491
Bank_Level_Parallism_Ready = 2.873486
write_to_read_ratio_blp_rw_average = 0.519812
GrpLevelPara = 3.105577 

BW Util details:
bwutil = 0.336693 
total_CMD = 69654 
util_bw = 23452 
Wasted_Col = 9205 
Wasted_Row = 1236 
Idle = 35761 

BW Util Bottlenecks: 
RCDc_limit = 5778 
RCDWRc_limit = 4116 
WTRc_limit = 6278 
RTWc_limit = 24133 
CCDLc_limit = 8011 
rwq = 0 
CCDLc_limit_alone = 5288 
WTRc_limit_alone = 5621 
RTWc_limit_alone = 22067 

Commands details: 
total_CMD = 69654 
n_nop = 44312 
Read = 13964 
Write = 0 
L2_Alloc = 0 
L2_WB = 9488 
n_act = 3591 
n_pre = 3575 
n_ref = 0 
n_req = 16336 
total_req = 23452 

Dual Bus Interface Util: 
issued_total_row = 7166 
issued_total_col = 23452 
Row_Bus_Util =  0.102880 
CoL_Bus_Util = 0.336693 
Either_Row_CoL_Bus_Util = 0.363827 
Issued_on_Two_Bus_Simul_Util = 0.075746 
issued_two_Eff = 0.208192 
queue_avg = 18.680693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6807
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44269 n_act=3530 n_pre=3514 n_ref_event=0 n_req=16340 n_rd=13968 n_rd_L2_A=0 n_write=0 n_wr_bk=9488 bw_util=0.3368
n_activity=35208 dram_eff=0.6662
bk0: 896a 52360i bk1: 892a 54436i bk2: 896a 52613i bk3: 896a 53220i bk4: 896a 53717i bk5: 892a 54042i bk6: 896a 52871i bk7: 896a 52844i bk8: 896a 53487i bk9: 896a 53567i bk10: 896a 53200i bk11: 896a 53396i bk12: 844a 54003i bk13: 844a 54487i bk14: 768a 55036i bk15: 768a 54930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783966
Row_Buffer_Locality_read = 0.864762
Row_Buffer_Locality_write = 0.308179
Bank_Level_Parallism = 7.995395
Bank_Level_Parallism_Col = 6.158895
Bank_Level_Parallism_Ready = 2.832068
write_to_read_ratio_blp_rw_average = 0.525032
GrpLevelPara = 3.086586 

BW Util details:
bwutil = 0.336750 
total_CMD = 69654 
util_bw = 23456 
Wasted_Col = 9313 
Wasted_Row = 1325 
Idle = 35560 

BW Util Bottlenecks: 
RCDc_limit = 5779 
RCDWRc_limit = 4362 
WTRc_limit = 6130 
RTWc_limit = 23955 
CCDLc_limit = 7804 
rwq = 0 
CCDLc_limit_alone = 5285 
WTRc_limit_alone = 5538 
RTWc_limit_alone = 22028 

Commands details: 
total_CMD = 69654 
n_nop = 44269 
Read = 13968 
Write = 0 
L2_Alloc = 0 
L2_WB = 9488 
n_act = 3530 
n_pre = 3514 
n_ref = 0 
n_req = 16340 
total_req = 23456 

Dual Bus Interface Util: 
issued_total_row = 7044 
issued_total_col = 23456 
Row_Bus_Util =  0.101128 
CoL_Bus_Util = 0.336750 
Either_Row_CoL_Bus_Util = 0.364444 
Issued_on_Two_Bus_Simul_Util = 0.073434 
issued_two_Eff = 0.201497 
queue_avg = 19.288568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2886
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44203 n_act=3612 n_pre=3596 n_ref_event=0 n_req=16334 n_rd=13960 n_rd_L2_A=0 n_write=0 n_wr_bk=9496 bw_util=0.3368
n_activity=35736 dram_eff=0.6564
bk0: 896a 51818i bk1: 888a 52943i bk2: 896a 51115i bk3: 896a 52526i bk4: 896a 53200i bk5: 896a 52650i bk6: 896a 52105i bk7: 896a 52893i bk8: 892a 53956i bk9: 892a 54260i bk10: 896a 53429i bk11: 896a 53002i bk12: 848a 54220i bk13: 844a 54176i bk14: 764a 54006i bk15: 768a 54342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778866
Row_Buffer_Locality_read = 0.861175
Row_Buffer_Locality_write = 0.294861
Bank_Level_Parallism = 8.139603
Bank_Level_Parallism_Col = 6.326036
Bank_Level_Parallism_Ready = 2.964444
write_to_read_ratio_blp_rw_average = 0.524137
GrpLevelPara = 3.122134 

BW Util details:
bwutil = 0.336750 
total_CMD = 69654 
util_bw = 23456 
Wasted_Col = 9434 
Wasted_Row = 1529 
Idle = 35235 

BW Util Bottlenecks: 
RCDc_limit = 5884 
RCDWRc_limit = 4483 
WTRc_limit = 6953 
RTWc_limit = 25053 
CCDLc_limit = 7822 
rwq = 0 
CCDLc_limit_alone = 5235 
WTRc_limit_alone = 6305 
RTWc_limit_alone = 23114 

Commands details: 
total_CMD = 69654 
n_nop = 44203 
Read = 13960 
Write = 0 
L2_Alloc = 0 
L2_WB = 9496 
n_act = 3612 
n_pre = 3596 
n_ref = 0 
n_req = 16334 
total_req = 23456 

Dual Bus Interface Util: 
issued_total_row = 7208 
issued_total_col = 23456 
Row_Bus_Util =  0.103483 
CoL_Bus_Util = 0.336750 
Either_Row_CoL_Bus_Util = 0.365392 
Issued_on_Two_Bus_Simul_Util = 0.074841 
issued_two_Eff = 0.204825 
queue_avg = 18.778965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.779
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44230 n_act=3585 n_pre=3569 n_ref_event=0 n_req=16348 n_rd=13972 n_rd_L2_A=0 n_write=0 n_wr_bk=9504 bw_util=0.337
n_activity=36053 dram_eff=0.6512
bk0: 896a 52961i bk1: 892a 53209i bk2: 896a 52760i bk3: 896a 52718i bk4: 896a 53359i bk5: 896a 53434i bk6: 896a 52522i bk7: 896a 53338i bk8: 896a 53552i bk9: 896a 52830i bk10: 896a 52629i bk11: 896a 52391i bk12: 844a 52935i bk13: 844a 53786i bk14: 768a 53937i bk15: 768a 55337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780707
Row_Buffer_Locality_read = 0.862511
Row_Buffer_Locality_write = 0.299663
Bank_Level_Parallism = 8.046182
Bank_Level_Parallism_Col = 6.253786
Bank_Level_Parallism_Ready = 2.945135
write_to_read_ratio_blp_rw_average = 0.526001
GrpLevelPara = 3.099092 

BW Util details:
bwutil = 0.337037 
total_CMD = 69654 
util_bw = 23476 
Wasted_Col = 9616 
Wasted_Row = 1597 
Idle = 34965 

BW Util Bottlenecks: 
RCDc_limit = 5939 
RCDWRc_limit = 4602 
WTRc_limit = 6444 
RTWc_limit = 25190 
CCDLc_limit = 8103 
rwq = 0 
CCDLc_limit_alone = 5309 
WTRc_limit_alone = 5770 
RTWc_limit_alone = 23070 

Commands details: 
total_CMD = 69654 
n_nop = 44230 
Read = 13972 
Write = 0 
L2_Alloc = 0 
L2_WB = 9504 
n_act = 3585 
n_pre = 3569 
n_ref = 0 
n_req = 16348 
total_req = 23476 

Dual Bus Interface Util: 
issued_total_row = 7154 
issued_total_col = 23476 
Row_Bus_Util =  0.102708 
CoL_Bus_Util = 0.337037 
Either_Row_CoL_Bus_Util = 0.365004 
Issued_on_Two_Bus_Simul_Util = 0.074741 
issued_two_Eff = 0.204767 
queue_avg = 19.079594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0796
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44179 n_act=3567 n_pre=3551 n_ref_event=0 n_req=16336 n_rd=13960 n_rd_L2_A=0 n_write=0 n_wr_bk=9504 bw_util=0.3369
n_activity=35763 dram_eff=0.6561
bk0: 896a 52636i bk1: 896a 52854i bk2: 892a 52280i bk3: 896a 52889i bk4: 896a 52965i bk5: 896a 51849i bk6: 896a 51815i bk7: 896a 53372i bk8: 896a 53478i bk9: 892a 53282i bk10: 896a 51965i bk11: 896a 52052i bk12: 844a 55643i bk13: 840a 54604i bk14: 764a 55023i bk15: 768a 55181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781648
Row_Buffer_Locality_read = 0.864900
Row_Buffer_Locality_write = 0.292508
Bank_Level_Parallism = 8.102489
Bank_Level_Parallism_Col = 6.261386
Bank_Level_Parallism_Ready = 3.003324
write_to_read_ratio_blp_rw_average = 0.531804
GrpLevelPara = 3.107466 

BW Util details:
bwutil = 0.336865 
total_CMD = 69654 
util_bw = 23464 
Wasted_Col = 9639 
Wasted_Row = 1320 
Idle = 35231 

BW Util Bottlenecks: 
RCDc_limit = 6063 
RCDWRc_limit = 4572 
WTRc_limit = 6682 
RTWc_limit = 26864 
CCDLc_limit = 8202 
rwq = 0 
CCDLc_limit_alone = 5257 
WTRc_limit_alone = 5906 
RTWc_limit_alone = 24695 

Commands details: 
total_CMD = 69654 
n_nop = 44179 
Read = 13960 
Write = 0 
L2_Alloc = 0 
L2_WB = 9504 
n_act = 3567 
n_pre = 3551 
n_ref = 0 
n_req = 16336 
total_req = 23464 

Dual Bus Interface Util: 
issued_total_row = 7118 
issued_total_col = 23464 
Row_Bus_Util =  0.102191 
CoL_Bus_Util = 0.336865 
Either_Row_CoL_Bus_Util = 0.365736 
Issued_on_Two_Bus_Simul_Util = 0.073320 
issued_two_Eff = 0.200471 
queue_avg = 19.128147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1281
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44235 n_act=3544 n_pre=3528 n_ref_event=0 n_req=16344 n_rd=13968 n_rd_L2_A=0 n_write=0 n_wr_bk=9504 bw_util=0.337
n_activity=35437 dram_eff=0.6624
bk0: 896a 52311i bk1: 892a 54327i bk2: 892a 51170i bk3: 896a 53114i bk4: 896a 52101i bk5: 896a 53258i bk6: 896a 52486i bk7: 896a 52832i bk8: 896a 54002i bk9: 892a 53163i bk10: 896a 52484i bk11: 896a 52676i bk12: 848a 53593i bk13: 844a 53992i bk14: 768a 54291i bk15: 768a 55715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783162
Row_Buffer_Locality_read = 0.864476
Row_Buffer_Locality_write = 0.305135
Bank_Level_Parallism = 8.170762
Bank_Level_Parallism_Col = 6.330367
Bank_Level_Parallism_Ready = 2.936222
write_to_read_ratio_blp_rw_average = 0.533939
GrpLevelPara = 3.111213 

BW Util details:
bwutil = 0.336980 
total_CMD = 69654 
util_bw = 23472 
Wasted_Col = 9353 
Wasted_Row = 1357 
Idle = 35472 

BW Util Bottlenecks: 
RCDc_limit = 5736 
RCDWRc_limit = 4403 
WTRc_limit = 6179 
RTWc_limit = 25581 
CCDLc_limit = 7925 
rwq = 0 
CCDLc_limit_alone = 5274 
WTRc_limit_alone = 5573 
RTWc_limit_alone = 23536 

Commands details: 
total_CMD = 69654 
n_nop = 44235 
Read = 13968 
Write = 0 
L2_Alloc = 0 
L2_WB = 9504 
n_act = 3544 
n_pre = 3528 
n_ref = 0 
n_req = 16344 
total_req = 23472 

Dual Bus Interface Util: 
issued_total_row = 7072 
issued_total_col = 23472 
Row_Bus_Util =  0.101530 
CoL_Bus_Util = 0.336980 
Either_Row_CoL_Bus_Util = 0.364932 
Issued_on_Two_Bus_Simul_Util = 0.073578 
issued_two_Eff = 0.201621 
queue_avg = 19.090504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0905
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44174 n_act=3610 n_pre=3594 n_ref_event=0 n_req=16346 n_rd=13968 n_rd_L2_A=0 n_write=0 n_wr_bk=9512 bw_util=0.3371
n_activity=35717 dram_eff=0.6574
bk0: 896a 51433i bk1: 892a 53120i bk2: 896a 52083i bk3: 896a 52767i bk4: 888a 53400i bk5: 896a 53015i bk6: 896a 53371i bk7: 896a 52759i bk8: 896a 54075i bk9: 896a 53482i bk10: 896a 52844i bk11: 896a 50858i bk12: 848a 53239i bk13: 844a 55372i bk14: 768a 53777i bk15: 768a 54874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779151
Row_Buffer_Locality_read = 0.860968
Row_Buffer_Locality_write = 0.298570
Bank_Level_Parallism = 8.140928
Bank_Level_Parallism_Col = 6.299120
Bank_Level_Parallism_Ready = 2.962819
write_to_read_ratio_blp_rw_average = 0.528464
GrpLevelPara = 3.115707 

BW Util details:
bwutil = 0.337095 
total_CMD = 69654 
util_bw = 23480 
Wasted_Col = 9495 
Wasted_Row = 1461 
Idle = 35218 

BW Util Bottlenecks: 
RCDc_limit = 5888 
RCDWRc_limit = 4480 
WTRc_limit = 6404 
RTWc_limit = 25617 
CCDLc_limit = 8007 
rwq = 0 
CCDLc_limit_alone = 5321 
WTRc_limit_alone = 5746 
RTWc_limit_alone = 23589 

Commands details: 
total_CMD = 69654 
n_nop = 44174 
Read = 13968 
Write = 0 
L2_Alloc = 0 
L2_WB = 9512 
n_act = 3610 
n_pre = 3594 
n_ref = 0 
n_req = 16346 
total_req = 23480 

Dual Bus Interface Util: 
issued_total_row = 7204 
issued_total_col = 23480 
Row_Bus_Util =  0.103426 
CoL_Bus_Util = 0.337095 
Either_Row_CoL_Bus_Util = 0.365808 
Issued_on_Two_Bus_Simul_Util = 0.074712 
issued_two_Eff = 0.204239 
queue_avg = 18.945631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9456
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44226 n_act=3572 n_pre=3556 n_ref_event=0 n_req=16334 n_rd=13960 n_rd_L2_A=0 n_write=0 n_wr_bk=9496 bw_util=0.3368
n_activity=35820 dram_eff=0.6548
bk0: 892a 53394i bk1: 888a 54103i bk2: 896a 52945i bk3: 896a 53240i bk4: 888a 53992i bk5: 896a 53964i bk6: 896a 53242i bk7: 896a 53285i bk8: 896a 54164i bk9: 896a 52966i bk10: 896a 52141i bk11: 896a 51733i bk12: 848a 53505i bk13: 848a 54255i bk14: 764a 53987i bk15: 768a 54786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781315
Row_Buffer_Locality_read = 0.863467
Row_Buffer_Locality_write = 0.298231
Bank_Level_Parallism = 7.962718
Bank_Level_Parallism_Col = 6.192630
Bank_Level_Parallism_Ready = 2.890987
write_to_read_ratio_blp_rw_average = 0.524390
GrpLevelPara = 3.102157 

BW Util details:
bwutil = 0.336750 
total_CMD = 69654 
util_bw = 23456 
Wasted_Col = 9472 
Wasted_Row = 1620 
Idle = 35106 

BW Util Bottlenecks: 
RCDc_limit = 5797 
RCDWRc_limit = 4609 
WTRc_limit = 6271 
RTWc_limit = 25682 
CCDLc_limit = 7978 
rwq = 0 
CCDLc_limit_alone = 5213 
WTRc_limit_alone = 5550 
RTWc_limit_alone = 23638 

Commands details: 
total_CMD = 69654 
n_nop = 44226 
Read = 13960 
Write = 0 
L2_Alloc = 0 
L2_WB = 9496 
n_act = 3572 
n_pre = 3556 
n_ref = 0 
n_req = 16334 
total_req = 23456 

Dual Bus Interface Util: 
issued_total_row = 7128 
issued_total_col = 23456 
Row_Bus_Util =  0.102334 
CoL_Bus_Util = 0.336750 
Either_Row_CoL_Bus_Util = 0.365062 
Issued_on_Two_Bus_Simul_Util = 0.074023 
issued_two_Eff = 0.202769 
queue_avg = 19.170858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1709
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44245 n_act=3571 n_pre=3555 n_ref_event=0 n_req=16342 n_rd=13968 n_rd_L2_A=0 n_write=0 n_wr_bk=9496 bw_util=0.3369
n_activity=35712 dram_eff=0.657
bk0: 896a 52620i bk1: 896a 54169i bk2: 892a 50822i bk3: 896a 52203i bk4: 896a 53630i bk5: 888a 52894i bk6: 896a 53149i bk7: 896a 51638i bk8: 896a 53938i bk9: 896a 53606i bk10: 896a 53115i bk11: 896a 52859i bk12: 848a 53874i bk13: 848a 54386i bk14: 764a 54699i bk15: 768a 56142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781483
Row_Buffer_Locality_read = 0.863975
Row_Buffer_Locality_write = 0.296125
Bank_Level_Parallism = 8.085860
Bank_Level_Parallism_Col = 6.211627
Bank_Level_Parallism_Ready = 2.914635
write_to_read_ratio_blp_rw_average = 0.526694
GrpLevelPara = 3.083272 

BW Util details:
bwutil = 0.336865 
total_CMD = 69654 
util_bw = 23464 
Wasted_Col = 9459 
Wasted_Row = 1342 
Idle = 35389 

BW Util Bottlenecks: 
RCDc_limit = 5790 
RCDWRc_limit = 4302 
WTRc_limit = 6680 
RTWc_limit = 23921 
CCDLc_limit = 7570 
rwq = 0 
CCDLc_limit_alone = 5106 
WTRc_limit_alone = 6023 
RTWc_limit_alone = 22114 

Commands details: 
total_CMD = 69654 
n_nop = 44245 
Read = 13968 
Write = 0 
L2_Alloc = 0 
L2_WB = 9496 
n_act = 3571 
n_pre = 3555 
n_ref = 0 
n_req = 16342 
total_req = 23464 

Dual Bus Interface Util: 
issued_total_row = 7126 
issued_total_col = 23464 
Row_Bus_Util =  0.102306 
CoL_Bus_Util = 0.336865 
Either_Row_CoL_Bus_Util = 0.364789 
Issued_on_Two_Bus_Simul_Util = 0.074382 
issued_two_Eff = 0.203904 
queue_avg = 19.067333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0673
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44211 n_act=3578 n_pre=3562 n_ref_event=0 n_req=16348 n_rd=13976 n_rd_L2_A=0 n_write=0 n_wr_bk=9488 bw_util=0.3369
n_activity=35865 dram_eff=0.6542
bk0: 896a 54107i bk1: 896a 54076i bk2: 896a 51952i bk3: 896a 52441i bk4: 896a 53906i bk5: 896a 53702i bk6: 896a 52822i bk7: 896a 52617i bk8: 896a 53418i bk9: 896a 52994i bk10: 896a 52885i bk11: 896a 53033i bk12: 848a 54149i bk13: 844a 54342i bk14: 764a 53445i bk15: 768a 55143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781135
Row_Buffer_Locality_read = 0.862550
Row_Buffer_Locality_write = 0.301433
Bank_Level_Parallism = 8.004760
Bank_Level_Parallism_Col = 6.192554
Bank_Level_Parallism_Ready = 2.934538
write_to_read_ratio_blp_rw_average = 0.512700
GrpLevelPara = 3.072542 

BW Util details:
bwutil = 0.336865 
total_CMD = 69654 
util_bw = 23464 
Wasted_Col = 9587 
Wasted_Row = 1401 
Idle = 35202 

BW Util Bottlenecks: 
RCDc_limit = 5870 
RCDWRc_limit = 4513 
WTRc_limit = 7094 
RTWc_limit = 24093 
CCDLc_limit = 8346 
rwq = 0 
CCDLc_limit_alone = 5603 
WTRc_limit_alone = 6313 
RTWc_limit_alone = 22131 

Commands details: 
total_CMD = 69654 
n_nop = 44211 
Read = 13976 
Write = 0 
L2_Alloc = 0 
L2_WB = 9488 
n_act = 3578 
n_pre = 3562 
n_ref = 0 
n_req = 16348 
total_req = 23464 

Dual Bus Interface Util: 
issued_total_row = 7140 
issued_total_col = 23464 
Row_Bus_Util =  0.102507 
CoL_Bus_Util = 0.336865 
Either_Row_CoL_Bus_Util = 0.365277 
Issued_on_Two_Bus_Simul_Util = 0.074095 
issued_two_Eff = 0.202846 
queue_avg = 18.668791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6688
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44254 n_act=3585 n_pre=3569 n_ref_event=0 n_req=16334 n_rd=13960 n_rd_L2_A=0 n_write=0 n_wr_bk=9496 bw_util=0.3368
n_activity=35663 dram_eff=0.6577
bk0: 896a 53236i bk1: 892a 53247i bk2: 896a 53330i bk3: 896a 52505i bk4: 896a 53623i bk5: 888a 53581i bk6: 896a 53556i bk7: 892a 52632i bk8: 896a 52889i bk9: 896a 53293i bk10: 896a 53232i bk11: 896a 52155i bk12: 844a 53624i bk13: 844a 54416i bk14: 768a 53808i bk15: 768a 54876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780519
Row_Buffer_Locality_read = 0.862106
Row_Buffer_Locality_write = 0.300758
Bank_Level_Parallism = 8.114300
Bank_Level_Parallism_Col = 6.263925
Bank_Level_Parallism_Ready = 2.994799
write_to_read_ratio_blp_rw_average = 0.518943
GrpLevelPara = 3.083364 

BW Util details:
bwutil = 0.336750 
total_CMD = 69654 
util_bw = 23456 
Wasted_Col = 9218 
Wasted_Row = 1438 
Idle = 35542 

BW Util Bottlenecks: 
RCDc_limit = 5679 
RCDWRc_limit = 4259 
WTRc_limit = 6287 
RTWc_limit = 23499 
CCDLc_limit = 7681 
rwq = 0 
CCDLc_limit_alone = 5090 
WTRc_limit_alone = 5578 
RTWc_limit_alone = 21617 

Commands details: 
total_CMD = 69654 
n_nop = 44254 
Read = 13960 
Write = 0 
L2_Alloc = 0 
L2_WB = 9496 
n_act = 3585 
n_pre = 3569 
n_ref = 0 
n_req = 16334 
total_req = 23456 

Dual Bus Interface Util: 
issued_total_row = 7154 
issued_total_col = 23456 
Row_Bus_Util =  0.102708 
CoL_Bus_Util = 0.336750 
Either_Row_CoL_Bus_Util = 0.364660 
Issued_on_Two_Bus_Simul_Util = 0.074798 
issued_two_Eff = 0.205118 
queue_avg = 18.374495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3745
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44223 n_act=3582 n_pre=3566 n_ref_event=0 n_req=16334 n_rd=13964 n_rd_L2_A=0 n_write=0 n_wr_bk=9480 bw_util=0.3366
n_activity=35512 dram_eff=0.6602
bk0: 896a 53003i bk1: 896a 54031i bk2: 896a 52150i bk3: 896a 52180i bk4: 892a 53541i bk5: 896a 52788i bk6: 892a 53194i bk7: 896a 52968i bk8: 896a 52782i bk9: 896a 54110i bk10: 896a 52192i bk11: 896a 53859i bk12: 844a 53386i bk13: 844a 54951i bk14: 764a 53706i bk15: 768a 54852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780703
Row_Buffer_Locality_read = 0.862289
Row_Buffer_Locality_write = 0.300000
Bank_Level_Parallism = 8.113399
Bank_Level_Parallism_Col = 6.261349
Bank_Level_Parallism_Ready = 2.972402
write_to_read_ratio_blp_rw_average = 0.511882
GrpLevelPara = 3.132390 

BW Util details:
bwutil = 0.336578 
total_CMD = 69654 
util_bw = 23444 
Wasted_Col = 9328 
Wasted_Row = 1382 
Idle = 35500 

BW Util Bottlenecks: 
RCDc_limit = 5940 
RCDWRc_limit = 4502 
WTRc_limit = 7048 
RTWc_limit = 24084 
CCDLc_limit = 7945 
rwq = 0 
CCDLc_limit_alone = 5414 
WTRc_limit_alone = 6278 
RTWc_limit_alone = 22323 

Commands details: 
total_CMD = 69654 
n_nop = 44223 
Read = 13964 
Write = 0 
L2_Alloc = 0 
L2_WB = 9480 
n_act = 3582 
n_pre = 3566 
n_ref = 0 
n_req = 16334 
total_req = 23444 

Dual Bus Interface Util: 
issued_total_row = 7148 
issued_total_col = 23444 
Row_Bus_Util =  0.102622 
CoL_Bus_Util = 0.336578 
Either_Row_CoL_Bus_Util = 0.365105 
Issued_on_Two_Bus_Simul_Util = 0.074095 
issued_two_Eff = 0.202941 
queue_avg = 18.750538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7505
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44240 n_act=3564 n_pre=3548 n_ref_event=0 n_req=16330 n_rd=13956 n_rd_L2_A=0 n_write=0 n_wr_bk=9496 bw_util=0.3367
n_activity=35470 dram_eff=0.6612
bk0: 896a 54093i bk1: 892a 54676i bk2: 896a 52975i bk3: 892a 52518i bk4: 892a 54208i bk5: 896a 53292i bk6: 892a 52922i bk7: 896a 53156i bk8: 896a 53802i bk9: 896a 54038i bk10: 896a 53042i bk11: 896a 52729i bk12: 848a 53575i bk13: 840a 54240i bk14: 768a 53885i bk15: 764a 55249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781751
Row_Buffer_Locality_read = 0.864503
Row_Buffer_Locality_write = 0.295282
Bank_Level_Parallism = 7.949164
Bank_Level_Parallism_Col = 6.108030
Bank_Level_Parallism_Ready = 2.865939
write_to_read_ratio_blp_rw_average = 0.523650
GrpLevelPara = 3.075013 

BW Util details:
bwutil = 0.336693 
total_CMD = 69654 
util_bw = 23452 
Wasted_Col = 9430 
Wasted_Row = 1385 
Idle = 35387 

BW Util Bottlenecks: 
RCDc_limit = 5692 
RCDWRc_limit = 4501 
WTRc_limit = 6038 
RTWc_limit = 24527 
CCDLc_limit = 7624 
rwq = 0 
CCDLc_limit_alone = 5123 
WTRc_limit_alone = 5431 
RTWc_limit_alone = 22633 

Commands details: 
total_CMD = 69654 
n_nop = 44240 
Read = 13956 
Write = 0 
L2_Alloc = 0 
L2_WB = 9496 
n_act = 3564 
n_pre = 3548 
n_ref = 0 
n_req = 16330 
total_req = 23452 

Dual Bus Interface Util: 
issued_total_row = 7112 
issued_total_col = 23452 
Row_Bus_Util =  0.102105 
CoL_Bus_Util = 0.336693 
Either_Row_CoL_Bus_Util = 0.364861 
Issued_on_Two_Bus_Simul_Util = 0.073937 
issued_two_Eff = 0.202644 
queue_avg = 18.562408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5624
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69654 n_nop=44198 n_act=3600 n_pre=3584 n_ref_event=0 n_req=16356 n_rd=13980 n_rd_L2_A=0 n_write=0 n_wr_bk=9504 bw_util=0.3372
n_activity=35360 dram_eff=0.6641
bk0: 896a 53288i bk1: 896a 52728i bk2: 892a 52807i bk3: 896a 52879i bk4: 896a 53197i bk5: 896a 53585i bk6: 896a 51874i bk7: 896a 52091i bk8: 896a 54376i bk9: 896a 53956i bk10: 896a 52997i bk11: 896a 53191i bk12: 848a 53841i bk13: 848a 52840i bk14: 768a 53986i bk15: 768a 55591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779897
Row_Buffer_Locality_read = 0.863376
Row_Buffer_Locality_write = 0.288721
Bank_Level_Parallism = 8.112247
Bank_Level_Parallism_Col = 6.241044
Bank_Level_Parallism_Ready = 2.930293
write_to_read_ratio_blp_rw_average = 0.519716
GrpLevelPara = 3.101524 

BW Util details:
bwutil = 0.337152 
total_CMD = 69654 
util_bw = 23484 
Wasted_Col = 9389 
Wasted_Row = 1346 
Idle = 35435 

BW Util Bottlenecks: 
RCDc_limit = 5874 
RCDWRc_limit = 4380 
WTRc_limit = 6406 
RTWc_limit = 24749 
CCDLc_limit = 7623 
rwq = 0 
CCDLc_limit_alone = 4920 
WTRc_limit_alone = 5776 
RTWc_limit_alone = 22676 

Commands details: 
total_CMD = 69654 
n_nop = 44198 
Read = 13980 
Write = 0 
L2_Alloc = 0 
L2_WB = 9504 
n_act = 3600 
n_pre = 3584 
n_ref = 0 
n_req = 16356 
total_req = 23484 

Dual Bus Interface Util: 
issued_total_row = 7184 
issued_total_col = 23484 
Row_Bus_Util =  0.103138 
CoL_Bus_Util = 0.337152 
Either_Row_CoL_Bus_Util = 0.365464 
Issued_on_Two_Bus_Simul_Util = 0.074827 
issued_two_Eff = 0.204745 
queue_avg = 18.240545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2405

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16400, Miss = 12776, Miss_rate = 0.779, Pending_hits = 115, Reservation_fails = 888
L2_cache_bank[1]: Access = 17340, Miss = 12748, Miss_rate = 0.735, Pending_hits = 121, Reservation_fails = 925
L2_cache_bank[2]: Access = 16388, Miss = 12788, Miss_rate = 0.780, Pending_hits = 92, Reservation_fails = 1086
L2_cache_bank[3]: Access = 17340, Miss = 12764, Miss_rate = 0.736, Pending_hits = 108, Reservation_fails = 1160
L2_cache_bank[4]: Access = 16356, Miss = 12788, Miss_rate = 0.782, Pending_hits = 92, Reservation_fails = 1879
L2_cache_bank[5]: Access = 17340, Miss = 12764, Miss_rate = 0.736, Pending_hits = 120, Reservation_fails = 655
L2_cache_bank[6]: Access = 16428, Miss = 12780, Miss_rate = 0.778, Pending_hits = 120, Reservation_fails = 1764
L2_cache_bank[7]: Access = 17340, Miss = 12760, Miss_rate = 0.736, Pending_hits = 138, Reservation_fails = 1109
L2_cache_bank[8]: Access = 16436, Miss = 12768, Miss_rate = 0.777, Pending_hits = 104, Reservation_fails = 1418
L2_cache_bank[9]: Access = 17332, Miss = 12744, Miss_rate = 0.735, Pending_hits = 123, Reservation_fails = 1091
L2_cache_bank[10]: Access = 16384, Miss = 12780, Miss_rate = 0.780, Pending_hits = 118, Reservation_fails = 1691
L2_cache_bank[11]: Access = 17328, Miss = 12740, Miss_rate = 0.735, Pending_hits = 110, Reservation_fails = 1348
L2_cache_bank[12]: Access = 16384, Miss = 12764, Miss_rate = 0.779, Pending_hits = 106, Reservation_fails = 1499
L2_cache_bank[13]: Access = 17328, Miss = 12760, Miss_rate = 0.736, Pending_hits = 140, Reservation_fails = 1842
L2_cache_bank[14]: Access = 16404, Miss = 12768, Miss_rate = 0.778, Pending_hits = 97, Reservation_fails = 1688
L2_cache_bank[15]: Access = 17328, Miss = 12760, Miss_rate = 0.736, Pending_hits = 134, Reservation_fails = 1175
L2_cache_bank[16]: Access = 16400, Miss = 12772, Miss_rate = 0.779, Pending_hits = 120, Reservation_fails = 1843
L2_cache_bank[17]: Access = 17332, Miss = 12744, Miss_rate = 0.735, Pending_hits = 142, Reservation_fails = 1646
L2_cache_bank[18]: Access = 16412, Miss = 12780, Miss_rate = 0.779, Pending_hits = 131, Reservation_fails = 2170
L2_cache_bank[19]: Access = 17332, Miss = 12760, Miss_rate = 0.736, Pending_hits = 156, Reservation_fails = 1781
L2_cache_bank[20]: Access = 16444, Miss = 12772, Miss_rate = 0.777, Pending_hits = 116, Reservation_fails = 1893
L2_cache_bank[21]: Access = 17332, Miss = 12748, Miss_rate = 0.736, Pending_hits = 153, Reservation_fails = 1222
L2_cache_bank[22]: Access = 16404, Miss = 12784, Miss_rate = 0.779, Pending_hits = 104, Reservation_fails = 2025
L2_cache_bank[23]: Access = 17332, Miss = 12740, Miss_rate = 0.735, Pending_hits = 159, Reservation_fails = 1203
L2_cache_bank[24]: Access = 16404, Miss = 12776, Miss_rate = 0.779, Pending_hits = 132, Reservation_fails = 1221
L2_cache_bank[25]: Access = 17332, Miss = 12760, Miss_rate = 0.736, Pending_hits = 159, Reservation_fails = 1440
L2_cache_bank[26]: Access = 16404, Miss = 12780, Miss_rate = 0.779, Pending_hits = 120, Reservation_fails = 1693
L2_cache_bank[27]: Access = 17340, Miss = 12740, Miss_rate = 0.735, Pending_hits = 156, Reservation_fails = 1119
L2_cache_bank[28]: Access = 16392, Miss = 12780, Miss_rate = 0.780, Pending_hits = 136, Reservation_fails = 1822
L2_cache_bank[29]: Access = 17344, Miss = 12748, Miss_rate = 0.735, Pending_hits = 103, Reservation_fails = 466
L2_cache_bank[30]: Access = 16420, Miss = 12772, Miss_rate = 0.778, Pending_hits = 136, Reservation_fails = 1804
L2_cache_bank[31]: Access = 17340, Miss = 12744, Miss_rate = 0.735, Pending_hits = 135, Reservation_fails = 967
L2_cache_bank[32]: Access = 15724, Miss = 12756, Miss_rate = 0.811, Pending_hits = 85, Reservation_fails = 1368
L2_cache_bank[33]: Access = 17344, Miss = 12776, Miss_rate = 0.737, Pending_hits = 115, Reservation_fails = 583
L2_cache_bank[34]: Access = 15736, Miss = 12764, Miss_rate = 0.811, Pending_hits = 94, Reservation_fails = 1226
L2_cache_bank[35]: Access = 17344, Miss = 12772, Miss_rate = 0.736, Pending_hits = 133, Reservation_fails = 1131
L2_cache_bank[36]: Access = 15724, Miss = 12760, Miss_rate = 0.811, Pending_hits = 98, Reservation_fails = 1286
L2_cache_bank[37]: Access = 17328, Miss = 12764, Miss_rate = 0.737, Pending_hits = 124, Reservation_fails = 930
L2_cache_bank[38]: Access = 15700, Miss = 12764, Miss_rate = 0.813, Pending_hits = 86, Reservation_fails = 996
L2_cache_bank[39]: Access = 17332, Miss = 12764, Miss_rate = 0.736, Pending_hits = 112, Reservation_fails = 997
L2_cache_bank[40]: Access = 15700, Miss = 12752, Miss_rate = 0.812, Pending_hits = 80, Reservation_fails = 1253
L2_cache_bank[41]: Access = 17344, Miss = 12768, Miss_rate = 0.736, Pending_hits = 132, Reservation_fails = 1159
L2_cache_bank[42]: Access = 15700, Miss = 12764, Miss_rate = 0.813, Pending_hits = 84, Reservation_fails = 1716
L2_cache_bank[43]: Access = 17340, Miss = 12768, Miss_rate = 0.736, Pending_hits = 124, Reservation_fails = 1160
L2_cache_bank[44]: Access = 15724, Miss = 12756, Miss_rate = 0.811, Pending_hits = 100, Reservation_fails = 1909
L2_cache_bank[45]: Access = 17340, Miss = 12764, Miss_rate = 0.736, Pending_hits = 127, Reservation_fails = 925
L2_cache_bank[46]: Access = 15708, Miss = 12764, Miss_rate = 0.813, Pending_hits = 76, Reservation_fails = 1047
L2_cache_bank[47]: Access = 17340, Miss = 12764, Miss_rate = 0.736, Pending_hits = 142, Reservation_fails = 1528
L2_cache_bank[48]: Access = 15736, Miss = 12760, Miss_rate = 0.811, Pending_hits = 116, Reservation_fails = 1830
L2_cache_bank[49]: Access = 17332, Miss = 12768, Miss_rate = 0.737, Pending_hits = 148, Reservation_fails = 1132
L2_cache_bank[50]: Access = 15696, Miss = 12760, Miss_rate = 0.813, Pending_hits = 120, Reservation_fails = 1613
L2_cache_bank[51]: Access = 17340, Miss = 12760, Miss_rate = 0.736, Pending_hits = 149, Reservation_fails = 859
L2_cache_bank[52]: Access = 15728, Miss = 12768, Miss_rate = 0.812, Pending_hits = 103, Reservation_fails = 1151
L2_cache_bank[53]: Access = 17348, Miss = 12760, Miss_rate = 0.736, Pending_hits = 156, Reservation_fails = 1366
L2_cache_bank[54]: Access = 15708, Miss = 12764, Miss_rate = 0.813, Pending_hits = 96, Reservation_fails = 1176
L2_cache_bank[55]: Access = 17340, Miss = 12772, Miss_rate = 0.737, Pending_hits = 152, Reservation_fails = 1559
L2_cache_bank[56]: Access = 15708, Miss = 12752, Miss_rate = 0.812, Pending_hits = 113, Reservation_fails = 1939
L2_cache_bank[57]: Access = 17352, Miss = 12768, Miss_rate = 0.736, Pending_hits = 140, Reservation_fails = 2213
L2_cache_bank[58]: Access = 15728, Miss = 12760, Miss_rate = 0.811, Pending_hits = 96, Reservation_fails = 1120
L2_cache_bank[59]: Access = 17344, Miss = 12764, Miss_rate = 0.736, Pending_hits = 140, Reservation_fails = 1683
L2_cache_bank[60]: Access = 15752, Miss = 12744, Miss_rate = 0.809, Pending_hits = 92, Reservation_fails = 1114
L2_cache_bank[61]: Access = 17340, Miss = 12772, Miss_rate = 0.737, Pending_hits = 140, Reservation_fails = 735
L2_cache_bank[62]: Access = 15720, Miss = 12768, Miss_rate = 0.812, Pending_hits = 139, Reservation_fails = 1588
L2_cache_bank[63]: Access = 17348, Miss = 12772, Miss_rate = 0.736, Pending_hits = 152, Reservation_fails = 1377
L2_total_cache_accesses = 1068768
L2_total_cache_misses = 816884
L2_total_cache_miss_rate = 0.7643
L2_total_cache_pending_hits = 7760
L2_total_cache_reservation_fails = 87202
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 111741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 335223
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 277440
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 698848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 34
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 87168
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.075
average_pipeline_duty_cycle=5783.613281
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5519
	Total REG Reads=4230656
	Total REG Writes=2725600
	Total NON REG=467968
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2730912
	Total NON REG=467968
core 2:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5383
	Total REG Reads=4202240
	Total REG Writes=2545952
	Total NON REG=462336
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5525
	Total REG Reads=4230656
	Total REG Writes=2723712
	Total NON REG=467968
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2166016
	Total NON REG=353792
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5516
	Total REG Reads=4230656
	Total REG Writes=2730592
	Total NON REG=467968
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2166720
	Total NON REG=353792
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5525
	Total REG Reads=4230656
	Total REG Writes=2726432
	Total NON REG=467968
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2166752
	Total NON REG=353792
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2165504
	Total NON REG=353792
core 10:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5383
	Total REG Reads=4202240
	Total REG Writes=2550176
	Total NON REG=462336
core 11:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5525
	Total REG Reads=4230656
	Total REG Writes=2722848
	Total NON REG=467968
core 12:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5519
	Total REG Reads=4230656
	Total REG Writes=2725696
	Total NON REG=467968
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2156352
	Total NON REG=353792
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50112
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28944384
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=112608
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=173056
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5480
	Total REG Reads=4229120
	Total REG Writes=2636608
	Total NON REG=466432
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2167552
	Total NON REG=353792
core 16:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2728640
	Total NON REG=467968
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2165088
	Total NON REG=353792
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2734976
	Total NON REG=467968
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5404
	Total REG Reads=4202240
	Total REG Writes=2534304
	Total NON REG=462336
core 20:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2160928
	Total NON REG=353792
core 21:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5404
	Total REG Reads=4202240
	Total REG Writes=2539104
	Total NON REG=462336
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5513
	Total REG Reads=4230656
	Total REG Writes=2730272
	Total NON REG=467968
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2734048
	Total NON REG=467968
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5525
	Total REG Reads=4230656
	Total REG Writes=2728000
	Total NON REG=467968
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2727776
	Total NON REG=467968
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5386
	Total REG Reads=4202240
	Total REG Writes=2551520
	Total NON REG=462336
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2732352
	Total NON REG=467968
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2166912
	Total NON REG=353792
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2168064
	Total NON REG=353792
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5516
	Total REG Reads=4230656
	Total REG Writes=2727680
	Total NON REG=467968
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5525
	Total REG Reads=4230656
	Total REG Writes=2734560
	Total NON REG=467968
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2168320
	Total NON REG=353792
core 33:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2725728
	Total NON REG=467968
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2166368
	Total NON REG=353792
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2167104
	Total NON REG=353792
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2724832
	Total NON REG=467968
core 37:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2166368
	Total NON REG=353792
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2167872
	Total NON REG=353792
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5389
	Total REG Reads=4202240
	Total REG Writes=2540128
	Total NON REG=462336
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2161120
	Total NON REG=353792
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2165344
	Total NON REG=353792
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2163200
	Total NON REG=353792
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5404
	Total REG Reads=4202240
	Total REG Writes=2533472
	Total NON REG=462336
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2726784
	Total NON REG=467968
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2728384
	Total NON REG=467968
core 46:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2163328
	Total NON REG=353792
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5389
	Total REG Reads=4202240
	Total REG Writes=2545280
	Total NON REG=462336
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2732704
	Total NON REG=467968
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5389
	Total REG Reads=4202240
	Total REG Writes=2548384
	Total NON REG=462336
core 50:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2161376
	Total NON REG=353792
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2731104
	Total NON REG=467968
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5525
	Total REG Reads=4230656
	Total REG Writes=2729696
	Total NON REG=467968
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5401
	Total REG Reads=4202240
	Total REG Writes=2542432
	Total NON REG=462336
core 54:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5525
	Total REG Reads=4230656
	Total REG Writes=2726432
	Total NON REG=467968
core 55:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5395
	Total REG Reads=4202240
	Total REG Writes=2544160
	Total NON REG=462336
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5525
	Total REG Reads=4230656
	Total REG Writes=2722496
	Total NON REG=467968
core 57:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5380
	Total REG Reads=4202240
	Total REG Writes=2550016
	Total NON REG=462336
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5525
	Total REG Reads=4230656
	Total REG Writes=2732768
	Total NON REG=467968
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2167904
	Total NON REG=353792
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5522
	Total REG Reads=4230656
	Total REG Writes=2726368
	Total NON REG=467968
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2726656
	Total NON REG=467968
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2730912
	Total NON REG=467968
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2165312
	Total NON REG=353792
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2163616
	Total NON REG=353792
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2173152
	Total NON REG=353792
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5525
	Total REG Reads=4230656
	Total REG Writes=2729024
	Total NON REG=467968
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5389
	Total REG Reads=4202240
	Total REG Writes=2551008
	Total NON REG=462336
core 68:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2167744
	Total NON REG=353792
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2170080
	Total NON REG=353792
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5386
	Total REG Reads=4202240
	Total REG Writes=2548160
	Total NON REG=462336
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2164992
	Total NON REG=353792
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49824
	Total FP Deocded Instructions=8064
	Total INT Deocded Instructions=38840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28860416
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2192128
	Total MEM Acesses=168704
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=5380
	Total REG Reads=4202240
	Total REG Writes=2553408
	Total NON REG=462336
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2728288
	Total NON REG=467968
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50128
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=39008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28921856
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=112128
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=173056
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5525
	Total REG Reads=4229120
	Total REG Writes=2570208
	Total NON REG=466432
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2168128
	Total NON REG=353792
core 76:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2166816
	Total NON REG=353792
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2726816
	Total NON REG=467968
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50080
	Total FP Deocded Instructions=8192
	Total INT Deocded Instructions=38960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28950528
	Total FP Acesses=99328
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=2213376
	Total MEM Acesses=174592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=5528
	Total REG Reads=4230656
	Total REG Writes=2723968
	Total NON REG=467968
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=37688
	Total FP Deocded Instructions=6208
	Total INT Deocded Instructions=29280
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=21757952
	Total FP Acesses=74496
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1670656
	Total MEM Acesses=133888
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=4184
	Total REG Reads=3187200
	Total REG Writes=2167968
	Total NON REG=353792


==========Power Metrics -- Memory==========
Total memory controller accesses: 446964
Total memory controller reads: 446964
Total memory controller writes: 0
!!!Total Shared memory access: 315280
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 23456
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 698848
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 12695
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 369920
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 57870
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 722304
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 244124
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 7760
	Cache_stats[GLOBAL_ACC_R][MISS] = 111741
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 87202
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 335223
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 92480
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 277440
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 698848
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920

icnt_total_pkts_mem_to_simt=1068768
icnt_total_pkts_simt_to_mem=1068768
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1068768
Req_Network_cycles = 92763
Req_Network_injected_packets_per_cycle =      11.5215 
Req_Network_conflicts_per_cycle =      10.8537
Req_Network_conflicts_per_cycle_util =      16.6287
Req_Bank_Level_Parallism =      17.6519
Req_Network_in_buffer_full_per_cycle =       0.8595
Req_Network_in_buffer_avg_util =      61.3329
Req_Network_out_buffer_full_per_cycle =       0.0455
Req_Network_out_buffer_avg_util =      17.6094

Reply_Network_injected_packets_num = 1068768
Reply_Network_cycles = 92763
Reply_Network_injected_packets_per_cycle =       11.5215
Reply_Network_conflicts_per_cycle =       13.2310
Reply_Network_conflicts_per_cycle_util =      19.5173
Reply_Bank_Level_Parallism =      16.9956
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       7.6963
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1440
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 37 sec (757 sec)
gpgpu_simulation_rate = 146882 (inst/sec)
gpgpu_simulation_rate = 122 (cycle/sec)
gpgpu_silicon_slowdown = 9278688x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
