ISim log file
Running: D:\FPGAJX\ZC_EXP\EXP9_RI_CPU\RI_CPU_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/FPGAJX/ZC_EXP/EXP9_RI_CPU/RI_CPU_isim_beh.wdb 
ISim O.87xd (signature 0x2f00eba5)
This is a Full version of ISim.
WARNING: File "D:/FPGAJX/ZC_EXP/EXP9_RI_CPU/RI_CPU.v" Line 40.  For instance RI_CPU/My_RAM/, width 6 of formal port addra is not equal to width 32 of actual signal Mem_Addr.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module RI_CPU.My_IF.Inst_ROM.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module RI_CPU.My_RAM.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
