{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634901202053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634901202054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 14:13:21 2021 " "Processing started: Fri Oct 22 14:13:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634901202054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634901202054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off player -c player " "Command: quartus_map --read_settings_files=on --write_settings_files=off player -c player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634901202054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634901202178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634901202178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.v 1 1 " "Found 1 design units, including 1 entities, in source file player.v" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634901208529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634901208529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "player " "Elaborating entity \"player\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634901208621 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataout\[63\] player.v(4) " "Output port \"dataout\[63\]\" at player.v(4) has no driver" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634901208626 "|player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataout\[42\] player.v(4) " "Output port \"dataout\[42\]\" at player.v(4) has no driver" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634901208626 "|player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataout\[21\] player.v(4) " "Output port \"dataout\[21\]\" at player.v(4) has no driver" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634901208626 "|player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataout\[0\] player.v(4) " "Output port \"dataout\[0\]\" at player.v(4) has no driver" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634901208626 "|player"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[0\] GND " "Pin \"dataout\[0\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[1\] GND " "Pin \"dataout\[1\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[2\] GND " "Pin \"dataout\[2\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[3\] GND " "Pin \"dataout\[3\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[4\] GND " "Pin \"dataout\[4\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[5\] GND " "Pin \"dataout\[5\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[6\] GND " "Pin \"dataout\[6\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[7\] GND " "Pin \"dataout\[7\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[8\] GND " "Pin \"dataout\[8\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[9\] GND " "Pin \"dataout\[9\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[10\] GND " "Pin \"dataout\[10\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[11\] GND " "Pin \"dataout\[11\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[12\] GND " "Pin \"dataout\[12\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[13\] GND " "Pin \"dataout\[13\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[14\] GND " "Pin \"dataout\[14\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[15\] GND " "Pin \"dataout\[15\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[16\] GND " "Pin \"dataout\[16\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[17\] GND " "Pin \"dataout\[17\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[18\] GND " "Pin \"dataout\[18\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[19\] GND " "Pin \"dataout\[19\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[20\] GND " "Pin \"dataout\[20\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[21\] GND " "Pin \"dataout\[21\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[22\] GND " "Pin \"dataout\[22\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[23\] GND " "Pin \"dataout\[23\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[24\] GND " "Pin \"dataout\[24\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[25\] GND " "Pin \"dataout\[25\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[26\] GND " "Pin \"dataout\[26\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[27\] GND " "Pin \"dataout\[27\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[28\] GND " "Pin \"dataout\[28\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[29\] GND " "Pin \"dataout\[29\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[30\] GND " "Pin \"dataout\[30\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[31\] GND " "Pin \"dataout\[31\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[32\] GND " "Pin \"dataout\[32\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[33\] GND " "Pin \"dataout\[33\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[34\] GND " "Pin \"dataout\[34\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[35\] GND " "Pin \"dataout\[35\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[36\] GND " "Pin \"dataout\[36\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[37\] GND " "Pin \"dataout\[37\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[38\] GND " "Pin \"dataout\[38\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[39\] GND " "Pin \"dataout\[39\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[40\] GND " "Pin \"dataout\[40\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[41\] GND " "Pin \"dataout\[41\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[42\] GND " "Pin \"dataout\[42\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[43\] GND " "Pin \"dataout\[43\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[44\] GND " "Pin \"dataout\[44\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[45\] GND " "Pin \"dataout\[45\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[46\] GND " "Pin \"dataout\[46\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[47\] GND " "Pin \"dataout\[47\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[48\] GND " "Pin \"dataout\[48\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[49\] GND " "Pin \"dataout\[49\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[50\] GND " "Pin \"dataout\[50\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[51\] GND " "Pin \"dataout\[51\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[52\] GND " "Pin \"dataout\[52\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[53\] GND " "Pin \"dataout\[53\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[54\] GND " "Pin \"dataout\[54\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[55\] GND " "Pin \"dataout\[55\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[56\] GND " "Pin \"dataout\[56\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[57\] GND " "Pin \"dataout\[57\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[58\] GND " "Pin \"dataout\[58\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[59\] GND " "Pin \"dataout\[59\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[60\] GND " "Pin \"dataout\[60\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[61\] GND " "Pin \"dataout\[61\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[62\] GND " "Pin \"dataout\[62\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[63\] GND " "Pin \"dataout\[63\]\" is stuck at GND" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634901209287 "|player|dataout[63]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634901209287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634901209620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634901209620 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[0\] " "No output dependent on input pin \"datain\[0\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[1\] " "No output dependent on input pin \"datain\[1\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[2\] " "No output dependent on input pin \"datain\[2\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[3\] " "No output dependent on input pin \"datain\[3\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[4\] " "No output dependent on input pin \"datain\[4\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[5\] " "No output dependent on input pin \"datain\[5\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[6\] " "No output dependent on input pin \"datain\[6\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[7\] " "No output dependent on input pin \"datain\[7\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[8\] " "No output dependent on input pin \"datain\[8\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[9\] " "No output dependent on input pin \"datain\[9\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[10\] " "No output dependent on input pin \"datain\[10\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[11\] " "No output dependent on input pin \"datain\[11\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[12\] " "No output dependent on input pin \"datain\[12\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[13\] " "No output dependent on input pin \"datain\[13\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[14\] " "No output dependent on input pin \"datain\[14\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[15\] " "No output dependent on input pin \"datain\[15\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[16\] " "No output dependent on input pin \"datain\[16\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[17\] " "No output dependent on input pin \"datain\[17\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[18\] " "No output dependent on input pin \"datain\[18\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[19\] " "No output dependent on input pin \"datain\[19\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[20\] " "No output dependent on input pin \"datain\[20\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[21\] " "No output dependent on input pin \"datain\[21\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[22\] " "No output dependent on input pin \"datain\[22\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[23\] " "No output dependent on input pin \"datain\[23\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[24\] " "No output dependent on input pin \"datain\[24\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[25\] " "No output dependent on input pin \"datain\[25\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[26\] " "No output dependent on input pin \"datain\[26\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[27\] " "No output dependent on input pin \"datain\[27\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[28\] " "No output dependent on input pin \"datain\[28\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[29\] " "No output dependent on input pin \"datain\[29\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[30\] " "No output dependent on input pin \"datain\[30\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[31\] " "No output dependent on input pin \"datain\[31\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[32\] " "No output dependent on input pin \"datain\[32\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[33\] " "No output dependent on input pin \"datain\[33\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[34\] " "No output dependent on input pin \"datain\[34\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[35\] " "No output dependent on input pin \"datain\[35\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[36\] " "No output dependent on input pin \"datain\[36\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[37\] " "No output dependent on input pin \"datain\[37\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[38\] " "No output dependent on input pin \"datain\[38\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[39\] " "No output dependent on input pin \"datain\[39\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[40\] " "No output dependent on input pin \"datain\[40\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[41\] " "No output dependent on input pin \"datain\[41\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[42\] " "No output dependent on input pin \"datain\[42\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[43\] " "No output dependent on input pin \"datain\[43\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[44\] " "No output dependent on input pin \"datain\[44\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[45\] " "No output dependent on input pin \"datain\[45\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[46\] " "No output dependent on input pin \"datain\[46\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[47\] " "No output dependent on input pin \"datain\[47\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[48\] " "No output dependent on input pin \"datain\[48\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[49\] " "No output dependent on input pin \"datain\[49\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[50\] " "No output dependent on input pin \"datain\[50\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[51\] " "No output dependent on input pin \"datain\[51\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[52\] " "No output dependent on input pin \"datain\[52\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[53\] " "No output dependent on input pin \"datain\[53\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[54\] " "No output dependent on input pin \"datain\[54\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[55\] " "No output dependent on input pin \"datain\[55\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[56\] " "No output dependent on input pin \"datain\[56\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[57\] " "No output dependent on input pin \"datain\[57\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[58\] " "No output dependent on input pin \"datain\[58\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[59\] " "No output dependent on input pin \"datain\[59\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[60\] " "No output dependent on input pin \"datain\[60\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[61\] " "No output dependent on input pin \"datain\[61\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[62\] " "No output dependent on input pin \"datain\[62\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[63\] " "No output dependent on input pin \"datain\[63\]\"" {  } { { "player.v" "" { Text "/media/phamnam/DATA_WIN/verilogLAB/player/player.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634901210244 "|player|datain[63]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634901210244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634901210263 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634901210263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634901210263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634901210284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 14:13:30 2021 " "Processing ended: Fri Oct 22 14:13:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634901210284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634901210284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634901210284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634901210284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634901212252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634901212252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 14:13:30 2021 " "Processing started: Fri Oct 22 14:13:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634901212252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634901212252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off player -c player " "Command: quartus_fit --read_settings_files=off --write_settings_files=off player -c player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634901212252 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634901212886 ""}
{ "Info" "0" "" "Project  = player" {  } {  } 0 0 "Project  = player" 0 0 "Fitter" 0 0 1634901212904 ""}
{ "Info" "0" "" "Revision = player" {  } {  } 0 0 "Revision = player" 0 0 "Fitter" 0 0 1634901212904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634901212999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634901212999 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "player EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design player" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1634901213200 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1634901213200 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1634901213277 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1634901213277 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634901213533 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634901213590 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634901214140 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634901214140 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634901214140 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1634901214140 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/mnt/78ebd464-be7e-4415-8e27-4ee419287835/quartus/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/78ebd464-be7e-4415-8e27-4ee419287835/quartus/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/phamnam/DATA_WIN/verilogLAB/player/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634901214182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/mnt/78ebd464-be7e-4415-8e27-4ee419287835/quartus/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/78ebd464-be7e-4415-8e27-4ee419287835/quartus/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/phamnam/DATA_WIN/verilogLAB/player/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634901214182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/mnt/78ebd464-be7e-4415-8e27-4ee419287835/quartus/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/78ebd464-be7e-4415-8e27-4ee419287835/quartus/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/phamnam/DATA_WIN/verilogLAB/player/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634901214182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/mnt/78ebd464-be7e-4415-8e27-4ee419287835/quartus/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/78ebd464-be7e-4415-8e27-4ee419287835/quartus/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/phamnam/DATA_WIN/verilogLAB/player/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634901214182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/mnt/78ebd464-be7e-4415-8e27-4ee419287835/quartus/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/78ebd464-be7e-4415-8e27-4ee419287835/quartus/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/media/phamnam/DATA_WIN/verilogLAB/player/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634901214182 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1634901214182 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634901214192 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "128 128 " "No exact pin location assignment(s) for 128 pins of 128 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1634901214536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "player.sdc " "Synopsys Design Constraints File file not found: 'player.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634901214872 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634901214872 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1634901214873 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1634901214896 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1634901214913 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1634901214913 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1634901214920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634901214950 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634901214950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634901214950 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634901214952 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634901214953 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634901214954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634901214954 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634901214954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634901214954 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1634901214955 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634901214955 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "128 unused 2.5V 64 64 0 " "Number of I/O pins in group: 128 (unused VREF, 2.5V VCCIO, 64 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1634901214962 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1634901214962 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1634901214962 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634901214963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634901214963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634901214963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634901214963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634901214963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634901214963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634901214963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634901214963 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1634901214963 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1634901214963 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634901215016 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1634901215061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634901215524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634901215611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634901215649 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634901215747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634901215747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634901216042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/media/phamnam/DATA_WIN/verilogLAB/player/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634901216366 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634901216366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634901216386 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1634901216386 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634901216386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634901216387 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634901216484 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634901216489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634901216798 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634901216798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634901217069 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634901217526 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/phamnam/DATA_WIN/verilogLAB/player/output_files/player.fit.smsg " "Generated suppressed messages file /media/phamnam/DATA_WIN/verilogLAB/player/output_files/player.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634901217794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634901217977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 14:13:37 2021 " "Processing ended: Fri Oct 22 14:13:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634901217977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634901217977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634901217977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634901217977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634901219810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634901219810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 14:13:39 2021 " "Processing started: Fri Oct 22 14:13:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634901219810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634901219810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off player -c player " "Command: quartus_asm --read_settings_files=off --write_settings_files=off player -c player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634901219810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1634901219977 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1634901220251 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634901220263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634901220467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 14:13:40 2021 " "Processing ended: Fri Oct 22 14:13:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634901220467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634901220467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634901220467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634901220467 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634901220673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634901221369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634901221369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 14:13:41 2021 " "Processing started: Fri Oct 22 14:13:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634901221369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1634901221369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta player -c player " "Command: quartus_sta player -c player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1634901221369 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1634901221403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1634901221471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1634901221471 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1634901221524 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1634901221524 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "player.sdc " "Synopsys Design Constraints File file not found: 'player.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1634901221684 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634901221684 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1634901221684 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1634901221684 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1634901221685 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1634901221685 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1634901221685 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1634901221689 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1634901221690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901221714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901221733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901221734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901221735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901221736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901221737 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1634901221740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1634901221798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1634901222159 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634901222177 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1634901222177 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1634901222177 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1634901222177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901222178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901222179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901222180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901222181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901222181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901222182 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1634901222184 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634901222236 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1634901222236 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1634901222236 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1634901222236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901222238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901222238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901222239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901222240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634901222241 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634901222557 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634901222558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634901222580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 14:13:42 2021 " "Processing ended: Fri Oct 22 14:13:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634901222580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634901222580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634901222580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634901222580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1634901223614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634901223615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 14:13:43 2021 " "Processing started: Fri Oct 22 14:13:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634901223615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1634901223615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off player -c player " "Command: quartus_eda --read_settings_files=off --write_settings_files=off player -c player" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1634901223615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1634901223845 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "player.vo /media/phamnam/DATA_WIN/verilogLAB/player/simulation/modelsim/ simulation " "Generated file player.vo in folder \"/media/phamnam/DATA_WIN/verilogLAB/player/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634901223981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634901224012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 14:13:44 2021 " "Processing ended: Fri Oct 22 14:13:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634901224012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634901224012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634901224012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1634901224012 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 148 s " "Quartus Prime Full Compilation was successful. 0 errors, 148 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1634901224118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634901270503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634901270503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 14:14:30 2021 " "Processing started: Fri Oct 22 14:14:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634901270503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1634901270503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp player -c player --netlist_type=sgate " "Command: quartus_npp player -c player --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1634901270503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1634901270558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634901270578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 14:14:30 2021 " "Processing ended: Fri Oct 22 14:14:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634901270578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634901270578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634901270578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1634901270578 ""}
