#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x11aeaacb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11ae9ae30 .scope module, "tb_e2e_inference" "tb_e2e_inference" 3 15;
 .timescale -9 -12;
P_0x11ae10760 .param/l "CLK" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x11ae107a0 .param/l "OP_HALT" 1 3 70, C4<11111111>;
P_0x11ae107e0 .param/l "OP_SYNC" 1 3 69, C4<00000100>;
P_0x11ae10820 .param/l "OP_TENSOR" 1 3 67, C4<00000001>;
P_0x11ae10860 .param/l "OP_VECTOR" 1 3 68, C4<00000010>;
P_0x11ae108a0 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x11ae108e0 .param/l "SYNC_MXU" 1 3 75, C4<00000001>;
P_0x11ae10920 .param/l "SYNC_VPU" 1 3 76, C4<00000010>;
P_0x11ae10960 .param/l "VOP_ADD" 1 3 71, C4<00000001>;
P_0x11ae109a0 .param/l "VOP_LOAD" 1 3 73, C4<00110000>;
P_0x11ae109e0 .param/l "VOP_RELU" 1 3 72, C4<00010000>;
P_0x11ae10a20 .param/l "VOP_STORE" 1 3 74, C4<00110001>;
v0x6000032f6c70_0 .var/s "actual", 31 0;
v0x6000032f6d00_0 .net "axi_araddr", 39 0, L_0x600002badce0;  1 drivers
v0x6000032f6d90_0 .net "axi_arlen", 7 0, L_0x600002badd50;  1 drivers
v0x6000032f6e20_0 .var "axi_arready", 0 0;
v0x6000032f6eb0_0 .net "axi_arvalid", 0 0, L_0x600002bade30;  1 drivers
v0x6000032f6f40_0 .net "axi_awaddr", 39 0, L_0x600002bada40;  1 drivers
v0x6000032f6fd0_0 .net "axi_awlen", 7 0, L_0x600002badab0;  1 drivers
v0x6000032f7060_0 .var "axi_awready", 0 0;
v0x6000032f70f0_0 .net "axi_awvalid", 0 0, L_0x600002badb20;  1 drivers
L_0x12008a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000032f7180_0 .net "axi_bready", 0 0, L_0x12008a968;  1 drivers
v0x6000032f7210_0 .var "axi_bresp", 1 0;
v0x6000032f72a0_0 .var "axi_bvalid", 0 0;
v0x6000032f7330_0 .var "axi_rdata", 255 0;
v0x6000032f73c0_0 .var "axi_rlast", 0 0;
v0x6000032f7450_0 .net "axi_rready", 0 0, L_0x600002badea0;  1 drivers
v0x6000032f74e0_0 .var "axi_rvalid", 0 0;
v0x6000032f7570_0 .net "axi_wdata", 255 0, L_0x600002badb90;  1 drivers
v0x6000032f7600_0 .net "axi_wlast", 0 0, L_0x600002badc00;  1 drivers
v0x6000032f7690_0 .var "axi_wready", 0 0;
v0x6000032f7720_0 .net "axi_wvalid", 0 0, L_0x600002badc70;  1 drivers
v0x6000032f77b0_0 .var "clk", 0 0;
v0x6000032f7840_0 .var/i "errors", 31 0;
v0x6000032f78d0_0 .var/s "expected", 31 0;
v0x6000032f7960_0 .var "global_sync_in", 0 0;
v0x6000032f79f0_0 .var/i "i", 31 0;
v0x6000032f7a80_0 .var "noc_rx_addr", 19 0;
v0x6000032f7b10_0 .var "noc_rx_data", 255 0;
v0x6000032f7ba0_0 .var "noc_rx_is_instr", 0 0;
v0x6000032f7c30_0 .net "noc_rx_ready", 0 0, L_0x6000031bee40;  1 drivers
v0x6000032f7cc0_0 .var "noc_rx_valid", 0 0;
L_0x12008a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000032f7d50_0 .net "noc_tx_addr", 19 0, L_0x12008a9f8;  1 drivers
L_0x12008a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000032f7de0_0 .net "noc_tx_data", 255 0, L_0x12008a9b0;  1 drivers
v0x6000032f7e70_0 .var "noc_tx_ready", 0 0;
L_0x12008aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000032f7f00_0 .net "noc_tx_valid", 0 0, L_0x12008aa40;  1 drivers
v0x6000032f8000_0 .var "ones_row", 255 0;
v0x6000032f8090_0 .var "rst_n", 0 0;
v0x6000032f8120_0 .var "sync_grant", 0 0;
v0x6000032f81b0_0 .net "sync_request", 0 0, L_0x600002ba9c00;  1 drivers
v0x6000032f8240_0 .net "tpc_busy", 0 0, L_0x600002ba9dc0;  1 drivers
v0x6000032f82d0_0 .net "tpc_done", 0 0, L_0x600002ba9c70;  1 drivers
v0x6000032f8360_0 .net "tpc_error", 0 0, L_0x600002ba9b90;  1 drivers
v0x6000032f83f0_0 .var "tpc_start", 0 0;
v0x6000032f8480_0 .var "tpc_start_pc", 19 0;
E_0x6000015ef8c0 .event negedge, v0x600003290090_0;
S_0x11aea9070 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x11ae9ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12b810000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x12b810040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x12b810080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12b8100c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x12b810100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x12b810140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x12b810180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x12b8101c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x12b810200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x12b810240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x12b810280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x12b8102c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x12b810300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x12b810340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x12b810380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x12b8103c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x12b810400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600002baab50 .functor BUFZ 1, v0x6000032f43f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002bad340 .functor OR 1, L_0x6000031bbca0, L_0x6000031bbe80, C4<0>, C4<0>;
L_0x600002bad3b0 .functor AND 1, L_0x600002bad2d0, L_0x600002bad340, C4<1>, C4<1>;
L_0x600002bad420 .functor BUFZ 1, v0x6000032f5440_0, C4<0>, C4<0>, C4<0>;
L_0x600002bad490 .functor BUFZ 1, v0x6000032f4f30_0, C4<0>, C4<0>, C4<0>;
L_0x600002bae060 .functor AND 1, v0x6000032f7cc0_0, L_0x6000031bee40, C4<1>, C4<1>;
L_0x600002bae0d0 .functor AND 1, L_0x600002bae060, L_0x6000031beee0, C4<1>, C4<1>;
v0x6000032f2370_0 .net *"_ivl_24", 19 0, L_0x6000031bb5c0;  1 drivers
L_0x12008a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000032f2400_0 .net *"_ivl_27", 3 0, L_0x12008a530;  1 drivers
v0x6000032f2490_0 .net *"_ivl_28", 19 0, L_0x6000031bb660;  1 drivers
L_0x12008a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000032f2520_0 .net *"_ivl_31", 14 0, L_0x12008a578;  1 drivers
L_0x12008a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000032f25b0_0 .net/2u *"_ivl_34", 2 0, L_0x12008a5c0;  1 drivers
v0x6000032f2640_0 .net *"_ivl_38", 19 0, L_0x6000031bb840;  1 drivers
L_0x12008a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000032f26d0_0 .net *"_ivl_41", 3 0, L_0x12008a608;  1 drivers
v0x6000032f2760_0 .net *"_ivl_42", 19 0, L_0x6000031bb8e0;  1 drivers
L_0x12008a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000032f27f0_0 .net *"_ivl_45", 3 0, L_0x12008a650;  1 drivers
L_0x12008a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000032f2880_0 .net/2u *"_ivl_48", 2 0, L_0x12008a698;  1 drivers
v0x6000032f2910_0 .net *"_ivl_52", 19 0, L_0x6000031bbac0;  1 drivers
L_0x12008a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000032f29a0_0 .net *"_ivl_55", 3 0, L_0x12008a6e0;  1 drivers
v0x6000032f2a30_0 .net *"_ivl_56", 19 0, L_0x6000031bbb60;  1 drivers
L_0x12008a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000032f2ac0_0 .net *"_ivl_59", 3 0, L_0x12008a728;  1 drivers
L_0x12008a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000032f2b50_0 .net *"_ivl_63", 127 0, L_0x12008a770;  1 drivers
v0x6000032f2be0_0 .net *"_ivl_65", 127 0, L_0x6000031bbd40;  1 drivers
L_0x12008a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000032f2c70_0 .net/2u *"_ivl_68", 2 0, L_0x12008a7b8;  1 drivers
v0x6000032f2d00_0 .net *"_ivl_70", 0 0, L_0x6000031bbca0;  1 drivers
L_0x12008a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000032f2d90_0 .net/2u *"_ivl_72", 2 0, L_0x12008a800;  1 drivers
v0x6000032f2e20_0 .net *"_ivl_74", 0 0, L_0x6000031bbe80;  1 drivers
v0x6000032f2eb0_0 .net *"_ivl_77", 0 0, L_0x600002bad340;  1 drivers
v0x6000032f2f40_0 .net *"_ivl_87", 0 0, L_0x600002bae060;  1 drivers
v0x6000032f2fd0_0 .net *"_ivl_89", 0 0, L_0x6000031beee0;  1 drivers
v0x6000032f3060_0 .var "act_data_d", 31 0;
v0x6000032f30f0_0 .var "act_valid_d", 0 0;
v0x6000032f3180_0 .var "act_valid_d2", 0 0;
v0x6000032f3210_0 .net "axi_araddr", 39 0, L_0x600002badce0;  alias, 1 drivers
v0x6000032f32a0_0 .net "axi_arlen", 7 0, L_0x600002badd50;  alias, 1 drivers
v0x6000032f3330_0 .net "axi_arready", 0 0, v0x6000032f6e20_0;  1 drivers
v0x6000032f33c0_0 .net "axi_arvalid", 0 0, L_0x600002bade30;  alias, 1 drivers
v0x6000032f3450_0 .net "axi_awaddr", 39 0, L_0x600002bada40;  alias, 1 drivers
v0x6000032f34e0_0 .net "axi_awlen", 7 0, L_0x600002badab0;  alias, 1 drivers
v0x6000032f3570_0 .net "axi_awready", 0 0, v0x6000032f7060_0;  1 drivers
v0x6000032f3600_0 .net "axi_awvalid", 0 0, L_0x600002badb20;  alias, 1 drivers
v0x6000032f3690_0 .net "axi_bready", 0 0, L_0x12008a968;  alias, 1 drivers
v0x6000032f3720_0 .net "axi_bresp", 1 0, v0x6000032f7210_0;  1 drivers
v0x6000032f37b0_0 .net "axi_bvalid", 0 0, v0x6000032f72a0_0;  1 drivers
v0x6000032f3840_0 .net "axi_rdata", 255 0, v0x6000032f7330_0;  1 drivers
v0x6000032f38d0_0 .net "axi_rlast", 0 0, v0x6000032f73c0_0;  1 drivers
v0x6000032f3960_0 .net "axi_rready", 0 0, L_0x600002badea0;  alias, 1 drivers
v0x6000032f39f0_0 .net "axi_rvalid", 0 0, v0x6000032f74e0_0;  1 drivers
v0x6000032f3a80_0 .net "axi_wdata", 255 0, L_0x600002badb90;  alias, 1 drivers
v0x6000032f3b10_0 .net "axi_wlast", 0 0, L_0x600002badc00;  alias, 1 drivers
v0x6000032f3ba0_0 .net "axi_wready", 0 0, v0x6000032f7690_0;  1 drivers
v0x6000032f3c30_0 .net "axi_wvalid", 0 0, L_0x600002badc70;  alias, 1 drivers
v0x6000032f3cc0_0 .net "clk", 0 0, v0x6000032f77b0_0;  1 drivers
v0x6000032f3d50_0 .net "dma_lcp_done", 0 0, L_0x600002bad810;  1 drivers
v0x6000032f3de0_0 .net "dma_lcp_ready", 0 0, L_0x6000031bdf40;  1 drivers
v0x6000032f3e70_0 .net "dma_sram_addr", 19 0, v0x600003290e10_0;  1 drivers
v0x6000032f3f00_0 .net "dma_sram_rdata", 255 0, L_0x600002badff0;  1 drivers
v0x6000032f4000_0 .net "dma_sram_re", 0 0, L_0x600002bad9d0;  1 drivers
v0x6000032f4090_0 .net "dma_sram_ready", 0 0, L_0x6000031beda0;  1 drivers
v0x6000032f4120_0 .net "dma_sram_wdata", 255 0, L_0x600002bad8f0;  1 drivers
v0x6000032f41b0_0 .net "dma_sram_we", 0 0, L_0x600002bad960;  1 drivers
v0x6000032f4240_0 .net "global_sync_in", 0 0, v0x6000032f7960_0;  1 drivers
v0x6000032f42d0 .array "instr_mem", 4095 0, 127 0;
v0x6000032f4360_0 .var "instr_rdata_reg", 127 0;
v0x6000032f43f0_0 .var "instr_valid_reg", 0 0;
v0x6000032f4480_0 .net "lcp_dma_cmd", 127 0, v0x600003292910_0;  1 drivers
v0x6000032f4510_0 .net "lcp_dma_valid", 0 0, L_0x600002ba9ea0;  1 drivers
v0x6000032f45a0_0 .net "lcp_imem_addr", 19 0, L_0x600002baa920;  1 drivers
v0x6000032f4630_0 .net "lcp_imem_data", 127 0, v0x6000032f4360_0;  1 drivers
v0x6000032f46c0_0 .net "lcp_imem_re", 0 0, L_0x600002baa990;  1 drivers
v0x6000032f4750_0 .net "lcp_imem_valid", 0 0, L_0x600002baab50;  1 drivers
v0x6000032f47e0_0 .net "lcp_mxu_cmd", 127 0, v0x600003293600_0;  1 drivers
v0x6000032f4870_0 .net "lcp_mxu_valid", 0 0, L_0x600002baa140;  1 drivers
v0x6000032f4900_0 .net "lcp_vpu_cmd", 127 0, v0x600003294240_0;  1 drivers
v0x6000032f4990_0 .net "lcp_vpu_valid", 0 0, L_0x600002ba9f80;  1 drivers
v0x6000032f4a20_0 .net "mxu_a_addr", 19 0, L_0x6000031bb980;  1 drivers
v0x6000032f4ab0_0 .net "mxu_a_rdata", 255 0, L_0x600002badf10;  1 drivers
v0x6000032f4b40_0 .net "mxu_a_re", 0 0, L_0x6000031bba20;  1 drivers
v0x6000032f4bd0_0 .net "mxu_a_ready", 0 0, L_0x6000031bec60;  1 drivers
v0x6000032f4c60_0 .net "mxu_cfg_k", 15 0, L_0x6000031b5900;  1 drivers
v0x6000032f4cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000031b57c0;  1 drivers
v0x6000032f4d80_0 .net "mxu_cfg_n", 15 0, L_0x6000031b5860;  1 drivers
v0x6000032f4e10_0 .var "mxu_col_cnt", 4 0;
v0x6000032f4ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000032f4f30_0 .var "mxu_done_reg", 0 0;
v0x6000032f4fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000031b55e0;  1 drivers
v0x6000032f5050_0 .net "mxu_lcp_done", 0 0, L_0x600002bad490;  1 drivers
v0x6000032f50e0_0 .net "mxu_lcp_ready", 0 0, L_0x600002bad420;  1 drivers
v0x6000032f5170_0 .net "mxu_o_addr", 19 0, L_0x6000031bbc00;  1 drivers
v0x6000032f5200_0 .net "mxu_o_ready", 0 0, L_0x6000031bed00;  1 drivers
v0x6000032f5290_0 .net "mxu_o_wdata", 255 0, L_0x6000031bbde0;  1 drivers
v0x6000032f5320_0 .net "mxu_o_we", 0 0, L_0x600002bad3b0;  1 drivers
v0x6000032f53b0_0 .var "mxu_out_cnt", 15 0;
v0x6000032f5440_0 .var "mxu_ready_reg", 0 0;
v0x6000032f54d0_0 .net "mxu_src0_addr", 15 0, L_0x6000031b5680;  1 drivers
v0x6000032f5560_0 .net "mxu_src1_addr", 15 0, L_0x6000031b5720;  1 drivers
v0x6000032f55f0_0 .var "mxu_start_array", 0 0;
v0x6000032f5680_0 .var "mxu_start_array_d", 0 0;
v0x6000032f5710_0 .var "mxu_state", 2 0;
v0x6000032f57a0_0 .net "mxu_subop", 7 0, L_0x6000031b5540;  1 drivers
v0x6000032f5830_0 .net "mxu_w_addr", 19 0, L_0x6000031bb700;  1 drivers
v0x6000032f58c0_0 .net "mxu_w_rdata", 255 0, v0x60000328f8d0_0;  1 drivers
v0x6000032f5950_0 .net "mxu_w_re", 0 0, L_0x6000031bb7a0;  1 drivers
v0x6000032f59e0_0 .net "mxu_w_ready", 0 0, L_0x6000031beb20;  1 drivers
v0x6000032f5a70_0 .net "noc_data_write", 0 0, L_0x600002bae0d0;  1 drivers
v0x6000032f5b00_0 .net "noc_rx_addr", 19 0, v0x6000032f7a80_0;  1 drivers
v0x6000032f5b90_0 .net "noc_rx_data", 255 0, v0x6000032f7b10_0;  1 drivers
v0x6000032f5c20_0 .net "noc_rx_is_instr", 0 0, v0x6000032f7ba0_0;  1 drivers
v0x6000032f5cb0_0 .net "noc_rx_ready", 0 0, L_0x6000031bee40;  alias, 1 drivers
v0x6000032f5d40_0 .net "noc_rx_valid", 0 0, v0x6000032f7cc0_0;  1 drivers
v0x6000032f5dd0_0 .net "noc_tx_addr", 19 0, L_0x12008a9f8;  alias, 1 drivers
v0x6000032f5e60_0 .net "noc_tx_data", 255 0, L_0x12008a9b0;  alias, 1 drivers
v0x6000032f5ef0_0 .net "noc_tx_ready", 0 0, v0x6000032f7e70_0;  1 drivers
v0x6000032f5f80_0 .net "noc_tx_valid", 0 0, L_0x12008aa40;  alias, 1 drivers
v0x6000032f6010_0 .net "rst_n", 0 0, v0x6000032f8090_0;  1 drivers
v0x6000032f60a0_0 .net "sync_grant", 0 0, v0x6000032f8120_0;  1 drivers
v0x6000032f6130_0 .net "sync_request", 0 0, L_0x600002ba9c00;  alias, 1 drivers
v0x6000032f61c0_0 .net "systolic_busy", 0 0, L_0x600002bad1f0;  1 drivers
v0x6000032f6250_0 .net "systolic_done", 0 0, L_0x6000031bb0c0;  1 drivers
v0x6000032f62e0_0 .net "systolic_result", 127 0, L_0x6000031bac60;  1 drivers
v0x6000032f6370_0 .net "systolic_result_valid", 0 0, L_0x600002bad2d0;  1 drivers
v0x6000032f6400_0 .net "tpc_busy", 0 0, L_0x600002ba9dc0;  alias, 1 drivers
v0x6000032f6490_0 .net "tpc_done", 0 0, L_0x600002ba9c70;  alias, 1 drivers
v0x6000032f6520_0 .net "tpc_error", 0 0, L_0x600002ba9b90;  alias, 1 drivers
v0x6000032f65b0_0 .net "tpc_start", 0 0, v0x6000032f83f0_0;  1 drivers
v0x6000032f6640_0 .net "tpc_start_pc", 19 0, v0x6000032f8480_0;  1 drivers
v0x6000032f66d0_0 .net "vpu_lcp_done", 0 0, L_0x600002bad5e0;  1 drivers
v0x6000032f6760_0 .net "vpu_lcp_ready", 0 0, L_0x6000031bda40;  1 drivers
v0x6000032f67f0_0 .net "vpu_sram_addr", 19 0, v0x6000032f1710_0;  1 drivers
v0x6000032f6880_0 .net "vpu_sram_rdata", 255 0, L_0x600002badf80;  1 drivers
v0x6000032f6910_0 .net "vpu_sram_re", 0 0, L_0x600002bad7a0;  1 drivers
v0x6000032f69a0_0 .net "vpu_sram_ready", 0 0, L_0x6000031bebc0;  1 drivers
v0x6000032f6a30_0 .net "vpu_sram_wdata", 255 0, L_0x600002bad6c0;  1 drivers
v0x6000032f6ac0_0 .net "vpu_sram_we", 0 0, L_0x600002bad730;  1 drivers
v0x6000032f6b50_0 .var "weight_load_col_d", 1 0;
v0x6000032f6be0_0 .var "weight_load_en_d", 0 0;
L_0x6000031b5540 .part v0x600003293600_0, 112, 8;
L_0x6000031b55e0 .part v0x600003293600_0, 96, 16;
L_0x6000031b5680 .part v0x600003293600_0, 80, 16;
L_0x6000031b5720 .part v0x600003293600_0, 64, 16;
L_0x6000031b57c0 .part v0x600003293600_0, 48, 16;
L_0x6000031b5860 .part v0x600003293600_0, 32, 16;
L_0x6000031b5900 .part v0x600003293600_0, 16, 16;
L_0x6000031bb520 .part v0x60000328f8d0_0, 0, 32;
L_0x6000031bb5c0 .concat [ 16 4 0 0], L_0x6000031b5720, L_0x12008a530;
L_0x6000031bb660 .concat [ 5 15 0 0], v0x6000032f4e10_0, L_0x12008a578;
L_0x6000031bb700 .arith/sum 20, L_0x6000031bb5c0, L_0x6000031bb660;
L_0x6000031bb7a0 .cmp/eq 3, v0x6000032f5710_0, L_0x12008a5c0;
L_0x6000031bb840 .concat [ 16 4 0 0], L_0x6000031b5680, L_0x12008a608;
L_0x6000031bb8e0 .concat [ 16 4 0 0], v0x6000032f4ea0_0, L_0x12008a650;
L_0x6000031bb980 .arith/sum 20, L_0x6000031bb840, L_0x6000031bb8e0;
L_0x6000031bba20 .cmp/eq 3, v0x6000032f5710_0, L_0x12008a698;
L_0x6000031bbac0 .concat [ 16 4 0 0], L_0x6000031b55e0, L_0x12008a6e0;
L_0x6000031bbb60 .concat [ 16 4 0 0], v0x6000032f53b0_0, L_0x12008a728;
L_0x6000031bbc00 .arith/sum 20, L_0x6000031bbac0, L_0x6000031bbb60;
L_0x6000031bbd40 .part L_0x6000031bac60, 0, 128;
L_0x6000031bbde0 .concat [ 128 128 0 0], L_0x6000031bbd40, L_0x12008a770;
L_0x6000031bbca0 .cmp/eq 3, v0x6000032f5710_0, L_0x12008a7b8;
L_0x6000031bbe80 .cmp/eq 3, v0x6000032f5710_0, L_0x12008a800;
L_0x6000031bee40 .reduce/nor L_0x600002ba9dc0;
L_0x6000031beee0 .reduce/nor v0x6000032f7ba0_0;
S_0x11ae6bde0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x11aea9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12b822600 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x12b822640 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x12b822680 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x12b8226c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x12b822700 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x12b822740 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x12b822780 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x12b8227c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x12b822800 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x12b822840 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x12b822880 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x12b8228c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x12b822900 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x12b822940 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x12b822980 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x12b8229c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x12b822a00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x12b822a40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x12b822a80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x12b822ac0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x12b822b00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600002bad810 .functor BUFZ 1, v0x600003290510_0, C4<0>, C4<0>, C4<0>;
L_0x600002bad8f0 .functor BUFZ 256, v0x600003291170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002bad960 .functor BUFZ 1, v0x600003291290_0, C4<0>, C4<0>, C4<0>;
L_0x600002bad9d0 .functor BUFZ 1, v0x600003290fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600002bada40 .functor BUFZ 40, v0x6000032af450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002badab0 .functor BUFZ 8, v0x6000032af570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002badb20 .functor BUFZ 1, v0x6000032af720_0, C4<0>, C4<0>, C4<0>;
L_0x600002badb90 .functor BUFZ 256, v0x6000032afcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002badc00 .functor BUFZ 1, v0x6000032afde0_0, C4<0>, C4<0>, C4<0>;
L_0x600002badc70 .functor BUFZ 1, v0x6000032a86c0_0, C4<0>, C4<0>, C4<0>;
L_0x600002badce0 .functor BUFZ 40, v0x6000032af060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002badd50 .functor BUFZ 8, v0x6000032af180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002bade30 .functor BUFZ 1, v0x6000032af330_0, C4<0>, C4<0>, C4<0>;
L_0x600002badea0 .functor BUFZ 1, v0x6000032afb10_0, C4<0>, C4<0>, C4<0>;
L_0x12008a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000032aef40_0 .net/2u *"_ivl_14", 3 0, L_0x12008a920;  1 drivers
v0x6000032aefd0_0 .net "axi_araddr", 39 0, L_0x600002badce0;  alias, 1 drivers
v0x6000032af060_0 .var "axi_araddr_reg", 39 0;
v0x6000032af0f0_0 .net "axi_arlen", 7 0, L_0x600002badd50;  alias, 1 drivers
v0x6000032af180_0 .var "axi_arlen_reg", 7 0;
v0x6000032af210_0 .net "axi_arready", 0 0, v0x6000032f6e20_0;  alias, 1 drivers
v0x6000032af2a0_0 .net "axi_arvalid", 0 0, L_0x600002bade30;  alias, 1 drivers
v0x6000032af330_0 .var "axi_arvalid_reg", 0 0;
v0x6000032af3c0_0 .net "axi_awaddr", 39 0, L_0x600002bada40;  alias, 1 drivers
v0x6000032af450_0 .var "axi_awaddr_reg", 39 0;
v0x6000032af4e0_0 .net "axi_awlen", 7 0, L_0x600002badab0;  alias, 1 drivers
v0x6000032af570_0 .var "axi_awlen_reg", 7 0;
v0x6000032af600_0 .net "axi_awready", 0 0, v0x6000032f7060_0;  alias, 1 drivers
v0x6000032af690_0 .net "axi_awvalid", 0 0, L_0x600002badb20;  alias, 1 drivers
v0x6000032af720_0 .var "axi_awvalid_reg", 0 0;
v0x6000032af7b0_0 .net "axi_bready", 0 0, L_0x12008a968;  alias, 1 drivers
v0x6000032af840_0 .net "axi_bresp", 1 0, v0x6000032f7210_0;  alias, 1 drivers
v0x6000032af8d0_0 .net "axi_bvalid", 0 0, v0x6000032f72a0_0;  alias, 1 drivers
v0x6000032af960_0 .net "axi_rdata", 255 0, v0x6000032f7330_0;  alias, 1 drivers
v0x6000032af9f0_0 .net "axi_rlast", 0 0, v0x6000032f73c0_0;  alias, 1 drivers
v0x6000032afa80_0 .net "axi_rready", 0 0, L_0x600002badea0;  alias, 1 drivers
v0x6000032afb10_0 .var "axi_rready_reg", 0 0;
v0x6000032afba0_0 .net "axi_rvalid", 0 0, v0x6000032f74e0_0;  alias, 1 drivers
v0x6000032afc30_0 .net "axi_wdata", 255 0, L_0x600002badb90;  alias, 1 drivers
v0x6000032afcc0_0 .var "axi_wdata_reg", 255 0;
v0x6000032afd50_0 .net "axi_wlast", 0 0, L_0x600002badc00;  alias, 1 drivers
v0x6000032afde0_0 .var "axi_wlast_reg", 0 0;
v0x6000032afe70_0 .net "axi_wready", 0 0, v0x6000032f7690_0;  alias, 1 drivers
v0x6000032aff00_0 .net "axi_wvalid", 0 0, L_0x600002badc70;  alias, 1 drivers
v0x6000032a86c0_0 .var "axi_wvalid_reg", 0 0;
v0x6000032a8630_0 .net "cfg_cols", 11 0, L_0x6000031bdd60;  1 drivers
v0x600003290000_0 .net "cfg_rows", 11 0, L_0x6000031bdcc0;  1 drivers
v0x600003290090_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x600003290120_0 .net "cmd", 127 0, v0x600003292910_0;  alias, 1 drivers
v0x6000032901b0_0 .net "cmd_done", 0 0, L_0x600002bad810;  alias, 1 drivers
v0x600003290240_0 .net "cmd_ready", 0 0, L_0x6000031bdf40;  alias, 1 drivers
v0x6000032902d0_0 .net "cmd_valid", 0 0, L_0x600002ba9ea0;  alias, 1 drivers
v0x600003290360_0 .var "col_count", 11 0;
v0x6000032903f0_0 .var "cols_cfg", 11 0;
v0x600003290480_0 .var "data_buf", 255 0;
v0x600003290510_0 .var "done_reg", 0 0;
v0x6000032905a0_0 .net "ext_addr", 39 0, L_0x6000031bdb80;  1 drivers
v0x600003290630_0 .var "ext_base", 39 0;
v0x6000032906c0_0 .var "ext_ptr", 39 0;
v0x600003290750_0 .net "ext_stride", 11 0, L_0x6000031bde00;  1 drivers
v0x6000032907e0_0 .var "ext_stride_cfg", 11 0;
v0x600003290870_0 .net "int_addr", 19 0, L_0x6000031bdc20;  1 drivers
v0x600003290900_0 .var "int_base", 19 0;
v0x600003290990_0 .var "int_ptr", 19 0;
v0x600003290a20_0 .net "int_stride", 11 0, L_0x6000031bdea0;  1 drivers
v0x600003290ab0_0 .var "int_stride_cfg", 11 0;
v0x600003290b40_0 .var "op_type", 7 0;
v0x600003290bd0_0 .var "row_count", 11 0;
v0x600003290c60_0 .var "rows_cfg", 11 0;
v0x600003290cf0_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003290d80_0 .net "sram_addr", 19 0, v0x600003290e10_0;  alias, 1 drivers
v0x600003290e10_0 .var "sram_addr_reg", 19 0;
v0x600003290ea0_0 .net "sram_rdata", 255 0, L_0x600002badff0;  alias, 1 drivers
v0x600003290f30_0 .net "sram_re", 0 0, L_0x600002bad9d0;  alias, 1 drivers
v0x600003290fc0_0 .var "sram_re_reg", 0 0;
v0x600003291050_0 .net "sram_ready", 0 0, L_0x6000031beda0;  alias, 1 drivers
v0x6000032910e0_0 .net "sram_wdata", 255 0, L_0x600002bad8f0;  alias, 1 drivers
v0x600003291170_0 .var "sram_wdata_reg", 255 0;
v0x600003291200_0 .net "sram_we", 0 0, L_0x600002bad960;  alias, 1 drivers
v0x600003291290_0 .var "sram_we_reg", 0 0;
v0x600003291320_0 .var "state", 3 0;
v0x6000032913b0_0 .net "subop", 7 0, L_0x6000031bdae0;  1 drivers
E_0x6000015d0000/0 .event negedge, v0x600003290cf0_0;
E_0x6000015d0000/1 .event posedge, v0x600003290090_0;
E_0x6000015d0000 .event/or E_0x6000015d0000/0, E_0x6000015d0000/1;
L_0x6000031bdae0 .part v0x600003292910_0, 112, 8;
L_0x6000031bdb80 .part v0x600003292910_0, 72, 40;
L_0x6000031bdc20 .part v0x600003292910_0, 52, 20;
L_0x6000031bdcc0 .part v0x600003292910_0, 40, 12;
L_0x6000031bdd60 .part v0x600003292910_0, 28, 12;
L_0x6000031bde00 .part v0x600003292910_0, 16, 12;
L_0x6000031bdea0 .part v0x600003292910_0, 4, 12;
L_0x6000031bdf40 .cmp/eq 4, v0x600003291320_0, L_0x12008a920;
S_0x11ae95c40 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x11aea9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12b821200 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x12b821240 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x12b821280 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x12b8212c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x12b821300 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x12b821340 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x12b821380 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x12b8213c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x12b821400 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x12b821440 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x12b821480 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x12b8214c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x12b821500 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x12b821540 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x12b821580 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x12b8215c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x12b821600 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x12b821640 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x12b821680 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x12b8216c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x12b821700 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x12b821740 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x12b821780 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x12b8217c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x12b821800 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x12b821840 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x12b821880 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600002baac30 .functor AND 1, L_0x6000031b4b40, L_0x6000031b4c80, C4<1>, C4<1>;
L_0x600002baa8b0 .functor AND 1, L_0x600002baac30, L_0x6000031b4820, C4<1>, C4<1>;
L_0x600002baa920 .functor BUFZ 20, v0x600003292f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600002baa990 .functor BUFZ 1, v0x6000032930f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002baa140 .functor BUFZ 1, v0x600003293840_0, C4<0>, C4<0>, C4<0>;
L_0x600002ba9f80 .functor BUFZ 1, v0x600003294480_0, C4<0>, C4<0>, C4<0>;
L_0x600002ba9ea0 .functor BUFZ 1, v0x600003292b50_0, C4<0>, C4<0>, C4<0>;
L_0x600002ba9d50 .functor AND 1, L_0x6000031b52c0, L_0x6000031b5360, C4<1>, C4<1>;
L_0x600002ba9dc0 .functor AND 1, L_0x600002ba9d50, L_0x6000031b5400, C4<1>, C4<1>;
L_0x600002ba9c70 .functor BUFZ 1, v0x600003292c70_0, C4<0>, C4<0>, C4<0>;
L_0x600002ba9b90 .functor BUFZ 1, v0x600003292d90_0, C4<0>, C4<0>, C4<0>;
L_0x600002ba9c00 .functor BUFZ 1, v0x600003294090_0, C4<0>, C4<0>, C4<0>;
L_0x120088010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000032914d0_0 .net *"_ivl_11", 23 0, L_0x120088010;  1 drivers
L_0x120088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003291560_0 .net/2u *"_ivl_12", 31 0, L_0x120088058;  1 drivers
v0x6000032915f0_0 .net *"_ivl_14", 0 0, L_0x6000031b4b40;  1 drivers
v0x600003291680_0 .net *"_ivl_16", 31 0, L_0x6000031b4be0;  1 drivers
L_0x1200880a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003291710_0 .net *"_ivl_19", 23 0, L_0x1200880a0;  1 drivers
L_0x1200880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000032917a0_0 .net/2u *"_ivl_20", 31 0, L_0x1200880e8;  1 drivers
v0x600003291830_0 .net *"_ivl_22", 0 0, L_0x6000031b4c80;  1 drivers
v0x6000032918c0_0 .net *"_ivl_25", 0 0, L_0x600002baac30;  1 drivers
v0x600003291950_0 .net *"_ivl_26", 31 0, L_0x6000031b4d20;  1 drivers
L_0x120088130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000032919e0_0 .net *"_ivl_29", 23 0, L_0x120088130;  1 drivers
L_0x120088178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003291a70_0 .net/2u *"_ivl_30", 31 0, L_0x120088178;  1 drivers
v0x600003291b00_0 .net *"_ivl_32", 0 0, L_0x6000031b4820;  1 drivers
v0x600003291b90_0 .net *"_ivl_36", 31 0, L_0x6000031b4640;  1 drivers
L_0x1200881c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003291c20_0 .net *"_ivl_39", 23 0, L_0x1200881c0;  1 drivers
L_0x120088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003291cb0_0 .net/2u *"_ivl_40", 31 0, L_0x120088208;  1 drivers
v0x600003291d40_0 .net *"_ivl_44", 31 0, L_0x6000031b4500;  1 drivers
L_0x120088250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003291dd0_0 .net *"_ivl_47", 23 0, L_0x120088250;  1 drivers
L_0x120088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003291e60_0 .net/2u *"_ivl_48", 31 0, L_0x120088298;  1 drivers
v0x600003291ef0_0 .net *"_ivl_52", 31 0, L_0x6000031b5180;  1 drivers
L_0x1200882e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003291f80_0 .net *"_ivl_55", 23 0, L_0x1200882e0;  1 drivers
L_0x120088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003292010_0 .net/2u *"_ivl_56", 31 0, L_0x120088328;  1 drivers
L_0x120088370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000032920a0_0 .net/2u *"_ivl_76", 3 0, L_0x120088370;  1 drivers
v0x600003292130_0 .net *"_ivl_78", 0 0, L_0x6000031b52c0;  1 drivers
v0x6000032921c0_0 .net *"_ivl_8", 31 0, L_0x6000031b4aa0;  1 drivers
L_0x1200883b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600003292250_0 .net/2u *"_ivl_80", 3 0, L_0x1200883b8;  1 drivers
v0x6000032922e0_0 .net *"_ivl_82", 0 0, L_0x6000031b5360;  1 drivers
v0x600003292370_0 .net *"_ivl_85", 0 0, L_0x600002ba9d50;  1 drivers
L_0x120088400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600003292400_0 .net/2u *"_ivl_86", 3 0, L_0x120088400;  1 drivers
v0x600003292490_0 .net *"_ivl_88", 0 0, L_0x6000031b5400;  1 drivers
v0x600003292520_0 .net "all_done", 0 0, L_0x600002baa8b0;  1 drivers
v0x6000032925b0_0 .net "busy", 0 0, L_0x600002ba9dc0;  alias, 1 drivers
v0x600003292640_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x6000032926d0_0 .var "decoded_opcode", 7 0;
v0x600003292760_0 .var "decoded_subop", 7 0;
v0x6000032927f0_0 .net "dma_clear", 0 0, L_0x6000031b5220;  1 drivers
v0x600003292880_0 .net "dma_cmd", 127 0, v0x600003292910_0;  alias, 1 drivers
v0x600003292910_0 .var "dma_cmd_reg", 127 0;
v0x6000032929a0_0 .net "dma_done", 0 0, L_0x600002bad810;  alias, 1 drivers
v0x600003292a30_0 .net "dma_ready", 0 0, L_0x6000031bdf40;  alias, 1 drivers
v0x600003292ac0_0 .net "dma_valid", 0 0, L_0x600002ba9ea0;  alias, 1 drivers
v0x600003292b50_0 .var "dma_valid_reg", 0 0;
v0x600003292be0_0 .net "done", 0 0, L_0x600002ba9c70;  alias, 1 drivers
v0x600003292c70_0 .var "done_reg", 0 0;
v0x600003292d00_0 .net "error", 0 0, L_0x600002ba9b90;  alias, 1 drivers
v0x600003292d90_0 .var "error_reg", 0 0;
v0x600003292e20_0 .net "global_sync_in", 0 0, v0x6000032f7960_0;  alias, 1 drivers
v0x600003292eb0_0 .net "imem_addr", 19 0, L_0x600002baa920;  alias, 1 drivers
v0x600003292f40_0 .var "imem_addr_reg", 19 0;
v0x600003292fd0_0 .net "imem_data", 127 0, v0x6000032f4360_0;  alias, 1 drivers
v0x600003293060_0 .net "imem_re", 0 0, L_0x600002baa990;  alias, 1 drivers
v0x6000032930f0_0 .var "imem_re_reg", 0 0;
v0x600003293180_0 .net "imem_valid", 0 0, L_0x600002baab50;  alias, 1 drivers
v0x600003293210_0 .var "instr_reg", 127 0;
v0x6000032932a0_0 .net "loop_count", 15 0, L_0x6000031b4960;  1 drivers
v0x600003293330 .array "loop_counter", 3 0, 15 0;
v0x6000032933c0_0 .var "loop_sp", 1 0;
v0x600003293450 .array "loop_start_addr", 3 0, 19 0;
v0x6000032934e0_0 .net "mxu_clear", 0 0, L_0x6000031b45a0;  1 drivers
v0x600003293570_0 .net "mxu_cmd", 127 0, v0x600003293600_0;  alias, 1 drivers
v0x600003293600_0 .var "mxu_cmd_reg", 127 0;
v0x600003293690_0 .net "mxu_done", 0 0, L_0x600002bad490;  alias, 1 drivers
v0x600003293720_0 .net "mxu_ready", 0 0, L_0x600002bad420;  alias, 1 drivers
v0x6000032937b0_0 .net "mxu_valid", 0 0, L_0x600002baa140;  alias, 1 drivers
v0x600003293840_0 .var "mxu_valid_reg", 0 0;
v0x6000032938d0_0 .net "opcode", 7 0, L_0x6000031b4f00;  1 drivers
v0x600003293960_0 .var "pc", 19 0;
v0x6000032939f0_0 .var "pending_dma", 7 0;
v0x600003293a80_0 .var "pending_mxu", 7 0;
v0x600003293b10_0 .var "pending_vpu", 7 0;
v0x600003293ba0_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003293c30_0 .net "start", 0 0, v0x6000032f83f0_0;  alias, 1 drivers
v0x600003293cc0_0 .net "start_pc", 19 0, v0x6000032f8480_0;  alias, 1 drivers
v0x600003293d50_0 .var "state", 3 0;
v0x600003293de0_0 .net "subop", 7 0, L_0x6000031b5040;  1 drivers
v0x600003293e70_0 .net "sync_grant", 0 0, v0x6000032f8120_0;  alias, 1 drivers
v0x600003293f00_0 .net "sync_mask", 7 0, L_0x6000031b4a00;  1 drivers
v0x600003294000_0 .net "sync_request", 0 0, L_0x600002ba9c00;  alias, 1 drivers
v0x600003294090_0 .var "sync_request_reg", 0 0;
v0x600003294120_0 .net "vpu_clear", 0 0, L_0x6000031b50e0;  1 drivers
v0x6000032941b0_0 .net "vpu_cmd", 127 0, v0x600003294240_0;  alias, 1 drivers
v0x600003294240_0 .var "vpu_cmd_reg", 127 0;
v0x6000032942d0_0 .net "vpu_done", 0 0, L_0x600002bad5e0;  alias, 1 drivers
v0x600003294360_0 .net "vpu_ready", 0 0, L_0x6000031bda40;  alias, 1 drivers
v0x6000032943f0_0 .net "vpu_valid", 0 0, L_0x600002ba9f80;  alias, 1 drivers
v0x600003294480_0 .var "vpu_valid_reg", 0 0;
L_0x6000031b4f00 .part v0x6000032f4360_0, 120, 8;
L_0x6000031b5040 .part v0x6000032f4360_0, 112, 8;
L_0x6000031b4960 .part v0x6000032f4360_0, 32, 16;
L_0x6000031b4a00 .part v0x6000032f4360_0, 104, 8;
L_0x6000031b4aa0 .concat [ 8 24 0 0], v0x600003293a80_0, L_0x120088010;
L_0x6000031b4b40 .cmp/eq 32, L_0x6000031b4aa0, L_0x120088058;
L_0x6000031b4be0 .concat [ 8 24 0 0], v0x600003293b10_0, L_0x1200880a0;
L_0x6000031b4c80 .cmp/eq 32, L_0x6000031b4be0, L_0x1200880e8;
L_0x6000031b4d20 .concat [ 8 24 0 0], v0x6000032939f0_0, L_0x120088130;
L_0x6000031b4820 .cmp/eq 32, L_0x6000031b4d20, L_0x120088178;
L_0x6000031b4640 .concat [ 8 24 0 0], v0x600003293a80_0, L_0x1200881c0;
L_0x6000031b45a0 .cmp/eq 32, L_0x6000031b4640, L_0x120088208;
L_0x6000031b4500 .concat [ 8 24 0 0], v0x600003293b10_0, L_0x120088250;
L_0x6000031b50e0 .cmp/eq 32, L_0x6000031b4500, L_0x120088298;
L_0x6000031b5180 .concat [ 8 24 0 0], v0x6000032939f0_0, L_0x1200882e0;
L_0x6000031b5220 .cmp/eq 32, L_0x6000031b5180, L_0x120088328;
L_0x6000031b52c0 .cmp/ne 4, v0x600003293d50_0, L_0x120088370;
L_0x6000031b5360 .cmp/ne 4, v0x600003293d50_0, L_0x1200883b8;
L_0x6000031b5400 .cmp/ne 4, v0x600003293d50_0, L_0x120088400;
S_0x11ae6b9a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x11ae95c40;
 .timescale 0 0;
v0x600003291440_0 .var/i "i", 31 0;
S_0x11ae6b560 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x11aea9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x11ae913f0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x11ae91430 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x11ae91470 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x11ae914b0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x11ae914f0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x11ae91530 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x11ae91570 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x11ae915b0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600002bacfc0 .functor OR 1, L_0x6000031bad00, L_0x6000031bada0, C4<0>, C4<0>;
L_0x600002bad030 .functor AND 1, L_0x6000031bae40, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002bad0a0 .functor AND 1, L_0x600002bad030, L_0x6000031baee0, C4<1>, C4<1>;
L_0x600002bad110 .functor OR 1, L_0x600002bacfc0, L_0x600002bad0a0, C4<0>, C4<0>;
L_0x600002bad180 .functor BUFZ 1, L_0x600002bad110, C4<0>, C4<0>, C4<0>;
L_0x600002bad1f0 .functor AND 1, L_0x6000031baf80, L_0x6000031bb020, C4<1>, C4<1>;
L_0x600002bad260 .functor AND 1, L_0x6000031bb200, L_0x6000031bb2a0, C4<1>, C4<1>;
L_0x600002bad2d0 .functor AND 1, L_0x600002bad260, L_0x6000031bb480, C4<1>, C4<1>;
v0x60000328ad00_0 .net *"_ivl_101", 0 0, L_0x6000031bb480;  1 drivers
L_0x12008a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000328ad90_0 .net/2u *"_ivl_37", 2 0, L_0x12008a188;  1 drivers
v0x60000328ae20_0 .net *"_ivl_39", 0 0, L_0x6000031bad00;  1 drivers
L_0x12008a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000328aeb0_0 .net/2u *"_ivl_41", 2 0, L_0x12008a1d0;  1 drivers
v0x60000328af40_0 .net *"_ivl_43", 0 0, L_0x6000031bada0;  1 drivers
v0x60000328afd0_0 .net *"_ivl_46", 0 0, L_0x600002bacfc0;  1 drivers
L_0x12008a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000328b060_0 .net/2u *"_ivl_47", 2 0, L_0x12008a218;  1 drivers
v0x60000328b0f0_0 .net *"_ivl_49", 0 0, L_0x6000031bae40;  1 drivers
v0x60000328b180_0 .net *"_ivl_52", 0 0, L_0x600002bad030;  1 drivers
v0x60000328b210_0 .net *"_ivl_54", 0 0, L_0x6000031baee0;  1 drivers
v0x60000328b2a0_0 .net *"_ivl_56", 0 0, L_0x600002bad0a0;  1 drivers
L_0x12008a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000328b330_0 .net/2u *"_ivl_61", 2 0, L_0x12008a260;  1 drivers
v0x60000328b3c0_0 .net *"_ivl_63", 0 0, L_0x6000031baf80;  1 drivers
L_0x12008a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000328b450_0 .net/2u *"_ivl_65", 2 0, L_0x12008a2a8;  1 drivers
v0x60000328b4e0_0 .net *"_ivl_67", 0 0, L_0x6000031bb020;  1 drivers
L_0x12008a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000328b570_0 .net/2u *"_ivl_71", 2 0, L_0x12008a2f0;  1 drivers
L_0x12008a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000328b600_0 .net/2u *"_ivl_75", 2 0, L_0x12008a338;  1 drivers
L_0x12008a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000328b690_0 .net/2u *"_ivl_81", 2 0, L_0x12008a3c8;  1 drivers
v0x60000328b720_0 .net *"_ivl_83", 0 0, L_0x6000031bb200;  1 drivers
v0x60000328b7b0_0 .net *"_ivl_85", 0 0, L_0x6000031bb2a0;  1 drivers
v0x60000328b840_0 .net *"_ivl_88", 0 0, L_0x600002bad260;  1 drivers
v0x60000328b8d0_0 .net *"_ivl_89", 31 0, L_0x6000031bb340;  1 drivers
L_0x12008a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000328b960_0 .net *"_ivl_92", 15 0, L_0x12008a410;  1 drivers
L_0x12008aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000328b9f0_0 .net *"_ivl_93", 31 0, L_0x12008aa88;  1 drivers
L_0x12008a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000328ba80_0 .net/2u *"_ivl_97", 31 0, L_0x12008a458;  1 drivers
v0x60000328bb10_0 .net *"_ivl_99", 31 0, L_0x6000031bb3e0;  1 drivers
v0x60000328bba0_0 .net "act_data", 31 0, v0x6000032f3060_0;  1 drivers
v0x60000328bc30 .array "act_h", 19 0;
v0x60000328bc30_0 .net v0x60000328bc30 0, 7 0, L_0x600002ba9a40; 1 drivers
v0x60000328bc30_1 .net v0x60000328bc30 1, 7 0, v0x6000032955f0_0; 1 drivers
v0x60000328bc30_2 .net v0x60000328bc30 2, 7 0, v0x600003296b50_0; 1 drivers
v0x60000328bc30_3 .net v0x60000328bc30 3, 7 0, v0x600003298120_0; 1 drivers
v0x60000328bc30_4 .net v0x60000328bc30 4, 7 0, v0x600003299680_0; 1 drivers
v0x60000328bc30_5 .net v0x60000328bc30 5, 7 0, L_0x600002ba98f0; 1 drivers
v0x60000328bc30_6 .net v0x60000328bc30 6, 7 0, v0x60000329abe0_0; 1 drivers
v0x60000328bc30_7 .net v0x60000328bc30 7, 7 0, v0x60000329c1b0_0; 1 drivers
v0x60000328bc30_8 .net v0x60000328bc30 8, 7 0, v0x60000329d710_0; 1 drivers
v0x60000328bc30_9 .net v0x60000328bc30 9, 7 0, v0x60000329ec70_0; 1 drivers
v0x60000328bc30_10 .net v0x60000328bc30 10, 7 0, L_0x600002ba9960; 1 drivers
v0x60000328bc30_11 .net v0x60000328bc30 11, 7 0, v0x600003280240_0; 1 drivers
v0x60000328bc30_12 .net v0x60000328bc30 12, 7 0, v0x6000032817a0_0; 1 drivers
v0x60000328bc30_13 .net v0x60000328bc30 13, 7 0, v0x600003282d00_0; 1 drivers
v0x60000328bc30_14 .net v0x60000328bc30 14, 7 0, v0x6000032842d0_0; 1 drivers
v0x60000328bc30_15 .net v0x60000328bc30 15, 7 0, L_0x600002ba9810; 1 drivers
v0x60000328bc30_16 .net v0x60000328bc30 16, 7 0, v0x600003285830_0; 1 drivers
v0x60000328bc30_17 .net v0x60000328bc30 17, 7 0, v0x600003286d90_0; 1 drivers
v0x60000328bc30_18 .net v0x60000328bc30 18, 7 0, v0x600003288360_0; 1 drivers
v0x60000328bc30_19 .net v0x60000328bc30 19, 7 0, v0x6000032898c0_0; 1 drivers
v0x60000328bcc0_0 .net "act_ready", 0 0, L_0x6000031bb160;  1 drivers
v0x60000328bd50_0 .net "act_valid", 0 0, v0x6000032f3180_0;  1 drivers
v0x60000328bde0_0 .net "busy", 0 0, L_0x600002bad1f0;  alias, 1 drivers
v0x60000328be70_0 .net "cfg_k_tiles", 15 0, L_0x6000031b5900;  alias, 1 drivers
L_0x12008a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000328bf00_0 .net "clear_acc", 0 0, L_0x12008a4a0;  1 drivers
v0x60000328c000_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x60000328c090_0 .var "cycle_count", 15 0;
v0x60000328c120_0 .var "cycle_count_next", 15 0;
v0x600003294510_5 .array/port v0x600003294510, 5;
v0x60000328c1b0 .array "deskew_output", 3 0;
v0x60000328c1b0_0 .net v0x60000328c1b0 0, 31 0, v0x600003294510_5; 1 drivers
v0x600003294630_3 .array/port v0x600003294630, 3;
v0x60000328c1b0_1 .net v0x60000328c1b0 1, 31 0, v0x600003294630_3; 1 drivers
v0x600003294750_1 .array/port v0x600003294750, 1;
v0x60000328c1b0_2 .net v0x60000328c1b0 2, 31 0, v0x600003294750_1; 1 drivers
v0x60000328c1b0_3 .net v0x60000328c1b0 3, 31 0, L_0x600002bacd90; 1 drivers
v0x60000328c240_0 .net "done", 0 0, L_0x6000031bb0c0;  alias, 1 drivers
L_0x12008a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000328c2d0_0 .net "drain_delay", 15 0, L_0x12008a380;  1 drivers
v0x60000328c360_0 .net "pe_enable", 0 0, L_0x600002bad110;  1 drivers
v0x60000328c3f0 .array "psum_bottom", 3 0;
v0x60000328c3f0_0 .net v0x60000328c3f0 0, 31 0, L_0x600002baca80; 1 drivers
v0x60000328c3f0_1 .net v0x60000328c3f0 1, 31 0, L_0x600002bacb60; 1 drivers
v0x60000328c3f0_2 .net v0x60000328c3f0 2, 31 0, L_0x600002bacc40; 1 drivers
v0x60000328c3f0_3 .net v0x60000328c3f0 3, 31 0, L_0x600002bacd20; 1 drivers
L_0x120088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000328c480 .array "psum_v", 19 0;
v0x60000328c480_0 .net v0x60000328c480 0, 31 0, L_0x120088568; 1 drivers
L_0x1200885b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000328c480_1 .net v0x60000328c480 1, 31 0, L_0x1200885b0; 1 drivers
L_0x1200885f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000328c480_2 .net v0x60000328c480 2, 31 0, L_0x1200885f8; 1 drivers
L_0x120088640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000328c480_3 .net v0x60000328c480 3, 31 0, L_0x120088640; 1 drivers
v0x60000328c480_4 .net v0x60000328c480 4, 31 0, v0x600003295b00_0; 1 drivers
v0x60000328c480_5 .net v0x60000328c480 5, 31 0, v0x600003297060_0; 1 drivers
v0x60000328c480_6 .net v0x60000328c480 6, 31 0, v0x600003298630_0; 1 drivers
v0x60000328c480_7 .net v0x60000328c480 7, 31 0, v0x600003299b90_0; 1 drivers
v0x60000328c480_8 .net v0x60000328c480 8, 31 0, v0x60000329b0f0_0; 1 drivers
v0x60000328c480_9 .net v0x60000328c480 9, 31 0, v0x60000329c6c0_0; 1 drivers
v0x60000328c480_10 .net v0x60000328c480 10, 31 0, v0x60000329dc20_0; 1 drivers
v0x60000328c480_11 .net v0x60000328c480 11, 31 0, v0x60000329f180_0; 1 drivers
v0x60000328c480_12 .net v0x60000328c480 12, 31 0, v0x600003280750_0; 1 drivers
v0x60000328c480_13 .net v0x60000328c480 13, 31 0, v0x600003281cb0_0; 1 drivers
v0x60000328c480_14 .net v0x60000328c480 14, 31 0, v0x600003283210_0; 1 drivers
v0x60000328c480_15 .net v0x60000328c480 15, 31 0, v0x6000032847e0_0; 1 drivers
v0x60000328c480_16 .net v0x60000328c480 16, 31 0, v0x600003285d40_0; 1 drivers
v0x60000328c480_17 .net v0x60000328c480 17, 31 0, v0x6000032872a0_0; 1 drivers
v0x60000328c480_18 .net v0x60000328c480 18, 31 0, v0x600003288870_0; 1 drivers
v0x60000328c480_19 .net v0x60000328c480 19, 31 0, v0x600003289dd0_0; 1 drivers
v0x60000328c510_0 .net "result_data", 127 0, L_0x6000031bac60;  alias, 1 drivers
L_0x12008a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000328c5a0_0 .net "result_ready", 0 0, L_0x12008a4e8;  1 drivers
v0x60000328c630_0 .net "result_valid", 0 0, L_0x600002bad2d0;  alias, 1 drivers
v0x60000328c6c0_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x60000328c750_0 .net "skew_enable", 0 0, L_0x600002bad180;  1 drivers
v0x60000328c7e0 .array "skew_input", 3 0;
v0x60000328c7e0_0 .net v0x60000328c7e0 0, 7 0, L_0x6000031b5a40; 1 drivers
v0x60000328c7e0_1 .net v0x60000328c7e0 1, 7 0, L_0x6000031b5b80; 1 drivers
v0x60000328c7e0_2 .net v0x60000328c7e0 2, 7 0, L_0x6000031b5cc0; 1 drivers
v0x60000328c7e0_3 .net v0x60000328c7e0 3, 7 0, L_0x6000031b5e00; 1 drivers
v0x60000328c870 .array "skew_output", 3 0;
v0x60000328c870_0 .net v0x60000328c870 0, 7 0, v0x600003294870_0; 1 drivers
v0x60000328c870_1 .net v0x60000328c870 1, 7 0, v0x600003294b40_0; 1 drivers
v0x60000328c870_2 .net v0x60000328c870 2, 7 0, v0x600003294e10_0; 1 drivers
v0x60000328c870_3 .net v0x60000328c870 3, 7 0, v0x6000032950e0_0; 1 drivers
v0x60000328c900_0 .net "start", 0 0, v0x6000032f5680_0;  1 drivers
v0x60000328c990_0 .var "state", 2 0;
v0x60000328ca20_0 .var "state_next", 2 0;
v0x60000328cab0_0 .net "weight_load_col", 1 0, v0x6000032f6b50_0;  1 drivers
v0x60000328cb40_0 .net "weight_load_data", 31 0, L_0x6000031bb520;  1 drivers
v0x60000328cbd0_0 .net "weight_load_en", 0 0, v0x6000032f6be0_0;  1 drivers
E_0x6000015d0900/0 .event anyedge, v0x60000328c990_0, v0x60000328c090_0, v0x60000328c900_0, v0x60000328cbd0_0;
E_0x6000015d0900/1 .event anyedge, v0x60000328be70_0, v0x60000328c2d0_0;
E_0x6000015d0900 .event/or E_0x6000015d0900/0, E_0x6000015d0900/1;
L_0x6000031b59a0 .part v0x6000032f3060_0, 0, 8;
L_0x120088448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000031b5a40 .functor MUXZ 8, L_0x120088448, L_0x6000031b59a0, v0x6000032f3180_0, C4<>;
L_0x6000031b5ae0 .part v0x6000032f3060_0, 8, 8;
L_0x120088490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000031b5b80 .functor MUXZ 8, L_0x120088490, L_0x6000031b5ae0, v0x6000032f3180_0, C4<>;
L_0x6000031b5c20 .part v0x6000032f3060_0, 16, 8;
L_0x1200884d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000031b5cc0 .functor MUXZ 8, L_0x1200884d8, L_0x6000031b5c20, v0x6000032f3180_0, C4<>;
L_0x6000031b5d60 .part v0x6000032f3060_0, 24, 8;
L_0x120088520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000031b5e00 .functor MUXZ 8, L_0x120088520, L_0x6000031b5d60, v0x6000032f3180_0, C4<>;
L_0x6000031b5fe0 .part L_0x6000031bb520, 0, 8;
L_0x6000031b6800 .part L_0x6000031bb520, 0, 8;
L_0x6000031b7020 .part L_0x6000031bb520, 0, 8;
L_0x6000031b7840 .part L_0x6000031bb520, 0, 8;
L_0x6000031b3a20 .part L_0x6000031bb520, 8, 8;
L_0x6000031b33e0 .part L_0x6000031bb520, 8, 8;
L_0x6000031b2c60 .part L_0x6000031bb520, 8, 8;
L_0x6000031b1d60 .part L_0x6000031bb520, 8, 8;
L_0x6000031b1680 .part L_0x6000031bb520, 16, 8;
L_0x6000031b0d20 .part L_0x6000031bb520, 16, 8;
L_0x6000031b2300 .part L_0x6000031bb520, 16, 8;
L_0x6000031b8500 .part L_0x6000031bb520, 16, 8;
L_0x6000031b8d20 .part L_0x6000031bb520, 24, 8;
L_0x6000031b9540 .part L_0x6000031bb520, 24, 8;
L_0x6000031b9d60 .part L_0x6000031bb520, 24, 8;
L_0x6000031ba580 .part L_0x6000031bb520, 24, 8;
L_0x6000031bac60 .concat8 [ 32 32 32 32], L_0x600002bace00, L_0x600002bace70, L_0x600002bacee0, L_0x600002bacf50;
L_0x6000031bad00 .cmp/eq 3, v0x60000328c990_0, L_0x12008a188;
L_0x6000031bada0 .cmp/eq 3, v0x60000328c990_0, L_0x12008a1d0;
L_0x6000031bae40 .cmp/eq 3, v0x60000328c990_0, L_0x12008a218;
L_0x6000031baee0 .reduce/nor v0x6000032f6be0_0;
L_0x6000031baf80 .cmp/ne 3, v0x60000328c990_0, L_0x12008a260;
L_0x6000031bb020 .cmp/ne 3, v0x60000328c990_0, L_0x12008a2a8;
L_0x6000031bb0c0 .cmp/eq 3, v0x60000328c990_0, L_0x12008a2f0;
L_0x6000031bb160 .cmp/eq 3, v0x60000328c990_0, L_0x12008a338;
L_0x6000031bb200 .cmp/eq 3, v0x60000328c990_0, L_0x12008a3c8;
L_0x6000031bb2a0 .cmp/ge 16, v0x60000328c090_0, L_0x12008a380;
L_0x6000031bb340 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x12008a410;
L_0x6000031bb3e0 .arith/sum 32, L_0x12008aa88, L_0x12008a458;
L_0x6000031bb480 .cmp/gt 32, L_0x6000031bb3e0, L_0x6000031bb340;
S_0x11ae8c750 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x600002eaf580 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600002eaf5c0 .param/l "col" 1 7 248, +C4<00>;
L_0x600002baca80 .functor BUFZ 32, v0x600003285d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x11ae8a100 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x11ae8c750;
 .timescale 0 0;
v0x600003294510 .array "delay_stages", 5 0, 31 0;
v0x6000032945a0_0 .var/i "i", 31 0;
S_0x11ae87ab0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x600002eaf500 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600002eaf540 .param/l "col" 1 7 248, +C4<01>;
L_0x600002bacb60 .functor BUFZ 32, v0x6000032872a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x11ae85460 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x11ae87ab0;
 .timescale 0 0;
v0x600003294630 .array "delay_stages", 3 0, 31 0;
v0x6000032946c0_0 .var/i "i", 31 0;
S_0x11ae82e10 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x600002eaf600 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600002eaf640 .param/l "col" 1 7 248, +C4<010>;
L_0x600002bacc40 .functor BUFZ 32, v0x600003288870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x11ae807c0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x11ae82e10;
 .timescale 0 0;
v0x600003294750 .array "delay_stages", 1 0, 31 0;
v0x6000032947e0_0 .var/i "i", 31 0;
S_0x11ae7e170 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x600002eaf680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002eaf6c0 .param/l "col" 1 7 248, +C4<011>;
L_0x600002bacd20 .functor BUFZ 32, v0x600003289dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x11ae7bb20 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x11ae7e170;
 .timescale 0 0;
L_0x600002bacd90 .functor BUFZ 32, L_0x600002bacd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x11ae794d0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d0b80 .param/l "row" 1 7 142, +C4<00>;
v0x600003294900_0 .net *"_ivl_1", 7 0, L_0x6000031b59a0;  1 drivers
v0x600003294990_0 .net/2u *"_ivl_2", 7 0, L_0x120088448;  1 drivers
S_0x11ae76e80 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x11ae794d0;
 .timescale 0 0;
v0x600003294870_0 .var "out_reg", 7 0;
S_0x11ae74830 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d0c00 .param/l "row" 1 7 142, +C4<01>;
v0x600003294bd0_0 .net *"_ivl_1", 7 0, L_0x6000031b5ae0;  1 drivers
v0x600003294c60_0 .net/2u *"_ivl_2", 7 0, L_0x120088490;  1 drivers
S_0x11ae721e0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x11ae74830;
 .timescale 0 0;
v0x600003294a20 .array "delay_stages", 0 0, 7 0;
v0x600003294ab0_0 .var/i "i", 31 0;
v0x600003294b40_0 .var "out_reg", 7 0;
S_0x11ae6fb90 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d0c80 .param/l "row" 1 7 142, +C4<010>;
v0x600003294ea0_0 .net *"_ivl_1", 7 0, L_0x6000031b5c20;  1 drivers
v0x600003294f30_0 .net/2u *"_ivl_2", 7 0, L_0x1200884d8;  1 drivers
S_0x11ae6d540 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x11ae6fb90;
 .timescale 0 0;
v0x600003294cf0 .array "delay_stages", 1 0, 7 0;
v0x600003294d80_0 .var/i "i", 31 0;
v0x600003294e10_0 .var "out_reg", 7 0;
S_0x11ae0b220 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d0d00 .param/l "row" 1 7 142, +C4<011>;
v0x600003295170_0 .net *"_ivl_1", 7 0, L_0x6000031b5d60;  1 drivers
v0x600003295200_0 .net/2u *"_ivl_2", 7 0, L_0x120088520;  1 drivers
S_0x11ae0b390 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x11ae0b220;
 .timescale 0 0;
v0x600003294fc0 .array "delay_stages", 2 0, 7 0;
v0x600003295050_0 .var/i "i", 31 0;
v0x6000032950e0_0 .var "out_reg", 7 0;
S_0x11ae193c0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d0b40 .param/l "row" 1 7 213, +C4<00>;
S_0x11ae19530 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x11ae193c0;
 .timescale 0 0;
P_0x6000015d0dc0 .param/l "col" 1 7 214, +C4<00>;
L_0x600002ba9880 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b5f40, C4<1>, C4<1>;
L_0x600002ba9730 .functor AND 1, L_0x6000031b6120, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002ba97a0 .functor OR 1, L_0x6000031b6080, L_0x600002ba9730, C4<0>, C4<0>;
L_0x600002ba9650 .functor AND 1, L_0x12008a4a0, L_0x600002ba97a0, C4<1>, C4<1>;
L_0x600002ba96c0 .functor AND 1, L_0x600002ba9650, L_0x6000031b6260, C4<1>, C4<1>;
v0x600003295dd0_0 .net *"_ivl_0", 2 0, L_0x6000031b5ea0;  1 drivers
L_0x120088718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003295e60_0 .net/2u *"_ivl_11", 2 0, L_0x120088718;  1 drivers
v0x600003295ef0_0 .net *"_ivl_13", 0 0, L_0x6000031b6080;  1 drivers
L_0x120088760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003295f80_0 .net/2u *"_ivl_15", 2 0, L_0x120088760;  1 drivers
v0x600003296010_0 .net *"_ivl_17", 0 0, L_0x6000031b6120;  1 drivers
v0x6000032960a0_0 .net *"_ivl_20", 0 0, L_0x600002ba9730;  1 drivers
v0x600003296130_0 .net *"_ivl_22", 0 0, L_0x600002ba97a0;  1 drivers
v0x6000032961c0_0 .net *"_ivl_24", 0 0, L_0x600002ba9650;  1 drivers
v0x600003296250_0 .net *"_ivl_25", 31 0, L_0x6000031b61c0;  1 drivers
L_0x1200887a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000032962e0_0 .net *"_ivl_28", 15 0, L_0x1200887a8;  1 drivers
L_0x1200887f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003296370_0 .net/2u *"_ivl_29", 31 0, L_0x1200887f0;  1 drivers
L_0x120088688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003296400_0 .net *"_ivl_3", 0 0, L_0x120088688;  1 drivers
v0x600003296490_0 .net *"_ivl_31", 0 0, L_0x6000031b6260;  1 drivers
L_0x1200886d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003296520_0 .net/2u *"_ivl_4", 2 0, L_0x1200886d0;  1 drivers
v0x6000032965b0_0 .net *"_ivl_6", 0 0, L_0x6000031b5f40;  1 drivers
v0x600003296640_0 .net "do_clear", 0 0, L_0x600002ba96c0;  1 drivers
v0x6000032966d0_0 .net "load_weight", 0 0, L_0x600002ba9880;  1 drivers
v0x600003296760_0 .net "weight_in", 7 0, L_0x6000031b5fe0;  1 drivers
L_0x6000031b5ea0 .concat [ 2 1 0 0], v0x6000032f6b50_0, L_0x120088688;
L_0x6000031b5f40 .cmp/eq 3, L_0x6000031b5ea0, L_0x1200886d0;
L_0x6000031b6080 .cmp/eq 3, v0x60000328c990_0, L_0x120088718;
L_0x6000031b6120 .cmp/eq 3, v0x60000328c990_0, L_0x120088760;
L_0x6000031b61c0 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x1200887a8;
L_0x6000031b6260 .cmp/eq 32, L_0x6000031b61c0, L_0x1200887f0;
S_0x11ae1b820 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae19530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eaf880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eaf8c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003295290_0 .net *"_ivl_11", 0 0, L_0x6000031b64e0;  1 drivers
v0x600003295320_0 .net *"_ivl_12", 15 0, L_0x6000031b6580;  1 drivers
v0x6000032953b0_0 .net/s *"_ivl_4", 15 0, L_0x6000031b6300;  1 drivers
v0x600003295440_0 .net/s *"_ivl_6", 15 0, L_0x6000031b63a0;  1 drivers
v0x6000032954d0_0 .net/s "a_signed", 7 0, v0x600003295680_0;  1 drivers
v0x600003295560_0 .net "act_in", 7 0, L_0x600002ba9a40;  alias, 1 drivers
v0x6000032955f0_0 .var "act_out", 7 0;
v0x600003295680_0 .var "act_reg", 7 0;
v0x600003295710_0 .net "clear_acc", 0 0, L_0x600002ba96c0;  alias, 1 drivers
v0x6000032957a0_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x600003295830_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x6000032958c0_0 .net "load_weight", 0 0, L_0x600002ba9880;  alias, 1 drivers
v0x600003295950_0 .net/s "product", 15 0, L_0x6000031b6440;  1 drivers
v0x6000032959e0_0 .net/s "product_ext", 31 0, L_0x6000031b6620;  1 drivers
v0x600003295a70_0 .net "psum_in", 31 0, L_0x120088568;  alias, 1 drivers
v0x600003295b00_0 .var "psum_out", 31 0;
v0x600003295b90_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003295c20_0 .net/s "w_signed", 7 0, v0x600003295d40_0;  1 drivers
v0x600003295cb0_0 .net "weight_in", 7 0, L_0x6000031b5fe0;  alias, 1 drivers
v0x600003295d40_0 .var "weight_reg", 7 0;
L_0x6000031b6300 .extend/s 16, v0x600003295680_0;
L_0x6000031b63a0 .extend/s 16, v0x600003295d40_0;
L_0x6000031b6440 .arith/mult 16, L_0x6000031b6300, L_0x6000031b63a0;
L_0x6000031b64e0 .part L_0x6000031b6440, 15, 1;
LS_0x6000031b6580_0_0 .concat [ 1 1 1 1], L_0x6000031b64e0, L_0x6000031b64e0, L_0x6000031b64e0, L_0x6000031b64e0;
LS_0x6000031b6580_0_4 .concat [ 1 1 1 1], L_0x6000031b64e0, L_0x6000031b64e0, L_0x6000031b64e0, L_0x6000031b64e0;
LS_0x6000031b6580_0_8 .concat [ 1 1 1 1], L_0x6000031b64e0, L_0x6000031b64e0, L_0x6000031b64e0, L_0x6000031b64e0;
LS_0x6000031b6580_0_12 .concat [ 1 1 1 1], L_0x6000031b64e0, L_0x6000031b64e0, L_0x6000031b64e0, L_0x6000031b64e0;
L_0x6000031b6580 .concat [ 4 4 4 4], LS_0x6000031b6580_0_0, LS_0x6000031b6580_0_4, LS_0x6000031b6580_0_8, LS_0x6000031b6580_0_12;
L_0x6000031b6620 .concat [ 16 16 0 0], L_0x6000031b6440, L_0x6000031b6580;
S_0x11ae1b990 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x11ae193c0;
 .timescale 0 0;
P_0x6000015d0f40 .param/l "col" 1 7 214, +C4<01>;
L_0x600002ba9490 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b6760, C4<1>, C4<1>;
L_0x600002ba9500 .functor AND 1, L_0x6000031b6940, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002ba93b0 .functor OR 1, L_0x6000031b68a0, L_0x600002ba9500, C4<0>, C4<0>;
L_0x600002ba9420 .functor AND 1, L_0x12008a4a0, L_0x600002ba93b0, C4<1>, C4<1>;
L_0x600002ba92d0 .functor AND 1, L_0x600002ba9420, L_0x6000031b6a80, C4<1>, C4<1>;
v0x600003297330_0 .net *"_ivl_0", 2 0, L_0x6000031b66c0;  1 drivers
L_0x1200888c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000032973c0_0 .net/2u *"_ivl_11", 2 0, L_0x1200888c8;  1 drivers
v0x600003297450_0 .net *"_ivl_13", 0 0, L_0x6000031b68a0;  1 drivers
L_0x120088910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000032974e0_0 .net/2u *"_ivl_15", 2 0, L_0x120088910;  1 drivers
v0x600003297570_0 .net *"_ivl_17", 0 0, L_0x6000031b6940;  1 drivers
v0x600003297600_0 .net *"_ivl_20", 0 0, L_0x600002ba9500;  1 drivers
v0x600003297690_0 .net *"_ivl_22", 0 0, L_0x600002ba93b0;  1 drivers
v0x600003297720_0 .net *"_ivl_24", 0 0, L_0x600002ba9420;  1 drivers
v0x6000032977b0_0 .net *"_ivl_25", 31 0, L_0x6000031b69e0;  1 drivers
L_0x120088958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003297840_0 .net *"_ivl_28", 15 0, L_0x120088958;  1 drivers
L_0x1200889a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000032978d0_0 .net/2u *"_ivl_29", 31 0, L_0x1200889a0;  1 drivers
L_0x120088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003297960_0 .net *"_ivl_3", 0 0, L_0x120088838;  1 drivers
v0x6000032979f0_0 .net *"_ivl_31", 0 0, L_0x6000031b6a80;  1 drivers
L_0x120088880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003297a80_0 .net/2u *"_ivl_4", 2 0, L_0x120088880;  1 drivers
v0x600003297b10_0 .net *"_ivl_6", 0 0, L_0x6000031b6760;  1 drivers
v0x600003297ba0_0 .net "do_clear", 0 0, L_0x600002ba92d0;  1 drivers
v0x600003297c30_0 .net "load_weight", 0 0, L_0x600002ba9490;  1 drivers
v0x600003297cc0_0 .net "weight_in", 7 0, L_0x6000031b6800;  1 drivers
L_0x6000031b66c0 .concat [ 2 1 0 0], v0x6000032f6b50_0, L_0x120088838;
L_0x6000031b6760 .cmp/eq 3, L_0x6000031b66c0, L_0x120088880;
L_0x6000031b68a0 .cmp/eq 3, v0x60000328c990_0, L_0x1200888c8;
L_0x6000031b6940 .cmp/eq 3, v0x60000328c990_0, L_0x120088910;
L_0x6000031b69e0 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x120088958;
L_0x6000031b6a80 .cmp/eq 32, L_0x6000031b69e0, L_0x1200889a0;
S_0x11ae0f6c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae1b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eaf900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eaf940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000032967f0_0 .net *"_ivl_11", 0 0, L_0x6000031b6d00;  1 drivers
v0x600003296880_0 .net *"_ivl_12", 15 0, L_0x6000031b6da0;  1 drivers
v0x600003296910_0 .net/s *"_ivl_4", 15 0, L_0x6000031b6b20;  1 drivers
v0x6000032969a0_0 .net/s *"_ivl_6", 15 0, L_0x6000031b6bc0;  1 drivers
v0x600003296a30_0 .net/s "a_signed", 7 0, v0x600003296be0_0;  1 drivers
v0x600003296ac0_0 .net "act_in", 7 0, v0x6000032955f0_0;  alias, 1 drivers
v0x600003296b50_0 .var "act_out", 7 0;
v0x600003296be0_0 .var "act_reg", 7 0;
v0x600003296c70_0 .net "clear_acc", 0 0, L_0x600002ba92d0;  alias, 1 drivers
v0x600003296d00_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x600003296d90_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x600003296e20_0 .net "load_weight", 0 0, L_0x600002ba9490;  alias, 1 drivers
v0x600003296eb0_0 .net/s "product", 15 0, L_0x6000031b6c60;  1 drivers
v0x600003296f40_0 .net/s "product_ext", 31 0, L_0x6000031b6e40;  1 drivers
v0x600003296fd0_0 .net "psum_in", 31 0, L_0x1200885b0;  alias, 1 drivers
v0x600003297060_0 .var "psum_out", 31 0;
v0x6000032970f0_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003297180_0 .net/s "w_signed", 7 0, v0x6000032972a0_0;  1 drivers
v0x600003297210_0 .net "weight_in", 7 0, L_0x6000031b6800;  alias, 1 drivers
v0x6000032972a0_0 .var "weight_reg", 7 0;
L_0x6000031b6b20 .extend/s 16, v0x600003296be0_0;
L_0x6000031b6bc0 .extend/s 16, v0x6000032972a0_0;
L_0x6000031b6c60 .arith/mult 16, L_0x6000031b6b20, L_0x6000031b6bc0;
L_0x6000031b6d00 .part L_0x6000031b6c60, 15, 1;
LS_0x6000031b6da0_0_0 .concat [ 1 1 1 1], L_0x6000031b6d00, L_0x6000031b6d00, L_0x6000031b6d00, L_0x6000031b6d00;
LS_0x6000031b6da0_0_4 .concat [ 1 1 1 1], L_0x6000031b6d00, L_0x6000031b6d00, L_0x6000031b6d00, L_0x6000031b6d00;
LS_0x6000031b6da0_0_8 .concat [ 1 1 1 1], L_0x6000031b6d00, L_0x6000031b6d00, L_0x6000031b6d00, L_0x6000031b6d00;
LS_0x6000031b6da0_0_12 .concat [ 1 1 1 1], L_0x6000031b6d00, L_0x6000031b6d00, L_0x6000031b6d00, L_0x6000031b6d00;
L_0x6000031b6da0 .concat [ 4 4 4 4], LS_0x6000031b6da0_0_0, LS_0x6000031b6da0_0_4, LS_0x6000031b6da0_0_8, LS_0x6000031b6da0_0_12;
L_0x6000031b6e40 .concat [ 16 16 0 0], L_0x6000031b6c60, L_0x6000031b6da0;
S_0x11ae0f830 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x11ae193c0;
 .timescale 0 0;
P_0x6000015d1040 .param/l "col" 1 7 214, +C4<010>;
L_0x600002baa370 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b6f80, C4<1>, C4<1>;
L_0x600002baa300 .functor AND 1, L_0x6000031b7160, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002baa290 .functor OR 1, L_0x6000031b70c0, L_0x600002baa300, C4<0>, C4<0>;
L_0x600002ba8d20 .functor AND 1, L_0x12008a4a0, L_0x600002baa290, C4<1>, C4<1>;
L_0x600002ba8770 .functor AND 1, L_0x600002ba8d20, L_0x6000031b72a0, C4<1>, C4<1>;
v0x600003298900_0 .net *"_ivl_0", 3 0, L_0x6000031b6ee0;  1 drivers
L_0x120088a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003298990_0 .net/2u *"_ivl_11", 2 0, L_0x120088a78;  1 drivers
v0x600003298a20_0 .net *"_ivl_13", 0 0, L_0x6000031b70c0;  1 drivers
L_0x120088ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003298ab0_0 .net/2u *"_ivl_15", 2 0, L_0x120088ac0;  1 drivers
v0x600003298b40_0 .net *"_ivl_17", 0 0, L_0x6000031b7160;  1 drivers
v0x600003298bd0_0 .net *"_ivl_20", 0 0, L_0x600002baa300;  1 drivers
v0x600003298c60_0 .net *"_ivl_22", 0 0, L_0x600002baa290;  1 drivers
v0x600003298cf0_0 .net *"_ivl_24", 0 0, L_0x600002ba8d20;  1 drivers
v0x600003298d80_0 .net *"_ivl_25", 31 0, L_0x6000031b7200;  1 drivers
L_0x120088b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003298e10_0 .net *"_ivl_28", 15 0, L_0x120088b08;  1 drivers
L_0x120088b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003298ea0_0 .net/2u *"_ivl_29", 31 0, L_0x120088b50;  1 drivers
L_0x1200889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003298f30_0 .net *"_ivl_3", 1 0, L_0x1200889e8;  1 drivers
v0x600003298fc0_0 .net *"_ivl_31", 0 0, L_0x6000031b72a0;  1 drivers
L_0x120088a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003299050_0 .net/2u *"_ivl_4", 3 0, L_0x120088a30;  1 drivers
v0x6000032990e0_0 .net *"_ivl_6", 0 0, L_0x6000031b6f80;  1 drivers
v0x600003299170_0 .net "do_clear", 0 0, L_0x600002ba8770;  1 drivers
v0x600003299200_0 .net "load_weight", 0 0, L_0x600002baa370;  1 drivers
v0x600003299290_0 .net "weight_in", 7 0, L_0x6000031b7020;  1 drivers
L_0x6000031b6ee0 .concat [ 2 2 0 0], v0x6000032f6b50_0, L_0x1200889e8;
L_0x6000031b6f80 .cmp/eq 4, L_0x6000031b6ee0, L_0x120088a30;
L_0x6000031b70c0 .cmp/eq 3, v0x60000328c990_0, L_0x120088a78;
L_0x6000031b7160 .cmp/eq 3, v0x60000328c990_0, L_0x120088ac0;
L_0x6000031b7200 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x120088b08;
L_0x6000031b72a0 .cmp/eq 32, L_0x6000031b7200, L_0x120088b50;
S_0x11ae04290 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae0f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eaf980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eaf9c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003297d50_0 .net *"_ivl_11", 0 0, L_0x6000031b7520;  1 drivers
v0x600003297de0_0 .net *"_ivl_12", 15 0, L_0x6000031b75c0;  1 drivers
v0x600003297e70_0 .net/s *"_ivl_4", 15 0, L_0x6000031b7340;  1 drivers
v0x600003297f00_0 .net/s *"_ivl_6", 15 0, L_0x6000031b73e0;  1 drivers
v0x600003298000_0 .net/s "a_signed", 7 0, v0x6000032981b0_0;  1 drivers
v0x600003298090_0 .net "act_in", 7 0, v0x600003296b50_0;  alias, 1 drivers
v0x600003298120_0 .var "act_out", 7 0;
v0x6000032981b0_0 .var "act_reg", 7 0;
v0x600003298240_0 .net "clear_acc", 0 0, L_0x600002ba8770;  alias, 1 drivers
v0x6000032982d0_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x600003298360_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x6000032983f0_0 .net "load_weight", 0 0, L_0x600002baa370;  alias, 1 drivers
v0x600003298480_0 .net/s "product", 15 0, L_0x6000031b7480;  1 drivers
v0x600003298510_0 .net/s "product_ext", 31 0, L_0x6000031b7660;  1 drivers
v0x6000032985a0_0 .net "psum_in", 31 0, L_0x1200885f8;  alias, 1 drivers
v0x600003298630_0 .var "psum_out", 31 0;
v0x6000032986c0_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003298750_0 .net/s "w_signed", 7 0, v0x600003298870_0;  1 drivers
v0x6000032987e0_0 .net "weight_in", 7 0, L_0x6000031b7020;  alias, 1 drivers
v0x600003298870_0 .var "weight_reg", 7 0;
L_0x6000031b7340 .extend/s 16, v0x6000032981b0_0;
L_0x6000031b73e0 .extend/s 16, v0x600003298870_0;
L_0x6000031b7480 .arith/mult 16, L_0x6000031b7340, L_0x6000031b73e0;
L_0x6000031b7520 .part L_0x6000031b7480, 15, 1;
LS_0x6000031b75c0_0_0 .concat [ 1 1 1 1], L_0x6000031b7520, L_0x6000031b7520, L_0x6000031b7520, L_0x6000031b7520;
LS_0x6000031b75c0_0_4 .concat [ 1 1 1 1], L_0x6000031b7520, L_0x6000031b7520, L_0x6000031b7520, L_0x6000031b7520;
LS_0x6000031b75c0_0_8 .concat [ 1 1 1 1], L_0x6000031b7520, L_0x6000031b7520, L_0x6000031b7520, L_0x6000031b7520;
LS_0x6000031b75c0_0_12 .concat [ 1 1 1 1], L_0x6000031b7520, L_0x6000031b7520, L_0x6000031b7520, L_0x6000031b7520;
L_0x6000031b75c0 .concat [ 4 4 4 4], LS_0x6000031b75c0_0_0, LS_0x6000031b75c0_0_4, LS_0x6000031b75c0_0_8, LS_0x6000031b75c0_0_12;
L_0x6000031b7660 .concat [ 16 16 0 0], L_0x6000031b7480, L_0x6000031b75c0;
S_0x11ae04400 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x11ae193c0;
 .timescale 0 0;
P_0x6000015d0f00 .param/l "col" 1 7 214, +C4<011>;
L_0x600002ba8850 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b77a0, C4<1>, C4<1>;
L_0x600002ba87e0 .functor AND 1, L_0x6000031b7980, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002ba8c40 .functor OR 1, L_0x6000031b78e0, L_0x600002ba87e0, C4<0>, C4<0>;
L_0x600002baaca0 .functor AND 1, L_0x12008a4a0, L_0x600002ba8c40, C4<1>, C4<1>;
L_0x600002baad10 .functor AND 1, L_0x600002baaca0, L_0x6000031b7ac0, C4<1>, C4<1>;
v0x600003299e60_0 .net *"_ivl_0", 3 0, L_0x6000031b7700;  1 drivers
L_0x120088c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003299ef0_0 .net/2u *"_ivl_11", 2 0, L_0x120088c28;  1 drivers
v0x600003299f80_0 .net *"_ivl_13", 0 0, L_0x6000031b78e0;  1 drivers
L_0x120088c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000329a010_0 .net/2u *"_ivl_15", 2 0, L_0x120088c70;  1 drivers
v0x60000329a0a0_0 .net *"_ivl_17", 0 0, L_0x6000031b7980;  1 drivers
v0x60000329a130_0 .net *"_ivl_20", 0 0, L_0x600002ba87e0;  1 drivers
v0x60000329a1c0_0 .net *"_ivl_22", 0 0, L_0x600002ba8c40;  1 drivers
v0x60000329a250_0 .net *"_ivl_24", 0 0, L_0x600002baaca0;  1 drivers
v0x60000329a2e0_0 .net *"_ivl_25", 31 0, L_0x6000031b7a20;  1 drivers
L_0x120088cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000329a370_0 .net *"_ivl_28", 15 0, L_0x120088cb8;  1 drivers
L_0x120088d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000329a400_0 .net/2u *"_ivl_29", 31 0, L_0x120088d00;  1 drivers
L_0x120088b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000329a490_0 .net *"_ivl_3", 1 0, L_0x120088b98;  1 drivers
v0x60000329a520_0 .net *"_ivl_31", 0 0, L_0x6000031b7ac0;  1 drivers
L_0x120088be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000329a5b0_0 .net/2u *"_ivl_4", 3 0, L_0x120088be0;  1 drivers
v0x60000329a640_0 .net *"_ivl_6", 0 0, L_0x6000031b77a0;  1 drivers
v0x60000329a6d0_0 .net "do_clear", 0 0, L_0x600002baad10;  1 drivers
v0x60000329a760_0 .net "load_weight", 0 0, L_0x600002ba8850;  1 drivers
v0x60000329a7f0_0 .net "weight_in", 7 0, L_0x6000031b7840;  1 drivers
L_0x6000031b7700 .concat [ 2 2 0 0], v0x6000032f6b50_0, L_0x120088b98;
L_0x6000031b77a0 .cmp/eq 4, L_0x6000031b7700, L_0x120088be0;
L_0x6000031b78e0 .cmp/eq 3, v0x60000328c990_0, L_0x120088c28;
L_0x6000031b7980 .cmp/eq 3, v0x60000328c990_0, L_0x120088c70;
L_0x6000031b7a20 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x120088cb8;
L_0x6000031b7ac0 .cmp/eq 32, L_0x6000031b7a20, L_0x120088d00;
S_0x11ae15880 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae04400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eafb00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eafb40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003299320_0 .net *"_ivl_11", 0 0, L_0x6000031b7d40;  1 drivers
v0x6000032993b0_0 .net *"_ivl_12", 15 0, L_0x6000031b7de0;  1 drivers
v0x600003299440_0 .net/s *"_ivl_4", 15 0, L_0x6000031b7b60;  1 drivers
v0x6000032994d0_0 .net/s *"_ivl_6", 15 0, L_0x6000031b7c00;  1 drivers
v0x600003299560_0 .net/s "a_signed", 7 0, v0x600003299710_0;  1 drivers
v0x6000032995f0_0 .net "act_in", 7 0, v0x600003298120_0;  alias, 1 drivers
v0x600003299680_0 .var "act_out", 7 0;
v0x600003299710_0 .var "act_reg", 7 0;
v0x6000032997a0_0 .net "clear_acc", 0 0, L_0x600002baad10;  alias, 1 drivers
v0x600003299830_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x6000032998c0_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x600003299950_0 .net "load_weight", 0 0, L_0x600002ba8850;  alias, 1 drivers
v0x6000032999e0_0 .net/s "product", 15 0, L_0x6000031b7ca0;  1 drivers
v0x600003299a70_0 .net/s "product_ext", 31 0, L_0x6000031b7e80;  1 drivers
v0x600003299b00_0 .net "psum_in", 31 0, L_0x120088640;  alias, 1 drivers
v0x600003299b90_0 .var "psum_out", 31 0;
v0x600003299c20_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003299cb0_0 .net/s "w_signed", 7 0, v0x600003299dd0_0;  1 drivers
v0x600003299d40_0 .net "weight_in", 7 0, L_0x6000031b7840;  alias, 1 drivers
v0x600003299dd0_0 .var "weight_reg", 7 0;
L_0x6000031b7b60 .extend/s 16, v0x600003299710_0;
L_0x6000031b7c00 .extend/s 16, v0x600003299dd0_0;
L_0x6000031b7ca0 .arith/mult 16, L_0x6000031b7b60, L_0x6000031b7c00;
L_0x6000031b7d40 .part L_0x6000031b7ca0, 15, 1;
LS_0x6000031b7de0_0_0 .concat [ 1 1 1 1], L_0x6000031b7d40, L_0x6000031b7d40, L_0x6000031b7d40, L_0x6000031b7d40;
LS_0x6000031b7de0_0_4 .concat [ 1 1 1 1], L_0x6000031b7d40, L_0x6000031b7d40, L_0x6000031b7d40, L_0x6000031b7d40;
LS_0x6000031b7de0_0_8 .concat [ 1 1 1 1], L_0x6000031b7d40, L_0x6000031b7d40, L_0x6000031b7d40, L_0x6000031b7d40;
LS_0x6000031b7de0_0_12 .concat [ 1 1 1 1], L_0x6000031b7d40, L_0x6000031b7d40, L_0x6000031b7d40, L_0x6000031b7d40;
L_0x6000031b7de0 .concat [ 4 4 4 4], LS_0x6000031b7de0_0_0, LS_0x6000031b7de0_0_4, LS_0x6000031b7de0_0_8, LS_0x6000031b7de0_0_12;
L_0x6000031b7e80 .concat [ 16 16 0 0], L_0x6000031b7ca0, L_0x6000031b7de0;
S_0x11ae159f0 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d1200 .param/l "row" 1 7 213, +C4<01>;
S_0x11ae97eb0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x11ae159f0;
 .timescale 0 0;
P_0x6000015d1280 .param/l "col" 1 7 214, +C4<00>;
L_0x600002baae60 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b3b60, C4<1>, C4<1>;
L_0x600002baaf40 .functor AND 1, L_0x6000031b3e80, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002baafb0 .functor OR 1, L_0x6000031b37a0, L_0x600002baaf40, C4<0>, C4<0>;
L_0x600002bab020 .functor AND 1, L_0x12008a4a0, L_0x600002baafb0, C4<1>, C4<1>;
L_0x600002bab090 .functor AND 1, L_0x600002bab020, L_0x6000031b3d40, C4<1>, C4<1>;
v0x60000329b3c0_0 .net *"_ivl_0", 2 0, L_0x6000031b7f20;  1 drivers
L_0x120088dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000329b450_0 .net/2u *"_ivl_11", 2 0, L_0x120088dd8;  1 drivers
v0x60000329b4e0_0 .net *"_ivl_13", 0 0, L_0x6000031b37a0;  1 drivers
L_0x120088e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000329b570_0 .net/2u *"_ivl_15", 2 0, L_0x120088e20;  1 drivers
v0x60000329b600_0 .net *"_ivl_17", 0 0, L_0x6000031b3e80;  1 drivers
v0x60000329b690_0 .net *"_ivl_20", 0 0, L_0x600002baaf40;  1 drivers
v0x60000329b720_0 .net *"_ivl_22", 0 0, L_0x600002baafb0;  1 drivers
v0x60000329b7b0_0 .net *"_ivl_24", 0 0, L_0x600002bab020;  1 drivers
v0x60000329b840_0 .net *"_ivl_25", 31 0, L_0x6000031b3660;  1 drivers
L_0x120088e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000329b8d0_0 .net *"_ivl_28", 15 0, L_0x120088e68;  1 drivers
L_0x120088eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000329b960_0 .net/2u *"_ivl_29", 31 0, L_0x120088eb0;  1 drivers
L_0x120088d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000329b9f0_0 .net *"_ivl_3", 0 0, L_0x120088d48;  1 drivers
v0x60000329ba80_0 .net *"_ivl_31", 0 0, L_0x6000031b3d40;  1 drivers
L_0x120088d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000329bb10_0 .net/2u *"_ivl_4", 2 0, L_0x120088d90;  1 drivers
v0x60000329bba0_0 .net *"_ivl_6", 0 0, L_0x6000031b3b60;  1 drivers
v0x60000329bc30_0 .net "do_clear", 0 0, L_0x600002bab090;  1 drivers
v0x60000329bcc0_0 .net "load_weight", 0 0, L_0x600002baae60;  1 drivers
v0x60000329bd50_0 .net "weight_in", 7 0, L_0x6000031b3a20;  1 drivers
L_0x6000031b7f20 .concat [ 2 1 0 0], v0x6000032f6b50_0, L_0x120088d48;
L_0x6000031b3b60 .cmp/eq 3, L_0x6000031b7f20, L_0x120088d90;
L_0x6000031b37a0 .cmp/eq 3, v0x60000328c990_0, L_0x120088dd8;
L_0x6000031b3e80 .cmp/eq 3, v0x60000328c990_0, L_0x120088e20;
L_0x6000031b3660 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x120088e68;
L_0x6000031b3d40 .cmp/eq 32, L_0x6000031b3660, L_0x120088eb0;
S_0x11ae98020 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae97eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eafb80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eafbc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000329a880_0 .net *"_ivl_11", 0 0, L_0x6000031b3ac0;  1 drivers
v0x60000329a910_0 .net *"_ivl_12", 15 0, L_0x6000031b32a0;  1 drivers
v0x60000329a9a0_0 .net/s *"_ivl_4", 15 0, L_0x6000031b3520;  1 drivers
v0x60000329aa30_0 .net/s *"_ivl_6", 15 0, L_0x6000031b3c00;  1 drivers
v0x60000329aac0_0 .net/s "a_signed", 7 0, v0x60000329ac70_0;  1 drivers
v0x60000329ab50_0 .net "act_in", 7 0, L_0x600002ba98f0;  alias, 1 drivers
v0x60000329abe0_0 .var "act_out", 7 0;
v0x60000329ac70_0 .var "act_reg", 7 0;
v0x60000329ad00_0 .net "clear_acc", 0 0, L_0x600002bab090;  alias, 1 drivers
v0x60000329ad90_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x60000329ae20_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x60000329aeb0_0 .net "load_weight", 0 0, L_0x600002baae60;  alias, 1 drivers
v0x60000329af40_0 .net/s "product", 15 0, L_0x6000031b3200;  1 drivers
v0x60000329afd0_0 .net/s "product_ext", 31 0, L_0x6000031b3980;  1 drivers
v0x60000329b060_0 .net "psum_in", 31 0, v0x600003295b00_0;  alias, 1 drivers
v0x60000329b0f0_0 .var "psum_out", 31 0;
v0x60000329b180_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x60000329b210_0 .net/s "w_signed", 7 0, v0x60000329b330_0;  1 drivers
v0x60000329b2a0_0 .net "weight_in", 7 0, L_0x6000031b3a20;  alias, 1 drivers
v0x60000329b330_0 .var "weight_reg", 7 0;
L_0x6000031b3520 .extend/s 16, v0x60000329ac70_0;
L_0x6000031b3c00 .extend/s 16, v0x60000329b330_0;
L_0x6000031b3200 .arith/mult 16, L_0x6000031b3520, L_0x6000031b3c00;
L_0x6000031b3ac0 .part L_0x6000031b3200, 15, 1;
LS_0x6000031b32a0_0_0 .concat [ 1 1 1 1], L_0x6000031b3ac0, L_0x6000031b3ac0, L_0x6000031b3ac0, L_0x6000031b3ac0;
LS_0x6000031b32a0_0_4 .concat [ 1 1 1 1], L_0x6000031b3ac0, L_0x6000031b3ac0, L_0x6000031b3ac0, L_0x6000031b3ac0;
LS_0x6000031b32a0_0_8 .concat [ 1 1 1 1], L_0x6000031b3ac0, L_0x6000031b3ac0, L_0x6000031b3ac0, L_0x6000031b3ac0;
LS_0x6000031b32a0_0_12 .concat [ 1 1 1 1], L_0x6000031b3ac0, L_0x6000031b3ac0, L_0x6000031b3ac0, L_0x6000031b3ac0;
L_0x6000031b32a0 .concat [ 4 4 4 4], LS_0x6000031b32a0_0_0, LS_0x6000031b32a0_0_4, LS_0x6000031b32a0_0_8, LS_0x6000031b32a0_0_12;
L_0x6000031b3980 .concat [ 16 16 0 0], L_0x6000031b3200, L_0x6000031b32a0;
S_0x11ae924f0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x11ae159f0;
 .timescale 0 0;
P_0x6000015d0ec0 .param/l "col" 1 7 214, +C4<01>;
L_0x600002bab1e0 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b3840, C4<1>, C4<1>;
L_0x600002bab250 .functor AND 1, L_0x6000031b3480, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002bab2c0 .functor OR 1, L_0x6000031b3700, L_0x600002bab250, C4<0>, C4<0>;
L_0x600002bab330 .functor AND 1, L_0x12008a4a0, L_0x600002bab2c0, C4<1>, C4<1>;
L_0x600002bab3a0 .functor AND 1, L_0x600002bab330, L_0x6000031b30c0, C4<1>, C4<1>;
v0x60000329c990_0 .net *"_ivl_0", 2 0, L_0x6000031b3340;  1 drivers
L_0x120088f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000329ca20_0 .net/2u *"_ivl_11", 2 0, L_0x120088f88;  1 drivers
v0x60000329cab0_0 .net *"_ivl_13", 0 0, L_0x6000031b3700;  1 drivers
L_0x120088fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000329cb40_0 .net/2u *"_ivl_15", 2 0, L_0x120088fd0;  1 drivers
v0x60000329cbd0_0 .net *"_ivl_17", 0 0, L_0x6000031b3480;  1 drivers
v0x60000329cc60_0 .net *"_ivl_20", 0 0, L_0x600002bab250;  1 drivers
v0x60000329ccf0_0 .net *"_ivl_22", 0 0, L_0x600002bab2c0;  1 drivers
v0x60000329cd80_0 .net *"_ivl_24", 0 0, L_0x600002bab330;  1 drivers
v0x60000329ce10_0 .net *"_ivl_25", 31 0, L_0x6000031b35c0;  1 drivers
L_0x120089018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000329cea0_0 .net *"_ivl_28", 15 0, L_0x120089018;  1 drivers
L_0x120089060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000329cf30_0 .net/2u *"_ivl_29", 31 0, L_0x120089060;  1 drivers
L_0x120088ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000329cfc0_0 .net *"_ivl_3", 0 0, L_0x120088ef8;  1 drivers
v0x60000329d050_0 .net *"_ivl_31", 0 0, L_0x6000031b30c0;  1 drivers
L_0x120088f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000329d0e0_0 .net/2u *"_ivl_4", 2 0, L_0x120088f40;  1 drivers
v0x60000329d170_0 .net *"_ivl_6", 0 0, L_0x6000031b3840;  1 drivers
v0x60000329d200_0 .net "do_clear", 0 0, L_0x600002bab3a0;  1 drivers
v0x60000329d290_0 .net "load_weight", 0 0, L_0x600002bab1e0;  1 drivers
v0x60000329d320_0 .net "weight_in", 7 0, L_0x6000031b33e0;  1 drivers
L_0x6000031b3340 .concat [ 2 1 0 0], v0x6000032f6b50_0, L_0x120088ef8;
L_0x6000031b3840 .cmp/eq 3, L_0x6000031b3340, L_0x120088f40;
L_0x6000031b3700 .cmp/eq 3, v0x60000328c990_0, L_0x120088f88;
L_0x6000031b3480 .cmp/eq 3, v0x60000328c990_0, L_0x120088fd0;
L_0x6000031b35c0 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x120089018;
L_0x6000031b30c0 .cmp/eq 32, L_0x6000031b35c0, L_0x120089060;
S_0x11ae92660 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae924f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eafc00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eafc40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000329bde0_0 .net *"_ivl_11", 0 0, L_0x6000031b2e40;  1 drivers
v0x60000329be70_0 .net *"_ivl_12", 15 0, L_0x6000031b2ee0;  1 drivers
v0x60000329bf00_0 .net/s *"_ivl_4", 15 0, L_0x6000031b3160;  1 drivers
v0x60000329c000_0 .net/s *"_ivl_6", 15 0, L_0x6000031b2f80;  1 drivers
v0x60000329c090_0 .net/s "a_signed", 7 0, v0x60000329c240_0;  1 drivers
v0x60000329c120_0 .net "act_in", 7 0, v0x60000329abe0_0;  alias, 1 drivers
v0x60000329c1b0_0 .var "act_out", 7 0;
v0x60000329c240_0 .var "act_reg", 7 0;
v0x60000329c2d0_0 .net "clear_acc", 0 0, L_0x600002bab3a0;  alias, 1 drivers
v0x60000329c360_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x60000329c3f0_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x60000329c480_0 .net "load_weight", 0 0, L_0x600002bab1e0;  alias, 1 drivers
v0x60000329c510_0 .net/s "product", 15 0, L_0x6000031b3020;  1 drivers
v0x60000329c5a0_0 .net/s "product_ext", 31 0, L_0x6000031b2d00;  1 drivers
v0x60000329c630_0 .net "psum_in", 31 0, v0x600003297060_0;  alias, 1 drivers
v0x60000329c6c0_0 .var "psum_out", 31 0;
v0x60000329c750_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x60000329c7e0_0 .net/s "w_signed", 7 0, v0x60000329c900_0;  1 drivers
v0x60000329c870_0 .net "weight_in", 7 0, L_0x6000031b33e0;  alias, 1 drivers
v0x60000329c900_0 .var "weight_reg", 7 0;
L_0x6000031b3160 .extend/s 16, v0x60000329c240_0;
L_0x6000031b2f80 .extend/s 16, v0x60000329c900_0;
L_0x6000031b3020 .arith/mult 16, L_0x6000031b3160, L_0x6000031b2f80;
L_0x6000031b2e40 .part L_0x6000031b3020, 15, 1;
LS_0x6000031b2ee0_0_0 .concat [ 1 1 1 1], L_0x6000031b2e40, L_0x6000031b2e40, L_0x6000031b2e40, L_0x6000031b2e40;
LS_0x6000031b2ee0_0_4 .concat [ 1 1 1 1], L_0x6000031b2e40, L_0x6000031b2e40, L_0x6000031b2e40, L_0x6000031b2e40;
LS_0x6000031b2ee0_0_8 .concat [ 1 1 1 1], L_0x6000031b2e40, L_0x6000031b2e40, L_0x6000031b2e40, L_0x6000031b2e40;
LS_0x6000031b2ee0_0_12 .concat [ 1 1 1 1], L_0x6000031b2e40, L_0x6000031b2e40, L_0x6000031b2e40, L_0x6000031b2e40;
L_0x6000031b2ee0 .concat [ 4 4 4 4], LS_0x6000031b2ee0_0_0, LS_0x6000031b2ee0_0_4, LS_0x6000031b2ee0_0_8, LS_0x6000031b2ee0_0_12;
L_0x6000031b2d00 .concat [ 16 16 0 0], L_0x6000031b3020, L_0x6000031b2ee0;
S_0x11ae8fea0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x11ae159f0;
 .timescale 0 0;
P_0x6000015d1440 .param/l "col" 1 7 214, +C4<010>;
L_0x600002bab4f0 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b2bc0, C4<1>, C4<1>;
L_0x600002baaed0 .functor AND 1, L_0x6000031b2b20, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002bab560 .functor OR 1, L_0x6000031b2a80, L_0x600002baaed0, C4<0>, C4<0>;
L_0x600002bab5d0 .functor AND 1, L_0x12008a4a0, L_0x600002bab560, C4<1>, C4<1>;
L_0x600002bab640 .functor AND 1, L_0x600002bab5d0, L_0x6000031b29e0, C4<1>, C4<1>;
v0x60000329def0_0 .net *"_ivl_0", 3 0, L_0x6000031b2da0;  1 drivers
L_0x120089138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000329df80_0 .net/2u *"_ivl_11", 2 0, L_0x120089138;  1 drivers
v0x60000329e010_0 .net *"_ivl_13", 0 0, L_0x6000031b2a80;  1 drivers
L_0x120089180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000329e0a0_0 .net/2u *"_ivl_15", 2 0, L_0x120089180;  1 drivers
v0x60000329e130_0 .net *"_ivl_17", 0 0, L_0x6000031b2b20;  1 drivers
v0x60000329e1c0_0 .net *"_ivl_20", 0 0, L_0x600002baaed0;  1 drivers
v0x60000329e250_0 .net *"_ivl_22", 0 0, L_0x600002bab560;  1 drivers
v0x60000329e2e0_0 .net *"_ivl_24", 0 0, L_0x600002bab5d0;  1 drivers
v0x60000329e370_0 .net *"_ivl_25", 31 0, L_0x6000031b2940;  1 drivers
L_0x1200891c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000329e400_0 .net *"_ivl_28", 15 0, L_0x1200891c8;  1 drivers
L_0x120089210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000329e490_0 .net/2u *"_ivl_29", 31 0, L_0x120089210;  1 drivers
L_0x1200890a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000329e520_0 .net *"_ivl_3", 1 0, L_0x1200890a8;  1 drivers
v0x60000329e5b0_0 .net *"_ivl_31", 0 0, L_0x6000031b29e0;  1 drivers
L_0x1200890f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000329e640_0 .net/2u *"_ivl_4", 3 0, L_0x1200890f0;  1 drivers
v0x60000329e6d0_0 .net *"_ivl_6", 0 0, L_0x6000031b2bc0;  1 drivers
v0x60000329e760_0 .net "do_clear", 0 0, L_0x600002bab640;  1 drivers
v0x60000329e7f0_0 .net "load_weight", 0 0, L_0x600002bab4f0;  1 drivers
v0x60000329e880_0 .net "weight_in", 7 0, L_0x6000031b2c60;  1 drivers
L_0x6000031b2da0 .concat [ 2 2 0 0], v0x6000032f6b50_0, L_0x1200890a8;
L_0x6000031b2bc0 .cmp/eq 4, L_0x6000031b2da0, L_0x1200890f0;
L_0x6000031b2a80 .cmp/eq 3, v0x60000328c990_0, L_0x120089138;
L_0x6000031b2b20 .cmp/eq 3, v0x60000328c990_0, L_0x120089180;
L_0x6000031b2940 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x1200891c8;
L_0x6000031b29e0 .cmp/eq 32, L_0x6000031b2940, L_0x120089210;
S_0x11ae90010 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae8fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eafd00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eafd40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000329d3b0_0 .net *"_ivl_11", 0 0, L_0x6000031b21c0;  1 drivers
v0x60000329d440_0 .net *"_ivl_12", 15 0, L_0x6000031b1fe0;  1 drivers
v0x60000329d4d0_0 .net/s *"_ivl_4", 15 0, L_0x6000031b2620;  1 drivers
v0x60000329d560_0 .net/s *"_ivl_6", 15 0, L_0x6000031b26c0;  1 drivers
v0x60000329d5f0_0 .net/s "a_signed", 7 0, v0x60000329d7a0_0;  1 drivers
v0x60000329d680_0 .net "act_in", 7 0, v0x60000329c1b0_0;  alias, 1 drivers
v0x60000329d710_0 .var "act_out", 7 0;
v0x60000329d7a0_0 .var "act_reg", 7 0;
v0x60000329d830_0 .net "clear_acc", 0 0, L_0x600002bab640;  alias, 1 drivers
v0x60000329d8c0_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x60000329d950_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x60000329d9e0_0 .net "load_weight", 0 0, L_0x600002bab4f0;  alias, 1 drivers
v0x60000329da70_0 .net/s "product", 15 0, L_0x6000031b2120;  1 drivers
v0x60000329db00_0 .net/s "product_ext", 31 0, L_0x6000031b2080;  1 drivers
v0x60000329db90_0 .net "psum_in", 31 0, v0x600003298630_0;  alias, 1 drivers
v0x60000329dc20_0 .var "psum_out", 31 0;
v0x60000329dcb0_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x60000329dd40_0 .net/s "w_signed", 7 0, v0x60000329de60_0;  1 drivers
v0x60000329ddd0_0 .net "weight_in", 7 0, L_0x6000031b2c60;  alias, 1 drivers
v0x60000329de60_0 .var "weight_reg", 7 0;
L_0x6000031b2620 .extend/s 16, v0x60000329d7a0_0;
L_0x6000031b26c0 .extend/s 16, v0x60000329de60_0;
L_0x6000031b2120 .arith/mult 16, L_0x6000031b2620, L_0x6000031b26c0;
L_0x6000031b21c0 .part L_0x6000031b2120, 15, 1;
LS_0x6000031b1fe0_0_0 .concat [ 1 1 1 1], L_0x6000031b21c0, L_0x6000031b21c0, L_0x6000031b21c0, L_0x6000031b21c0;
LS_0x6000031b1fe0_0_4 .concat [ 1 1 1 1], L_0x6000031b21c0, L_0x6000031b21c0, L_0x6000031b21c0, L_0x6000031b21c0;
LS_0x6000031b1fe0_0_8 .concat [ 1 1 1 1], L_0x6000031b21c0, L_0x6000031b21c0, L_0x6000031b21c0, L_0x6000031b21c0;
LS_0x6000031b1fe0_0_12 .concat [ 1 1 1 1], L_0x6000031b21c0, L_0x6000031b21c0, L_0x6000031b21c0, L_0x6000031b21c0;
L_0x6000031b1fe0 .concat [ 4 4 4 4], LS_0x6000031b1fe0_0_0, LS_0x6000031b1fe0_0_4, LS_0x6000031b1fe0_0_8, LS_0x6000031b1fe0_0_12;
L_0x6000031b2080 .concat [ 16 16 0 0], L_0x6000031b2120, L_0x6000031b1fe0;
S_0x11ae8d850 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x11ae159f0;
 .timescale 0 0;
P_0x6000015d1540 .param/l "col" 1 7 214, +C4<011>;
L_0x600002bab790 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b1f40, C4<1>, C4<1>;
L_0x600002bab800 .functor AND 1, L_0x6000031b1c20, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002bab870 .functor OR 1, L_0x6000031b1e00, L_0x600002bab800, C4<0>, C4<0>;
L_0x600002bab8e0 .functor AND 1, L_0x12008a4a0, L_0x600002bab870, C4<1>, C4<1>;
L_0x600002bab950 .functor AND 1, L_0x600002bab8e0, L_0x6000031b1ae0, C4<1>, C4<1>;
v0x60000329f450_0 .net *"_ivl_0", 3 0, L_0x6000031b1ea0;  1 drivers
L_0x1200892e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000329f4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1200892e8;  1 drivers
v0x60000329f570_0 .net *"_ivl_13", 0 0, L_0x6000031b1e00;  1 drivers
L_0x120089330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000329f600_0 .net/2u *"_ivl_15", 2 0, L_0x120089330;  1 drivers
v0x60000329f690_0 .net *"_ivl_17", 0 0, L_0x6000031b1c20;  1 drivers
v0x60000329f720_0 .net *"_ivl_20", 0 0, L_0x600002bab800;  1 drivers
v0x60000329f7b0_0 .net *"_ivl_22", 0 0, L_0x600002bab870;  1 drivers
v0x60000329f840_0 .net *"_ivl_24", 0 0, L_0x600002bab8e0;  1 drivers
v0x60000329f8d0_0 .net *"_ivl_25", 31 0, L_0x6000031b1cc0;  1 drivers
L_0x120089378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000329f960_0 .net *"_ivl_28", 15 0, L_0x120089378;  1 drivers
L_0x1200893c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000329f9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1200893c0;  1 drivers
L_0x120089258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000329fa80_0 .net *"_ivl_3", 1 0, L_0x120089258;  1 drivers
v0x60000329fb10_0 .net *"_ivl_31", 0 0, L_0x6000031b1ae0;  1 drivers
L_0x1200892a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000329fba0_0 .net/2u *"_ivl_4", 3 0, L_0x1200892a0;  1 drivers
v0x60000329fc30_0 .net *"_ivl_6", 0 0, L_0x6000031b1f40;  1 drivers
v0x60000329fcc0_0 .net "do_clear", 0 0, L_0x600002bab950;  1 drivers
v0x60000329fd50_0 .net "load_weight", 0 0, L_0x600002bab790;  1 drivers
v0x60000329fde0_0 .net "weight_in", 7 0, L_0x6000031b1d60;  1 drivers
L_0x6000031b1ea0 .concat [ 2 2 0 0], v0x6000032f6b50_0, L_0x120089258;
L_0x6000031b1f40 .cmp/eq 4, L_0x6000031b1ea0, L_0x1200892a0;
L_0x6000031b1e00 .cmp/eq 3, v0x60000328c990_0, L_0x1200892e8;
L_0x6000031b1c20 .cmp/eq 3, v0x60000328c990_0, L_0x120089330;
L_0x6000031b1cc0 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x120089378;
L_0x6000031b1ae0 .cmp/eq 32, L_0x6000031b1cc0, L_0x1200893c0;
S_0x11ae8d9c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae8d850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eafa00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eafa40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000329e910_0 .net *"_ivl_11", 0 0, L_0x6000031b1860;  1 drivers
v0x60000329e9a0_0 .net *"_ivl_12", 15 0, L_0x6000031b1900;  1 drivers
v0x60000329ea30_0 .net/s *"_ivl_4", 15 0, L_0x6000031b1b80;  1 drivers
v0x60000329eac0_0 .net/s *"_ivl_6", 15 0, L_0x6000031b19a0;  1 drivers
v0x60000329eb50_0 .net/s "a_signed", 7 0, v0x60000329ed00_0;  1 drivers
v0x60000329ebe0_0 .net "act_in", 7 0, v0x60000329d710_0;  alias, 1 drivers
v0x60000329ec70_0 .var "act_out", 7 0;
v0x60000329ed00_0 .var "act_reg", 7 0;
v0x60000329ed90_0 .net "clear_acc", 0 0, L_0x600002bab950;  alias, 1 drivers
v0x60000329ee20_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x60000329eeb0_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x60000329ef40_0 .net "load_weight", 0 0, L_0x600002bab790;  alias, 1 drivers
v0x60000329efd0_0 .net/s "product", 15 0, L_0x6000031b1a40;  1 drivers
v0x60000329f060_0 .net/s "product_ext", 31 0, L_0x6000031b1720;  1 drivers
v0x60000329f0f0_0 .net "psum_in", 31 0, v0x600003299b90_0;  alias, 1 drivers
v0x60000329f180_0 .var "psum_out", 31 0;
v0x60000329f210_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x60000329f2a0_0 .net/s "w_signed", 7 0, v0x60000329f3c0_0;  1 drivers
v0x60000329f330_0 .net "weight_in", 7 0, L_0x6000031b1d60;  alias, 1 drivers
v0x60000329f3c0_0 .var "weight_reg", 7 0;
L_0x6000031b1b80 .extend/s 16, v0x60000329ed00_0;
L_0x6000031b19a0 .extend/s 16, v0x60000329f3c0_0;
L_0x6000031b1a40 .arith/mult 16, L_0x6000031b1b80, L_0x6000031b19a0;
L_0x6000031b1860 .part L_0x6000031b1a40, 15, 1;
LS_0x6000031b1900_0_0 .concat [ 1 1 1 1], L_0x6000031b1860, L_0x6000031b1860, L_0x6000031b1860, L_0x6000031b1860;
LS_0x6000031b1900_0_4 .concat [ 1 1 1 1], L_0x6000031b1860, L_0x6000031b1860, L_0x6000031b1860, L_0x6000031b1860;
LS_0x6000031b1900_0_8 .concat [ 1 1 1 1], L_0x6000031b1860, L_0x6000031b1860, L_0x6000031b1860, L_0x6000031b1860;
LS_0x6000031b1900_0_12 .concat [ 1 1 1 1], L_0x6000031b1860, L_0x6000031b1860, L_0x6000031b1860, L_0x6000031b1860;
L_0x6000031b1900 .concat [ 4 4 4 4], LS_0x6000031b1900_0_0, LS_0x6000031b1900_0_4, LS_0x6000031b1900_0_8, LS_0x6000031b1900_0_12;
L_0x6000031b1720 .concat [ 16 16 0 0], L_0x6000031b1a40, L_0x6000031b1900;
S_0x11ae8b200 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d1640 .param/l "row" 1 7 213, +C4<010>;
S_0x11ae8b370 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x11ae8b200;
 .timescale 0 0;
P_0x6000015d16c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600002babaa0 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b15e0, C4<1>, C4<1>;
L_0x600002babb10 .functor AND 1, L_0x6000031b1540, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002babb80 .functor OR 1, L_0x6000031b14a0, L_0x600002babb10, C4<0>, C4<0>;
L_0x600002babbf0 .functor AND 1, L_0x12008a4a0, L_0x600002babb80, C4<1>, C4<1>;
L_0x600002babc60 .functor AND 1, L_0x600002babbf0, L_0x6000031b1400, C4<1>, C4<1>;
v0x600003280a20_0 .net *"_ivl_0", 2 0, L_0x6000031b17c0;  1 drivers
L_0x120089498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003280ab0_0 .net/2u *"_ivl_11", 2 0, L_0x120089498;  1 drivers
v0x600003280b40_0 .net *"_ivl_13", 0 0, L_0x6000031b14a0;  1 drivers
L_0x1200894e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003280bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1200894e0;  1 drivers
v0x600003280c60_0 .net *"_ivl_17", 0 0, L_0x6000031b1540;  1 drivers
v0x600003280cf0_0 .net *"_ivl_20", 0 0, L_0x600002babb10;  1 drivers
v0x600003280d80_0 .net *"_ivl_22", 0 0, L_0x600002babb80;  1 drivers
v0x600003280e10_0 .net *"_ivl_24", 0 0, L_0x600002babbf0;  1 drivers
v0x600003280ea0_0 .net *"_ivl_25", 31 0, L_0x6000031b1360;  1 drivers
L_0x120089528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003280f30_0 .net *"_ivl_28", 15 0, L_0x120089528;  1 drivers
L_0x120089570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003280fc0_0 .net/2u *"_ivl_29", 31 0, L_0x120089570;  1 drivers
L_0x120089408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003281050_0 .net *"_ivl_3", 0 0, L_0x120089408;  1 drivers
v0x6000032810e0_0 .net *"_ivl_31", 0 0, L_0x6000031b1400;  1 drivers
L_0x120089450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003281170_0 .net/2u *"_ivl_4", 2 0, L_0x120089450;  1 drivers
v0x600003281200_0 .net *"_ivl_6", 0 0, L_0x6000031b15e0;  1 drivers
v0x600003281290_0 .net "do_clear", 0 0, L_0x600002babc60;  1 drivers
v0x600003281320_0 .net "load_weight", 0 0, L_0x600002babaa0;  1 drivers
v0x6000032813b0_0 .net "weight_in", 7 0, L_0x6000031b1680;  1 drivers
L_0x6000031b17c0 .concat [ 2 1 0 0], v0x6000032f6b50_0, L_0x120089408;
L_0x6000031b15e0 .cmp/eq 3, L_0x6000031b17c0, L_0x120089450;
L_0x6000031b14a0 .cmp/eq 3, v0x60000328c990_0, L_0x120089498;
L_0x6000031b1540 .cmp/eq 3, v0x60000328c990_0, L_0x1200894e0;
L_0x6000031b1360 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x120089528;
L_0x6000031b1400 .cmp/eq 32, L_0x6000031b1360, L_0x120089570;
S_0x11ae88bb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae8b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eafd80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eafdc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000329fe70_0 .net *"_ivl_11", 0 0, L_0x6000031b1180;  1 drivers
v0x60000329ff00_0 .net *"_ivl_12", 15 0, L_0x6000031b0fa0;  1 drivers
v0x600003280000_0 .net/s *"_ivl_4", 15 0, L_0x6000031b1220;  1 drivers
v0x600003280090_0 .net/s *"_ivl_6", 15 0, L_0x6000031b12c0;  1 drivers
v0x600003280120_0 .net/s "a_signed", 7 0, v0x6000032802d0_0;  1 drivers
v0x6000032801b0_0 .net "act_in", 7 0, L_0x600002ba9960;  alias, 1 drivers
v0x600003280240_0 .var "act_out", 7 0;
v0x6000032802d0_0 .var "act_reg", 7 0;
v0x600003280360_0 .net "clear_acc", 0 0, L_0x600002babc60;  alias, 1 drivers
v0x6000032803f0_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x600003280480_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x600003280510_0 .net "load_weight", 0 0, L_0x600002babaa0;  alias, 1 drivers
v0x6000032805a0_0 .net/s "product", 15 0, L_0x6000031b10e0;  1 drivers
v0x600003280630_0 .net/s "product_ext", 31 0, L_0x6000031b1040;  1 drivers
v0x6000032806c0_0 .net "psum_in", 31 0, v0x60000329b0f0_0;  alias, 1 drivers
v0x600003280750_0 .var "psum_out", 31 0;
v0x6000032807e0_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003280870_0 .net/s "w_signed", 7 0, v0x600003280990_0;  1 drivers
v0x600003280900_0 .net "weight_in", 7 0, L_0x6000031b1680;  alias, 1 drivers
v0x600003280990_0 .var "weight_reg", 7 0;
L_0x6000031b1220 .extend/s 16, v0x6000032802d0_0;
L_0x6000031b12c0 .extend/s 16, v0x600003280990_0;
L_0x6000031b10e0 .arith/mult 16, L_0x6000031b1220, L_0x6000031b12c0;
L_0x6000031b1180 .part L_0x6000031b10e0, 15, 1;
LS_0x6000031b0fa0_0_0 .concat [ 1 1 1 1], L_0x6000031b1180, L_0x6000031b1180, L_0x6000031b1180, L_0x6000031b1180;
LS_0x6000031b0fa0_0_4 .concat [ 1 1 1 1], L_0x6000031b1180, L_0x6000031b1180, L_0x6000031b1180, L_0x6000031b1180;
LS_0x6000031b0fa0_0_8 .concat [ 1 1 1 1], L_0x6000031b1180, L_0x6000031b1180, L_0x6000031b1180, L_0x6000031b1180;
LS_0x6000031b0fa0_0_12 .concat [ 1 1 1 1], L_0x6000031b1180, L_0x6000031b1180, L_0x6000031b1180, L_0x6000031b1180;
L_0x6000031b0fa0 .concat [ 4 4 4 4], LS_0x6000031b0fa0_0_0, LS_0x6000031b0fa0_0_4, LS_0x6000031b0fa0_0_8, LS_0x6000031b0fa0_0_12;
L_0x6000031b1040 .concat [ 16 16 0 0], L_0x6000031b10e0, L_0x6000031b0fa0;
S_0x11ae88d20 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x11ae8b200;
 .timescale 0 0;
P_0x6000015d17c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600002babdb0 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b0f00, C4<1>, C4<1>;
L_0x600002babe20 .functor AND 1, L_0x6000031b0be0, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002babe90 .functor OR 1, L_0x6000031b0dc0, L_0x600002babe20, C4<0>, C4<0>;
L_0x600002babf00 .functor AND 1, L_0x12008a4a0, L_0x600002babe90, C4<1>, C4<1>;
L_0x600002babf70 .functor AND 1, L_0x600002babf00, L_0x6000031b0aa0, C4<1>, C4<1>;
v0x600003281f80_0 .net *"_ivl_0", 2 0, L_0x6000031b0e60;  1 drivers
L_0x120089648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003282010_0 .net/2u *"_ivl_11", 2 0, L_0x120089648;  1 drivers
v0x6000032820a0_0 .net *"_ivl_13", 0 0, L_0x6000031b0dc0;  1 drivers
L_0x120089690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003282130_0 .net/2u *"_ivl_15", 2 0, L_0x120089690;  1 drivers
v0x6000032821c0_0 .net *"_ivl_17", 0 0, L_0x6000031b0be0;  1 drivers
v0x600003282250_0 .net *"_ivl_20", 0 0, L_0x600002babe20;  1 drivers
v0x6000032822e0_0 .net *"_ivl_22", 0 0, L_0x600002babe90;  1 drivers
v0x600003282370_0 .net *"_ivl_24", 0 0, L_0x600002babf00;  1 drivers
v0x600003282400_0 .net *"_ivl_25", 31 0, L_0x6000031b0c80;  1 drivers
L_0x1200896d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003282490_0 .net *"_ivl_28", 15 0, L_0x1200896d8;  1 drivers
L_0x120089720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003282520_0 .net/2u *"_ivl_29", 31 0, L_0x120089720;  1 drivers
L_0x1200895b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000032825b0_0 .net *"_ivl_3", 0 0, L_0x1200895b8;  1 drivers
v0x600003282640_0 .net *"_ivl_31", 0 0, L_0x6000031b0aa0;  1 drivers
L_0x120089600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000032826d0_0 .net/2u *"_ivl_4", 2 0, L_0x120089600;  1 drivers
v0x600003282760_0 .net *"_ivl_6", 0 0, L_0x6000031b0f00;  1 drivers
v0x6000032827f0_0 .net "do_clear", 0 0, L_0x600002babf70;  1 drivers
v0x600003282880_0 .net "load_weight", 0 0, L_0x600002babdb0;  1 drivers
v0x600003282910_0 .net "weight_in", 7 0, L_0x6000031b0d20;  1 drivers
L_0x6000031b0e60 .concat [ 2 1 0 0], v0x6000032f6b50_0, L_0x1200895b8;
L_0x6000031b0f00 .cmp/eq 3, L_0x6000031b0e60, L_0x120089600;
L_0x6000031b0dc0 .cmp/eq 3, v0x60000328c990_0, L_0x120089648;
L_0x6000031b0be0 .cmp/eq 3, v0x60000328c990_0, L_0x120089690;
L_0x6000031b0c80 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x1200896d8;
L_0x6000031b0aa0 .cmp/eq 32, L_0x6000031b0c80, L_0x120089720;
S_0x11ae86560 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae88d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eafa80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eafac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003281440_0 .net *"_ivl_11", 0 0, L_0x6000031b24e0;  1 drivers
v0x6000032814d0_0 .net *"_ivl_12", 15 0, L_0x6000031b2580;  1 drivers
v0x600003281560_0 .net/s *"_ivl_4", 15 0, L_0x6000031b0b40;  1 drivers
v0x6000032815f0_0 .net/s *"_ivl_6", 15 0, L_0x6000031b0960;  1 drivers
v0x600003281680_0 .net/s "a_signed", 7 0, v0x600003281830_0;  1 drivers
v0x600003281710_0 .net "act_in", 7 0, v0x600003280240_0;  alias, 1 drivers
v0x6000032817a0_0 .var "act_out", 7 0;
v0x600003281830_0 .var "act_reg", 7 0;
v0x6000032818c0_0 .net "clear_acc", 0 0, L_0x600002babf70;  alias, 1 drivers
v0x600003281950_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x6000032819e0_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x600003281a70_0 .net "load_weight", 0 0, L_0x600002babdb0;  alias, 1 drivers
v0x600003281b00_0 .net/s "product", 15 0, L_0x6000031b0a00;  1 drivers
v0x600003281b90_0 .net/s "product_ext", 31 0, L_0x6000031b23a0;  1 drivers
v0x600003281c20_0 .net "psum_in", 31 0, v0x60000329c6c0_0;  alias, 1 drivers
v0x600003281cb0_0 .var "psum_out", 31 0;
v0x600003281d40_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003281dd0_0 .net/s "w_signed", 7 0, v0x600003281ef0_0;  1 drivers
v0x600003281e60_0 .net "weight_in", 7 0, L_0x6000031b0d20;  alias, 1 drivers
v0x600003281ef0_0 .var "weight_reg", 7 0;
L_0x6000031b0b40 .extend/s 16, v0x600003281830_0;
L_0x6000031b0960 .extend/s 16, v0x600003281ef0_0;
L_0x6000031b0a00 .arith/mult 16, L_0x6000031b0b40, L_0x6000031b0960;
L_0x6000031b24e0 .part L_0x6000031b0a00, 15, 1;
LS_0x6000031b2580_0_0 .concat [ 1 1 1 1], L_0x6000031b24e0, L_0x6000031b24e0, L_0x6000031b24e0, L_0x6000031b24e0;
LS_0x6000031b2580_0_4 .concat [ 1 1 1 1], L_0x6000031b24e0, L_0x6000031b24e0, L_0x6000031b24e0, L_0x6000031b24e0;
LS_0x6000031b2580_0_8 .concat [ 1 1 1 1], L_0x6000031b24e0, L_0x6000031b24e0, L_0x6000031b24e0, L_0x6000031b24e0;
LS_0x6000031b2580_0_12 .concat [ 1 1 1 1], L_0x6000031b24e0, L_0x6000031b24e0, L_0x6000031b24e0, L_0x6000031b24e0;
L_0x6000031b2580 .concat [ 4 4 4 4], LS_0x6000031b2580_0_0, LS_0x6000031b2580_0_4, LS_0x6000031b2580_0_8, LS_0x6000031b2580_0_12;
L_0x6000031b23a0 .concat [ 16 16 0 0], L_0x6000031b0a00, L_0x6000031b2580;
S_0x11ae866d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x11ae8b200;
 .timescale 0 0;
P_0x6000015d18c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600002ba75d0 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b2260, C4<1>, C4<1>;
L_0x600002ba7170 .functor AND 1, L_0x6000031b0820, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002ba6d10 .functor OR 1, L_0x6000031b06e0, L_0x600002ba7170, C4<0>, C4<0>;
L_0x600002ba68b0 .functor AND 1, L_0x12008a4a0, L_0x600002ba6d10, C4<1>, C4<1>;
L_0x600002ba6450 .functor AND 1, L_0x600002ba68b0, L_0x6000031b38e0, C4<1>, C4<1>;
v0x6000032834e0_0 .net *"_ivl_0", 3 0, L_0x6000031b2440;  1 drivers
L_0x1200897f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003283570_0 .net/2u *"_ivl_11", 2 0, L_0x1200897f8;  1 drivers
v0x600003283600_0 .net *"_ivl_13", 0 0, L_0x6000031b06e0;  1 drivers
L_0x120089840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003283690_0 .net/2u *"_ivl_15", 2 0, L_0x120089840;  1 drivers
v0x600003283720_0 .net *"_ivl_17", 0 0, L_0x6000031b0820;  1 drivers
v0x6000032837b0_0 .net *"_ivl_20", 0 0, L_0x600002ba7170;  1 drivers
v0x600003283840_0 .net *"_ivl_22", 0 0, L_0x600002ba6d10;  1 drivers
v0x6000032838d0_0 .net *"_ivl_24", 0 0, L_0x600002ba68b0;  1 drivers
v0x600003283960_0 .net *"_ivl_25", 31 0, L_0x6000031b08c0;  1 drivers
L_0x120089888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000032839f0_0 .net *"_ivl_28", 15 0, L_0x120089888;  1 drivers
L_0x1200898d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003283a80_0 .net/2u *"_ivl_29", 31 0, L_0x1200898d0;  1 drivers
L_0x120089768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003283b10_0 .net *"_ivl_3", 1 0, L_0x120089768;  1 drivers
v0x600003283ba0_0 .net *"_ivl_31", 0 0, L_0x6000031b38e0;  1 drivers
L_0x1200897b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003283c30_0 .net/2u *"_ivl_4", 3 0, L_0x1200897b0;  1 drivers
v0x600003283cc0_0 .net *"_ivl_6", 0 0, L_0x6000031b2260;  1 drivers
v0x600003283d50_0 .net "do_clear", 0 0, L_0x600002ba6450;  1 drivers
v0x600003283de0_0 .net "load_weight", 0 0, L_0x600002ba75d0;  1 drivers
v0x600003283e70_0 .net "weight_in", 7 0, L_0x6000031b2300;  1 drivers
L_0x6000031b2440 .concat [ 2 2 0 0], v0x6000032f6b50_0, L_0x120089768;
L_0x6000031b2260 .cmp/eq 4, L_0x6000031b2440, L_0x1200897b0;
L_0x6000031b06e0 .cmp/eq 3, v0x60000328c990_0, L_0x1200897f8;
L_0x6000031b0820 .cmp/eq 3, v0x60000328c990_0, L_0x120089840;
L_0x6000031b08c0 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x120089888;
L_0x6000031b38e0 .cmp/eq 32, L_0x6000031b08c0, L_0x1200898d0;
S_0x11ae83f10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae866d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eafc80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eafcc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000032829a0_0 .net *"_ivl_11", 0 0, L_0x6000031b81e0;  1 drivers
v0x600003282a30_0 .net *"_ivl_12", 15 0, L_0x6000031b8280;  1 drivers
v0x600003282ac0_0 .net/s *"_ivl_4", 15 0, L_0x6000031b8000;  1 drivers
v0x600003282b50_0 .net/s *"_ivl_6", 15 0, L_0x6000031b80a0;  1 drivers
v0x600003282be0_0 .net/s "a_signed", 7 0, v0x600003282d90_0;  1 drivers
v0x600003282c70_0 .net "act_in", 7 0, v0x6000032817a0_0;  alias, 1 drivers
v0x600003282d00_0 .var "act_out", 7 0;
v0x600003282d90_0 .var "act_reg", 7 0;
v0x600003282e20_0 .net "clear_acc", 0 0, L_0x600002ba6450;  alias, 1 drivers
v0x600003282eb0_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x600003282f40_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x600003282fd0_0 .net "load_weight", 0 0, L_0x600002ba75d0;  alias, 1 drivers
v0x600003283060_0 .net/s "product", 15 0, L_0x6000031b8140;  1 drivers
v0x6000032830f0_0 .net/s "product_ext", 31 0, L_0x6000031b8320;  1 drivers
v0x600003283180_0 .net "psum_in", 31 0, v0x60000329dc20_0;  alias, 1 drivers
v0x600003283210_0 .var "psum_out", 31 0;
v0x6000032832a0_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003283330_0 .net/s "w_signed", 7 0, v0x600003283450_0;  1 drivers
v0x6000032833c0_0 .net "weight_in", 7 0, L_0x6000031b2300;  alias, 1 drivers
v0x600003283450_0 .var "weight_reg", 7 0;
L_0x6000031b8000 .extend/s 16, v0x600003282d90_0;
L_0x6000031b80a0 .extend/s 16, v0x600003283450_0;
L_0x6000031b8140 .arith/mult 16, L_0x6000031b8000, L_0x6000031b80a0;
L_0x6000031b81e0 .part L_0x6000031b8140, 15, 1;
LS_0x6000031b8280_0_0 .concat [ 1 1 1 1], L_0x6000031b81e0, L_0x6000031b81e0, L_0x6000031b81e0, L_0x6000031b81e0;
LS_0x6000031b8280_0_4 .concat [ 1 1 1 1], L_0x6000031b81e0, L_0x6000031b81e0, L_0x6000031b81e0, L_0x6000031b81e0;
LS_0x6000031b8280_0_8 .concat [ 1 1 1 1], L_0x6000031b81e0, L_0x6000031b81e0, L_0x6000031b81e0, L_0x6000031b81e0;
LS_0x6000031b8280_0_12 .concat [ 1 1 1 1], L_0x6000031b81e0, L_0x6000031b81e0, L_0x6000031b81e0, L_0x6000031b81e0;
L_0x6000031b8280 .concat [ 4 4 4 4], LS_0x6000031b8280_0_0, LS_0x6000031b8280_0_4, LS_0x6000031b8280_0_8, LS_0x6000031b8280_0_12;
L_0x6000031b8320 .concat [ 16 16 0 0], L_0x6000031b8140, L_0x6000031b8280;
S_0x11ae84080 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x11ae8b200;
 .timescale 0 0;
P_0x6000015d19c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600002ba5730 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b8460, C4<1>, C4<1>;
L_0x600002ba52d0 .functor AND 1, L_0x6000031b8640, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002ba4e70 .functor OR 1, L_0x6000031b85a0, L_0x600002ba52d0, C4<0>, C4<0>;
L_0x600002ba4a10 .functor AND 1, L_0x12008a4a0, L_0x600002ba4e70, C4<1>, C4<1>;
L_0x600002ba45b0 .functor AND 1, L_0x600002ba4a10, L_0x6000031b8780, C4<1>, C4<1>;
v0x600003284ab0_0 .net *"_ivl_0", 3 0, L_0x6000031b83c0;  1 drivers
L_0x1200899a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003284b40_0 .net/2u *"_ivl_11", 2 0, L_0x1200899a8;  1 drivers
v0x600003284bd0_0 .net *"_ivl_13", 0 0, L_0x6000031b85a0;  1 drivers
L_0x1200899f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003284c60_0 .net/2u *"_ivl_15", 2 0, L_0x1200899f0;  1 drivers
v0x600003284cf0_0 .net *"_ivl_17", 0 0, L_0x6000031b8640;  1 drivers
v0x600003284d80_0 .net *"_ivl_20", 0 0, L_0x600002ba52d0;  1 drivers
v0x600003284e10_0 .net *"_ivl_22", 0 0, L_0x600002ba4e70;  1 drivers
v0x600003284ea0_0 .net *"_ivl_24", 0 0, L_0x600002ba4a10;  1 drivers
v0x600003284f30_0 .net *"_ivl_25", 31 0, L_0x6000031b86e0;  1 drivers
L_0x120089a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003284fc0_0 .net *"_ivl_28", 15 0, L_0x120089a38;  1 drivers
L_0x120089a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003285050_0 .net/2u *"_ivl_29", 31 0, L_0x120089a80;  1 drivers
L_0x120089918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000032850e0_0 .net *"_ivl_3", 1 0, L_0x120089918;  1 drivers
v0x600003285170_0 .net *"_ivl_31", 0 0, L_0x6000031b8780;  1 drivers
L_0x120089960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003285200_0 .net/2u *"_ivl_4", 3 0, L_0x120089960;  1 drivers
v0x600003285290_0 .net *"_ivl_6", 0 0, L_0x6000031b8460;  1 drivers
v0x600003285320_0 .net "do_clear", 0 0, L_0x600002ba45b0;  1 drivers
v0x6000032853b0_0 .net "load_weight", 0 0, L_0x600002ba5730;  1 drivers
v0x600003285440_0 .net "weight_in", 7 0, L_0x6000031b8500;  1 drivers
L_0x6000031b83c0 .concat [ 2 2 0 0], v0x6000032f6b50_0, L_0x120089918;
L_0x6000031b8460 .cmp/eq 4, L_0x6000031b83c0, L_0x120089960;
L_0x6000031b85a0 .cmp/eq 3, v0x60000328c990_0, L_0x1200899a8;
L_0x6000031b8640 .cmp/eq 3, v0x60000328c990_0, L_0x1200899f0;
L_0x6000031b86e0 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x120089a38;
L_0x6000031b8780 .cmp/eq 32, L_0x6000031b86e0, L_0x120089a80;
S_0x11ae818c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae84080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eafe00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eafe40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003283f00_0 .net *"_ivl_11", 0 0, L_0x6000031b8a00;  1 drivers
v0x600003284000_0 .net *"_ivl_12", 15 0, L_0x6000031b8aa0;  1 drivers
v0x600003284090_0 .net/s *"_ivl_4", 15 0, L_0x6000031b8820;  1 drivers
v0x600003284120_0 .net/s *"_ivl_6", 15 0, L_0x6000031b88c0;  1 drivers
v0x6000032841b0_0 .net/s "a_signed", 7 0, v0x600003284360_0;  1 drivers
v0x600003284240_0 .net "act_in", 7 0, v0x600003282d00_0;  alias, 1 drivers
v0x6000032842d0_0 .var "act_out", 7 0;
v0x600003284360_0 .var "act_reg", 7 0;
v0x6000032843f0_0 .net "clear_acc", 0 0, L_0x600002ba45b0;  alias, 1 drivers
v0x600003284480_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x600003284510_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x6000032845a0_0 .net "load_weight", 0 0, L_0x600002ba5730;  alias, 1 drivers
v0x600003284630_0 .net/s "product", 15 0, L_0x6000031b8960;  1 drivers
v0x6000032846c0_0 .net/s "product_ext", 31 0, L_0x6000031b8b40;  1 drivers
v0x600003284750_0 .net "psum_in", 31 0, v0x60000329f180_0;  alias, 1 drivers
v0x6000032847e0_0 .var "psum_out", 31 0;
v0x600003284870_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003284900_0 .net/s "w_signed", 7 0, v0x600003284a20_0;  1 drivers
v0x600003284990_0 .net "weight_in", 7 0, L_0x6000031b8500;  alias, 1 drivers
v0x600003284a20_0 .var "weight_reg", 7 0;
L_0x6000031b8820 .extend/s 16, v0x600003284360_0;
L_0x6000031b88c0 .extend/s 16, v0x600003284a20_0;
L_0x6000031b8960 .arith/mult 16, L_0x6000031b8820, L_0x6000031b88c0;
L_0x6000031b8a00 .part L_0x6000031b8960, 15, 1;
LS_0x6000031b8aa0_0_0 .concat [ 1 1 1 1], L_0x6000031b8a00, L_0x6000031b8a00, L_0x6000031b8a00, L_0x6000031b8a00;
LS_0x6000031b8aa0_0_4 .concat [ 1 1 1 1], L_0x6000031b8a00, L_0x6000031b8a00, L_0x6000031b8a00, L_0x6000031b8a00;
LS_0x6000031b8aa0_0_8 .concat [ 1 1 1 1], L_0x6000031b8a00, L_0x6000031b8a00, L_0x6000031b8a00, L_0x6000031b8a00;
LS_0x6000031b8aa0_0_12 .concat [ 1 1 1 1], L_0x6000031b8a00, L_0x6000031b8a00, L_0x6000031b8a00, L_0x6000031b8a00;
L_0x6000031b8aa0 .concat [ 4 4 4 4], LS_0x6000031b8aa0_0_0, LS_0x6000031b8aa0_0_4, LS_0x6000031b8aa0_0_8, LS_0x6000031b8aa0_0_12;
L_0x6000031b8b40 .concat [ 16 16 0 0], L_0x6000031b8960, L_0x6000031b8aa0;
S_0x11ae81a30 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d1ac0 .param/l "row" 1 7 213, +C4<011>;
S_0x11ae7f270 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x11ae81a30;
 .timescale 0 0;
P_0x6000015d1b40 .param/l "col" 1 7 214, +C4<00>;
L_0x600002ba4070 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b8c80, C4<1>, C4<1>;
L_0x600002ba4000 .functor AND 1, L_0x6000031b8e60, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002ba3f00 .functor OR 1, L_0x6000031b8dc0, L_0x600002ba4000, C4<0>, C4<0>;
L_0x600002ba3f70 .functor AND 1, L_0x12008a4a0, L_0x600002ba3f00, C4<1>, C4<1>;
L_0x600002bac000 .functor AND 1, L_0x600002ba3f70, L_0x6000031b8fa0, C4<1>, C4<1>;
v0x600003286010_0 .net *"_ivl_0", 2 0, L_0x6000031b8be0;  1 drivers
L_0x120089b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000032860a0_0 .net/2u *"_ivl_11", 2 0, L_0x120089b58;  1 drivers
v0x600003286130_0 .net *"_ivl_13", 0 0, L_0x6000031b8dc0;  1 drivers
L_0x120089ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000032861c0_0 .net/2u *"_ivl_15", 2 0, L_0x120089ba0;  1 drivers
v0x600003286250_0 .net *"_ivl_17", 0 0, L_0x6000031b8e60;  1 drivers
v0x6000032862e0_0 .net *"_ivl_20", 0 0, L_0x600002ba4000;  1 drivers
v0x600003286370_0 .net *"_ivl_22", 0 0, L_0x600002ba3f00;  1 drivers
v0x600003286400_0 .net *"_ivl_24", 0 0, L_0x600002ba3f70;  1 drivers
v0x600003286490_0 .net *"_ivl_25", 31 0, L_0x6000031b8f00;  1 drivers
L_0x120089be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003286520_0 .net *"_ivl_28", 15 0, L_0x120089be8;  1 drivers
L_0x120089c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000032865b0_0 .net/2u *"_ivl_29", 31 0, L_0x120089c30;  1 drivers
L_0x120089ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003286640_0 .net *"_ivl_3", 0 0, L_0x120089ac8;  1 drivers
v0x6000032866d0_0 .net *"_ivl_31", 0 0, L_0x6000031b8fa0;  1 drivers
L_0x120089b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003286760_0 .net/2u *"_ivl_4", 2 0, L_0x120089b10;  1 drivers
v0x6000032867f0_0 .net *"_ivl_6", 0 0, L_0x6000031b8c80;  1 drivers
v0x600003286880_0 .net "do_clear", 0 0, L_0x600002bac000;  1 drivers
v0x600003286910_0 .net "load_weight", 0 0, L_0x600002ba4070;  1 drivers
v0x6000032869a0_0 .net "weight_in", 7 0, L_0x6000031b8d20;  1 drivers
L_0x6000031b8be0 .concat [ 2 1 0 0], v0x6000032f6b50_0, L_0x120089ac8;
L_0x6000031b8c80 .cmp/eq 3, L_0x6000031b8be0, L_0x120089b10;
L_0x6000031b8dc0 .cmp/eq 3, v0x60000328c990_0, L_0x120089b58;
L_0x6000031b8e60 .cmp/eq 3, v0x60000328c990_0, L_0x120089ba0;
L_0x6000031b8f00 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x120089be8;
L_0x6000031b8fa0 .cmp/eq 32, L_0x6000031b8f00, L_0x120089c30;
S_0x11ae7f3e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae7f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eafe80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eafec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000032854d0_0 .net *"_ivl_11", 0 0, L_0x6000031b9220;  1 drivers
v0x600003285560_0 .net *"_ivl_12", 15 0, L_0x6000031b92c0;  1 drivers
v0x6000032855f0_0 .net/s *"_ivl_4", 15 0, L_0x6000031b9040;  1 drivers
v0x600003285680_0 .net/s *"_ivl_6", 15 0, L_0x6000031b90e0;  1 drivers
v0x600003285710_0 .net/s "a_signed", 7 0, v0x6000032858c0_0;  1 drivers
v0x6000032857a0_0 .net "act_in", 7 0, L_0x600002ba9810;  alias, 1 drivers
v0x600003285830_0 .var "act_out", 7 0;
v0x6000032858c0_0 .var "act_reg", 7 0;
v0x600003285950_0 .net "clear_acc", 0 0, L_0x600002bac000;  alias, 1 drivers
v0x6000032859e0_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x600003285a70_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x600003285b00_0 .net "load_weight", 0 0, L_0x600002ba4070;  alias, 1 drivers
v0x600003285b90_0 .net/s "product", 15 0, L_0x6000031b9180;  1 drivers
v0x600003285c20_0 .net/s "product_ext", 31 0, L_0x6000031b9360;  1 drivers
v0x600003285cb0_0 .net "psum_in", 31 0, v0x600003280750_0;  alias, 1 drivers
v0x600003285d40_0 .var "psum_out", 31 0;
v0x600003285dd0_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003285e60_0 .net/s "w_signed", 7 0, v0x600003285f80_0;  1 drivers
v0x600003285ef0_0 .net "weight_in", 7 0, L_0x6000031b8d20;  alias, 1 drivers
v0x600003285f80_0 .var "weight_reg", 7 0;
L_0x6000031b9040 .extend/s 16, v0x6000032858c0_0;
L_0x6000031b90e0 .extend/s 16, v0x600003285f80_0;
L_0x6000031b9180 .arith/mult 16, L_0x6000031b9040, L_0x6000031b90e0;
L_0x6000031b9220 .part L_0x6000031b9180, 15, 1;
LS_0x6000031b92c0_0_0 .concat [ 1 1 1 1], L_0x6000031b9220, L_0x6000031b9220, L_0x6000031b9220, L_0x6000031b9220;
LS_0x6000031b92c0_0_4 .concat [ 1 1 1 1], L_0x6000031b9220, L_0x6000031b9220, L_0x6000031b9220, L_0x6000031b9220;
LS_0x6000031b92c0_0_8 .concat [ 1 1 1 1], L_0x6000031b9220, L_0x6000031b9220, L_0x6000031b9220, L_0x6000031b9220;
LS_0x6000031b92c0_0_12 .concat [ 1 1 1 1], L_0x6000031b9220, L_0x6000031b9220, L_0x6000031b9220, L_0x6000031b9220;
L_0x6000031b92c0 .concat [ 4 4 4 4], LS_0x6000031b92c0_0_0, LS_0x6000031b92c0_0_4, LS_0x6000031b92c0_0_8, LS_0x6000031b92c0_0_12;
L_0x6000031b9360 .concat [ 16 16 0 0], L_0x6000031b9180, L_0x6000031b92c0;
S_0x11ae7cc20 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x11ae81a30;
 .timescale 0 0;
P_0x6000015d1c40 .param/l "col" 1 7 214, +C4<01>;
L_0x600002bac150 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b94a0, C4<1>, C4<1>;
L_0x600002bac1c0 .functor AND 1, L_0x6000031b9680, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002bac230 .functor OR 1, L_0x6000031b95e0, L_0x600002bac1c0, C4<0>, C4<0>;
L_0x600002bac2a0 .functor AND 1, L_0x12008a4a0, L_0x600002bac230, C4<1>, C4<1>;
L_0x600002bac310 .functor AND 1, L_0x600002bac2a0, L_0x6000031b97c0, C4<1>, C4<1>;
v0x600003287570_0 .net *"_ivl_0", 2 0, L_0x6000031b9400;  1 drivers
L_0x120089d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003287600_0 .net/2u *"_ivl_11", 2 0, L_0x120089d08;  1 drivers
v0x600003287690_0 .net *"_ivl_13", 0 0, L_0x6000031b95e0;  1 drivers
L_0x120089d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003287720_0 .net/2u *"_ivl_15", 2 0, L_0x120089d50;  1 drivers
v0x6000032877b0_0 .net *"_ivl_17", 0 0, L_0x6000031b9680;  1 drivers
v0x600003287840_0 .net *"_ivl_20", 0 0, L_0x600002bac1c0;  1 drivers
v0x6000032878d0_0 .net *"_ivl_22", 0 0, L_0x600002bac230;  1 drivers
v0x600003287960_0 .net *"_ivl_24", 0 0, L_0x600002bac2a0;  1 drivers
v0x6000032879f0_0 .net *"_ivl_25", 31 0, L_0x6000031b9720;  1 drivers
L_0x120089d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003287a80_0 .net *"_ivl_28", 15 0, L_0x120089d98;  1 drivers
L_0x120089de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003287b10_0 .net/2u *"_ivl_29", 31 0, L_0x120089de0;  1 drivers
L_0x120089c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003287ba0_0 .net *"_ivl_3", 0 0, L_0x120089c78;  1 drivers
v0x600003287c30_0 .net *"_ivl_31", 0 0, L_0x6000031b97c0;  1 drivers
L_0x120089cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003287cc0_0 .net/2u *"_ivl_4", 2 0, L_0x120089cc0;  1 drivers
v0x600003287d50_0 .net *"_ivl_6", 0 0, L_0x6000031b94a0;  1 drivers
v0x600003287de0_0 .net "do_clear", 0 0, L_0x600002bac310;  1 drivers
v0x600003287e70_0 .net "load_weight", 0 0, L_0x600002bac150;  1 drivers
v0x600003287f00_0 .net "weight_in", 7 0, L_0x6000031b9540;  1 drivers
L_0x6000031b9400 .concat [ 2 1 0 0], v0x6000032f6b50_0, L_0x120089c78;
L_0x6000031b94a0 .cmp/eq 3, L_0x6000031b9400, L_0x120089cc0;
L_0x6000031b95e0 .cmp/eq 3, v0x60000328c990_0, L_0x120089d08;
L_0x6000031b9680 .cmp/eq 3, v0x60000328c990_0, L_0x120089d50;
L_0x6000031b9720 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x120089d98;
L_0x6000031b97c0 .cmp/eq 32, L_0x6000031b9720, L_0x120089de0;
S_0x11ae7cd90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae7cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eaff00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eaff40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003286a30_0 .net *"_ivl_11", 0 0, L_0x6000031b9a40;  1 drivers
v0x600003286ac0_0 .net *"_ivl_12", 15 0, L_0x6000031b9ae0;  1 drivers
v0x600003286b50_0 .net/s *"_ivl_4", 15 0, L_0x6000031b9860;  1 drivers
v0x600003286be0_0 .net/s *"_ivl_6", 15 0, L_0x6000031b9900;  1 drivers
v0x600003286c70_0 .net/s "a_signed", 7 0, v0x600003286e20_0;  1 drivers
v0x600003286d00_0 .net "act_in", 7 0, v0x600003285830_0;  alias, 1 drivers
v0x600003286d90_0 .var "act_out", 7 0;
v0x600003286e20_0 .var "act_reg", 7 0;
v0x600003286eb0_0 .net "clear_acc", 0 0, L_0x600002bac310;  alias, 1 drivers
v0x600003286f40_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x600003286fd0_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x600003287060_0 .net "load_weight", 0 0, L_0x600002bac150;  alias, 1 drivers
v0x6000032870f0_0 .net/s "product", 15 0, L_0x6000031b99a0;  1 drivers
v0x600003287180_0 .net/s "product_ext", 31 0, L_0x6000031b9b80;  1 drivers
v0x600003287210_0 .net "psum_in", 31 0, v0x600003281cb0_0;  alias, 1 drivers
v0x6000032872a0_0 .var "psum_out", 31 0;
v0x600003287330_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x6000032873c0_0 .net/s "w_signed", 7 0, v0x6000032874e0_0;  1 drivers
v0x600003287450_0 .net "weight_in", 7 0, L_0x6000031b9540;  alias, 1 drivers
v0x6000032874e0_0 .var "weight_reg", 7 0;
L_0x6000031b9860 .extend/s 16, v0x600003286e20_0;
L_0x6000031b9900 .extend/s 16, v0x6000032874e0_0;
L_0x6000031b99a0 .arith/mult 16, L_0x6000031b9860, L_0x6000031b9900;
L_0x6000031b9a40 .part L_0x6000031b99a0, 15, 1;
LS_0x6000031b9ae0_0_0 .concat [ 1 1 1 1], L_0x6000031b9a40, L_0x6000031b9a40, L_0x6000031b9a40, L_0x6000031b9a40;
LS_0x6000031b9ae0_0_4 .concat [ 1 1 1 1], L_0x6000031b9a40, L_0x6000031b9a40, L_0x6000031b9a40, L_0x6000031b9a40;
LS_0x6000031b9ae0_0_8 .concat [ 1 1 1 1], L_0x6000031b9a40, L_0x6000031b9a40, L_0x6000031b9a40, L_0x6000031b9a40;
LS_0x6000031b9ae0_0_12 .concat [ 1 1 1 1], L_0x6000031b9a40, L_0x6000031b9a40, L_0x6000031b9a40, L_0x6000031b9a40;
L_0x6000031b9ae0 .concat [ 4 4 4 4], LS_0x6000031b9ae0_0_0, LS_0x6000031b9ae0_0_4, LS_0x6000031b9ae0_0_8, LS_0x6000031b9ae0_0_12;
L_0x6000031b9b80 .concat [ 16 16 0 0], L_0x6000031b99a0, L_0x6000031b9ae0;
S_0x11ae7a5d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x11ae81a30;
 .timescale 0 0;
P_0x6000015d1d40 .param/l "col" 1 7 214, +C4<010>;
L_0x600002bac460 .functor AND 1, v0x6000032f6be0_0, L_0x6000031b9cc0, C4<1>, C4<1>;
L_0x600002bac4d0 .functor AND 1, L_0x6000031b9ea0, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002bac540 .functor OR 1, L_0x6000031b9e00, L_0x600002bac4d0, C4<0>, C4<0>;
L_0x600002bac5b0 .functor AND 1, L_0x12008a4a0, L_0x600002bac540, C4<1>, C4<1>;
L_0x600002bac620 .functor AND 1, L_0x600002bac5b0, L_0x6000031b9fe0, C4<1>, C4<1>;
v0x600003288b40_0 .net *"_ivl_0", 3 0, L_0x6000031b9c20;  1 drivers
L_0x120089eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003288bd0_0 .net/2u *"_ivl_11", 2 0, L_0x120089eb8;  1 drivers
v0x600003288c60_0 .net *"_ivl_13", 0 0, L_0x6000031b9e00;  1 drivers
L_0x120089f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003288cf0_0 .net/2u *"_ivl_15", 2 0, L_0x120089f00;  1 drivers
v0x600003288d80_0 .net *"_ivl_17", 0 0, L_0x6000031b9ea0;  1 drivers
v0x600003288e10_0 .net *"_ivl_20", 0 0, L_0x600002bac4d0;  1 drivers
v0x600003288ea0_0 .net *"_ivl_22", 0 0, L_0x600002bac540;  1 drivers
v0x600003288f30_0 .net *"_ivl_24", 0 0, L_0x600002bac5b0;  1 drivers
v0x600003288fc0_0 .net *"_ivl_25", 31 0, L_0x6000031b9f40;  1 drivers
L_0x120089f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003289050_0 .net *"_ivl_28", 15 0, L_0x120089f48;  1 drivers
L_0x120089f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000032890e0_0 .net/2u *"_ivl_29", 31 0, L_0x120089f90;  1 drivers
L_0x120089e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003289170_0 .net *"_ivl_3", 1 0, L_0x120089e28;  1 drivers
v0x600003289200_0 .net *"_ivl_31", 0 0, L_0x6000031b9fe0;  1 drivers
L_0x120089e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003289290_0 .net/2u *"_ivl_4", 3 0, L_0x120089e70;  1 drivers
v0x600003289320_0 .net *"_ivl_6", 0 0, L_0x6000031b9cc0;  1 drivers
v0x6000032893b0_0 .net "do_clear", 0 0, L_0x600002bac620;  1 drivers
v0x600003289440_0 .net "load_weight", 0 0, L_0x600002bac460;  1 drivers
v0x6000032894d0_0 .net "weight_in", 7 0, L_0x6000031b9d60;  1 drivers
L_0x6000031b9c20 .concat [ 2 2 0 0], v0x6000032f6b50_0, L_0x120089e28;
L_0x6000031b9cc0 .cmp/eq 4, L_0x6000031b9c20, L_0x120089e70;
L_0x6000031b9e00 .cmp/eq 3, v0x60000328c990_0, L_0x120089eb8;
L_0x6000031b9ea0 .cmp/eq 3, v0x60000328c990_0, L_0x120089f00;
L_0x6000031b9f40 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x120089f48;
L_0x6000031b9fe0 .cmp/eq 32, L_0x6000031b9f40, L_0x120089f90;
S_0x11ae7a740 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae7a5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eaff80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eaffc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003288000_0 .net *"_ivl_11", 0 0, L_0x6000031ba260;  1 drivers
v0x600003288090_0 .net *"_ivl_12", 15 0, L_0x6000031ba300;  1 drivers
v0x600003288120_0 .net/s *"_ivl_4", 15 0, L_0x6000031ba080;  1 drivers
v0x6000032881b0_0 .net/s *"_ivl_6", 15 0, L_0x6000031ba120;  1 drivers
v0x600003288240_0 .net/s "a_signed", 7 0, v0x6000032883f0_0;  1 drivers
v0x6000032882d0_0 .net "act_in", 7 0, v0x600003286d90_0;  alias, 1 drivers
v0x600003288360_0 .var "act_out", 7 0;
v0x6000032883f0_0 .var "act_reg", 7 0;
v0x600003288480_0 .net "clear_acc", 0 0, L_0x600002bac620;  alias, 1 drivers
v0x600003288510_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x6000032885a0_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x600003288630_0 .net "load_weight", 0 0, L_0x600002bac460;  alias, 1 drivers
v0x6000032886c0_0 .net/s "product", 15 0, L_0x6000031ba1c0;  1 drivers
v0x600003288750_0 .net/s "product_ext", 31 0, L_0x6000031ba3a0;  1 drivers
v0x6000032887e0_0 .net "psum_in", 31 0, v0x600003283210_0;  alias, 1 drivers
v0x600003288870_0 .var "psum_out", 31 0;
v0x600003288900_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003288990_0 .net/s "w_signed", 7 0, v0x600003288ab0_0;  1 drivers
v0x600003288a20_0 .net "weight_in", 7 0, L_0x6000031b9d60;  alias, 1 drivers
v0x600003288ab0_0 .var "weight_reg", 7 0;
L_0x6000031ba080 .extend/s 16, v0x6000032883f0_0;
L_0x6000031ba120 .extend/s 16, v0x600003288ab0_0;
L_0x6000031ba1c0 .arith/mult 16, L_0x6000031ba080, L_0x6000031ba120;
L_0x6000031ba260 .part L_0x6000031ba1c0, 15, 1;
LS_0x6000031ba300_0_0 .concat [ 1 1 1 1], L_0x6000031ba260, L_0x6000031ba260, L_0x6000031ba260, L_0x6000031ba260;
LS_0x6000031ba300_0_4 .concat [ 1 1 1 1], L_0x6000031ba260, L_0x6000031ba260, L_0x6000031ba260, L_0x6000031ba260;
LS_0x6000031ba300_0_8 .concat [ 1 1 1 1], L_0x6000031ba260, L_0x6000031ba260, L_0x6000031ba260, L_0x6000031ba260;
LS_0x6000031ba300_0_12 .concat [ 1 1 1 1], L_0x6000031ba260, L_0x6000031ba260, L_0x6000031ba260, L_0x6000031ba260;
L_0x6000031ba300 .concat [ 4 4 4 4], LS_0x6000031ba300_0_0, LS_0x6000031ba300_0_4, LS_0x6000031ba300_0_8, LS_0x6000031ba300_0_12;
L_0x6000031ba3a0 .concat [ 16 16 0 0], L_0x6000031ba1c0, L_0x6000031ba300;
S_0x11ae732e0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x11ae81a30;
 .timescale 0 0;
P_0x6000015d1e40 .param/l "col" 1 7 214, +C4<011>;
L_0x600002bac770 .functor AND 1, v0x6000032f6be0_0, L_0x6000031ba4e0, C4<1>, C4<1>;
L_0x600002bac7e0 .functor AND 1, L_0x6000031ba6c0, v0x6000032f5680_0, C4<1>, C4<1>;
L_0x600002bac850 .functor OR 1, L_0x6000031ba620, L_0x600002bac7e0, C4<0>, C4<0>;
L_0x600002bac8c0 .functor AND 1, L_0x12008a4a0, L_0x600002bac850, C4<1>, C4<1>;
L_0x600002bac930 .functor AND 1, L_0x600002bac8c0, L_0x6000031ba800, C4<1>, C4<1>;
v0x60000328a0a0_0 .net *"_ivl_0", 3 0, L_0x6000031ba440;  1 drivers
L_0x12008a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000328a130_0 .net/2u *"_ivl_11", 2 0, L_0x12008a068;  1 drivers
v0x60000328a1c0_0 .net *"_ivl_13", 0 0, L_0x6000031ba620;  1 drivers
L_0x12008a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000328a250_0 .net/2u *"_ivl_15", 2 0, L_0x12008a0b0;  1 drivers
v0x60000328a2e0_0 .net *"_ivl_17", 0 0, L_0x6000031ba6c0;  1 drivers
v0x60000328a370_0 .net *"_ivl_20", 0 0, L_0x600002bac7e0;  1 drivers
v0x60000328a400_0 .net *"_ivl_22", 0 0, L_0x600002bac850;  1 drivers
v0x60000328a490_0 .net *"_ivl_24", 0 0, L_0x600002bac8c0;  1 drivers
v0x60000328a520_0 .net *"_ivl_25", 31 0, L_0x6000031ba760;  1 drivers
L_0x12008a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000328a5b0_0 .net *"_ivl_28", 15 0, L_0x12008a0f8;  1 drivers
L_0x12008a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000328a640_0 .net/2u *"_ivl_29", 31 0, L_0x12008a140;  1 drivers
L_0x120089fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000328a6d0_0 .net *"_ivl_3", 1 0, L_0x120089fd8;  1 drivers
v0x60000328a760_0 .net *"_ivl_31", 0 0, L_0x6000031ba800;  1 drivers
L_0x12008a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000328a7f0_0 .net/2u *"_ivl_4", 3 0, L_0x12008a020;  1 drivers
v0x60000328a880_0 .net *"_ivl_6", 0 0, L_0x6000031ba4e0;  1 drivers
v0x60000328a910_0 .net "do_clear", 0 0, L_0x600002bac930;  1 drivers
v0x60000328a9a0_0 .net "load_weight", 0 0, L_0x600002bac770;  1 drivers
v0x60000328aa30_0 .net "weight_in", 7 0, L_0x6000031ba580;  1 drivers
L_0x6000031ba440 .concat [ 2 2 0 0], v0x6000032f6b50_0, L_0x120089fd8;
L_0x6000031ba4e0 .cmp/eq 4, L_0x6000031ba440, L_0x12008a020;
L_0x6000031ba620 .cmp/eq 3, v0x60000328c990_0, L_0x12008a068;
L_0x6000031ba6c0 .cmp/eq 3, v0x60000328c990_0, L_0x12008a0b0;
L_0x6000031ba760 .concat [ 16 16 0 0], v0x60000328c090_0, L_0x12008a0f8;
L_0x6000031ba800 .cmp/eq 32, L_0x6000031ba760, L_0x12008a140;
S_0x11ae73450 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x11ae732e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002eabf80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002eabfc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003289560_0 .net *"_ivl_11", 0 0, L_0x6000031baa80;  1 drivers
v0x6000032895f0_0 .net *"_ivl_12", 15 0, L_0x6000031bab20;  1 drivers
v0x600003289680_0 .net/s *"_ivl_4", 15 0, L_0x6000031ba8a0;  1 drivers
v0x600003289710_0 .net/s *"_ivl_6", 15 0, L_0x6000031ba940;  1 drivers
v0x6000032897a0_0 .net/s "a_signed", 7 0, v0x600003289950_0;  1 drivers
v0x600003289830_0 .net "act_in", 7 0, v0x600003288360_0;  alias, 1 drivers
v0x6000032898c0_0 .var "act_out", 7 0;
v0x600003289950_0 .var "act_reg", 7 0;
v0x6000032899e0_0 .net "clear_acc", 0 0, L_0x600002bac930;  alias, 1 drivers
v0x600003289a70_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x600003289b00_0 .net "enable", 0 0, L_0x600002bad110;  alias, 1 drivers
v0x600003289b90_0 .net "load_weight", 0 0, L_0x600002bac770;  alias, 1 drivers
v0x600003289c20_0 .net/s "product", 15 0, L_0x6000031ba9e0;  1 drivers
v0x600003289cb0_0 .net/s "product_ext", 31 0, L_0x6000031babc0;  1 drivers
v0x600003289d40_0 .net "psum_in", 31 0, v0x6000032847e0_0;  alias, 1 drivers
v0x600003289dd0_0 .var "psum_out", 31 0;
v0x600003289e60_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x600003289ef0_0 .net/s "w_signed", 7 0, v0x60000328a010_0;  1 drivers
v0x600003289f80_0 .net "weight_in", 7 0, L_0x6000031ba580;  alias, 1 drivers
v0x60000328a010_0 .var "weight_reg", 7 0;
L_0x6000031ba8a0 .extend/s 16, v0x600003289950_0;
L_0x6000031ba940 .extend/s 16, v0x60000328a010_0;
L_0x6000031ba9e0 .arith/mult 16, L_0x6000031ba8a0, L_0x6000031ba940;
L_0x6000031baa80 .part L_0x6000031ba9e0, 15, 1;
LS_0x6000031bab20_0_0 .concat [ 1 1 1 1], L_0x6000031baa80, L_0x6000031baa80, L_0x6000031baa80, L_0x6000031baa80;
LS_0x6000031bab20_0_4 .concat [ 1 1 1 1], L_0x6000031baa80, L_0x6000031baa80, L_0x6000031baa80, L_0x6000031baa80;
LS_0x6000031bab20_0_8 .concat [ 1 1 1 1], L_0x6000031baa80, L_0x6000031baa80, L_0x6000031baa80, L_0x6000031baa80;
LS_0x6000031bab20_0_12 .concat [ 1 1 1 1], L_0x6000031baa80, L_0x6000031baa80, L_0x6000031baa80, L_0x6000031baa80;
L_0x6000031bab20 .concat [ 4 4 4 4], LS_0x6000031bab20_0_0, LS_0x6000031bab20_0_4, LS_0x6000031bab20_0_8, LS_0x6000031bab20_0_12;
L_0x6000031babc0 .concat [ 16 16 0 0], L_0x6000031ba9e0, L_0x6000031bab20;
S_0x11ae70c90 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d1f40 .param/l "row" 1 7 198, +C4<00>;
L_0x600002ba9a40 .functor BUFZ 8, v0x600003294870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x11ae70e00 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d1fc0 .param/l "row" 1 7 198, +C4<01>;
L_0x600002ba98f0 .functor BUFZ 8, v0x600003294b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x11ae6e640 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d2040 .param/l "row" 1 7 198, +C4<010>;
L_0x600002ba9960 .functor BUFZ 8, v0x600003294e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x11ae6e7b0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d20c0 .param/l "row" 1 7 198, +C4<011>;
L_0x600002ba9810 .functor BUFZ 8, v0x6000032950e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x11aeab090 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d2140 .param/l "col" 1 7 279, +C4<00>;
L_0x600002bace00 .functor BUFZ 32, v0x600003294510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000328aac0_0 .net *"_ivl_2", 31 0, L_0x600002bace00;  1 drivers
S_0x11aeab200 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d21c0 .param/l "col" 1 7 279, +C4<01>;
L_0x600002bace70 .functor BUFZ 32, v0x600003294630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000328ab50_0 .net *"_ivl_2", 31 0, L_0x600002bace70;  1 drivers
S_0x11aea70e0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d2240 .param/l "col" 1 7 279, +C4<010>;
L_0x600002bacee0 .functor BUFZ 32, v0x600003294750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000328abe0_0 .net *"_ivl_2", 31 0, L_0x600002bacee0;  1 drivers
S_0x11aea7250 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d22c0 .param/l "col" 1 7 279, +C4<011>;
L_0x600002bacf50 .functor BUFZ 32, L_0x600002bacd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000328ac70_0 .net *"_ivl_2", 31 0, L_0x600002bacf50;  1 drivers
S_0x11ae9a5c0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d2340 .param/l "col" 1 7 206, +C4<00>;
S_0x11ae9a730 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d23c0 .param/l "col" 1 7 206, +C4<01>;
S_0x11ae9a8a0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d2440 .param/l "col" 1 7 206, +C4<010>;
S_0x11ae9aa10 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x11ae6b560;
 .timescale 0 0;
P_0x6000015d24c0 .param/l "col" 1 7 206, +C4<011>;
S_0x11ae69f20 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x11aea9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x11ae6abd0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x11ae6ac10 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x11ae6ac50 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x11ae6ac90 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x11ae6acd0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x11ae6ad10 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002badf10 .functor BUFZ 256, v0x60000328f3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002badf80 .functor BUFZ 256, v0x60000328ff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002badff0 .functor BUFZ 256, v0x60000328ed00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000328e2e0_0 .var/i "b", 31 0;
v0x60000328e370 .array "bank_addr", 3 0, 7 0;
v0x60000328e400_0 .net "bank_dma", 1 0, L_0x6000031be760;  1 drivers
v0x60000328e490_0 .var "bank_dma_d", 1 0;
v0x60000328e520_0 .net "bank_mxu_a", 1 0, L_0x6000031be580;  1 drivers
v0x60000328e5b0_0 .var "bank_mxu_a_d", 1 0;
v0x60000328e640_0 .net "bank_mxu_o", 1 0, L_0x6000031be620;  1 drivers
v0x60000328e6d0_0 .net "bank_mxu_w", 1 0, L_0x6000031be4e0;  1 drivers
v0x60000328e760_0 .var "bank_mxu_w_d", 1 0;
v0x60000328e7f0 .array "bank_rdata", 3 0;
v0x60000328e7f0_0 .net v0x60000328e7f0 0, 255 0, v0x60000328cf30_0; 1 drivers
v0x60000328e7f0_1 .net v0x60000328e7f0 1, 255 0, v0x60000328d440_0; 1 drivers
v0x60000328e7f0_2 .net v0x60000328e7f0 2, 255 0, v0x60000328d950_0; 1 drivers
v0x60000328e7f0_3 .net v0x60000328e7f0 3, 255 0, v0x60000328de60_0; 1 drivers
v0x60000328e880_0 .var "bank_re", 3 0;
v0x60000328e910_0 .net "bank_vpu", 1 0, L_0x6000031be6c0;  1 drivers
v0x60000328e9a0_0 .var "bank_vpu_d", 1 0;
v0x60000328ea30 .array "bank_wdata", 3 0, 255 0;
v0x60000328eac0_0 .var "bank_we", 3 0;
v0x60000328eb50_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x60000328ebe0_0 .net "dma_addr", 19 0, v0x600003290e10_0;  alias, 1 drivers
v0x60000328ec70_0 .net "dma_rdata", 255 0, L_0x600002badff0;  alias, 1 drivers
v0x60000328ed00_0 .var "dma_rdata_reg", 255 0;
v0x60000328ed90_0 .net "dma_re", 0 0, L_0x600002bad9d0;  alias, 1 drivers
v0x60000328ee20_0 .net "dma_ready", 0 0, L_0x6000031beda0;  alias, 1 drivers
v0x60000328eeb0_0 .net "dma_wdata", 255 0, L_0x600002bad8f0;  alias, 1 drivers
v0x60000328ef40_0 .net "dma_we", 0 0, L_0x600002bad960;  alias, 1 drivers
v0x60000328efd0_0 .var "grant_dma", 3 0;
v0x60000328f060_0 .var "grant_mxu_a", 3 0;
v0x60000328f0f0_0 .var "grant_mxu_o", 3 0;
v0x60000328f180_0 .var "grant_mxu_w", 3 0;
v0x60000328f210_0 .var "grant_vpu", 3 0;
v0x60000328f2a0_0 .net "mxu_a_addr", 19 0, L_0x6000031bb980;  alias, 1 drivers
v0x60000328f330_0 .net "mxu_a_rdata", 255 0, L_0x600002badf10;  alias, 1 drivers
v0x60000328f3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000328f450_0 .net "mxu_a_re", 0 0, L_0x6000031bba20;  alias, 1 drivers
v0x60000328f4e0_0 .net "mxu_a_ready", 0 0, L_0x6000031bec60;  alias, 1 drivers
v0x60000328f570_0 .net "mxu_o_addr", 19 0, L_0x6000031bbc00;  alias, 1 drivers
v0x60000328f600_0 .net "mxu_o_ready", 0 0, L_0x6000031bed00;  alias, 1 drivers
v0x60000328f690_0 .net "mxu_o_wdata", 255 0, L_0x6000031bbde0;  alias, 1 drivers
v0x60000328f720_0 .net "mxu_o_we", 0 0, L_0x600002bad3b0;  alias, 1 drivers
v0x60000328f7b0_0 .net "mxu_w_addr", 19 0, L_0x6000031bb700;  alias, 1 drivers
v0x60000328f840_0 .net "mxu_w_rdata", 255 0, v0x60000328f8d0_0;  alias, 1 drivers
v0x60000328f8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000328f960_0 .net "mxu_w_re", 0 0, L_0x6000031bb7a0;  alias, 1 drivers
v0x60000328f9f0_0 .net "mxu_w_ready", 0 0, L_0x6000031beb20;  alias, 1 drivers
v0x60000328fa80_0 .var "req_dma", 3 0;
v0x60000328fb10_0 .var "req_mxu_a", 3 0;
v0x60000328fba0_0 .var "req_mxu_o", 3 0;
v0x60000328fc30_0 .var "req_mxu_w", 3 0;
v0x60000328fcc0_0 .var "req_vpu", 3 0;
v0x60000328fd50_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x60000328fde0_0 .net "vpu_addr", 19 0, v0x6000032f1710_0;  alias, 1 drivers
v0x60000328fe70_0 .net "vpu_rdata", 255 0, L_0x600002badf80;  alias, 1 drivers
v0x60000328ff00_0 .var "vpu_rdata_reg", 255 0;
v0x6000032f0000_0 .net "vpu_re", 0 0, L_0x600002bad7a0;  alias, 1 drivers
v0x6000032f0090_0 .net "vpu_ready", 0 0, L_0x6000031bebc0;  alias, 1 drivers
v0x6000032f0120_0 .net "vpu_wdata", 255 0, L_0x600002bad6c0;  alias, 1 drivers
v0x6000032f01b0_0 .net "vpu_we", 0 0, L_0x600002bad730;  alias, 1 drivers
v0x6000032f0240_0 .net "word_dma", 7 0, L_0x6000031bea80;  1 drivers
v0x6000032f02d0_0 .net "word_mxu_a", 7 0, L_0x6000031be8a0;  1 drivers
v0x6000032f0360_0 .net "word_mxu_o", 7 0, L_0x6000031be940;  1 drivers
v0x6000032f03f0_0 .net "word_mxu_w", 7 0, L_0x6000031be800;  1 drivers
v0x6000032f0480_0 .net "word_vpu", 7 0, L_0x6000031be9e0;  1 drivers
E_0x6000015d2cc0/0 .event anyedge, v0x60000328e760_0, v0x60000328cf30_0, v0x60000328d440_0, v0x60000328d950_0;
E_0x6000015d2cc0/1 .event anyedge, v0x60000328de60_0, v0x60000328e5b0_0, v0x60000328e9a0_0, v0x60000328e490_0;
E_0x6000015d2cc0 .event/or E_0x6000015d2cc0/0, E_0x6000015d2cc0/1;
E_0x6000015d2d40/0 .event anyedge, v0x60000328fc30_0, v0x60000328fb10_0, v0x60000328fba0_0, v0x60000328fcc0_0;
E_0x6000015d2d40/1 .event anyedge, v0x60000328fa80_0, v0x60000328f180_0, v0x6000032f03f0_0, v0x60000328f060_0;
E_0x6000015d2d40/2 .event anyedge, v0x6000032f02d0_0, v0x60000328f0f0_0, v0x6000032f0360_0, v0x60000328f690_0;
E_0x6000015d2d40/3 .event anyedge, v0x60000328f210_0, v0x6000032f0480_0, v0x6000032f0120_0, v0x6000032f01b0_0;
E_0x6000015d2d40/4 .event anyedge, v0x6000032f0000_0, v0x60000328efd0_0, v0x6000032f0240_0, v0x6000032910e0_0;
E_0x6000015d2d40/5 .event anyedge, v0x600003291200_0, v0x600003290f30_0;
E_0x6000015d2d40 .event/or E_0x6000015d2d40/0, E_0x6000015d2d40/1, E_0x6000015d2d40/2, E_0x6000015d2d40/3, E_0x6000015d2d40/4, E_0x6000015d2d40/5;
E_0x6000015d2d80/0 .event anyedge, v0x60000328f960_0, v0x60000328e6d0_0, v0x60000328f450_0, v0x60000328e520_0;
E_0x6000015d2d80/1 .event anyedge, v0x60000328f720_0, v0x60000328e640_0, v0x6000032f01b0_0, v0x6000032f0000_0;
E_0x6000015d2d80/2 .event anyedge, v0x60000328e910_0, v0x600003291200_0, v0x600003290f30_0, v0x60000328e400_0;
E_0x6000015d2d80 .event/or E_0x6000015d2d80/0, E_0x6000015d2d80/1, E_0x6000015d2d80/2;
L_0x6000031bdfe0 .part v0x60000328eac0_0, 0, 1;
L_0x6000031be080 .part v0x60000328e880_0, 0, 1;
L_0x6000031be120 .part v0x60000328eac0_0, 1, 1;
L_0x6000031be1c0 .part v0x60000328e880_0, 1, 1;
L_0x6000031be260 .part v0x60000328eac0_0, 2, 1;
L_0x6000031be300 .part v0x60000328e880_0, 2, 1;
L_0x6000031be3a0 .part v0x60000328eac0_0, 3, 1;
L_0x6000031be440 .part v0x60000328e880_0, 3, 1;
L_0x6000031be4e0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, L_0x6000031bb700 (v0x60000328e0a0_0) S_0x11ae9b7f0;
L_0x6000031be580 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, L_0x6000031bb980 (v0x60000328e0a0_0) S_0x11ae9b7f0;
L_0x6000031be620 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, L_0x6000031bbc00 (v0x60000328e0a0_0) S_0x11ae9b7f0;
L_0x6000031be6c0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, v0x6000032f1710_0 (v0x60000328e0a0_0) S_0x11ae9b7f0;
L_0x6000031be760 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, v0x600003290e10_0 (v0x60000328e0a0_0) S_0x11ae9b7f0;
L_0x6000031be800 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, L_0x6000031bb700 (v0x60000328e1c0_0) S_0x11ae9b960;
L_0x6000031be8a0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, L_0x6000031bb980 (v0x60000328e1c0_0) S_0x11ae9b960;
L_0x6000031be940 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, L_0x6000031bbc00 (v0x60000328e1c0_0) S_0x11ae9b960;
L_0x6000031be9e0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, v0x6000032f1710_0 (v0x60000328e1c0_0) S_0x11ae9b960;
L_0x6000031bea80 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, v0x600003290e10_0 (v0x60000328e1c0_0) S_0x11ae9b960;
L_0x6000031beb20 .part/v v0x60000328f180_0, L_0x6000031be4e0, 1;
L_0x6000031bec60 .part/v v0x60000328f060_0, L_0x6000031be580, 1;
L_0x6000031bed00 .part/v v0x60000328f0f0_0, L_0x6000031be620, 1;
L_0x6000031bebc0 .part/v v0x60000328f210_0, L_0x6000031be6c0, 1;
L_0x6000031beda0 .part/v v0x60000328efd0_0, L_0x6000031be760, 1;
S_0x11ae6afc0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x11ae69f20;
 .timescale 0 0;
P_0x6000015d2dc0 .param/l "i" 1 9 184, +C4<00>;
S_0x11aea1030 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x11ae6afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002eaf780 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002eaf7c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000328e370_0 .array/port v0x60000328e370, 0;
v0x60000328ccf0_0 .net "addr", 7 0, v0x60000328e370_0;  1 drivers
v0x60000328cd80_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x60000328ce10_0 .var/i "i", 31 0;
v0x60000328cea0 .array "mem", 255 0, 255 0;
v0x60000328cf30_0 .var "rdata", 255 0;
v0x60000328cfc0_0 .net "re", 0 0, L_0x6000031be080;  1 drivers
v0x60000328ea30_0 .array/port v0x60000328ea30, 0;
v0x60000328d050_0 .net "wdata", 255 0, v0x60000328ea30_0;  1 drivers
v0x60000328d0e0_0 .net "we", 0 0, L_0x6000031bdfe0;  1 drivers
E_0x6000015d2ec0 .event posedge, v0x600003290090_0;
S_0x11aea11a0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x11ae69f20;
 .timescale 0 0;
P_0x6000015d2f40 .param/l "i" 1 9 184, +C4<01>;
S_0x11aea1310 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x11aea11a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002eaf800 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002eaf840 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000328e370_1 .array/port v0x60000328e370, 1;
v0x60000328d200_0 .net "addr", 7 0, v0x60000328e370_1;  1 drivers
v0x60000328d290_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x60000328d320_0 .var/i "i", 31 0;
v0x60000328d3b0 .array "mem", 255 0, 255 0;
v0x60000328d440_0 .var "rdata", 255 0;
v0x60000328d4d0_0 .net "re", 0 0, L_0x6000031be1c0;  1 drivers
v0x60000328ea30_1 .array/port v0x60000328ea30, 1;
v0x60000328d560_0 .net "wdata", 255 0, v0x60000328ea30_1;  1 drivers
v0x60000328d5f0_0 .net "we", 0 0, L_0x6000031be120;  1 drivers
S_0x11ae9b230 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x11ae69f20;
 .timescale 0 0;
P_0x6000015d3080 .param/l "i" 1 9 184, +C4<010>;
S_0x11ae9b3a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x11ae9b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002e90000 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002e90040 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000328e370_2 .array/port v0x60000328e370, 2;
v0x60000328d710_0 .net "addr", 7 0, v0x60000328e370_2;  1 drivers
v0x60000328d7a0_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x60000328d830_0 .var/i "i", 31 0;
v0x60000328d8c0 .array "mem", 255 0, 255 0;
v0x60000328d950_0 .var "rdata", 255 0;
v0x60000328d9e0_0 .net "re", 0 0, L_0x6000031be300;  1 drivers
v0x60000328ea30_2 .array/port v0x60000328ea30, 2;
v0x60000328da70_0 .net "wdata", 255 0, v0x60000328ea30_2;  1 drivers
v0x60000328db00_0 .net "we", 0 0, L_0x6000031be260;  1 drivers
S_0x11ae9b510 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x11ae69f20;
 .timescale 0 0;
P_0x6000015d31c0 .param/l "i" 1 9 184, +C4<011>;
S_0x11ae9b680 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x11ae9b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002e90080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002e900c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000328e370_3 .array/port v0x60000328e370, 3;
v0x60000328dc20_0 .net "addr", 7 0, v0x60000328e370_3;  1 drivers
v0x60000328dcb0_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x60000328dd40_0 .var/i "i", 31 0;
v0x60000328ddd0 .array "mem", 255 0, 255 0;
v0x60000328de60_0 .var "rdata", 255 0;
v0x60000328def0_0 .net "re", 0 0, L_0x6000031be440;  1 drivers
v0x60000328ea30_3 .array/port v0x60000328ea30, 3;
v0x60000328df80_0 .net "wdata", 255 0, v0x60000328ea30_3;  1 drivers
v0x60000328e010_0 .net "we", 0 0, L_0x6000031be3a0;  1 drivers
S_0x11ae9b7f0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x11ae69f20;
 .timescale 0 0;
v0x60000328e0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x11ae9b7f0
TD_tb_e2e_inference.dut.sram_inst.get_bank ;
    %load/vec4 v0x60000328e0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000328e0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x11ae9b960 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x11ae69f20;
 .timescale 0 0;
v0x60000328e1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x11ae9b960
TD_tb_e2e_inference.dut.sram_inst.get_word ;
    %load/vec4 v0x60000328e1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x11ae9bcd0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x11aea9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12b80e800 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12b80e840 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12b80e880 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12b80e8c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12b80e900 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12b80e940 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12b80e980 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12b80e9c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12b80ea00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12b80ea40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12b80ea80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12b80eac0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12b80eb00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12b80eb40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12b80eb80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12b80ebc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x12b80ec00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x12b80ec40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x12b80ec80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x12b80ecc0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x12b80ed00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x12b80ed40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x12b80ed80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x12b80edc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x12b80ee00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x12b80ee40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x12b80ee80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x12b80eec0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x12b80ef00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002bad500 .functor BUFZ 256, L_0x6000031bd7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002bad570 .functor BUFZ 256, L_0x6000031bd900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002bad5e0 .functor BUFZ 1, v0x6000032f0ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600002bad6c0 .functor BUFZ 256, v0x6000032f1a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002bad730 .functor BUFZ 1, v0x6000032f1b90_0, C4<0>, C4<0>, C4<0>;
L_0x600002bad7a0 .functor BUFZ 1, v0x6000032f18c0_0, C4<0>, C4<0>, C4<0>;
v0x6000032f0510_0 .net *"_ivl_48", 255 0, L_0x6000031bd7c0;  1 drivers
v0x6000032f05a0_0 .net *"_ivl_50", 6 0, L_0x6000031bd860;  1 drivers
L_0x12008a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000032f0630_0 .net *"_ivl_53", 1 0, L_0x12008a848;  1 drivers
v0x6000032f06c0_0 .net *"_ivl_56", 255 0, L_0x6000031bd900;  1 drivers
v0x6000032f0750_0 .net *"_ivl_58", 6 0, L_0x6000031bd9a0;  1 drivers
L_0x12008a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000032f07e0_0 .net *"_ivl_61", 1 0, L_0x12008a890;  1 drivers
L_0x12008a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000032f0870_0 .net/2u *"_ivl_64", 2 0, L_0x12008a8d8;  1 drivers
v0x6000032f0900_0 .var "addr_reg", 19 0;
v0x6000032f0990_0 .var "alu_result", 255 0;
v0x6000032f0a20_0 .net "clk", 0 0, v0x6000032f77b0_0;  alias, 1 drivers
v0x6000032f0ab0_0 .net "cmd", 127 0, v0x600003294240_0;  alias, 1 drivers
v0x6000032f0b40_0 .net "cmd_done", 0 0, L_0x600002bad5e0;  alias, 1 drivers
v0x6000032f0bd0_0 .net "cmd_ready", 0 0, L_0x6000031bda40;  alias, 1 drivers
v0x6000032f0c60_0 .var "cmd_reg", 127 0;
v0x6000032f0cf0_0 .net "cmd_valid", 0 0, L_0x600002ba9f80;  alias, 1 drivers
v0x6000032f0d80_0 .net "count", 15 0, L_0x6000031bd720;  1 drivers
v0x6000032f0e10_0 .var "count_reg", 15 0;
v0x6000032f0ea0_0 .var "done_reg", 0 0;
v0x6000032f0f30_0 .var "elem_count", 15 0;
v0x6000032f0fc0_0 .net "imm", 15 0, L_0x6000031bd5e0;  1 drivers
v0x6000032f1050_0 .var "imm_reg", 15 0;
v0x6000032f10e0_0 .var/i "lane", 31 0;
v0x6000032f1170 .array "lane_a", 15 0;
v0x6000032f1170_0 .net v0x6000032f1170 0, 15 0, L_0x6000031bbf20; 1 drivers
v0x6000032f1170_1 .net v0x6000032f1170 1, 15 0, L_0x6000031bc000; 1 drivers
v0x6000032f1170_2 .net v0x6000032f1170 2, 15 0, L_0x6000031bc140; 1 drivers
v0x6000032f1170_3 .net v0x6000032f1170 3, 15 0, L_0x6000031bc280; 1 drivers
v0x6000032f1170_4 .net v0x6000032f1170 4, 15 0, L_0x6000031bc3c0; 1 drivers
v0x6000032f1170_5 .net v0x6000032f1170 5, 15 0, L_0x6000031bc500; 1 drivers
v0x6000032f1170_6 .net v0x6000032f1170 6, 15 0, L_0x6000031bc640; 1 drivers
v0x6000032f1170_7 .net v0x6000032f1170 7, 15 0, L_0x6000031bc780; 1 drivers
v0x6000032f1170_8 .net v0x6000032f1170 8, 15 0, L_0x6000031bc8c0; 1 drivers
v0x6000032f1170_9 .net v0x6000032f1170 9, 15 0, L_0x6000031bca00; 1 drivers
v0x6000032f1170_10 .net v0x6000032f1170 10, 15 0, L_0x6000031bcbe0; 1 drivers
v0x6000032f1170_11 .net v0x6000032f1170 11, 15 0, L_0x6000031bcc80; 1 drivers
v0x6000032f1170_12 .net v0x6000032f1170 12, 15 0, L_0x6000031bcdc0; 1 drivers
v0x6000032f1170_13 .net v0x6000032f1170 13, 15 0, L_0x6000031bcf00; 1 drivers
v0x6000032f1170_14 .net v0x6000032f1170 14, 15 0, L_0x6000031bd040; 1 drivers
v0x6000032f1170_15 .net v0x6000032f1170 15, 15 0, L_0x6000031bd180; 1 drivers
v0x6000032f1200 .array "lane_b", 15 0;
v0x6000032f1200_0 .net v0x6000032f1200 0, 15 0, L_0x6000031b0640; 1 drivers
v0x6000032f1200_1 .net v0x6000032f1200 1, 15 0, L_0x6000031bc0a0; 1 drivers
v0x6000032f1200_2 .net v0x6000032f1200 2, 15 0, L_0x6000031bc1e0; 1 drivers
v0x6000032f1200_3 .net v0x6000032f1200 3, 15 0, L_0x6000031bc320; 1 drivers
v0x6000032f1200_4 .net v0x6000032f1200 4, 15 0, L_0x6000031bc460; 1 drivers
v0x6000032f1200_5 .net v0x6000032f1200 5, 15 0, L_0x6000031bc5a0; 1 drivers
v0x6000032f1200_6 .net v0x6000032f1200 6, 15 0, L_0x6000031bc6e0; 1 drivers
v0x6000032f1200_7 .net v0x6000032f1200 7, 15 0, L_0x6000031bc820; 1 drivers
v0x6000032f1200_8 .net v0x6000032f1200 8, 15 0, L_0x6000031bc960; 1 drivers
v0x6000032f1200_9 .net v0x6000032f1200 9, 15 0, L_0x6000031bcb40; 1 drivers
v0x6000032f1200_10 .net v0x6000032f1200 10, 15 0, L_0x6000031bcaa0; 1 drivers
v0x6000032f1200_11 .net v0x6000032f1200 11, 15 0, L_0x6000031bcd20; 1 drivers
v0x6000032f1200_12 .net v0x6000032f1200 12, 15 0, L_0x6000031bce60; 1 drivers
v0x6000032f1200_13 .net v0x6000032f1200 13, 15 0, L_0x6000031bcfa0; 1 drivers
v0x6000032f1200_14 .net v0x6000032f1200 14, 15 0, L_0x6000031bd0e0; 1 drivers
v0x6000032f1200_15 .net v0x6000032f1200 15, 15 0, L_0x6000031bd220; 1 drivers
v0x6000032f1290 .array "lane_result", 15 0, 15 0;
v0x6000032f1320_0 .net "mem_addr", 19 0, L_0x6000031bd680;  1 drivers
v0x6000032f13b0_0 .var "mem_addr_reg", 19 0;
v0x6000032f1440_0 .net "opcode", 7 0, L_0x6000031bd2c0;  1 drivers
v0x6000032f14d0_0 .var "reduce_result", 15 0;
v0x6000032f1560 .array "reduce_tree", 79 0, 15 0;
v0x6000032f15f0_0 .net "rst_n", 0 0, v0x6000032f8090_0;  alias, 1 drivers
v0x6000032f1680_0 .net "sram_addr", 19 0, v0x6000032f1710_0;  alias, 1 drivers
v0x6000032f1710_0 .var "sram_addr_reg", 19 0;
v0x6000032f17a0_0 .net "sram_rdata", 255 0, L_0x600002badf80;  alias, 1 drivers
v0x6000032f1830_0 .net "sram_re", 0 0, L_0x600002bad7a0;  alias, 1 drivers
v0x6000032f18c0_0 .var "sram_re_reg", 0 0;
v0x6000032f1950_0 .net "sram_ready", 0 0, L_0x6000031bebc0;  alias, 1 drivers
v0x6000032f19e0_0 .net "sram_wdata", 255 0, L_0x600002bad6c0;  alias, 1 drivers
v0x6000032f1a70_0 .var "sram_wdata_reg", 255 0;
v0x6000032f1b00_0 .net "sram_we", 0 0, L_0x600002bad730;  alias, 1 drivers
v0x6000032f1b90_0 .var "sram_we_reg", 0 0;
v0x6000032f1c20_0 .var/i "stage", 31 0;
v0x6000032f1cb0_0 .var "state", 2 0;
v0x6000032f1d40_0 .net "subop", 7 0, L_0x6000031bd360;  1 drivers
v0x6000032f1dd0_0 .var "subop_reg", 7 0;
v0x6000032f1e60_0 .net "vd", 4 0, L_0x6000031bd400;  1 drivers
v0x6000032f1ef0_0 .var "vd_reg", 4 0;
v0x6000032f1f80 .array "vrf", 31 0, 255 0;
v0x6000032f2010_0 .net "vs1", 4 0, L_0x6000031bd4a0;  1 drivers
v0x6000032f20a0_0 .net "vs1_data", 255 0, L_0x600002bad500;  1 drivers
v0x6000032f2130_0 .var "vs1_reg", 4 0;
v0x6000032f21c0_0 .net "vs2", 4 0, L_0x6000031bd540;  1 drivers
v0x6000032f2250_0 .net "vs2_data", 255 0, L_0x600002bad570;  1 drivers
v0x6000032f22e0_0 .var "vs2_reg", 4 0;
E_0x6000015d3ac0/0 .event anyedge, v0x6000032f1170_0, v0x6000032f1170_1, v0x6000032f1170_2, v0x6000032f1170_3;
E_0x6000015d3ac0/1 .event anyedge, v0x6000032f1170_4, v0x6000032f1170_5, v0x6000032f1170_6, v0x6000032f1170_7;
E_0x6000015d3ac0/2 .event anyedge, v0x6000032f1170_8, v0x6000032f1170_9, v0x6000032f1170_10, v0x6000032f1170_11;
E_0x6000015d3ac0/3 .event anyedge, v0x6000032f1170_12, v0x6000032f1170_13, v0x6000032f1170_14, v0x6000032f1170_15;
v0x6000032f1560_0 .array/port v0x6000032f1560, 0;
v0x6000032f1560_1 .array/port v0x6000032f1560, 1;
v0x6000032f1560_2 .array/port v0x6000032f1560, 2;
E_0x6000015d3ac0/4 .event anyedge, v0x6000032f1dd0_0, v0x6000032f1560_0, v0x6000032f1560_1, v0x6000032f1560_2;
v0x6000032f1560_3 .array/port v0x6000032f1560, 3;
v0x6000032f1560_4 .array/port v0x6000032f1560, 4;
v0x6000032f1560_5 .array/port v0x6000032f1560, 5;
v0x6000032f1560_6 .array/port v0x6000032f1560, 6;
E_0x6000015d3ac0/5 .event anyedge, v0x6000032f1560_3, v0x6000032f1560_4, v0x6000032f1560_5, v0x6000032f1560_6;
v0x6000032f1560_7 .array/port v0x6000032f1560, 7;
v0x6000032f1560_8 .array/port v0x6000032f1560, 8;
v0x6000032f1560_9 .array/port v0x6000032f1560, 9;
v0x6000032f1560_10 .array/port v0x6000032f1560, 10;
E_0x6000015d3ac0/6 .event anyedge, v0x6000032f1560_7, v0x6000032f1560_8, v0x6000032f1560_9, v0x6000032f1560_10;
v0x6000032f1560_11 .array/port v0x6000032f1560, 11;
v0x6000032f1560_12 .array/port v0x6000032f1560, 12;
v0x6000032f1560_13 .array/port v0x6000032f1560, 13;
v0x6000032f1560_14 .array/port v0x6000032f1560, 14;
E_0x6000015d3ac0/7 .event anyedge, v0x6000032f1560_11, v0x6000032f1560_12, v0x6000032f1560_13, v0x6000032f1560_14;
v0x6000032f1560_15 .array/port v0x6000032f1560, 15;
v0x6000032f1560_16 .array/port v0x6000032f1560, 16;
v0x6000032f1560_17 .array/port v0x6000032f1560, 17;
v0x6000032f1560_18 .array/port v0x6000032f1560, 18;
E_0x6000015d3ac0/8 .event anyedge, v0x6000032f1560_15, v0x6000032f1560_16, v0x6000032f1560_17, v0x6000032f1560_18;
v0x6000032f1560_19 .array/port v0x6000032f1560, 19;
v0x6000032f1560_20 .array/port v0x6000032f1560, 20;
v0x6000032f1560_21 .array/port v0x6000032f1560, 21;
v0x6000032f1560_22 .array/port v0x6000032f1560, 22;
E_0x6000015d3ac0/9 .event anyedge, v0x6000032f1560_19, v0x6000032f1560_20, v0x6000032f1560_21, v0x6000032f1560_22;
v0x6000032f1560_23 .array/port v0x6000032f1560, 23;
v0x6000032f1560_24 .array/port v0x6000032f1560, 24;
v0x6000032f1560_25 .array/port v0x6000032f1560, 25;
v0x6000032f1560_26 .array/port v0x6000032f1560, 26;
E_0x6000015d3ac0/10 .event anyedge, v0x6000032f1560_23, v0x6000032f1560_24, v0x6000032f1560_25, v0x6000032f1560_26;
v0x6000032f1560_27 .array/port v0x6000032f1560, 27;
v0x6000032f1560_28 .array/port v0x6000032f1560, 28;
v0x6000032f1560_29 .array/port v0x6000032f1560, 29;
v0x6000032f1560_30 .array/port v0x6000032f1560, 30;
E_0x6000015d3ac0/11 .event anyedge, v0x6000032f1560_27, v0x6000032f1560_28, v0x6000032f1560_29, v0x6000032f1560_30;
v0x6000032f1560_31 .array/port v0x6000032f1560, 31;
v0x6000032f1560_32 .array/port v0x6000032f1560, 32;
v0x6000032f1560_33 .array/port v0x6000032f1560, 33;
v0x6000032f1560_34 .array/port v0x6000032f1560, 34;
E_0x6000015d3ac0/12 .event anyedge, v0x6000032f1560_31, v0x6000032f1560_32, v0x6000032f1560_33, v0x6000032f1560_34;
v0x6000032f1560_35 .array/port v0x6000032f1560, 35;
v0x6000032f1560_36 .array/port v0x6000032f1560, 36;
v0x6000032f1560_37 .array/port v0x6000032f1560, 37;
v0x6000032f1560_38 .array/port v0x6000032f1560, 38;
E_0x6000015d3ac0/13 .event anyedge, v0x6000032f1560_35, v0x6000032f1560_36, v0x6000032f1560_37, v0x6000032f1560_38;
v0x6000032f1560_39 .array/port v0x6000032f1560, 39;
v0x6000032f1560_40 .array/port v0x6000032f1560, 40;
v0x6000032f1560_41 .array/port v0x6000032f1560, 41;
v0x6000032f1560_42 .array/port v0x6000032f1560, 42;
E_0x6000015d3ac0/14 .event anyedge, v0x6000032f1560_39, v0x6000032f1560_40, v0x6000032f1560_41, v0x6000032f1560_42;
v0x6000032f1560_43 .array/port v0x6000032f1560, 43;
v0x6000032f1560_44 .array/port v0x6000032f1560, 44;
v0x6000032f1560_45 .array/port v0x6000032f1560, 45;
v0x6000032f1560_46 .array/port v0x6000032f1560, 46;
E_0x6000015d3ac0/15 .event anyedge, v0x6000032f1560_43, v0x6000032f1560_44, v0x6000032f1560_45, v0x6000032f1560_46;
v0x6000032f1560_47 .array/port v0x6000032f1560, 47;
v0x6000032f1560_48 .array/port v0x6000032f1560, 48;
v0x6000032f1560_49 .array/port v0x6000032f1560, 49;
v0x6000032f1560_50 .array/port v0x6000032f1560, 50;
E_0x6000015d3ac0/16 .event anyedge, v0x6000032f1560_47, v0x6000032f1560_48, v0x6000032f1560_49, v0x6000032f1560_50;
v0x6000032f1560_51 .array/port v0x6000032f1560, 51;
v0x6000032f1560_52 .array/port v0x6000032f1560, 52;
v0x6000032f1560_53 .array/port v0x6000032f1560, 53;
v0x6000032f1560_54 .array/port v0x6000032f1560, 54;
E_0x6000015d3ac0/17 .event anyedge, v0x6000032f1560_51, v0x6000032f1560_52, v0x6000032f1560_53, v0x6000032f1560_54;
v0x6000032f1560_55 .array/port v0x6000032f1560, 55;
v0x6000032f1560_56 .array/port v0x6000032f1560, 56;
v0x6000032f1560_57 .array/port v0x6000032f1560, 57;
v0x6000032f1560_58 .array/port v0x6000032f1560, 58;
E_0x6000015d3ac0/18 .event anyedge, v0x6000032f1560_55, v0x6000032f1560_56, v0x6000032f1560_57, v0x6000032f1560_58;
v0x6000032f1560_59 .array/port v0x6000032f1560, 59;
v0x6000032f1560_60 .array/port v0x6000032f1560, 60;
v0x6000032f1560_61 .array/port v0x6000032f1560, 61;
v0x6000032f1560_62 .array/port v0x6000032f1560, 62;
E_0x6000015d3ac0/19 .event anyedge, v0x6000032f1560_59, v0x6000032f1560_60, v0x6000032f1560_61, v0x6000032f1560_62;
v0x6000032f1560_63 .array/port v0x6000032f1560, 63;
v0x6000032f1560_64 .array/port v0x6000032f1560, 64;
v0x6000032f1560_65 .array/port v0x6000032f1560, 65;
v0x6000032f1560_66 .array/port v0x6000032f1560, 66;
E_0x6000015d3ac0/20 .event anyedge, v0x6000032f1560_63, v0x6000032f1560_64, v0x6000032f1560_65, v0x6000032f1560_66;
v0x6000032f1560_67 .array/port v0x6000032f1560, 67;
v0x6000032f1560_68 .array/port v0x6000032f1560, 68;
v0x6000032f1560_69 .array/port v0x6000032f1560, 69;
v0x6000032f1560_70 .array/port v0x6000032f1560, 70;
E_0x6000015d3ac0/21 .event anyedge, v0x6000032f1560_67, v0x6000032f1560_68, v0x6000032f1560_69, v0x6000032f1560_70;
v0x6000032f1560_71 .array/port v0x6000032f1560, 71;
v0x6000032f1560_72 .array/port v0x6000032f1560, 72;
v0x6000032f1560_73 .array/port v0x6000032f1560, 73;
v0x6000032f1560_74 .array/port v0x6000032f1560, 74;
E_0x6000015d3ac0/22 .event anyedge, v0x6000032f1560_71, v0x6000032f1560_72, v0x6000032f1560_73, v0x6000032f1560_74;
v0x6000032f1560_75 .array/port v0x6000032f1560, 75;
v0x6000032f1560_76 .array/port v0x6000032f1560, 76;
v0x6000032f1560_77 .array/port v0x6000032f1560, 77;
v0x6000032f1560_78 .array/port v0x6000032f1560, 78;
E_0x6000015d3ac0/23 .event anyedge, v0x6000032f1560_75, v0x6000032f1560_76, v0x6000032f1560_77, v0x6000032f1560_78;
v0x6000032f1560_79 .array/port v0x6000032f1560, 79;
E_0x6000015d3ac0/24 .event anyedge, v0x6000032f1560_79;
E_0x6000015d3ac0 .event/or E_0x6000015d3ac0/0, E_0x6000015d3ac0/1, E_0x6000015d3ac0/2, E_0x6000015d3ac0/3, E_0x6000015d3ac0/4, E_0x6000015d3ac0/5, E_0x6000015d3ac0/6, E_0x6000015d3ac0/7, E_0x6000015d3ac0/8, E_0x6000015d3ac0/9, E_0x6000015d3ac0/10, E_0x6000015d3ac0/11, E_0x6000015d3ac0/12, E_0x6000015d3ac0/13, E_0x6000015d3ac0/14, E_0x6000015d3ac0/15, E_0x6000015d3ac0/16, E_0x6000015d3ac0/17, E_0x6000015d3ac0/18, E_0x6000015d3ac0/19, E_0x6000015d3ac0/20, E_0x6000015d3ac0/21, E_0x6000015d3ac0/22, E_0x6000015d3ac0/23, E_0x6000015d3ac0/24;
L_0x6000031bbf20 .part L_0x600002bad500, 0, 16;
L_0x6000031b0640 .part L_0x600002bad570, 0, 16;
L_0x6000031bc000 .part L_0x600002bad500, 16, 16;
L_0x6000031bc0a0 .part L_0x600002bad570, 16, 16;
L_0x6000031bc140 .part L_0x600002bad500, 32, 16;
L_0x6000031bc1e0 .part L_0x600002bad570, 32, 16;
L_0x6000031bc280 .part L_0x600002bad500, 48, 16;
L_0x6000031bc320 .part L_0x600002bad570, 48, 16;
L_0x6000031bc3c0 .part L_0x600002bad500, 64, 16;
L_0x6000031bc460 .part L_0x600002bad570, 64, 16;
L_0x6000031bc500 .part L_0x600002bad500, 80, 16;
L_0x6000031bc5a0 .part L_0x600002bad570, 80, 16;
L_0x6000031bc640 .part L_0x600002bad500, 96, 16;
L_0x6000031bc6e0 .part L_0x600002bad570, 96, 16;
L_0x6000031bc780 .part L_0x600002bad500, 112, 16;
L_0x6000031bc820 .part L_0x600002bad570, 112, 16;
L_0x6000031bc8c0 .part L_0x600002bad500, 128, 16;
L_0x6000031bc960 .part L_0x600002bad570, 128, 16;
L_0x6000031bca00 .part L_0x600002bad500, 144, 16;
L_0x6000031bcb40 .part L_0x600002bad570, 144, 16;
L_0x6000031bcbe0 .part L_0x600002bad500, 160, 16;
L_0x6000031bcaa0 .part L_0x600002bad570, 160, 16;
L_0x6000031bcc80 .part L_0x600002bad500, 176, 16;
L_0x6000031bcd20 .part L_0x600002bad570, 176, 16;
L_0x6000031bcdc0 .part L_0x600002bad500, 192, 16;
L_0x6000031bce60 .part L_0x600002bad570, 192, 16;
L_0x6000031bcf00 .part L_0x600002bad500, 208, 16;
L_0x6000031bcfa0 .part L_0x600002bad570, 208, 16;
L_0x6000031bd040 .part L_0x600002bad500, 224, 16;
L_0x6000031bd0e0 .part L_0x600002bad570, 224, 16;
L_0x6000031bd180 .part L_0x600002bad500, 240, 16;
L_0x6000031bd220 .part L_0x600002bad570, 240, 16;
L_0x6000031bd2c0 .part v0x600003294240_0, 120, 8;
L_0x6000031bd360 .part v0x600003294240_0, 112, 8;
L_0x6000031bd400 .part v0x600003294240_0, 107, 5;
L_0x6000031bd4a0 .part v0x600003294240_0, 102, 5;
L_0x6000031bd540 .part v0x600003294240_0, 97, 5;
L_0x6000031bd5e0 .part v0x600003294240_0, 32, 16;
L_0x6000031bd680 .part v0x600003294240_0, 76, 20;
L_0x6000031bd720 .part v0x600003294240_0, 48, 16;
L_0x6000031bd7c0 .array/port v0x6000032f1f80, L_0x6000031bd860;
L_0x6000031bd860 .concat [ 5 2 0 0], v0x6000032f2130_0, L_0x12008a848;
L_0x6000031bd900 .array/port v0x6000032f1f80, L_0x6000031bd9a0;
L_0x6000031bd9a0 .concat [ 5 2 0 0], v0x6000032f22e0_0, L_0x12008a890;
L_0x6000031bda40 .cmp/eq 3, v0x6000032f1cb0_0, L_0x12008a8d8;
S_0x11ae9c150 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d3b00 .param/l "i" 1 10 137, +C4<00>;
v0x6000032f1290_0 .array/port v0x6000032f1290, 0;
v0x6000032f1290_1 .array/port v0x6000032f1290, 1;
v0x6000032f1290_2 .array/port v0x6000032f1290, 2;
v0x6000032f1290_3 .array/port v0x6000032f1290, 3;
E_0x6000015d3b80/0 .event anyedge, v0x6000032f1290_0, v0x6000032f1290_1, v0x6000032f1290_2, v0x6000032f1290_3;
v0x6000032f1290_4 .array/port v0x6000032f1290, 4;
v0x6000032f1290_5 .array/port v0x6000032f1290, 5;
v0x6000032f1290_6 .array/port v0x6000032f1290, 6;
v0x6000032f1290_7 .array/port v0x6000032f1290, 7;
E_0x6000015d3b80/1 .event anyedge, v0x6000032f1290_4, v0x6000032f1290_5, v0x6000032f1290_6, v0x6000032f1290_7;
v0x6000032f1290_8 .array/port v0x6000032f1290, 8;
v0x6000032f1290_9 .array/port v0x6000032f1290, 9;
v0x6000032f1290_10 .array/port v0x6000032f1290, 10;
v0x6000032f1290_11 .array/port v0x6000032f1290, 11;
E_0x6000015d3b80/2 .event anyedge, v0x6000032f1290_8, v0x6000032f1290_9, v0x6000032f1290_10, v0x6000032f1290_11;
v0x6000032f1290_12 .array/port v0x6000032f1290, 12;
v0x6000032f1290_13 .array/port v0x6000032f1290, 13;
v0x6000032f1290_14 .array/port v0x6000032f1290, 14;
v0x6000032f1290_15 .array/port v0x6000032f1290, 15;
E_0x6000015d3b80/3 .event anyedge, v0x6000032f1290_12, v0x6000032f1290_13, v0x6000032f1290_14, v0x6000032f1290_15;
E_0x6000015d3b80 .event/or E_0x6000015d3b80/0, E_0x6000015d3b80/1, E_0x6000015d3b80/2, E_0x6000015d3b80/3;
E_0x6000015d3bc0/0 .event anyedge, v0x6000032f1dd0_0, v0x6000032f1170_0, v0x6000032f1170_1, v0x6000032f1170_2;
E_0x6000015d3bc0/1 .event anyedge, v0x6000032f1170_3, v0x6000032f1170_4, v0x6000032f1170_5, v0x6000032f1170_6;
E_0x6000015d3bc0/2 .event anyedge, v0x6000032f1170_7, v0x6000032f1170_8, v0x6000032f1170_9, v0x6000032f1170_10;
E_0x6000015d3bc0/3 .event anyedge, v0x6000032f1170_11, v0x6000032f1170_12, v0x6000032f1170_13, v0x6000032f1170_14;
E_0x6000015d3bc0/4 .event anyedge, v0x6000032f1170_15, v0x6000032f1200_0, v0x6000032f1200_1, v0x6000032f1200_2;
E_0x6000015d3bc0/5 .event anyedge, v0x6000032f1200_3, v0x6000032f1200_4, v0x6000032f1200_5, v0x6000032f1200_6;
E_0x6000015d3bc0/6 .event anyedge, v0x6000032f1200_7, v0x6000032f1200_8, v0x6000032f1200_9, v0x6000032f1200_10;
E_0x6000015d3bc0/7 .event anyedge, v0x6000032f1200_11, v0x6000032f1200_12, v0x6000032f1200_13, v0x6000032f1200_14;
E_0x6000015d3bc0/8 .event anyedge, v0x6000032f1200_15, v0x6000032f1050_0;
E_0x6000015d3bc0 .event/or E_0x6000015d3bc0/0, E_0x6000015d3bc0/1, E_0x6000015d3bc0/2, E_0x6000015d3bc0/3, E_0x6000015d3bc0/4, E_0x6000015d3bc0/5, E_0x6000015d3bc0/6, E_0x6000015d3bc0/7, E_0x6000015d3bc0/8;
S_0x11ae9c2c0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d3c00 .param/l "i" 1 10 137, +C4<01>;
S_0x11ae9c430 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d3c80 .param/l "i" 1 10 137, +C4<010>;
S_0x11ae9c5a0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d3d00 .param/l "i" 1 10 137, +C4<011>;
S_0x11ae9c710 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d3dc0 .param/l "i" 1 10 137, +C4<0100>;
S_0x11ae9c880 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d3e40 .param/l "i" 1 10 137, +C4<0101>;
S_0x11ae9c9f0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d3ec0 .param/l "i" 1 10 137, +C4<0110>;
S_0x11ae9cb60 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d3f40 .param/l "i" 1 10 137, +C4<0111>;
S_0x11ae9ccd0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d3d80 .param/l "i" 1 10 137, +C4<01000>;
S_0x11ae9ce40 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d4000 .param/l "i" 1 10 137, +C4<01001>;
S_0x11ae9cfb0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d4080 .param/l "i" 1 10 137, +C4<01010>;
S_0x11ae9d120 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d4100 .param/l "i" 1 10 137, +C4<01011>;
S_0x11ae9d290 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d4180 .param/l "i" 1 10 137, +C4<01100>;
S_0x11ae9d400 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d4200 .param/l "i" 1 10 137, +C4<01101>;
S_0x11ae9d570 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d4280 .param/l "i" 1 10 137, +C4<01110>;
S_0x11ae9d6e0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x11ae9bcd0;
 .timescale 0 0;
P_0x6000015d4300 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x11ae95c40;
T_2 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x600003293ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003293a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003293b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032939f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003293690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003293a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600003293a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003293a80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000032942d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003293b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600003293b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003293b10_0, 0;
T_2.5 ;
    %load/vec4 v0x6000032929a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000032939f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000032939f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000032939f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600003293840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600003293720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600003293a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003293a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600003294480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600003294360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600003293b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003293b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600003292b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600003292a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000032939f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000032939f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11ae95c40;
T_3 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x600003293ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003293210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000032933c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003292f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032930f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003293600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003293840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003294240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003294480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003292910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003292b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003292c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003292d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003294090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032926d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003292760_0, 0;
    %fork t_1, S_0x11ae6b9a0;
    %jmp t_0;
    .scope S_0x11ae6b9a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003291440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600003291440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600003291440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003293450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600003291440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003293330, 0, 4;
    %load/vec4 v0x600003291440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003291440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x11ae95c40;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003293840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600003293720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003293840_0, 0;
T_3.4 ;
    %load/vec4 v0x600003294480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600003294360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003294480_0, 0;
T_3.7 ;
    %load/vec4 v0x600003292b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600003292a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003292b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003292c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032930f0_0, 0;
    %load/vec4 v0x600003293d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600003293c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600003293cc0_0;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000032933c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003292d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600003293960_0;
    %assign/vec4 v0x600003292f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032930f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600003293180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600003292fd0_0;
    %assign/vec4 v0x600003293210_0, 0;
    %load/vec4 v0x600003292fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000032926d0_0, 0;
    %load/vec4 v0x600003292fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600003292760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000032926d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003292d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000032933c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000032933c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003293450, 0, 4;
    %load/vec4 v0x600003293210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000032933c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003293330, 0, 4;
    %load/vec4 v0x6000032933c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000032933c0_0, 0;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003292d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000032933c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000032933c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003293330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000032933c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003293330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000032933c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003293330, 0, 4;
    %load/vec4 v0x6000032933c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003293450, 4;
    %assign/vec4 v0x600003293960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000032933c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000032933c0_0, 0;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003292d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003294090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600003292520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003292c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600003292520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000032926d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600003293210_0;
    %assign/vec4 v0x600003293600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003293840_0, 0;
    %load/vec4 v0x600003293720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600003293210_0;
    %assign/vec4 v0x600003294240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003294480_0, 0;
    %load/vec4 v0x600003294360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600003293210_0;
    %assign/vec4 v0x600003292910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003292b50_0, 0;
    %load/vec4 v0x600003292a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600003292760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000032934e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600003294120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000032927f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600003292520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600003293e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003294090_0, 0;
    %load/vec4 v0x600003293960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600003293c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600003293cc0_0;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000032933c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003292c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600003293c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003292d90_0, 0;
    %load/vec4 v0x600003293cc0_0;
    %assign/vec4 v0x600003293960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000032933c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003293d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11ae76e80;
T_4 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x60000328c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003294870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000328c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000328c7e0, 4;
    %assign/vec4 v0x600003294870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11ae721e0;
T_5 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x60000328c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003294ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600003294ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003294ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294a20, 0, 4;
    %load/vec4 v0x600003294ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003294ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003294b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60000328c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000328c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003294ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600003294ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600003294ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003294a20, 4;
    %ix/getv/s 3, v0x600003294ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294a20, 0, 4;
    %load/vec4 v0x600003294ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003294ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003294a20, 4;
    %assign/vec4 v0x600003294b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11ae6d540;
T_6 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x60000328c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003294d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600003294d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003294d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294cf0, 0, 4;
    %load/vec4 v0x600003294d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003294d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003294e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60000328c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000328c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003294d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600003294d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600003294d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003294cf0, 4;
    %ix/getv/s 3, v0x600003294d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294cf0, 0, 4;
    %load/vec4 v0x600003294d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003294d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003294cf0, 4;
    %assign/vec4 v0x600003294e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11ae0b390;
T_7 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x60000328c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003295050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600003295050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003295050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294fc0, 0, 4;
    %load/vec4 v0x600003295050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003295050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032950e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60000328c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000328c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003295050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600003295050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600003295050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003294fc0, 4;
    %ix/getv/s 3, v0x600003295050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294fc0, 0, 4;
    %load/vec4 v0x600003295050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003295050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003294fc0, 4;
    %assign/vec4 v0x6000032950e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11ae1b820;
T_8 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x600003295b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003295d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003295680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032955f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003295b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000032958c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600003295cb0_0;
    %assign/vec4 v0x600003295d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600003295830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600003295560_0;
    %assign/vec4 v0x600003295680_0, 0;
    %load/vec4 v0x600003295680_0;
    %assign/vec4 v0x6000032955f0_0, 0;
    %load/vec4 v0x600003295710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000032959e0_0;
    %assign/vec4 v0x600003295b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600003295a70_0;
    %load/vec4 v0x6000032959e0_0;
    %add;
    %assign/vec4 v0x600003295b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x11ae0f6c0;
T_9 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x6000032970f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032972a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003296be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003296b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003297060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600003296e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600003297210_0;
    %assign/vec4 v0x6000032972a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600003296d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600003296ac0_0;
    %assign/vec4 v0x600003296be0_0, 0;
    %load/vec4 v0x600003296be0_0;
    %assign/vec4 v0x600003296b50_0, 0;
    %load/vec4 v0x600003296c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600003296f40_0;
    %assign/vec4 v0x600003297060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600003296fd0_0;
    %load/vec4 v0x600003296f40_0;
    %add;
    %assign/vec4 v0x600003297060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x11ae04290;
T_10 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x6000032986c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003298870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032981b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003298120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003298630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000032983f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000032987e0_0;
    %assign/vec4 v0x600003298870_0, 0;
T_10.2 ;
    %load/vec4 v0x600003298360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600003298090_0;
    %assign/vec4 v0x6000032981b0_0, 0;
    %load/vec4 v0x6000032981b0_0;
    %assign/vec4 v0x600003298120_0, 0;
    %load/vec4 v0x600003298240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600003298510_0;
    %assign/vec4 v0x600003298630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000032985a0_0;
    %load/vec4 v0x600003298510_0;
    %add;
    %assign/vec4 v0x600003298630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x11ae15880;
T_11 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x600003299c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003299dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003299710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003299680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003299b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600003299950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600003299d40_0;
    %assign/vec4 v0x600003299dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000032998c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000032995f0_0;
    %assign/vec4 v0x600003299710_0, 0;
    %load/vec4 v0x600003299710_0;
    %assign/vec4 v0x600003299680_0, 0;
    %load/vec4 v0x6000032997a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600003299a70_0;
    %assign/vec4 v0x600003299b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600003299b00_0;
    %load/vec4 v0x600003299a70_0;
    %add;
    %assign/vec4 v0x600003299b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x11ae98020;
T_12 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x60000329b180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000329b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000329ac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000329abe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000329b0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60000329aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x60000329b2a0_0;
    %assign/vec4 v0x60000329b330_0, 0;
T_12.2 ;
    %load/vec4 v0x60000329ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x60000329ab50_0;
    %assign/vec4 v0x60000329ac70_0, 0;
    %load/vec4 v0x60000329ac70_0;
    %assign/vec4 v0x60000329abe0_0, 0;
    %load/vec4 v0x60000329ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x60000329afd0_0;
    %assign/vec4 v0x60000329b0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x60000329b060_0;
    %load/vec4 v0x60000329afd0_0;
    %add;
    %assign/vec4 v0x60000329b0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x11ae92660;
T_13 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x60000329c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000329c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000329c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000329c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000329c6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60000329c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x60000329c870_0;
    %assign/vec4 v0x60000329c900_0, 0;
T_13.2 ;
    %load/vec4 v0x60000329c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x60000329c120_0;
    %assign/vec4 v0x60000329c240_0, 0;
    %load/vec4 v0x60000329c240_0;
    %assign/vec4 v0x60000329c1b0_0, 0;
    %load/vec4 v0x60000329c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x60000329c5a0_0;
    %assign/vec4 v0x60000329c6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x60000329c630_0;
    %load/vec4 v0x60000329c5a0_0;
    %add;
    %assign/vec4 v0x60000329c6c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x11ae90010;
T_14 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x60000329dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000329de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000329d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000329d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000329dc20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60000329d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x60000329ddd0_0;
    %assign/vec4 v0x60000329de60_0, 0;
T_14.2 ;
    %load/vec4 v0x60000329d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x60000329d680_0;
    %assign/vec4 v0x60000329d7a0_0, 0;
    %load/vec4 v0x60000329d7a0_0;
    %assign/vec4 v0x60000329d710_0, 0;
    %load/vec4 v0x60000329d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x60000329db00_0;
    %assign/vec4 v0x60000329dc20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x60000329db90_0;
    %load/vec4 v0x60000329db00_0;
    %add;
    %assign/vec4 v0x60000329dc20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x11ae8d9c0;
T_15 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x60000329f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000329f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000329ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000329ec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000329f180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60000329ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x60000329f330_0;
    %assign/vec4 v0x60000329f3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x60000329eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x60000329ebe0_0;
    %assign/vec4 v0x60000329ed00_0, 0;
    %load/vec4 v0x60000329ed00_0;
    %assign/vec4 v0x60000329ec70_0, 0;
    %load/vec4 v0x60000329ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x60000329f060_0;
    %assign/vec4 v0x60000329f180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x60000329f0f0_0;
    %load/vec4 v0x60000329f060_0;
    %add;
    %assign/vec4 v0x60000329f180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x11ae88bb0;
T_16 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x6000032807e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003280990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032802d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003280240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003280750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600003280510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600003280900_0;
    %assign/vec4 v0x600003280990_0, 0;
T_16.2 ;
    %load/vec4 v0x600003280480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000032801b0_0;
    %assign/vec4 v0x6000032802d0_0, 0;
    %load/vec4 v0x6000032802d0_0;
    %assign/vec4 v0x600003280240_0, 0;
    %load/vec4 v0x600003280360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600003280630_0;
    %assign/vec4 v0x600003280750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000032806c0_0;
    %load/vec4 v0x600003280630_0;
    %add;
    %assign/vec4 v0x600003280750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x11ae86560;
T_17 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x600003281d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003281ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003281830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032817a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003281cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600003281a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600003281e60_0;
    %assign/vec4 v0x600003281ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000032819e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600003281710_0;
    %assign/vec4 v0x600003281830_0, 0;
    %load/vec4 v0x600003281830_0;
    %assign/vec4 v0x6000032817a0_0, 0;
    %load/vec4 v0x6000032818c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600003281b90_0;
    %assign/vec4 v0x600003281cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600003281c20_0;
    %load/vec4 v0x600003281b90_0;
    %add;
    %assign/vec4 v0x600003281cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x11ae83f10;
T_18 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x6000032832a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003283450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003282d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003282d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003283210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600003282fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000032833c0_0;
    %assign/vec4 v0x600003283450_0, 0;
T_18.2 ;
    %load/vec4 v0x600003282f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600003282c70_0;
    %assign/vec4 v0x600003282d90_0, 0;
    %load/vec4 v0x600003282d90_0;
    %assign/vec4 v0x600003282d00_0, 0;
    %load/vec4 v0x600003282e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000032830f0_0;
    %assign/vec4 v0x600003283210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600003283180_0;
    %load/vec4 v0x6000032830f0_0;
    %add;
    %assign/vec4 v0x600003283210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x11ae818c0;
T_19 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x600003284870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003284a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003284360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032842d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000032847e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000032845a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600003284990_0;
    %assign/vec4 v0x600003284a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600003284510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600003284240_0;
    %assign/vec4 v0x600003284360_0, 0;
    %load/vec4 v0x600003284360_0;
    %assign/vec4 v0x6000032842d0_0, 0;
    %load/vec4 v0x6000032843f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000032846c0_0;
    %assign/vec4 v0x6000032847e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600003284750_0;
    %load/vec4 v0x6000032846c0_0;
    %add;
    %assign/vec4 v0x6000032847e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x11ae7f3e0;
T_20 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x600003285dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003285f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032858c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003285830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003285d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600003285b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600003285ef0_0;
    %assign/vec4 v0x600003285f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600003285a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000032857a0_0;
    %assign/vec4 v0x6000032858c0_0, 0;
    %load/vec4 v0x6000032858c0_0;
    %assign/vec4 v0x600003285830_0, 0;
    %load/vec4 v0x600003285950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600003285c20_0;
    %assign/vec4 v0x600003285d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600003285cb0_0;
    %load/vec4 v0x600003285c20_0;
    %add;
    %assign/vec4 v0x600003285d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x11ae7cd90;
T_21 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x600003287330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032874e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003286e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003286d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000032872a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600003287060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600003287450_0;
    %assign/vec4 v0x6000032874e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600003286fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600003286d00_0;
    %assign/vec4 v0x600003286e20_0, 0;
    %load/vec4 v0x600003286e20_0;
    %assign/vec4 v0x600003286d90_0, 0;
    %load/vec4 v0x600003286eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600003287180_0;
    %assign/vec4 v0x6000032872a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600003287210_0;
    %load/vec4 v0x600003287180_0;
    %add;
    %assign/vec4 v0x6000032872a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x11ae7a740;
T_22 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x600003288900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003288ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032883f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003288360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003288870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600003288630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600003288a20_0;
    %assign/vec4 v0x600003288ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000032885a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000032882d0_0;
    %assign/vec4 v0x6000032883f0_0, 0;
    %load/vec4 v0x6000032883f0_0;
    %assign/vec4 v0x600003288360_0, 0;
    %load/vec4 v0x600003288480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600003288750_0;
    %assign/vec4 v0x600003288870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000032887e0_0;
    %load/vec4 v0x600003288750_0;
    %add;
    %assign/vec4 v0x600003288870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x11ae73450;
T_23 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x600003289e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000328a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003289950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032898c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003289dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600003289b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600003289f80_0;
    %assign/vec4 v0x60000328a010_0, 0;
T_23.2 ;
    %load/vec4 v0x600003289b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600003289830_0;
    %assign/vec4 v0x600003289950_0, 0;
    %load/vec4 v0x600003289950_0;
    %assign/vec4 v0x6000032898c0_0, 0;
    %load/vec4 v0x6000032899e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600003289cb0_0;
    %assign/vec4 v0x600003289dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600003289d40_0;
    %load/vec4 v0x600003289cb0_0;
    %add;
    %assign/vec4 v0x600003289dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x11ae8a100;
T_24 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x60000328c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032945a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000032945a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000032945a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294510, 0, 4;
    %load/vec4 v0x6000032945a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032945a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x60000328c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000328c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000032945a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000032945a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000032945a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003294510, 4;
    %ix/getv/s 3, v0x6000032945a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294510, 0, 4;
    %load/vec4 v0x6000032945a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032945a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x11ae85460;
T_25 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x60000328c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032946c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000032946c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000032946c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294630, 0, 4;
    %load/vec4 v0x6000032946c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032946c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60000328c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000328c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000032946c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000032946c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000032946c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003294630, 4;
    %ix/getv/s 3, v0x6000032946c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294630, 0, 4;
    %load/vec4 v0x6000032946c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032946c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x11ae807c0;
T_26 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x60000328c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032947e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000032947e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000032947e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294750, 0, 4;
    %load/vec4 v0x6000032947e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032947e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000328c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000328c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000032947e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000032947e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000032947e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003294750, 4;
    %ix/getv/s 3, v0x6000032947e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003294750, 0, 4;
    %load/vec4 v0x6000032947e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032947e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x11ae6b560;
T_27 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x60000328c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000328c990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000328c090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60000328ca20_0;
    %assign/vec4 v0x60000328c990_0, 0;
    %load/vec4 v0x60000328c120_0;
    %assign/vec4 v0x60000328c090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x11ae6b560;
T_28 ;
    %wait E_0x6000015d0900;
    %load/vec4 v0x60000328c990_0;
    %store/vec4 v0x60000328ca20_0, 0, 3;
    %load/vec4 v0x60000328c090_0;
    %store/vec4 v0x60000328c120_0, 0, 16;
    %load/vec4 v0x60000328c990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x60000328c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x60000328cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x60000328ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000328c120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x60000328cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60000328ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000328c120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x60000328c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000328c120_0, 0, 16;
    %load/vec4 v0x60000328be70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000328c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60000328ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000328c120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x60000328c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000328c120_0, 0, 16;
    %load/vec4 v0x60000328c2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x60000328c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000328ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000328c120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000328ca20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x11ae9c150;
T_29 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x11ae9c150;
T_30 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x11ae9c2c0;
T_31 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x11ae9c2c0;
T_32 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x11ae9c430;
T_33 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x11ae9c430;
T_34 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x11ae9c5a0;
T_35 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x11ae9c5a0;
T_36 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x11ae9c710;
T_37 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x11ae9c710;
T_38 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x11ae9c880;
T_39 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x11ae9c880;
T_40 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x11ae9c9f0;
T_41 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x11ae9c9f0;
T_42 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x11ae9cb60;
T_43 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x11ae9cb60;
T_44 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x11ae9ccd0;
T_45 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x11ae9ccd0;
T_46 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x11ae9ce40;
T_47 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x11ae9ce40;
T_48 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x11ae9cfb0;
T_49 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x11ae9cfb0;
T_50 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x11ae9d120;
T_51 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x11ae9d120;
T_52 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x11ae9d290;
T_53 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x11ae9d290;
T_54 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x11ae9d400;
T_55 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x11ae9d400;
T_56 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x11ae9d570;
T_57 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x11ae9d570;
T_58 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x11ae9d6e0;
T_59 ;
    %wait E_0x6000015d3bc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000032f1050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000032f1290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x11ae9d6e0;
T_60 ;
    %wait E_0x6000015d3b80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000032f0990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x11ae9bcd0;
T_61 ;
    %wait E_0x6000015d3ac0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032f10e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000032f10e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000032f10e0_0;
    %load/vec4a v0x6000032f1170, 4;
    %ix/getv/s 4, v0x6000032f10e0_0;
    %store/vec4a v0x6000032f1560, 4, 0;
    %load/vec4 v0x6000032f10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f10e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000032f1c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000032f1c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032f10e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000032f10e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000032f1c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000032f1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000032f1560, 4;
    %load/vec4 v0x6000032f1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000032f1560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000032f1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000032f1560, 4;
    %load/vec4 v0x6000032f1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000032f1560, 4;
    %add;
    %load/vec4 v0x6000032f1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000032f1560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000032f1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000032f1560, 4;
    %load/vec4 v0x6000032f1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000032f1560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000032f1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000032f1560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000032f1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000032f1560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000032f1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000032f1560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000032f1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000032f1560, 4;
    %load/vec4 v0x6000032f1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000032f1560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000032f1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000032f1560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000032f1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000032f1560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000032f1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000032f10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000032f1560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000032f10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f10e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000032f1c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f1c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000032f1560, 4;
    %store/vec4 v0x6000032f14d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x11ae9bcd0;
T_62 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x6000032f15f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000032f0c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000032f0f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000032f0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f1b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f0ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032f1dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000032f1ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000032f2130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000032f22e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000032f1050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000032f13b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000032f0e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f1b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f0ea0_0, 0;
    %load/vec4 v0x6000032f1cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x6000032f0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x6000032f0ab0_0;
    %assign/vec4 v0x6000032f0c60_0, 0;
    %load/vec4 v0x6000032f1d40_0;
    %assign/vec4 v0x6000032f1dd0_0, 0;
    %load/vec4 v0x6000032f1e60_0;
    %assign/vec4 v0x6000032f1ef0_0, 0;
    %load/vec4 v0x6000032f2010_0;
    %assign/vec4 v0x6000032f2130_0, 0;
    %load/vec4 v0x6000032f21c0_0;
    %assign/vec4 v0x6000032f22e0_0, 0;
    %load/vec4 v0x6000032f0fc0_0;
    %assign/vec4 v0x6000032f1050_0, 0;
    %load/vec4 v0x6000032f1320_0;
    %assign/vec4 v0x6000032f13b0_0, 0;
    %load/vec4 v0x6000032f0d80_0;
    %assign/vec4 v0x6000032f0e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x6000032f0e10_0;
    %assign/vec4 v0x6000032f0f30_0, 0;
    %load/vec4 v0x6000032f13b0_0;
    %assign/vec4 v0x6000032f0900_0, 0;
    %load/vec4 v0x6000032f1dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032f18c0_0, 0;
    %load/vec4 v0x6000032f13b0_0;
    %assign/vec4 v0x6000032f1710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032f1b90_0, 0;
    %load/vec4 v0x6000032f13b0_0;
    %assign/vec4 v0x6000032f1710_0, 0;
    %load/vec4 v0x6000032f20a0_0;
    %assign/vec4 v0x6000032f1a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x6000032f0990_0;
    %load/vec4 v0x6000032f1ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000032f1f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x6000032f1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x6000032f1dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000032f17a0_0;
    %load/vec4 v0x6000032f1ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000032f1f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000032f14d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000032f1ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000032f1f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032f0ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000032f1cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x11ae6bde0;
T_63 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x600003290cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003290b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003290bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003290360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003290c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000032903f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000032907e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003290ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003290630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000032906c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003290900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003290990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003290480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003290e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003291170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003291290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003290fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000032af450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000032af060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032af570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032af180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032af720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032af330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000032afcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032afde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032a86c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032afb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003290510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003291290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003290fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003290510_0, 0;
    %load/vec4 v0x600003291320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000032902d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000032913b0_0;
    %assign/vec4 v0x600003290b40_0, 0;
    %load/vec4 v0x6000032905a0_0;
    %assign/vec4 v0x600003290630_0, 0;
    %load/vec4 v0x600003290870_0;
    %assign/vec4 v0x600003290900_0, 0;
    %load/vec4 v0x600003290000_0;
    %assign/vec4 v0x600003290c60_0, 0;
    %load/vec4 v0x6000032a8630_0;
    %assign/vec4 v0x6000032903f0_0, 0;
    %load/vec4 v0x600003290750_0;
    %assign/vec4 v0x6000032907e0_0, 0;
    %load/vec4 v0x600003290a20_0;
    %assign/vec4 v0x600003290ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600003290630_0;
    %assign/vec4 v0x6000032906c0_0, 0;
    %load/vec4 v0x600003290900_0;
    %assign/vec4 v0x600003290990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003290bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003290360_0, 0;
    %load/vec4 v0x600003290b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000032906c0_0;
    %assign/vec4 v0x6000032af060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032af180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032af330_0, 0;
    %load/vec4 v0x6000032af210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x6000032af330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032af330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032afb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x6000032afba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x6000032afb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x6000032af960_0;
    %assign/vec4 v0x600003290480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032afb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600003290990_0;
    %assign/vec4 v0x600003290e10_0, 0;
    %load/vec4 v0x600003290480_0;
    %assign/vec4 v0x600003291170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003291290_0, 0;
    %load/vec4 v0x600003291050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600003290990_0;
    %assign/vec4 v0x600003290e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003290fc0_0, 0;
    %load/vec4 v0x600003291050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600003290ea0_0;
    %assign/vec4 v0x600003290480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000032906c0_0;
    %assign/vec4 v0x6000032af450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000032af570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032af720_0, 0;
    %load/vec4 v0x6000032af600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x6000032af720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032af720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600003290480_0;
    %assign/vec4 v0x6000032afcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032afde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032a86c0_0, 0;
    %load/vec4 v0x6000032afe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000032a86c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032a86c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032afde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000032af8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600003290360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003290360_0, 0;
    %load/vec4 v0x6000032906c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000032906c0_0, 0;
    %load/vec4 v0x600003290990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600003290990_0, 0;
    %load/vec4 v0x6000032903f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003290360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600003290b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600003290bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003290bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003290360_0, 0;
    %load/vec4 v0x600003290c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003290bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600003290630_0;
    %load/vec4 v0x600003290bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000032907e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000032906c0_0, 0;
    %load/vec4 v0x600003290900_0;
    %load/vec4 v0x600003290bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600003290ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600003290990_0, 0;
    %load/vec4 v0x600003290b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003290510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003291320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x11aea1030;
T_64 ;
    %wait E_0x6000015d2ec0;
    %load/vec4 v0x60000328d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x60000328d050_0;
    %load/vec4 v0x60000328ccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000328cea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x60000328cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x60000328ccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000328cea0, 4;
    %assign/vec4 v0x60000328cf30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x11aea1030;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000328ce10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x60000328ce10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000328ce10_0;
    %store/vec4a v0x60000328cea0, 4, 0;
    %load/vec4 v0x60000328ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000328ce10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x11aea1310;
T_66 ;
    %wait E_0x6000015d2ec0;
    %load/vec4 v0x60000328d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x60000328d560_0;
    %load/vec4 v0x60000328d200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000328d3b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x60000328d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x60000328d200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000328d3b0, 4;
    %assign/vec4 v0x60000328d440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x11aea1310;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000328d320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x60000328d320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000328d320_0;
    %store/vec4a v0x60000328d3b0, 4, 0;
    %load/vec4 v0x60000328d320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000328d320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x11ae9b3a0;
T_68 ;
    %wait E_0x6000015d2ec0;
    %load/vec4 v0x60000328db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x60000328da70_0;
    %load/vec4 v0x60000328d710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000328d8c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x60000328d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x60000328d710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000328d8c0, 4;
    %assign/vec4 v0x60000328d950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x11ae9b3a0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000328d830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x60000328d830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000328d830_0;
    %store/vec4a v0x60000328d8c0, 4, 0;
    %load/vec4 v0x60000328d830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000328d830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x11ae9b680;
T_70 ;
    %wait E_0x6000015d2ec0;
    %load/vec4 v0x60000328e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x60000328df80_0;
    %load/vec4 v0x60000328dc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000328ddd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x60000328def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x60000328dc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000328ddd0, 4;
    %assign/vec4 v0x60000328de60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x11ae9b680;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000328dd40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x60000328dd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000328dd40_0;
    %store/vec4a v0x60000328ddd0, 4, 0;
    %load/vec4 v0x60000328dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000328dd40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x11ae69f20;
T_72 ;
    %wait E_0x6000015d2d80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000328e2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x60000328e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x60000328f960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x60000328e6d0_0;
    %pad/u 32;
    %load/vec4 v0x60000328e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328fc30_0, 4, 1;
    %load/vec4 v0x60000328f450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x60000328e520_0;
    %pad/u 32;
    %load/vec4 v0x60000328e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328fb10_0, 4, 1;
    %load/vec4 v0x60000328f720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x60000328e640_0;
    %pad/u 32;
    %load/vec4 v0x60000328e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328fba0_0, 4, 1;
    %load/vec4 v0x6000032f01b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000032f0000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x60000328e910_0;
    %pad/u 32;
    %load/vec4 v0x60000328e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328fcc0_0, 4, 1;
    %load/vec4 v0x60000328ef40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x60000328ed90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x60000328e400_0;
    %pad/u 32;
    %load/vec4 v0x60000328e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328fa80_0, 4, 1;
    %load/vec4 v0x60000328e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000328e2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x11ae69f20;
T_73 ;
    %wait E_0x6000015d2d40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000328e2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x60000328e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x60000328fc30_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328f180_0, 4, 1;
    %load/vec4 v0x60000328fb10_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x60000328fc30_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328f060_0, 4, 1;
    %load/vec4 v0x60000328fba0_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x60000328fc30_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x60000328fb10_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328f0f0_0, 4, 1;
    %load/vec4 v0x60000328fcc0_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x60000328fc30_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x60000328fb10_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x60000328fba0_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328f210_0, 4, 1;
    %load/vec4 v0x60000328fa80_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x60000328fc30_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x60000328fb10_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x60000328fba0_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x60000328fcc0_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328efd0_0, 4, 1;
    %load/vec4 v0x60000328f180_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000032f03f0_0;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4a v0x60000328e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4a v0x60000328ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328e880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x60000328f060_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000032f02d0_0;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4a v0x60000328e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4a v0x60000328ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328e880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x60000328f0f0_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000032f0360_0;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4a v0x60000328e370, 4, 0;
    %load/vec4 v0x60000328f690_0;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4a v0x60000328ea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328e880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x60000328f210_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000032f0480_0;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4a v0x60000328e370, 4, 0;
    %load/vec4 v0x6000032f0120_0;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4a v0x60000328ea30, 4, 0;
    %load/vec4 v0x6000032f01b0_0;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328eac0_0, 4, 1;
    %load/vec4 v0x6000032f0000_0;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328e880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x60000328efd0_0;
    %load/vec4 v0x60000328e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000032f0240_0;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4a v0x60000328e370, 4, 0;
    %load/vec4 v0x60000328eeb0_0;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4a v0x60000328ea30, 4, 0;
    %load/vec4 v0x60000328ef40_0;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328eac0_0, 4, 1;
    %load/vec4 v0x60000328ed90_0;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328e880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4a v0x60000328e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4a v0x60000328ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000328e2e0_0;
    %store/vec4 v0x60000328e880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x60000328e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000328e2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x11ae69f20;
T_74 ;
    %wait E_0x6000015d2ec0;
    %load/vec4 v0x60000328e6d0_0;
    %assign/vec4 v0x60000328e760_0, 0;
    %load/vec4 v0x60000328e520_0;
    %assign/vec4 v0x60000328e5b0_0, 0;
    %load/vec4 v0x60000328e910_0;
    %assign/vec4 v0x60000328e9a0_0, 0;
    %load/vec4 v0x60000328e400_0;
    %assign/vec4 v0x60000328e490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x11ae69f20;
T_75 ;
    %wait E_0x6000015d2cc0;
    %load/vec4 v0x60000328e760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000328e7f0, 4;
    %store/vec4 v0x60000328f8d0_0, 0, 256;
    %load/vec4 v0x60000328e5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000328e7f0, 4;
    %store/vec4 v0x60000328f3c0_0, 0, 256;
    %load/vec4 v0x60000328e9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000328e7f0, 4;
    %store/vec4 v0x60000328ff00_0, 0, 256;
    %load/vec4 v0x60000328e490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000328e7f0, 4;
    %store/vec4 v0x60000328ed00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x11aea9070;
T_76 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x6000032f6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000032f4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f43f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000032f46c0_0;
    %assign/vec4 v0x6000032f43f0_0, 0;
    %load/vec4 v0x6000032f46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000032f45a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000032f42d0, 4;
    %assign/vec4 v0x6000032f4360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x11aea9070;
T_77 ;
    %wait E_0x6000015d2ec0;
    %load/vec4 v0x6000032f5d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000032f5cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000032f5c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000032f5b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000032f5b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000032f42d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x11aea9070;
T_78 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x6000032f6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f6be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000032f6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f30f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f3180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f5680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000032f3060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000032f5710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000032f6be0_0, 0;
    %load/vec4 v0x6000032f4e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000032f6b50_0, 0;
    %load/vec4 v0x6000032f5710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000032f30f0_0, 0;
    %load/vec4 v0x6000032f30f0_0;
    %assign/vec4 v0x6000032f3180_0, 0;
    %load/vec4 v0x6000032f55f0_0;
    %assign/vec4 v0x6000032f5680_0, 0;
    %load/vec4 v0x6000032f4ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000032f3060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x11aea9070;
T_79 ;
    %wait E_0x6000015d0000;
    %load/vec4 v0x6000032f6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000032f5710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000032f4ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000032f53b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000032f4e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f55f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032f5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f4f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f55f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f4f30_0, 0;
    %load/vec4 v0x6000032f6370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000032f5200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000032f5710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000032f5710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000032f53b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000032f53b0_0, 0;
T_79.2 ;
    %load/vec4 v0x6000032f5710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032f5440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000032f53b0_0, 0;
    %load/vec4 v0x6000032f4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000032f5440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000032f4e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000032f5710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000032f59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000032f4e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000032f4e10_0, 0;
    %load/vec4 v0x6000032f4e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032f55f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000032f4ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000032f5710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000032f4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000032f4ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000032f4ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x6000032f6250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000032f5710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000032f53b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000032f5710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000032f4f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000032f5710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x11ae9ae30;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032f77b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032f8090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032f83f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000032f8480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032f7960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032f8120_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000032f7b10_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000032f7a80_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032f7cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032f7ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032f7e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032f7060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032f6e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032f7690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032f72a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032f74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032f73c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000032f7210_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000032f7330_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x11ae9ae30;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000032f77b0_0;
    %inv;
    %store/vec4 v0x6000032f77b0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x11ae9ae30;
T_82 ;
    %vpi_call/w 3 83 "$display", "\000" {0 0 0};
    %vpi_call/w 3 84 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 85 "$display", "\342\225\221        E2E Inference Layer Test: Y = ReLU(X\303\227W + bias)        \342\225\221" {0 0 0};
    %vpi_call/w 3 86 "$display", "\342\225\221        Single Row: 4 inputs \342\206\222 4 outputs                      \342\225\221" {0 0 0};
    %vpi_call/w 3 87 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 88 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032f7840_0, 0, 32;
    %vpi_call/w 3 95 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %pushi/vec4 16843009, 0, 256;
    %store/vec4 v0x6000032f8000_0, 0, 256;
    %load/vec4 v0x6000032f8000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000328cea0, 4, 0;
    %load/vec4 v0x6000032f8000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000328d3b0, 4, 0;
    %load/vec4 v0x6000032f8000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000328d8c0, 4, 0;
    %load/vec4 v0x6000032f8000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000328ddd0, 4, 0;
    %vpi_call/w 3 103 "$display", "  X: 4\303\2274 matrix of 1s" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000328cea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000328d3b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000328d8c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000328ddd0, 4, 0;
    %vpi_call/w 3 110 "$display", "  W: 4\303\2274 identity matrix" {0 0 0};
    %pushi/vec4 2147483648, 0, 191;
    %concati/vec4 4294967295, 0, 33;
    %concati/vec4 4294967294, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000328cea0, 4, 0;
    %vpi_call/w 3 115 "$display", "  Bias: [-2, -1, 0, 1]" {0 0 0};
    %vpi_call/w 3 117 "$display", "  Expected: Z=[1,1,1,1] \342\206\222 Z+b=[-1,0,1,2] \342\206\222 ReLU=[0,0,1,2]" {0 0 0};
    %vpi_call/w 3 122 "$display", "\000" {0 0 0};
    %vpi_call/w 3 123 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 2214592512, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 2147483648, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000032f79f0_0;
    %store/vec4a v0x6000032f42d0, 4, 0;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 152 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 157 "$display", "\000" {0 0 0};
    %vpi_call/w 3 158 "$display", "[EXEC] Running inference..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032f8090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032f8090_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000015ef8c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000032f83f0_0, 0, 1;
    %wait E_0x6000015d2ec0;
    %wait E_0x6000015d2ec0;
    %wait E_0x6000015ef8c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000032f83f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000032f79f0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000015d2ec0;
    %load/vec4 v0x6000032f82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 172 "$display", "  Completed in %0d cycles", v0x6000032f79f0_0 {0 0 0};
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000032f79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f79f0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x6000032f79f0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 178 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x6000032f7840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f7840_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 187 "$display", "\000" {0 0 0};
    %vpi_call/w 3 188 "$display", "[VERIFY] Checking output..." {0 0 0};
    %vpi_call/w 3 191 "$display", "  Output Y (row 0): %h", &APV<v0x60000328cea0, 16, 0, 128> {0 0 0};
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000328cea0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x6000032f6c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032f78d0_0, 0, 32;
    %load/vec4 v0x6000032f6c70_0;
    %load/vec4 v0x6000032f78d0_0;
    %cmp/e;
    %jmp/0xz  T_82.6, 4;
    %vpi_call/w 3 197 "$display", "    PASS: Y[0] = %0d", v0x6000032f6c70_0 {0 0 0};
    %jmp T_82.7;
T_82.6 ;
    %vpi_call/w 3 198 "$display", "    FAIL: Y[0] = %0d, expected %0d", v0x6000032f6c70_0, v0x6000032f78d0_0 {0 0 0};
    %load/vec4 v0x6000032f7840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f7840_0, 0, 32;
T_82.7 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000328cea0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x6000032f6c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000032f78d0_0, 0, 32;
    %load/vec4 v0x6000032f6c70_0;
    %load/vec4 v0x6000032f78d0_0;
    %cmp/e;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 202 "$display", "    PASS: Y[1] = %0d", v0x6000032f6c70_0 {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 203 "$display", "    FAIL: Y[1] = %0d, expected %0d", v0x6000032f6c70_0, v0x6000032f78d0_0 {0 0 0};
    %load/vec4 v0x6000032f7840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f7840_0, 0, 32;
T_82.9 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000328cea0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x6000032f6c70_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000032f78d0_0, 0, 32;
    %load/vec4 v0x6000032f6c70_0;
    %load/vec4 v0x6000032f78d0_0;
    %cmp/e;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 207 "$display", "    PASS: Y[2] = %0d", v0x6000032f6c70_0 {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 208 "$display", "    FAIL: Y[2] = %0d, expected %0d", v0x6000032f6c70_0, v0x6000032f78d0_0 {0 0 0};
    %load/vec4 v0x6000032f7840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f7840_0, 0, 32;
T_82.11 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000328cea0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x6000032f6c70_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000032f78d0_0, 0, 32;
    %load/vec4 v0x6000032f6c70_0;
    %load/vec4 v0x6000032f78d0_0;
    %cmp/e;
    %jmp/0xz  T_82.12, 4;
    %vpi_call/w 3 212 "$display", "    PASS: Y[3] = %0d", v0x6000032f6c70_0 {0 0 0};
    %jmp T_82.13;
T_82.12 ;
    %vpi_call/w 3 213 "$display", "    FAIL: Y[3] = %0d, expected %0d", v0x6000032f6c70_0, v0x6000032f78d0_0 {0 0 0};
    %load/vec4 v0x6000032f7840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000032f7840_0, 0, 32;
T_82.13 ;
    %vpi_call/w 3 218 "$display", "\000" {0 0 0};
    %vpi_call/w 3 219 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 220 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 221 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x6000032f7840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.14, 4;
    %vpi_call/w 3 223 "$display", "\342\225\221   PASSED: E2E inference layer (GEMM\342\206\222ADD\342\206\222ReLU)              \342\225\221" {0 0 0};
    %vpi_call/w 3 224 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 225 "$display", ">>> E2E INFERENCE TEST PASSED! <<<" {0 0 0};
    %jmp T_82.15;
T_82.14 ;
    %vpi_call/w 3 227 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x6000032f7840_0 {0 0 0};
    %vpi_call/w 3 228 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 229 "$display", ">>> E2E INFERENCE TEST FAILED <<<" {0 0 0};
T_82.15 ;
    %delay 100000, 0;
    %vpi_call/w 3 233 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x11ae9ae30;
T_83 ;
    %delay 100000000, 0;
    %vpi_call/w 3 238 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 239 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_inference.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
