{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 16:43:54 2013 " "Info: Processing started: Fri Oct 25 16:43:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_noclock:inst\|nIn\[1\]~latch " "Warning: Node \"updown_counter_noclock:inst\|nIn\[1\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_noclock:inst\|nIn\[0\]~latch " "Warning: Node \"updown_counter_noclock:inst\|nIn\[0\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_noclock:inst\|nIn\[2\]~latch " "Warning: Node \"updown_counter_noclock:inst\|nIn\[2\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_noclock:inst\|nIn\[3\]~latch " "Warning: Node \"updown_counter_noclock:inst\|nIn\[3\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[6\] " "Warning: Node \"sevenseg:inst1\|ones\[6\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[5\] " "Warning: Node \"sevenseg:inst1\|ones\[5\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[4\] " "Warning: Node \"sevenseg:inst1\|ones\[4\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[3\] " "Warning: Node \"sevenseg:inst1\|ones\[3\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[2\] " "Warning: Node \"sevenseg:inst1\|ones\[2\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[1\] " "Warning: Node \"sevenseg:inst1\|ones\[1\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[0\] " "Warning: Node \"sevenseg:inst1\|ones\[0\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|nIn\[3\]~head_lut " "Warning: Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|Add0~96 " "Warning: Node \"updown_counter_noclock:inst\|Add0~96\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|nIn\[2\]~head_lut " "Warning: Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|Add0~97 " "Warning: Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|nIn\[1\]~head_lut " "Warning: Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|Add1~73 " "Warning: Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|nIn\[0\]~head_lut " "Warning: Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "down " "Info: Assuming node \"down\" is an undefined clock" {  } { { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 200 -104 64 216 "down" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "down" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "up " "Info: Assuming node \"up\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 24 -80 88 40 "up" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 256 -104 64 272 "reset" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[3\]~latch " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[3\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[3\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[2\]~latch " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[2\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[2\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[0\]~latch " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[0\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[0\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[1\]~latch " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[1\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[1\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|Mux15~68 " "Info: Detected gated clock \"sevenseg:inst1\|Mux15~68\" as buffer" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|Mux15~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|Mux15~67 " "Info: Detected gated clock \"sevenseg:inst1\|Mux15~67\" as buffer" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|Mux15~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[3\]~_emulated " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[3\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[3\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[3\]~tail_lut " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[3\]~tail_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[3\]~tail_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[3\]~head_lut " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[3\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[2\]~_emulated " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[2\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[2\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[2\]~tail_lut " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[2\]~tail_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[2\]~tail_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[2\]~head_lut " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[2\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[0\]~_emulated " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[0\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[0\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[0\]~tail_lut " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[0\]~tail_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[0\]~tail_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[1\]~_emulated " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[1\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[1\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[0\]~head_lut " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[0\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[1\]~tail_lut " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[1\]~tail_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[1\]~tail_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[3\]~0 " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[3\]~0\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[1\]~head_lut " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[1\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "down register updown_counter_noclock:inst\|nIn\[0\]~_emulated register updown_counter_noclock:inst\|nIn\[3\]~_emulated 144.95 MHz 6.899 ns Internal " "Info: Clock \"down\" has Internal fmax of 144.95 MHz between source register \"updown_counter_noclock:inst\|nIn\[0\]~_emulated\" and destination register \"updown_counter_noclock:inst\|nIn\[3\]~_emulated\" (period= 6.899 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.674 ns + Longest register register " "Info: + Longest register to register delay is 6.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_noclock:inst\|nIn\[0\]~_emulated 1 REG LCFF_X7_Y7_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y7_N19; Fanout = 1; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.521 ns) 0.886 ns updown_counter_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X7_Y7_N22 2 " "Info: 2: + IC(0.365 ns) + CELL(0.521 ns) = 0.886 ns; Loc. = LCCOMB_X7_Y7_N22; Fanout = 2; COMB Node = 'updown_counter_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 1.364 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X7_Y7_N12 21 " "Info: 3: + IC(0.000 ns) + CELL(0.478 ns) = 1.364 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 21; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.544 ns) 2.908 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X7_Y7_N10 14 " "Info: 4: + IC(0.000 ns) + CELL(1.544 ns) = 2.908 ns; Loc. = LCCOMB_X7_Y7_N10; Fanout = 14; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.250 ns) 4.158 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X6_Y7_N4 11 " "Info: 5: + IC(0.000 ns) + CELL(1.250 ns) = 4.158 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 11; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.925 ns) 6.083 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 6 COMB LOOP LCCOMB_X6_Y7_N0 7 " "Info: 6: + IC(0.000 ns) + CELL(1.925 ns) = 6.083 ns; Loc. = LCCOMB_X6_Y7_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~96 LCCOMB_X7_Y7_N8 " "Info: Loc. = LCCOMB_X7_Y7_N8; Node \"updown_counter_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X6_Y7_N0 " "Info: Loc. = LCCOMB_X6_Y7_N0; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.178 ns) 6.578 ns updown_counter_noclock:inst\|nIn\[3\]~data_lut 7 COMB LCCOMB_X6_Y7_N6 1 " "Info: 7: + IC(0.317 ns) + CELL(0.178 ns) = 6.578 ns; Loc. = LCCOMB_X6_Y7_N6; Fanout = 1; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { updown_counter_noclock:inst|nIn[3]~head_lut updown_counter_noclock:inst|nIn[3]~data_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.674 ns updown_counter_noclock:inst\|nIn\[3\]~_emulated 8 REG LCFF_X6_Y7_N7 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.674 ns; Loc. = LCFF_X6_Y7_N7; Fanout = 1; REG Node = 'updown_counter_noclock:inst\|nIn\[3\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { updown_counter_noclock:inst|nIn[3]~data_lut updown_counter_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.992 ns ( 89.78 % ) " "Info: Total cell delay = 5.992 ns ( 89.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.682 ns ( 10.22 % ) " "Info: Total interconnect delay = 0.682 ns ( 10.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.674 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut updown_counter_noclock:inst|nIn[3]~data_lut updown_counter_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.674 ns" { updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} updown_counter_noclock:inst|nIn[3]~data_lut {} updown_counter_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.365ns 0.000ns 0.000ns 0.000ns 0.000ns 0.317ns 0.000ns } { 0.000ns 0.521ns 0.478ns 1.544ns 1.250ns 1.925ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down destination 3.693 ns + Shortest register " "Info: + Shortest clock path from clock \"down\" to destination register is 3.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 200 -104 64 216 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.602 ns) 3.693 ns updown_counter_noclock:inst\|nIn\[3\]~_emulated 2 REG LCFF_X6_Y7_N7 1 " "Info: 2: + IC(2.217 ns) + CELL(0.602 ns) = 3.693 ns; Loc. = LCFF_X6_Y7_N7; Fanout = 1; REG Node = 'updown_counter_noclock:inst\|nIn\[3\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { down updown_counter_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 39.97 % ) " "Info: Total cell delay = 1.476 ns ( 39.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.217 ns ( 60.03 % ) " "Info: Total interconnect delay = 2.217 ns ( 60.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.693 ns" { down updown_counter_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.693 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down source 3.679 ns - Longest register " "Info: - Longest clock path from clock \"down\" to source register is 3.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 200 -104 64 216 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.602 ns) 3.679 ns updown_counter_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X7_Y7_N19 1 " "Info: 2: + IC(2.203 ns) + CELL(0.602 ns) = 3.679 ns; Loc. = LCFF_X7_Y7_N19; Fanout = 1; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 40.12 % ) " "Info: Total cell delay = 1.476 ns ( 40.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 59.88 % ) " "Info: Total interconnect delay = 2.203 ns ( 59.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 2.203ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.693 ns" { down updown_counter_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.693 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 2.203ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.674 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut updown_counter_noclock:inst|nIn[3]~data_lut updown_counter_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.674 ns" { updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} updown_counter_noclock:inst|nIn[3]~data_lut {} updown_counter_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.365ns 0.000ns 0.000ns 0.000ns 0.000ns 0.317ns 0.000ns } { 0.000ns 0.521ns 0.478ns 1.544ns 1.250ns 1.925ns 0.178ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.693 ns" { down updown_counter_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.693 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 2.203ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "up register updown_counter_noclock:inst\|nIn\[0\]~latch register sevenseg:inst1\|ones\[0\] 96.39 MHz 10.374 ns Internal " "Info: Clock \"up\" has Internal fmax of 96.39 MHz between source register \"updown_counter_noclock:inst\|nIn\[0\]~latch\" and destination register \"sevenseg:inst1\|ones\[0\]\" (period= 10.374 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.981 ns + Longest register register " "Info: + Longest register to register delay is 8.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X7_Y7_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y7_N2; Fanout = 2; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 0.492 ns updown_counter_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X7_Y7_N22 2 " "Info: 2: + IC(0.314 ns) + CELL(0.178 ns) = 0.492 ns; Loc. = LCCOMB_X7_Y7_N22; Fanout = 2; COMB Node = 'updown_counter_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 0.970 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X7_Y7_N12 21 " "Info: 3: + IC(0.000 ns) + CELL(0.478 ns) = 0.970 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 21; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.544 ns) 2.514 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X7_Y7_N10 14 " "Info: 4: + IC(0.000 ns) + CELL(1.544 ns) = 2.514 ns; Loc. = LCCOMB_X7_Y7_N10; Fanout = 14; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.250 ns) 3.764 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X6_Y7_N4 11 " "Info: 5: + IC(0.000 ns) + CELL(1.250 ns) = 3.764 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 11; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.925 ns) 5.689 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 6 COMB LOOP LCCOMB_X6_Y7_N0 7 " "Info: 6: + IC(0.000 ns) + CELL(1.925 ns) = 5.689 ns; Loc. = LCCOMB_X6_Y7_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~96 LCCOMB_X7_Y7_N8 " "Info: Loc. = LCCOMB_X7_Y7_N8; Node \"updown_counter_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X6_Y7_N0 " "Info: Loc. = LCCOMB_X6_Y7_N0; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.495 ns) 6.508 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 7 COMB LCCOMB_X6_Y7_N12 1 " "Info: 7: + IC(0.324 ns) + CELL(0.495 ns) = 6.508 ns; Loc. = LCCOMB_X6_Y7_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.966 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 8 COMB LCCOMB_X6_Y7_N14 4 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 6.966 ns; Loc. = LCCOMB_X6_Y7_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.322 ns) 7.619 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[14\]~76 9 COMB LCCOMB_X6_Y7_N26 7 " "Info: 9: + IC(0.331 ns) + CELL(0.322 ns) = 7.619 ns; Loc. = LCCOMB_X6_Y7_N26; Fanout = 7; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[14\]~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~76 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.322 ns) 8.501 ns sevenseg:inst1\|Mux8~15 10 COMB LCCOMB_X6_Y7_N18 1 " "Info: 10: + IC(0.560 ns) + CELL(0.322 ns) = 8.501 ns; Loc. = LCCOMB_X6_Y7_N18; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux8~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~76 sevenseg:inst1|Mux8~15 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 8.981 ns sevenseg:inst1\|ones\[0\] 11 REG LCCOMB_X6_Y7_N24 1 " "Info: 11: + IC(0.302 ns) + CELL(0.178 ns) = 8.981 ns; Loc. = LCCOMB_X6_Y7_N24; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { sevenseg:inst1|Mux8~15 sevenseg:inst1|ones[0] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.150 ns ( 79.61 % ) " "Info: Total cell delay = 7.150 ns ( 79.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.831 ns ( 20.39 % ) " "Info: Total interconnect delay = 1.831 ns ( 20.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.981 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~76 sevenseg:inst1|Mux8~15 sevenseg:inst1|ones[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.981 ns" { updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~76 {} sevenseg:inst1|Mux8~15 {} sevenseg:inst1|ones[0] {} } { 0.000ns 0.314ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 0.000ns 0.331ns 0.560ns 0.302ns } { 0.000ns 0.178ns 0.478ns 1.544ns 1.250ns 1.925ns 0.495ns 0.458ns 0.322ns 0.322ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.159 ns - Smallest " "Info: - Smallest clock skew is 5.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 8.484 ns + Shortest register " "Info: + Shortest clock path from clock \"up\" to destination register is 8.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 24 -80 88 40 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.823 ns) 3.687 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 2 COMB LOOP LCCOMB_X6_Y7_N4 11 " "Info: 2: + IC(0.000 ns) + CELL(2.823 ns) = 3.687 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 11; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { up updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.178 ns) 4.768 ns sevenseg:inst1\|Mux15~67 3 COMB LCCOMB_X6_Y9_N2 1 " "Info: 3: + IC(0.903 ns) + CELL(0.178 ns) = 4.768 ns; Loc. = LCCOMB_X6_Y9_N2; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~67'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { updown_counter_noclock:inst|nIn[2]~head_lut sevenseg:inst1|Mux15~67 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 5.233 ns sevenseg:inst1\|Mux15~69 4 COMB LCCOMB_X6_Y9_N28 1 " "Info: 4: + IC(0.287 ns) + CELL(0.178 ns) = 5.233 ns; Loc. = LCCOMB_X6_Y9_N28; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { sevenseg:inst1|Mux15~67 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.000 ns) 6.761 ns sevenseg:inst1\|Mux15~69clkctrl 5 COMB CLKCTRL_G3 7 " "Info: 5: + IC(1.528 ns) + CELL(0.000 ns) = 6.761 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.319 ns) 8.484 ns sevenseg:inst1\|ones\[0\] 6 REG LCCOMB_X6_Y7_N24 1 " "Info: 6: + IC(1.404 ns) + CELL(0.319 ns) = 8.484 ns; Loc. = LCCOMB_X6_Y7_N24; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[0] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.362 ns ( 51.41 % ) " "Info: Total cell delay = 4.362 ns ( 51.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.122 ns ( 48.59 % ) " "Info: Total interconnect delay = 4.122 ns ( 48.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.484 ns" { up updown_counter_noclock:inst|nIn[2]~head_lut sevenseg:inst1|Mux15~67 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.484 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[2]~head_lut {} sevenseg:inst1|Mux15~67 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[0] {} } { 0.000ns 0.000ns 0.000ns 0.903ns 0.287ns 1.528ns 1.404ns } { 0.000ns 0.864ns 2.823ns 0.178ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up source 3.325 ns - Longest register " "Info: - Longest clock path from clock \"up\" to source register is 3.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 24 -80 88 40 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.178 ns) 3.325 ns updown_counter_noclock:inst\|nIn\[0\]~latch 2 REG LCCOMB_X7_Y7_N2 2 " "Info: 2: + IC(2.283 ns) + CELL(0.178 ns) = 3.325 ns; Loc. = LCCOMB_X7_Y7_N2; Fanout = 2; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { up updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.042 ns ( 31.34 % ) " "Info: Total cell delay = 1.042 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.283 ns ( 68.66 % ) " "Info: Total interconnect delay = 2.283 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.325 ns" { up updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.325 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.283ns } { 0.000ns 0.864ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.484 ns" { up updown_counter_noclock:inst|nIn[2]~head_lut sevenseg:inst1|Mux15~67 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.484 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[2]~head_lut {} sevenseg:inst1|Mux15~67 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[0] {} } { 0.000ns 0.000ns 0.000ns 0.903ns 0.287ns 1.528ns 1.404ns } { 0.000ns 0.864ns 2.823ns 0.178ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.325 ns" { up updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.325 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.283ns } { 0.000ns 0.864ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.365 ns + " "Info: + Micro setup delay of destination is 1.365 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.981 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~76 sevenseg:inst1|Mux8~15 sevenseg:inst1|ones[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.981 ns" { updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~76 {} sevenseg:inst1|Mux8~15 {} sevenseg:inst1|ones[0] {} } { 0.000ns 0.314ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 0.000ns 0.331ns 0.560ns 0.302ns } { 0.000ns 0.178ns 0.478ns 1.544ns 1.250ns 1.925ns 0.495ns 0.458ns 0.322ns 0.322ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.484 ns" { up updown_counter_noclock:inst|nIn[2]~head_lut sevenseg:inst1|Mux15~67 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.484 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[2]~head_lut {} sevenseg:inst1|Mux15~67 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[0] {} } { 0.000ns 0.000ns 0.000ns 0.903ns 0.287ns 1.528ns 1.404ns } { 0.000ns 0.864ns 2.823ns 0.178ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.325 ns" { up updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.325 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.283ns } { 0.000ns 0.864ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "down 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"down\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "updown_counter_noclock:inst\|nIn\[0\]~_emulated sevenseg:inst1\|ones\[2\] down 8.921 ns " "Info: Found hold time violation between source  pin or register \"updown_counter_noclock:inst\|nIn\[0\]~_emulated\" and destination pin or register \"sevenseg:inst1\|ones\[2\]\" for clock \"down\" (Hold time is 8.921 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.309 ns + Largest " "Info: + Largest clock skew is 12.309 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down destination 15.988 ns + Longest register " "Info: + Longest clock path from clock \"down\" to destination register is 15.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 200 -104 64 216 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.879 ns) 3.956 ns updown_counter_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X7_Y7_N19 1 " "Info: 2: + IC(2.203 ns) + CELL(0.879 ns) = 3.956 ns; Loc. = LCFF_X7_Y7_N19; Fanout = 1; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.082 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.521 ns) 4.842 ns updown_counter_noclock:inst\|nIn\[0\]~tail_lut 3 COMB LCCOMB_X7_Y7_N22 2 " "Info: 3: + IC(0.365 ns) + CELL(0.521 ns) = 4.842 ns; Loc. = LCCOMB_X7_Y7_N22; Fanout = 2; COMB Node = 'updown_counter_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 5.320 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 4 COMB LOOP LCCOMB_X7_Y7_N12 21 " "Info: 4: + IC(0.000 ns) + CELL(0.478 ns) = 5.320 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 21; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.544 ns) 6.864 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 5 COMB LOOP LCCOMB_X7_Y7_N10 14 " "Info: 5: + IC(0.000 ns) + CELL(1.544 ns) = 6.864 ns; Loc. = LCCOMB_X7_Y7_N10; Fanout = 14; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.250 ns) 8.114 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 6 COMB LOOP LCCOMB_X6_Y7_N4 11 " "Info: 6: + IC(0.000 ns) + CELL(1.250 ns) = 8.114 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 11; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.925 ns) 10.039 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 7 COMB LOOP LCCOMB_X6_Y7_N0 7 " "Info: 7: + IC(0.000 ns) + CELL(1.925 ns) = 10.039 ns; Loc. = LCCOMB_X6_Y7_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~96 LCCOMB_X7_Y7_N8 " "Info: Loc. = LCCOMB_X7_Y7_N8; Node \"updown_counter_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X6_Y7_N0 " "Info: Loc. = LCCOMB_X6_Y7_N0; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.495 ns) 10.858 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 8 COMB LCCOMB_X6_Y7_N12 1 " "Info: 8: + IC(0.324 ns) + CELL(0.495 ns) = 10.858 ns; Loc. = LCCOMB_X6_Y7_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.316 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 9 COMB LCCOMB_X6_Y7_N14 4 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 11.316 ns; Loc. = LCCOMB_X6_Y7_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.513 ns) 12.745 ns sevenseg:inst1\|Mux15~69 10 COMB LCCOMB_X6_Y9_N28 1 " "Info: 10: + IC(0.916 ns) + CELL(0.513 ns) = 12.745 ns; Loc. = LCCOMB_X6_Y9_N28; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.000 ns) 14.273 ns sevenseg:inst1\|Mux15~69clkctrl 11 COMB CLKCTRL_G3 7 " "Info: 11: + IC(1.528 ns) + CELL(0.000 ns) = 14.273 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.319 ns) 15.988 ns sevenseg:inst1\|ones\[2\] 12 REG LCCOMB_X5_Y7_N22 1 " "Info: 12: + IC(1.396 ns) + CELL(0.319 ns) = 15.988 ns; Loc. = LCCOMB_X5_Y7_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[2] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.256 ns ( 57.89 % ) " "Info: Total cell delay = 9.256 ns ( 57.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.732 ns ( 42.11 % ) " "Info: Total interconnect delay = 6.732 ns ( 42.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.988 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.988 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.000ns 2.203ns 0.365ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 0.000ns 0.916ns 1.528ns 1.396ns } { 0.000ns 0.874ns 0.879ns 0.521ns 0.478ns 1.544ns 1.250ns 1.925ns 0.495ns 0.458ns 0.513ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down source 3.679 ns - Shortest register " "Info: - Shortest clock path from clock \"down\" to source register is 3.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 200 -104 64 216 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.602 ns) 3.679 ns updown_counter_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X7_Y7_N19 1 " "Info: 2: + IC(2.203 ns) + CELL(0.602 ns) = 3.679 ns; Loc. = LCFF_X7_Y7_N19; Fanout = 1; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 40.12 % ) " "Info: Total cell delay = 1.476 ns ( 40.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 59.88 % ) " "Info: Total interconnect delay = 2.203 ns ( 59.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 2.203ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.988 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.988 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.000ns 2.203ns 0.365ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 0.000ns 0.916ns 1.528ns 1.396ns } { 0.000ns 0.874ns 0.879ns 0.521ns 0.478ns 1.544ns 1.250ns 1.925ns 0.495ns 0.458ns 0.513ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 2.203ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.111 ns - Shortest register register " "Info: - Shortest register to register delay is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_noclock:inst\|nIn\[0\]~_emulated 1 REG LCFF_X7_Y7_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y7_N19; Fanout = 1; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.521 ns) 0.886 ns updown_counter_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X7_Y7_N22 2 " "Info: 2: + IC(0.365 ns) + CELL(0.521 ns) = 0.886 ns; Loc. = LCCOMB_X7_Y7_N22; Fanout = 2; COMB Node = 'updown_counter_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 1.364 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X7_Y7_N12 21 " "Info: 3: + IC(0.000 ns) + CELL(0.478 ns) = 1.364 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 21; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.422 ns) 2.642 ns sevenseg:inst1\|Mux10~41 4 COMB LCCOMB_X5_Y7_N10 1 " "Info: 4: + IC(0.856 ns) + CELL(0.422 ns) = 2.642 ns; Loc. = LCCOMB_X5_Y7_N10; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux10~41'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux10~41 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 3.111 ns sevenseg:inst1\|ones\[2\] 5 REG LCCOMB_X5_Y7_N22 1 " "Info: 5: + IC(0.291 ns) + CELL(0.178 ns) = 3.111 ns; Loc. = LCCOMB_X5_Y7_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { sevenseg:inst1|Mux10~41 sevenseg:inst1|ones[2] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.599 ns ( 51.40 % ) " "Info: Total cell delay = 1.599 ns ( 51.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.512 ns ( 48.60 % ) " "Info: Total interconnect delay = 1.512 ns ( 48.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux10~41 sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux10~41 {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.365ns 0.000ns 0.856ns 0.291ns } { 0.000ns 0.521ns 0.478ns 0.422ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.988 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.988 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.000ns 2.203ns 0.365ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 0.000ns 0.916ns 1.528ns 1.396ns } { 0.000ns 0.874ns 0.879ns 0.521ns 0.478ns 1.544ns 1.250ns 1.925ns 0.495ns 0.458ns 0.513ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 2.203ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux10~41 sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux10~41 {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.365ns 0.000ns 0.856ns 0.291ns } { 0.000ns 0.521ns 0.478ns 0.422ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "up 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"up\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "updown_counter_noclock:inst\|nIn\[0\]~latch sevenseg:inst1\|ones\[2\] up 9.681 ns " "Info: Found hold time violation between source  pin or register \"updown_counter_noclock:inst\|nIn\[0\]~latch\" and destination pin or register \"sevenseg:inst1\|ones\[2\]\" for clock \"up\" (Hold time is 9.681 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.398 ns + Largest " "Info: + Largest clock skew is 12.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 15.723 ns + Longest register " "Info: + Longest clock path from clock \"up\" to destination register is 15.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 24 -80 88 40 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.322 ns) 2.805 ns updown_counter_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X27_Y10_N24 16 " "Info: 2: + IC(1.619 ns) + CELL(0.322 ns) = 2.805 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { up updown_counter_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.250 ns) 5.055 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X7_Y7_N12 21 " "Info: 3: + IC(0.000 ns) + CELL(2.250 ns) = 5.055 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 21; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { updown_counter_noclock:inst|nIn[3]~0 updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.544 ns) 6.599 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X7_Y7_N10 14 " "Info: 4: + IC(0.000 ns) + CELL(1.544 ns) = 6.599 ns; Loc. = LCCOMB_X7_Y7_N10; Fanout = 14; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.250 ns) 7.849 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X6_Y7_N4 11 " "Info: 5: + IC(0.000 ns) + CELL(1.250 ns) = 7.849 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 11; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.925 ns) 9.774 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 6 COMB LOOP LCCOMB_X6_Y7_N0 7 " "Info: 6: + IC(0.000 ns) + CELL(1.925 ns) = 9.774 ns; Loc. = LCCOMB_X6_Y7_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~96 LCCOMB_X7_Y7_N8 " "Info: Loc. = LCCOMB_X7_Y7_N8; Node \"updown_counter_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X6_Y7_N0 " "Info: Loc. = LCCOMB_X6_Y7_N0; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.495 ns) 10.593 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 7 COMB LCCOMB_X6_Y7_N12 1 " "Info: 7: + IC(0.324 ns) + CELL(0.495 ns) = 10.593 ns; Loc. = LCCOMB_X6_Y7_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.051 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 8 COMB LCCOMB_X6_Y7_N14 4 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 11.051 ns; Loc. = LCCOMB_X6_Y7_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.513 ns) 12.480 ns sevenseg:inst1\|Mux15~69 9 COMB LCCOMB_X6_Y9_N28 1 " "Info: 9: + IC(0.916 ns) + CELL(0.513 ns) = 12.480 ns; Loc. = LCCOMB_X6_Y9_N28; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.000 ns) 14.008 ns sevenseg:inst1\|Mux15~69clkctrl 10 COMB CLKCTRL_G3 7 " "Info: 10: + IC(1.528 ns) + CELL(0.000 ns) = 14.008 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.319 ns) 15.723 ns sevenseg:inst1\|ones\[2\] 11 REG LCCOMB_X5_Y7_N22 1 " "Info: 11: + IC(1.396 ns) + CELL(0.319 ns) = 15.723 ns; Loc. = LCCOMB_X5_Y7_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[2] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.940 ns ( 63.22 % ) " "Info: Total cell delay = 9.940 ns ( 63.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.783 ns ( 36.78 % ) " "Info: Total interconnect delay = 5.783 ns ( 36.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.723 ns" { up updown_counter_noclock:inst|nIn[3]~0 updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.723 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~0 {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.000ns 1.619ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 0.000ns 0.916ns 1.528ns 1.396ns } { 0.000ns 0.864ns 0.322ns 2.250ns 1.544ns 1.250ns 1.925ns 0.495ns 0.458ns 0.513ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up source 3.325 ns - Shortest register " "Info: - Shortest clock path from clock \"up\" to source register is 3.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 24 -80 88 40 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.178 ns) 3.325 ns updown_counter_noclock:inst\|nIn\[0\]~latch 2 REG LCCOMB_X7_Y7_N2 2 " "Info: 2: + IC(2.283 ns) + CELL(0.178 ns) = 3.325 ns; Loc. = LCCOMB_X7_Y7_N2; Fanout = 2; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { up updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.042 ns ( 31.34 % ) " "Info: Total cell delay = 1.042 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.283 ns ( 68.66 % ) " "Info: Total interconnect delay = 2.283 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.325 ns" { up updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.325 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.283ns } { 0.000ns 0.864ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.723 ns" { up updown_counter_noclock:inst|nIn[3]~0 updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.723 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~0 {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.000ns 1.619ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 0.000ns 0.916ns 1.528ns 1.396ns } { 0.000ns 0.864ns 0.322ns 2.250ns 1.544ns 1.250ns 1.925ns 0.495ns 0.458ns 0.513ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.325 ns" { up updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.325 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.283ns } { 0.000ns 0.864ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.717 ns - Shortest register register " "Info: - Shortest register to register delay is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X7_Y7_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y7_N2; Fanout = 2; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 0.492 ns updown_counter_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X7_Y7_N22 2 " "Info: 2: + IC(0.314 ns) + CELL(0.178 ns) = 0.492 ns; Loc. = LCCOMB_X7_Y7_N22; Fanout = 2; COMB Node = 'updown_counter_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 0.970 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X7_Y7_N12 21 " "Info: 3: + IC(0.000 ns) + CELL(0.478 ns) = 0.970 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 21; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.422 ns) 2.248 ns sevenseg:inst1\|Mux10~41 4 COMB LCCOMB_X5_Y7_N10 1 " "Info: 4: + IC(0.856 ns) + CELL(0.422 ns) = 2.248 ns; Loc. = LCCOMB_X5_Y7_N10; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux10~41'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux10~41 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 2.717 ns sevenseg:inst1\|ones\[2\] 5 REG LCCOMB_X5_Y7_N22 1 " "Info: 5: + IC(0.291 ns) + CELL(0.178 ns) = 2.717 ns; Loc. = LCCOMB_X5_Y7_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { sevenseg:inst1|Mux10~41 sevenseg:inst1|ones[2] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.256 ns ( 46.23 % ) " "Info: Total cell delay = 1.256 ns ( 46.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.461 ns ( 53.77 % ) " "Info: Total interconnect delay = 1.461 ns ( 53.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux10~41 sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux10~41 {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.314ns 0.000ns 0.856ns 0.291ns } { 0.000ns 0.178ns 0.478ns 0.422ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.723 ns" { up updown_counter_noclock:inst|nIn[3]~0 updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.723 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~0 {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.000ns 1.619ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 0.000ns 0.916ns 1.528ns 1.396ns } { 0.000ns 0.864ns 0.322ns 2.250ns 1.544ns 1.250ns 1.925ns 0.495ns 0.458ns 0.513ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.325 ns" { up updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.325 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.283ns } { 0.000ns 0.864ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux10~41 sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux10~41 {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.314ns 0.000ns 0.856ns 0.291ns } { 0.000ns 0.178ns 0.478ns 0.422ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "updown_counter_noclock:inst\|nIn\[3\]~latch up up 7.289 ns register " "Info: tsu for register \"updown_counter_noclock:inst\|nIn\[3\]~latch\" (data pin = \"up\", clock pin = \"up\") is 7.289 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.543 ns + Longest pin register " "Info: + Longest pin to register delay is 9.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 24 -80 88 40 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.322 ns) 2.805 ns updown_counter_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X27_Y10_N24 16 " "Info: 2: + IC(1.619 ns) + CELL(0.322 ns) = 2.805 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { up updown_counter_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.250 ns) 5.055 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X7_Y7_N12 21 " "Info: 3: + IC(0.000 ns) + CELL(2.250 ns) = 5.055 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 21; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { updown_counter_noclock:inst|nIn[3]~0 updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.544 ns) 6.599 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X7_Y7_N10 14 " "Info: 4: + IC(0.000 ns) + CELL(1.544 ns) = 6.599 ns; Loc. = LCCOMB_X7_Y7_N10; Fanout = 14; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.250 ns) 7.849 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X6_Y7_N4 11 " "Info: 5: + IC(0.000 ns) + CELL(1.250 ns) = 7.849 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 11; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.068 ns) 8.917 ns updown_counter_noclock:inst\|Add0~96 6 COMB LOOP LCCOMB_X7_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(1.068 ns) = 8.917 ns; Loc. = LCCOMB_X7_Y7_N8; Fanout = 2; COMB LOOP Node = 'updown_counter_noclock:inst\|Add0~96'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~96 LCCOMB_X7_Y7_N8 " "Info: Loc. = LCCOMB_X7_Y7_N8; Node \"updown_counter_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X6_Y7_N0 " "Info: Loc. = LCCOMB_X6_Y7_N0; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 9.543 ns updown_counter_noclock:inst\|nIn\[3\]~latch 7 REG LCCOMB_X7_Y7_N6 2 " "Info: 7: + IC(0.304 ns) + CELL(0.322 ns) = 9.543 ns; Loc. = LCCOMB_X7_Y7_N6; Fanout = 2; REG Node = 'updown_counter_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { updown_counter_noclock:inst|Add0~96 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.620 ns ( 79.85 % ) " "Info: Total cell delay = 7.620 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.923 ns ( 20.15 % ) " "Info: Total interconnect delay = 1.923 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.543 ns" { up updown_counter_noclock:inst|nIn[3]~0 updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~96 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.543 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~0 {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~96 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.619ns 0.000ns 0.000ns 0.000ns 0.000ns 0.304ns } { 0.000ns 0.864ns 0.322ns 2.250ns 1.544ns 1.250ns 1.068ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.074 ns + " "Info: + Micro setup delay of destination is 1.074 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 3.328 ns - Shortest register " "Info: - Shortest clock path from clock \"up\" to destination register is 3.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 24 -80 88 40 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.286 ns) + CELL(0.178 ns) 3.328 ns updown_counter_noclock:inst\|nIn\[3\]~latch 2 REG LCCOMB_X7_Y7_N6 2 " "Info: 2: + IC(2.286 ns) + CELL(0.178 ns) = 3.328 ns; Loc. = LCCOMB_X7_Y7_N6; Fanout = 2; REG Node = 'updown_counter_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { up updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.042 ns ( 31.31 % ) " "Info: Total cell delay = 1.042 ns ( 31.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.286 ns ( 68.69 % ) " "Info: Total interconnect delay = 2.286 ns ( 68.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.328 ns" { up updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.328 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 2.286ns } { 0.000ns 0.864ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.543 ns" { up updown_counter_noclock:inst|nIn[3]~0 updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~96 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.543 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~0 {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~96 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.619ns 0.000ns 0.000ns 0.000ns 0.000ns 0.304ns } { 0.000ns 0.864ns 0.322ns 2.250ns 1.544ns 1.250ns 1.068ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.328 ns" { up updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.328 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 2.286ns } { 0.000ns 0.864ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "down ssOut1\[5\] sevenseg:inst1\|ones\[5\] 21.506 ns register " "Info: tco from clock \"down\" to destination pin \"ssOut1\[5\]\" through register \"sevenseg:inst1\|ones\[5\]\" is 21.506 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down source 15.997 ns + Longest register " "Info: + Longest clock path from clock \"down\" to source register is 15.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 200 -104 64 216 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.879 ns) 3.956 ns updown_counter_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X7_Y7_N19 1 " "Info: 2: + IC(2.203 ns) + CELL(0.879 ns) = 3.956 ns; Loc. = LCFF_X7_Y7_N19; Fanout = 1; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.082 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.521 ns) 4.842 ns updown_counter_noclock:inst\|nIn\[0\]~tail_lut 3 COMB LCCOMB_X7_Y7_N22 2 " "Info: 3: + IC(0.365 ns) + CELL(0.521 ns) = 4.842 ns; Loc. = LCCOMB_X7_Y7_N22; Fanout = 2; COMB Node = 'updown_counter_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 5.320 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 4 COMB LOOP LCCOMB_X7_Y7_N12 21 " "Info: 4: + IC(0.000 ns) + CELL(0.478 ns) = 5.320 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 21; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.544 ns) 6.864 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 5 COMB LOOP LCCOMB_X7_Y7_N10 14 " "Info: 5: + IC(0.000 ns) + CELL(1.544 ns) = 6.864 ns; Loc. = LCCOMB_X7_Y7_N10; Fanout = 14; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.250 ns) 8.114 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 6 COMB LOOP LCCOMB_X6_Y7_N4 11 " "Info: 6: + IC(0.000 ns) + CELL(1.250 ns) = 8.114 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 11; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.925 ns) 10.039 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 7 COMB LOOP LCCOMB_X6_Y7_N0 7 " "Info: 7: + IC(0.000 ns) + CELL(1.925 ns) = 10.039 ns; Loc. = LCCOMB_X6_Y7_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~96 LCCOMB_X7_Y7_N8 " "Info: Loc. = LCCOMB_X7_Y7_N8; Node \"updown_counter_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X6_Y7_N0 " "Info: Loc. = LCCOMB_X6_Y7_N0; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.495 ns) 10.858 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 8 COMB LCCOMB_X6_Y7_N12 1 " "Info: 8: + IC(0.324 ns) + CELL(0.495 ns) = 10.858 ns; Loc. = LCCOMB_X6_Y7_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.316 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 9 COMB LCCOMB_X6_Y7_N14 4 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 11.316 ns; Loc. = LCCOMB_X6_Y7_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.513 ns) 12.745 ns sevenseg:inst1\|Mux15~69 10 COMB LCCOMB_X6_Y9_N28 1 " "Info: 10: + IC(0.916 ns) + CELL(0.513 ns) = 12.745 ns; Loc. = LCCOMB_X6_Y9_N28; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.000 ns) 14.273 ns sevenseg:inst1\|Mux15~69clkctrl 11 COMB CLKCTRL_G3 7 " "Info: 11: + IC(1.528 ns) + CELL(0.000 ns) = 14.273 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.319 ns) 15.997 ns sevenseg:inst1\|ones\[5\] 12 REG LCCOMB_X6_Y7_N20 1 " "Info: 12: + IC(1.405 ns) + CELL(0.319 ns) = 15.997 ns; Loc. = LCCOMB_X6_Y7_N20; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[5] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.256 ns ( 57.86 % ) " "Info: Total cell delay = 9.256 ns ( 57.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.741 ns ( 42.14 % ) " "Info: Total interconnect delay = 6.741 ns ( 42.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.997 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.997 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[5] {} } { 0.000ns 0.000ns 2.203ns 0.365ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 0.000ns 0.916ns 1.528ns 1.405ns } { 0.000ns 0.874ns 0.879ns 0.521ns 0.478ns 1.544ns 1.250ns 1.925ns 0.495ns 0.458ns 0.513ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.509 ns + Longest register pin " "Info: + Longest register to pin delay is 5.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sevenseg:inst1\|ones\[5\] 1 REG LCCOMB_X6_Y7_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y7_N20; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sevenseg:inst1|ones[5] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.659 ns) + CELL(2.850 ns) 5.509 ns ssOut1\[5\] 2 PIN PIN_F1 0 " "Info: 2: + IC(2.659 ns) + CELL(2.850 ns) = 5.509 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'ssOut1\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { sevenseg:inst1|ones[5] ssOut1[5] } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 264 760 936 280 "ssOut1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 51.73 % ) " "Info: Total cell delay = 2.850 ns ( 51.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.659 ns ( 48.27 % ) " "Info: Total interconnect delay = 2.659 ns ( 48.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { sevenseg:inst1|ones[5] ssOut1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.509 ns" { sevenseg:inst1|ones[5] {} ssOut1[5] {} } { 0.000ns 2.659ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.997 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.997 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[5] {} } { 0.000ns 0.000ns 2.203ns 0.365ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 0.000ns 0.916ns 1.528ns 1.405ns } { 0.000ns 0.874ns 0.879ns 0.521ns 0.478ns 1.544ns 1.250ns 1.925ns 0.495ns 0.458ns 0.513ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { sevenseg:inst1|ones[5] ssOut1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.509 ns" { sevenseg:inst1|ones[5] {} ssOut1[5] {} } { 0.000ns 2.659ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "up ssOut2\[0\] 16.996 ns Longest " "Info: Longest tpd from source pin \"up\" to destination pin \"ssOut2\[0\]\" is 16.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 24 -80 88 40 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.322 ns) 2.805 ns updown_counter_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X27_Y10_N24 16 " "Info: 2: + IC(1.619 ns) + CELL(0.322 ns) = 2.805 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { up updown_counter_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.250 ns) 5.055 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X7_Y7_N12 21 " "Info: 3: + IC(0.000 ns) + CELL(2.250 ns) = 5.055 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 21; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { updown_counter_noclock:inst|nIn[3]~0 updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.544 ns) 6.599 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X7_Y7_N10 14 " "Info: 4: + IC(0.000 ns) + CELL(1.544 ns) = 6.599 ns; Loc. = LCCOMB_X7_Y7_N10; Fanout = 14; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.250 ns) 7.849 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X6_Y7_N4 11 " "Info: 5: + IC(0.000 ns) + CELL(1.250 ns) = 7.849 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 11; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.925 ns) 9.774 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 6 COMB LOOP LCCOMB_X6_Y7_N0 7 " "Info: 6: + IC(0.000 ns) + CELL(1.925 ns) = 9.774 ns; Loc. = LCCOMB_X6_Y7_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~96 LCCOMB_X7_Y7_N8 " "Info: Loc. = LCCOMB_X7_Y7_N8; Node \"updown_counter_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X6_Y7_N0 " "Info: Loc. = LCCOMB_X6_Y7_N0; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.517 ns) 11.198 ns sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 7 COMB LCCOMB_X6_Y9_N20 1 " "Info: 7: + IC(0.907 ns) + CELL(0.517 ns) = 11.198 ns; Loc. = LCCOMB_X6_Y9_N20; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.656 ns sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 8 COMB LCCOMB_X6_Y9_N22 4 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 11.656 ns; Loc. = LCCOMB_X6_Y9_N22; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(2.860 ns) 16.996 ns ssOut2\[0\] 9 PIN PIN_E1 0 " "Info: 9: + IC(2.480 ns) + CELL(2.860 ns) = 16.996 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'ssOut2\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.340 ns" { sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 ssOut2[0] } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 192 728 904 208 "ssOut2\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.990 ns ( 70.55 % ) " "Info: Total cell delay = 11.990 ns ( 70.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.006 ns ( 29.45 % ) " "Info: Total interconnect delay = 5.006 ns ( 29.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.996 ns" { up updown_counter_noclock:inst|nIn[3]~0 updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 ssOut2[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.996 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~0 {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} ssOut2[0] {} } { 0.000ns 0.000ns 1.619ns 0.000ns 0.000ns 0.000ns 0.000ns 0.907ns 0.000ns 2.480ns } { 0.000ns 0.864ns 0.322ns 2.250ns 1.544ns 1.250ns 1.925ns 0.517ns 0.458ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sevenseg:inst1\|ones\[2\] up down 10.553 ns register " "Info: th for register \"sevenseg:inst1\|ones\[2\]\" (data pin = \"up\", clock pin = \"down\") is 10.553 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down destination 15.988 ns + Longest register " "Info: + Longest clock path from clock \"down\" to destination register is 15.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 200 -104 64 216 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.879 ns) 3.956 ns updown_counter_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X7_Y7_N19 1 " "Info: 2: + IC(2.203 ns) + CELL(0.879 ns) = 3.956 ns; Loc. = LCFF_X7_Y7_N19; Fanout = 1; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.082 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.521 ns) 4.842 ns updown_counter_noclock:inst\|nIn\[0\]~tail_lut 3 COMB LCCOMB_X7_Y7_N22 2 " "Info: 3: + IC(0.365 ns) + CELL(0.521 ns) = 4.842 ns; Loc. = LCCOMB_X7_Y7_N22; Fanout = 2; COMB Node = 'updown_counter_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 5.320 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 4 COMB LOOP LCCOMB_X7_Y7_N12 21 " "Info: 4: + IC(0.000 ns) + CELL(0.478 ns) = 5.320 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 21; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.544 ns) 6.864 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 5 COMB LOOP LCCOMB_X7_Y7_N10 14 " "Info: 5: + IC(0.000 ns) + CELL(1.544 ns) = 6.864 ns; Loc. = LCCOMB_X7_Y7_N10; Fanout = 14; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.250 ns) 8.114 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 6 COMB LOOP LCCOMB_X6_Y7_N4 11 " "Info: 6: + IC(0.000 ns) + CELL(1.250 ns) = 8.114 ns; Loc. = LCCOMB_X6_Y7_N4; Fanout = 11; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.925 ns) 10.039 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 7 COMB LOOP LCCOMB_X6_Y7_N0 7 " "Info: 7: + IC(0.000 ns) + CELL(1.925 ns) = 10.039 ns; Loc. = LCCOMB_X6_Y7_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X6_Y7_N4 " "Info: Loc. = LCCOMB_X6_Y7_N4; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~97 LCCOMB_X7_Y7_N24 " "Info: Loc. = LCCOMB_X7_Y7_N24; Node \"updown_counter_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~96 LCCOMB_X7_Y7_N8 " "Info: Loc. = LCCOMB_X7_Y7_N8; Node \"updown_counter_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X7_Y7_N10 " "Info: Loc. = LCCOMB_X7_Y7_N10; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add1~73 LCCOMB_X7_Y7_N16 " "Info: Loc. = LCCOMB_X7_Y7_N16; Node \"updown_counter_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X6_Y7_N0 " "Info: Loc. = LCCOMB_X6_Y7_N0; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.495 ns) 10.858 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 8 COMB LCCOMB_X6_Y7_N12 1 " "Info: 8: + IC(0.324 ns) + CELL(0.495 ns) = 10.858 ns; Loc. = LCCOMB_X6_Y7_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.316 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 9 COMB LCCOMB_X6_Y7_N14 4 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 11.316 ns; Loc. = LCCOMB_X6_Y7_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.513 ns) 12.745 ns sevenseg:inst1\|Mux15~69 10 COMB LCCOMB_X6_Y9_N28 1 " "Info: 10: + IC(0.916 ns) + CELL(0.513 ns) = 12.745 ns; Loc. = LCCOMB_X6_Y9_N28; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.000 ns) 14.273 ns sevenseg:inst1\|Mux15~69clkctrl 11 COMB CLKCTRL_G3 7 " "Info: 11: + IC(1.528 ns) + CELL(0.000 ns) = 14.273 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.319 ns) 15.988 ns sevenseg:inst1\|ones\[2\] 12 REG LCCOMB_X5_Y7_N22 1 " "Info: 12: + IC(1.396 ns) + CELL(0.319 ns) = 15.988 ns; Loc. = LCCOMB_X5_Y7_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[2] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.256 ns ( 57.89 % ) " "Info: Total cell delay = 9.256 ns ( 57.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.732 ns ( 42.11 % ) " "Info: Total interconnect delay = 6.732 ns ( 42.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.988 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.988 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.000ns 2.203ns 0.365ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 0.000ns 0.916ns 1.528ns 1.396ns } { 0.000ns 0.874ns 0.879ns 0.521ns 0.478ns 1.544ns 1.250ns 1.925ns 0.495ns 0.458ns 0.513ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.435 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 24 -80 88 40 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.824 ns) 3.688 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 2 COMB LOOP LCCOMB_X7_Y7_N12 21 " "Info: 2: + IC(0.000 ns) + CELL(2.824 ns) = 3.688 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 21; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X7_Y7_N12 " "Info: Loc. = LCCOMB_X7_Y7_N12; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { up updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.422 ns) 4.966 ns sevenseg:inst1\|Mux10~41 3 COMB LCCOMB_X5_Y7_N10 1 " "Info: 3: + IC(0.856 ns) + CELL(0.422 ns) = 4.966 ns; Loc. = LCCOMB_X5_Y7_N10; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux10~41'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux10~41 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 5.435 ns sevenseg:inst1\|ones\[2\] 4 REG LCCOMB_X5_Y7_N22 1 " "Info: 4: + IC(0.291 ns) + CELL(0.178 ns) = 5.435 ns; Loc. = LCCOMB_X5_Y7_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { sevenseg:inst1|Mux10~41 sevenseg:inst1|ones[2] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.288 ns ( 78.90 % ) " "Info: Total cell delay = 4.288 ns ( 78.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 21.10 % ) " "Info: Total interconnect delay = 1.147 ns ( 21.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.435 ns" { up updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux10~41 sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.435 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux10~41 {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.000ns 0.000ns 0.856ns 0.291ns } { 0.000ns 0.864ns 2.824ns 0.422ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.988 ns" { down updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~tail_lut updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.988 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~tail_lut {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.000ns 2.203ns 0.365ns 0.000ns 0.000ns 0.000ns 0.000ns 0.324ns 0.000ns 0.916ns 1.528ns 1.396ns } { 0.000ns 0.874ns 0.879ns 0.521ns 0.478ns 1.544ns 1.250ns 1.925ns 0.495ns 0.458ns 0.513ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.435 ns" { up updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux10~41 sevenseg:inst1|ones[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.435 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux10~41 {} sevenseg:inst1|ones[2] {} } { 0.000ns 0.000ns 0.000ns 0.856ns 0.291ns } { 0.000ns 0.864ns 2.824ns 0.422ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Allocated 160 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 16:43:54 2013 " "Info: Processing ended: Fri Oct 25 16:43:54 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
