Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fp_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 11:32:34 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.44
  Critical Path Slack:          -0.44
  Critical Path Clk Period:      0.00
  Total Negative Slack:         -9.74
  No. of Violating Paths:       24.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                241
  Buf/Inv Cell Count:              30
  Buf Cell Count:                   6
  Inv Cell Count:                  24
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       241
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      234.877999
  Noncombinational Area:     0.000000
  Buf/Inv Area:             17.822000
  Total Buffer Area:             5.05
  Total Inverter Area:          12.77
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               234.877999
  Design Area:             234.877999


  Design Rules
  -----------------------------------
  Total Number of Nets:           278
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node7

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.13
  Logic Optimization:                  1.37
  Mapping Optimization:                8.79
  -----------------------------------------
  Overall Compile Time:               12.28
  Overall Compile Wall Clock Time:    12.60

  --------------------------------------------------------------------

  Design  WNS: 0.44  TNS: 9.74  Number of Violating Paths: 24


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
