#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd103a30c40 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0x7fd103a8f830_0 .var "cin", 0 0;
v0x7fd103a8f8c0_0 .var "clk", 0 0;
v0x7fd103a8f950_0 .net "cout", 0 0, v0x7fd103a6cdf0_0;  1 drivers
v0x7fd103a8f9e0_0 .var "idx", 5 0;
v0x7fd103a8fa70_0 .var "in_a", 15 0;
v0x7fd103a8fb50_0 .var "in_b", 15 0;
v0x7fd103a8fc00_0 .var "rst", 0 0;
v0x7fd103a8fc90_0 .net "sum", 15 0, L_0x7fd103a954d0;  1 drivers
E_0x7fd103a35610 .event posedge, v0x7fd103a8fc00_0, v0x7fd103a8f8c0_0;
S_0x7fd103a47bd0 .scope module, "Import_RCA" "RCA_16bit" 2 15, 3 3 0, S_0x7fd103a30c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a8f3b0_0 .net "a", 15 0, v0x7fd103a8fa70_0;  1 drivers
v0x7fd103a8f440_0 .net "b", 15 0, v0x7fd103a8fb50_0;  1 drivers
v0x7fd103a8f4d0_0 .net "c", 14 0, L_0x7fd103a94c60;  1 drivers
v0x7fd103a8f560_0 .net "cin", 0 0, v0x7fd103a8f830_0;  1 drivers
v0x7fd103a8f670_0 .net "cout", 0 0, v0x7fd103a6cdf0_0;  alias, 1 drivers
v0x7fd103a8f740_0 .net "sum", 15 0, L_0x7fd103a954d0;  alias, 1 drivers
L_0x7fd103a90060 .part v0x7fd103a8fa70_0, 0, 1;
L_0x7fd103a90140 .part v0x7fd103a8fb50_0, 0, 1;
L_0x7fd103a90560 .part v0x7fd103a8fa70_0, 1, 1;
L_0x7fd103a90600 .part v0x7fd103a8fb50_0, 1, 1;
L_0x7fd103a906a0 .part L_0x7fd103a94c60, 0, 1;
L_0x7fd103a90aa0 .part v0x7fd103a8fa70_0, 2, 1;
L_0x7fd103a90bc0 .part v0x7fd103a8fb50_0, 2, 1;
L_0x7fd103a90ce0 .part L_0x7fd103a94c60, 1, 1;
L_0x7fd103a910c0 .part v0x7fd103a8fa70_0, 3, 1;
L_0x7fd103a911b0 .part v0x7fd103a8fb50_0, 3, 1;
L_0x7fd103a91250 .part L_0x7fd103a94c60, 2, 1;
L_0x7fd103a91690 .part v0x7fd103a8fa70_0, 4, 1;
L_0x7fd103a91730 .part v0x7fd103a8fb50_0, 4, 1;
L_0x7fd103a91840 .part L_0x7fd103a94c60, 3, 1;
L_0x7fd103a91ca0 .part v0x7fd103a8fa70_0, 5, 1;
L_0x7fd103a91dc0 .part v0x7fd103a8fb50_0, 5, 1;
L_0x7fd103a91e60 .part L_0x7fd103a94c60, 4, 1;
L_0x7fd103a921e0 .part v0x7fd103a8fa70_0, 6, 1;
L_0x7fd103a92380 .part v0x7fd103a8fb50_0, 6, 1;
L_0x7fd103a925c0 .part L_0x7fd103a94c60, 5, 1;
L_0x7fd103a92840 .part v0x7fd103a8fa70_0, 7, 1;
L_0x7fd103a92520 .part v0x7fd103a8fb50_0, 7, 1;
L_0x7fd103a92990 .part L_0x7fd103a94c60, 6, 1;
L_0x7fd103a92db0 .part v0x7fd103a8fa70_0, 8, 1;
L_0x7fd103a92e50 .part v0x7fd103a8fb50_0, 8, 1;
L_0x7fd103a92fc0 .part L_0x7fd103a94c60, 7, 1;
L_0x7fd103a933b0 .part v0x7fd103a8fa70_0, 9, 1;
L_0x7fd103a93530 .part v0x7fd103a8fb50_0, 9, 1;
L_0x7fd103a935d0 .part L_0x7fd103a94c60, 8, 1;
L_0x7fd103a939b0 .part v0x7fd103a8fa70_0, 10, 1;
L_0x7fd103a93a50 .part v0x7fd103a8fb50_0, 10, 1;
L_0x7fd103a93bf0 .part L_0x7fd103a94c60, 9, 1;
L_0x7fd103a93ee0 .part v0x7fd103a8fa70_0, 11, 1;
L_0x7fd103a93af0 .part v0x7fd103a8fb50_0, 11, 1;
L_0x7fd103a94090 .part L_0x7fd103a94c60, 10, 1;
L_0x7fd103a944a0 .part v0x7fd103a8fa70_0, 12, 1;
L_0x7fd103a94540 .part v0x7fd103a8fb50_0, 12, 1;
L_0x7fd103a94130 .part L_0x7fd103a94c60, 11, 1;
L_0x7fd103a949e0 .part v0x7fd103a8fa70_0, 13, 1;
L_0x7fd103a945e0 .part v0x7fd103a8fb50_0, 13, 1;
L_0x7fd103a94bc0 .part L_0x7fd103a94c60, 12, 1;
L_0x7fd103a94f90 .part v0x7fd103a8fa70_0, 14, 1;
L_0x7fd103a92280 .part v0x7fd103a8fb50_0, 14, 1;
L_0x7fd103a92420 .part L_0x7fd103a94c60, 13, 1;
LS_0x7fd103a94c60_0_0 .concat8 [ 1 1 1 1], v0x7fd103a51680_0, v0x7fd103a70cf0_0, v0x7fd103a74bb0_0, v0x7fd103a78a70_0;
LS_0x7fd103a94c60_0_4 .concat8 [ 1 1 1 1], v0x7fd103a7c930_0, v0x7fd103a807f0_0, v0x7fd103a846b0_0, v0x7fd103a88570_0;
LS_0x7fd103a94c60_0_8 .concat8 [ 1 1 1 1], v0x7fd103a8c430_0, v0x7fd103a55540_0, v0x7fd103a59410_0, v0x7fd103a5d2d0_0;
LS_0x7fd103a94c60_0_12 .concat8 [ 1 1 1 0], v0x7fd103a611b0_0, v0x7fd103a65070_0, v0x7fd103a68f30_0;
L_0x7fd103a94c60 .concat8 [ 4 4 4 3], LS_0x7fd103a94c60_0_0, LS_0x7fd103a94c60_0_4, LS_0x7fd103a94c60_0_8, LS_0x7fd103a94c60_0_12;
L_0x7fd103a958e0 .part v0x7fd103a8fa70_0, 15, 1;
L_0x7fd103a95980 .part v0x7fd103a8fb50_0, 15, 1;
L_0x7fd103a95430 .part L_0x7fd103a94c60, 14, 1;
LS_0x7fd103a954d0_0_0 .concat8 [ 1 1 1 1], v0x7fd103a53b30_0, v0x7fd103a731a0_0, v0x7fd103a77060_0, v0x7fd103a7af20_0;
LS_0x7fd103a954d0_0_4 .concat8 [ 1 1 1 1], v0x7fd103a7ede0_0, v0x7fd103a82ca0_0, v0x7fd103a86b60_0, v0x7fd103a8aa20_0;
LS_0x7fd103a954d0_0_8 .concat8 [ 1 1 1 1], v0x7fd103a8e8e0_0, v0x7fd103a579f0_0, v0x7fd103a5b8c0_0, v0x7fd103a5f780_0;
LS_0x7fd103a954d0_0_12 .concat8 [ 1 1 1 1], v0x7fd103a63660_0, v0x7fd103a67520_0, v0x7fd103a6b3e0_0, v0x7fd103a6f2a0_0;
L_0x7fd103a954d0 .concat8 [ 4 4 4 4], LS_0x7fd103a954d0_0_0, LS_0x7fd103a954d0_0_4, LS_0x7fd103a954d0_0_8, LS_0x7fd103a954d0_0_12;
S_0x7fd103a43300 .scope module, "FA1" "fulladder" 3 11, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a54050_0 .net "a", 0 0, L_0x7fd103a90060;  1 drivers
v0x7fd103a540e0_0 .net "b", 0 0, L_0x7fd103a90140;  1 drivers
v0x7fd103a54170_0 .net "cin", 0 0, v0x7fd103a8f830_0;  alias, 1 drivers
v0x7fd103a54200_0 .net "cout", 0 0, v0x7fd103a51680_0;  1 drivers
v0x7fd103a54290_0 .net "sum", 0 0, v0x7fd103a53b30_0;  1 drivers
v0x7fd103a543a0_0 .net "x", 0 0, v0x7fd103a526e0_0;  1 drivers
v0x7fd103a54430_0 .net "y", 0 0, v0x7fd103a50cf0_0;  1 drivers
v0x7fd103a54500_0 .net "z", 0 0, v0x7fd103a511a0_0;  1 drivers
S_0x7fd103a3ea30 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a43300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a352e0_0 .net "a", 0 0, L_0x7fd103a90060;  alias, 1 drivers
v0x7fd103a50c50_0 .net "b", 0 0, L_0x7fd103a90140;  alias, 1 drivers
v0x7fd103a50cf0_0 .var "out", 0 0;
E_0x7fd103a3eba0 .event edge, v0x7fd103a352e0_0, v0x7fd103a50c50_0;
S_0x7fd103a50df0 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a43300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a51050_0 .net "a", 0 0, v0x7fd103a526e0_0;  alias, 1 drivers
v0x7fd103a51100_0 .net "b", 0 0, v0x7fd103a8f830_0;  alias, 1 drivers
v0x7fd103a511a0_0 .var "out", 0 0;
E_0x7fd103a51010 .event edge, v0x7fd103a51050_0, v0x7fd103a51100_0;
S_0x7fd103a512a0 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a43300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a51510_0 .net "a", 0 0, v0x7fd103a50cf0_0;  alias, 1 drivers
v0x7fd103a515d0_0 .net "b", 0 0, v0x7fd103a511a0_0;  alias, 1 drivers
v0x7fd103a51680_0 .var "out", 0 0;
E_0x7fd103a514d0 .event edge, v0x7fd103a50cf0_0, v0x7fd103a511a0_0;
S_0x7fd103a51760 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a43300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a8fd50 .functor NOT 1, L_0x7fd103a90140, C4<0>, C4<0>, C4<0>;
L_0x7fd103a8fe60 .functor NOT 1, L_0x7fd103a90060, C4<0>, C4<0>, C4<0>;
v0x7fd103a527d0_0 .net "a", 0 0, L_0x7fd103a90060;  alias, 1 drivers
v0x7fd103a528a0_0 .net "b", 0 0, L_0x7fd103a90140;  alias, 1 drivers
v0x7fd103a52970_0 .net "out", 0 0, v0x7fd103a526e0_0;  alias, 1 drivers
v0x7fd103a52a40_0 .net "w1", 0 0, v0x7fd103a51d50_0;  1 drivers
v0x7fd103a52b10_0 .net "w2", 0 0, v0x7fd103a52220_0;  1 drivers
S_0x7fd103a51970 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a51760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a51c00_0 .net "a", 0 0, L_0x7fd103a90060;  alias, 1 drivers
v0x7fd103a51cc0_0 .net "b", 0 0, L_0x7fd103a8fd50;  1 drivers
v0x7fd103a51d50_0 .var "out", 0 0;
E_0x7fd103a51bb0 .event edge, v0x7fd103a352e0_0, v0x7fd103a51cc0_0;
S_0x7fd103a51e50 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a51760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a520b0_0 .net "a", 0 0, L_0x7fd103a8fe60;  1 drivers
v0x7fd103a52160_0 .net "b", 0 0, L_0x7fd103a90140;  alias, 1 drivers
v0x7fd103a52220_0 .var "out", 0 0;
E_0x7fd103a52070 .event edge, v0x7fd103a520b0_0, v0x7fd103a50c50_0;
S_0x7fd103a52300 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a51760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a52570_0 .net "a", 0 0, v0x7fd103a51d50_0;  alias, 1 drivers
v0x7fd103a52630_0 .net "b", 0 0, v0x7fd103a52220_0;  alias, 1 drivers
v0x7fd103a526e0_0 .var "out", 0 0;
E_0x7fd103a52530 .event edge, v0x7fd103a51d50_0, v0x7fd103a52220_0;
S_0x7fd103a52c20 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a43300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a8ff80 .functor NOT 1, v0x7fd103a8f830_0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a8fff0 .functor NOT 1, v0x7fd103a526e0_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a53c10_0 .net "a", 0 0, v0x7fd103a526e0_0;  alias, 1 drivers
v0x7fd103a53d30_0 .net "b", 0 0, v0x7fd103a8f830_0;  alias, 1 drivers
v0x7fd103a53dc0_0 .net "out", 0 0, v0x7fd103a53b30_0;  alias, 1 drivers
v0x7fd103a53e70_0 .net "w1", 0 0, v0x7fd103a531a0_0;  1 drivers
v0x7fd103a53f40_0 .net "w2", 0 0, v0x7fd103a53670_0;  1 drivers
S_0x7fd103a52e70 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a52c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a53080_0 .net "a", 0 0, v0x7fd103a526e0_0;  alias, 1 drivers
v0x7fd103a53110_0 .net "b", 0 0, L_0x7fd103a8ff80;  1 drivers
v0x7fd103a531a0_0 .var "out", 0 0;
E_0x7fd103a52600 .event edge, v0x7fd103a51050_0, v0x7fd103a53110_0;
S_0x7fd103a532a0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a52c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a53500_0 .net "a", 0 0, L_0x7fd103a8fff0;  1 drivers
v0x7fd103a535b0_0 .net "b", 0 0, v0x7fd103a8f830_0;  alias, 1 drivers
v0x7fd103a53670_0 .var "out", 0 0;
E_0x7fd103a534c0 .event edge, v0x7fd103a53500_0, v0x7fd103a51100_0;
S_0x7fd103a53750 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a52c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a539c0_0 .net "a", 0 0, v0x7fd103a531a0_0;  alias, 1 drivers
v0x7fd103a53a80_0 .net "b", 0 0, v0x7fd103a53670_0;  alias, 1 drivers
v0x7fd103a53b30_0 .var "out", 0 0;
E_0x7fd103a53980 .event edge, v0x7fd103a531a0_0, v0x7fd103a53670_0;
S_0x7fd103a54600 .scope module, "FA10" "fulladder" 3 20, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a57f10_0 .net "a", 0 0, L_0x7fd103a933b0;  1 drivers
v0x7fd103a57fa0_0 .net "b", 0 0, L_0x7fd103a93530;  1 drivers
v0x7fd103a58030_0 .net "cin", 0 0, L_0x7fd103a935d0;  1 drivers
v0x7fd103a580c0_0 .net "cout", 0 0, v0x7fd103a55540_0;  1 drivers
v0x7fd103a58150_0 .net "sum", 0 0, v0x7fd103a579f0_0;  1 drivers
v0x7fd103a58260_0 .net "x", 0 0, v0x7fd103a565a0_0;  1 drivers
v0x7fd103a582f0_0 .net "y", 0 0, v0x7fd103a54bb0_0;  1 drivers
v0x7fd103a583c0_0 .net "z", 0 0, v0x7fd103a55060_0;  1 drivers
S_0x7fd103a54840 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a54600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a54a80_0 .net "a", 0 0, L_0x7fd103a933b0;  alias, 1 drivers
v0x7fd103a54b10_0 .net "b", 0 0, L_0x7fd103a93530;  alias, 1 drivers
v0x7fd103a54bb0_0 .var "out", 0 0;
E_0x7fd103a54a50 .event edge, v0x7fd103a54a80_0, v0x7fd103a54b10_0;
S_0x7fd103a54cb0 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a54600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a54f10_0 .net "a", 0 0, v0x7fd103a565a0_0;  alias, 1 drivers
v0x7fd103a54fc0_0 .net "b", 0 0, L_0x7fd103a935d0;  alias, 1 drivers
v0x7fd103a55060_0 .var "out", 0 0;
E_0x7fd103a54ed0 .event edge, v0x7fd103a54f10_0, v0x7fd103a54fc0_0;
S_0x7fd103a55160 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a54600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a553d0_0 .net "a", 0 0, v0x7fd103a54bb0_0;  alias, 1 drivers
v0x7fd103a55490_0 .net "b", 0 0, v0x7fd103a55060_0;  alias, 1 drivers
v0x7fd103a55540_0 .var "out", 0 0;
E_0x7fd103a55390 .event edge, v0x7fd103a54bb0_0, v0x7fd103a55060_0;
S_0x7fd103a55620 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a54600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a92a30 .functor NOT 1, L_0x7fd103a93530, C4<0>, C4<0>, C4<0>;
L_0x7fd103a93160 .functor NOT 1, L_0x7fd103a933b0, C4<0>, C4<0>, C4<0>;
v0x7fd103a56690_0 .net "a", 0 0, L_0x7fd103a933b0;  alias, 1 drivers
v0x7fd103a56760_0 .net "b", 0 0, L_0x7fd103a93530;  alias, 1 drivers
v0x7fd103a56830_0 .net "out", 0 0, v0x7fd103a565a0_0;  alias, 1 drivers
v0x7fd103a56900_0 .net "w1", 0 0, v0x7fd103a55c10_0;  1 drivers
v0x7fd103a569d0_0 .net "w2", 0 0, v0x7fd103a560e0_0;  1 drivers
S_0x7fd103a55830 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a55620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a55ac0_0 .net "a", 0 0, L_0x7fd103a933b0;  alias, 1 drivers
v0x7fd103a55b80_0 .net "b", 0 0, L_0x7fd103a92a30;  1 drivers
v0x7fd103a55c10_0 .var "out", 0 0;
E_0x7fd103a55a70 .event edge, v0x7fd103a54a80_0, v0x7fd103a55b80_0;
S_0x7fd103a55d10 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a55620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a55f70_0 .net "a", 0 0, L_0x7fd103a93160;  1 drivers
v0x7fd103a56020_0 .net "b", 0 0, L_0x7fd103a93530;  alias, 1 drivers
v0x7fd103a560e0_0 .var "out", 0 0;
E_0x7fd103a55f30 .event edge, v0x7fd103a55f70_0, v0x7fd103a54b10_0;
S_0x7fd103a561c0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a55620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a56430_0 .net "a", 0 0, v0x7fd103a55c10_0;  alias, 1 drivers
v0x7fd103a564f0_0 .net "b", 0 0, v0x7fd103a560e0_0;  alias, 1 drivers
v0x7fd103a565a0_0 .var "out", 0 0;
E_0x7fd103a563f0 .event edge, v0x7fd103a55c10_0, v0x7fd103a560e0_0;
S_0x7fd103a56ae0 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a54600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a93250 .functor NOT 1, L_0x7fd103a935d0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a93340 .functor NOT 1, v0x7fd103a565a0_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a57ad0_0 .net "a", 0 0, v0x7fd103a565a0_0;  alias, 1 drivers
v0x7fd103a57bf0_0 .net "b", 0 0, L_0x7fd103a935d0;  alias, 1 drivers
v0x7fd103a57c80_0 .net "out", 0 0, v0x7fd103a579f0_0;  alias, 1 drivers
v0x7fd103a57d30_0 .net "w1", 0 0, v0x7fd103a57060_0;  1 drivers
v0x7fd103a57e00_0 .net "w2", 0 0, v0x7fd103a57530_0;  1 drivers
S_0x7fd103a56d30 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a56ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a56f40_0 .net "a", 0 0, v0x7fd103a565a0_0;  alias, 1 drivers
v0x7fd103a56fd0_0 .net "b", 0 0, L_0x7fd103a93250;  1 drivers
v0x7fd103a57060_0 .var "out", 0 0;
E_0x7fd103a564c0 .event edge, v0x7fd103a54f10_0, v0x7fd103a56fd0_0;
S_0x7fd103a57160 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a56ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a573c0_0 .net "a", 0 0, L_0x7fd103a93340;  1 drivers
v0x7fd103a57470_0 .net "b", 0 0, L_0x7fd103a935d0;  alias, 1 drivers
v0x7fd103a57530_0 .var "out", 0 0;
E_0x7fd103a57380 .event edge, v0x7fd103a573c0_0, v0x7fd103a54fc0_0;
S_0x7fd103a57610 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a56ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a57880_0 .net "a", 0 0, v0x7fd103a57060_0;  alias, 1 drivers
v0x7fd103a57940_0 .net "b", 0 0, v0x7fd103a57530_0;  alias, 1 drivers
v0x7fd103a579f0_0 .var "out", 0 0;
E_0x7fd103a57840 .event edge, v0x7fd103a57060_0, v0x7fd103a57530_0;
S_0x7fd103a584c0 .scope module, "FA11" "fulladder" 3 21, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a5bde0_0 .net "a", 0 0, L_0x7fd103a939b0;  1 drivers
v0x7fd103a5be70_0 .net "b", 0 0, L_0x7fd103a93a50;  1 drivers
v0x7fd103a5bf00_0 .net "cin", 0 0, L_0x7fd103a93bf0;  1 drivers
v0x7fd103a5bf90_0 .net "cout", 0 0, v0x7fd103a59410_0;  1 drivers
v0x7fd103a5c020_0 .net "sum", 0 0, v0x7fd103a5b8c0_0;  1 drivers
v0x7fd103a5c130_0 .net "x", 0 0, v0x7fd103a5a470_0;  1 drivers
v0x7fd103a5c1c0_0 .net "y", 0 0, v0x7fd103a58a80_0;  1 drivers
v0x7fd103a5c290_0 .net "z", 0 0, v0x7fd103a58f30_0;  1 drivers
S_0x7fd103a58700 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a584c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a58940_0 .net "a", 0 0, L_0x7fd103a939b0;  alias, 1 drivers
v0x7fd103a589e0_0 .net "b", 0 0, L_0x7fd103a93a50;  alias, 1 drivers
v0x7fd103a58a80_0 .var "out", 0 0;
E_0x7fd103a58910 .event edge, v0x7fd103a58940_0, v0x7fd103a589e0_0;
S_0x7fd103a58b80 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a584c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a58de0_0 .net "a", 0 0, v0x7fd103a5a470_0;  alias, 1 drivers
v0x7fd103a58e90_0 .net "b", 0 0, L_0x7fd103a93bf0;  alias, 1 drivers
v0x7fd103a58f30_0 .var "out", 0 0;
E_0x7fd103a58da0 .event edge, v0x7fd103a58de0_0, v0x7fd103a58e90_0;
S_0x7fd103a59030 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a584c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a592a0_0 .net "a", 0 0, v0x7fd103a58a80_0;  alias, 1 drivers
v0x7fd103a59360_0 .net "b", 0 0, v0x7fd103a58f30_0;  alias, 1 drivers
v0x7fd103a59410_0 .var "out", 0 0;
E_0x7fd103a59260 .event edge, v0x7fd103a58a80_0, v0x7fd103a58f30_0;
S_0x7fd103a594f0 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a584c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a92ef0 .functor NOT 1, L_0x7fd103a93a50, C4<0>, C4<0>, C4<0>;
L_0x7fd103a93760 .functor NOT 1, L_0x7fd103a939b0, C4<0>, C4<0>, C4<0>;
v0x7fd103a5a560_0 .net "a", 0 0, L_0x7fd103a939b0;  alias, 1 drivers
v0x7fd103a5a630_0 .net "b", 0 0, L_0x7fd103a93a50;  alias, 1 drivers
v0x7fd103a5a700_0 .net "out", 0 0, v0x7fd103a5a470_0;  alias, 1 drivers
v0x7fd103a5a7d0_0 .net "w1", 0 0, v0x7fd103a59ae0_0;  1 drivers
v0x7fd103a5a8a0_0 .net "w2", 0 0, v0x7fd103a59fb0_0;  1 drivers
S_0x7fd103a59700 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a594f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a59990_0 .net "a", 0 0, L_0x7fd103a939b0;  alias, 1 drivers
v0x7fd103a59a50_0 .net "b", 0 0, L_0x7fd103a92ef0;  1 drivers
v0x7fd103a59ae0_0 .var "out", 0 0;
E_0x7fd103a59940 .event edge, v0x7fd103a58940_0, v0x7fd103a59a50_0;
S_0x7fd103a59be0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a594f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a59e40_0 .net "a", 0 0, L_0x7fd103a93760;  1 drivers
v0x7fd103a59ef0_0 .net "b", 0 0, L_0x7fd103a93a50;  alias, 1 drivers
v0x7fd103a59fb0_0 .var "out", 0 0;
E_0x7fd103a59e00 .event edge, v0x7fd103a59e40_0, v0x7fd103a589e0_0;
S_0x7fd103a5a090 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a594f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5a300_0 .net "a", 0 0, v0x7fd103a59ae0_0;  alias, 1 drivers
v0x7fd103a5a3c0_0 .net "b", 0 0, v0x7fd103a59fb0_0;  alias, 1 drivers
v0x7fd103a5a470_0 .var "out", 0 0;
E_0x7fd103a5a2c0 .event edge, v0x7fd103a59ae0_0, v0x7fd103a59fb0_0;
S_0x7fd103a5a9b0 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a584c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a93850 .functor NOT 1, L_0x7fd103a93bf0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a93940 .functor NOT 1, v0x7fd103a5a470_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a5b9a0_0 .net "a", 0 0, v0x7fd103a5a470_0;  alias, 1 drivers
v0x7fd103a5bac0_0 .net "b", 0 0, L_0x7fd103a93bf0;  alias, 1 drivers
v0x7fd103a5bb50_0 .net "out", 0 0, v0x7fd103a5b8c0_0;  alias, 1 drivers
v0x7fd103a5bc00_0 .net "w1", 0 0, v0x7fd103a5af30_0;  1 drivers
v0x7fd103a5bcd0_0 .net "w2", 0 0, v0x7fd103a5b400_0;  1 drivers
S_0x7fd103a5ac00 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a5a9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5ae10_0 .net "a", 0 0, v0x7fd103a5a470_0;  alias, 1 drivers
v0x7fd103a5aea0_0 .net "b", 0 0, L_0x7fd103a93850;  1 drivers
v0x7fd103a5af30_0 .var "out", 0 0;
E_0x7fd103a5a390 .event edge, v0x7fd103a58de0_0, v0x7fd103a5aea0_0;
S_0x7fd103a5b030 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a5a9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5b290_0 .net "a", 0 0, L_0x7fd103a93940;  1 drivers
v0x7fd103a5b340_0 .net "b", 0 0, L_0x7fd103a93bf0;  alias, 1 drivers
v0x7fd103a5b400_0 .var "out", 0 0;
E_0x7fd103a5b250 .event edge, v0x7fd103a5b290_0, v0x7fd103a58e90_0;
S_0x7fd103a5b4e0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a5a9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5b750_0 .net "a", 0 0, v0x7fd103a5af30_0;  alias, 1 drivers
v0x7fd103a5b810_0 .net "b", 0 0, v0x7fd103a5b400_0;  alias, 1 drivers
v0x7fd103a5b8c0_0 .var "out", 0 0;
E_0x7fd103a5b710 .event edge, v0x7fd103a5af30_0, v0x7fd103a5b400_0;
S_0x7fd103a5c390 .scope module, "FA12" "fulladder" 3 22, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a5fca0_0 .net "a", 0 0, L_0x7fd103a93ee0;  1 drivers
v0x7fd103a5fd30_0 .net "b", 0 0, L_0x7fd103a93af0;  1 drivers
v0x7fd103a5fdc0_0 .net "cin", 0 0, L_0x7fd103a94090;  1 drivers
v0x7fd103a5fe50_0 .net "cout", 0 0, v0x7fd103a5d2d0_0;  1 drivers
v0x7fd103a5fee0_0 .net "sum", 0 0, v0x7fd103a5f780_0;  1 drivers
v0x7fd103a5fff0_0 .net "x", 0 0, v0x7fd103a5e330_0;  1 drivers
v0x7fd103a60080_0 .net "y", 0 0, v0x7fd103a5c940_0;  1 drivers
v0x7fd103a60150_0 .net "z", 0 0, v0x7fd103a5cdf0_0;  1 drivers
S_0x7fd103a5c5d0 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a5c390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5c810_0 .net "a", 0 0, L_0x7fd103a93ee0;  alias, 1 drivers
v0x7fd103a5c8a0_0 .net "b", 0 0, L_0x7fd103a93af0;  alias, 1 drivers
v0x7fd103a5c940_0 .var "out", 0 0;
E_0x7fd103a5c7e0 .event edge, v0x7fd103a5c810_0, v0x7fd103a5c8a0_0;
S_0x7fd103a5ca40 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a5c390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5cca0_0 .net "a", 0 0, v0x7fd103a5e330_0;  alias, 1 drivers
v0x7fd103a5cd50_0 .net "b", 0 0, L_0x7fd103a94090;  alias, 1 drivers
v0x7fd103a5cdf0_0 .var "out", 0 0;
E_0x7fd103a5cc60 .event edge, v0x7fd103a5cca0_0, v0x7fd103a5cd50_0;
S_0x7fd103a5cef0 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a5c390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5d160_0 .net "a", 0 0, v0x7fd103a5c940_0;  alias, 1 drivers
v0x7fd103a5d220_0 .net "b", 0 0, v0x7fd103a5cdf0_0;  alias, 1 drivers
v0x7fd103a5d2d0_0 .var "out", 0 0;
E_0x7fd103a5d120 .event edge, v0x7fd103a5c940_0, v0x7fd103a5cdf0_0;
S_0x7fd103a5d3b0 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a5c390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a93c90 .functor NOT 1, L_0x7fd103a93af0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a936f0 .functor NOT 1, L_0x7fd103a93ee0, C4<0>, C4<0>, C4<0>;
v0x7fd103a5e420_0 .net "a", 0 0, L_0x7fd103a93ee0;  alias, 1 drivers
v0x7fd103a5e4f0_0 .net "b", 0 0, L_0x7fd103a93af0;  alias, 1 drivers
v0x7fd103a5e5c0_0 .net "out", 0 0, v0x7fd103a5e330_0;  alias, 1 drivers
v0x7fd103a5e690_0 .net "w1", 0 0, v0x7fd103a5d9a0_0;  1 drivers
v0x7fd103a5e760_0 .net "w2", 0 0, v0x7fd103a5de70_0;  1 drivers
S_0x7fd103a5d5c0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a5d3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5d850_0 .net "a", 0 0, L_0x7fd103a93ee0;  alias, 1 drivers
v0x7fd103a5d910_0 .net "b", 0 0, L_0x7fd103a93c90;  1 drivers
v0x7fd103a5d9a0_0 .var "out", 0 0;
E_0x7fd103a5d800 .event edge, v0x7fd103a5c810_0, v0x7fd103a5d910_0;
S_0x7fd103a5daa0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a5d3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5dd00_0 .net "a", 0 0, L_0x7fd103a936f0;  1 drivers
v0x7fd103a5ddb0_0 .net "b", 0 0, L_0x7fd103a93af0;  alias, 1 drivers
v0x7fd103a5de70_0 .var "out", 0 0;
E_0x7fd103a5dcc0 .event edge, v0x7fd103a5dd00_0, v0x7fd103a5c8a0_0;
S_0x7fd103a5df50 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a5d3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5e1c0_0 .net "a", 0 0, v0x7fd103a5d9a0_0;  alias, 1 drivers
v0x7fd103a5e280_0 .net "b", 0 0, v0x7fd103a5de70_0;  alias, 1 drivers
v0x7fd103a5e330_0 .var "out", 0 0;
E_0x7fd103a5e180 .event edge, v0x7fd103a5d9a0_0, v0x7fd103a5de70_0;
S_0x7fd103a5e870 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a5c390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a93d80 .functor NOT 1, L_0x7fd103a94090, C4<0>, C4<0>, C4<0>;
L_0x7fd103a93e70 .functor NOT 1, v0x7fd103a5e330_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a5f860_0 .net "a", 0 0, v0x7fd103a5e330_0;  alias, 1 drivers
v0x7fd103a5f980_0 .net "b", 0 0, L_0x7fd103a94090;  alias, 1 drivers
v0x7fd103a5fa10_0 .net "out", 0 0, v0x7fd103a5f780_0;  alias, 1 drivers
v0x7fd103a5fac0_0 .net "w1", 0 0, v0x7fd103a5edf0_0;  1 drivers
v0x7fd103a5fb90_0 .net "w2", 0 0, v0x7fd103a5f2c0_0;  1 drivers
S_0x7fd103a5eac0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a5e870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5ecd0_0 .net "a", 0 0, v0x7fd103a5e330_0;  alias, 1 drivers
v0x7fd103a5ed60_0 .net "b", 0 0, L_0x7fd103a93d80;  1 drivers
v0x7fd103a5edf0_0 .var "out", 0 0;
E_0x7fd103a5e250 .event edge, v0x7fd103a5cca0_0, v0x7fd103a5ed60_0;
S_0x7fd103a5eef0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a5e870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5f150_0 .net "a", 0 0, L_0x7fd103a93e70;  1 drivers
v0x7fd103a5f200_0 .net "b", 0 0, L_0x7fd103a94090;  alias, 1 drivers
v0x7fd103a5f2c0_0 .var "out", 0 0;
E_0x7fd103a5f110 .event edge, v0x7fd103a5f150_0, v0x7fd103a5cd50_0;
S_0x7fd103a5f3a0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a5e870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a5f610_0 .net "a", 0 0, v0x7fd103a5edf0_0;  alias, 1 drivers
v0x7fd103a5f6d0_0 .net "b", 0 0, v0x7fd103a5f2c0_0;  alias, 1 drivers
v0x7fd103a5f780_0 .var "out", 0 0;
E_0x7fd103a5f5d0 .event edge, v0x7fd103a5edf0_0, v0x7fd103a5f2c0_0;
S_0x7fd103a60250 .scope module, "FA13" "fulladder" 3 23, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a63b80_0 .net "a", 0 0, L_0x7fd103a944a0;  1 drivers
v0x7fd103a63c10_0 .net "b", 0 0, L_0x7fd103a94540;  1 drivers
v0x7fd103a63ca0_0 .net "cin", 0 0, L_0x7fd103a94130;  1 drivers
v0x7fd103a63d30_0 .net "cout", 0 0, v0x7fd103a611b0_0;  1 drivers
v0x7fd103a63dc0_0 .net "sum", 0 0, v0x7fd103a63660_0;  1 drivers
v0x7fd103a63ed0_0 .net "x", 0 0, v0x7fd103a62210_0;  1 drivers
v0x7fd103a63f60_0 .net "y", 0 0, v0x7fd103a60830_0;  1 drivers
v0x7fd103a64030_0 .net "z", 0 0, v0x7fd103a60cd0_0;  1 drivers
S_0x7fd103a604d0 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a60250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a60710_0 .net "a", 0 0, L_0x7fd103a944a0;  alias, 1 drivers
v0x7fd103a607a0_0 .net "b", 0 0, L_0x7fd103a94540;  alias, 1 drivers
v0x7fd103a60830_0 .var "out", 0 0;
E_0x7fd103a606e0 .event edge, v0x7fd103a60710_0, v0x7fd103a607a0_0;
S_0x7fd103a60920 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a60250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a60b80_0 .net "a", 0 0, v0x7fd103a62210_0;  alias, 1 drivers
v0x7fd103a60c30_0 .net "b", 0 0, L_0x7fd103a94130;  alias, 1 drivers
v0x7fd103a60cd0_0 .var "out", 0 0;
E_0x7fd103a60b40 .event edge, v0x7fd103a60b80_0, v0x7fd103a60c30_0;
S_0x7fd103a60dd0 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a60250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a61040_0 .net "a", 0 0, v0x7fd103a60830_0;  alias, 1 drivers
v0x7fd103a61100_0 .net "b", 0 0, v0x7fd103a60cd0_0;  alias, 1 drivers
v0x7fd103a611b0_0 .var "out", 0 0;
E_0x7fd103a61000 .event edge, v0x7fd103a60830_0, v0x7fd103a60cd0_0;
S_0x7fd103a61290 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a60250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a93f80 .functor NOT 1, L_0x7fd103a94540, C4<0>, C4<0>, C4<0>;
L_0x7fd103a94250 .functor NOT 1, L_0x7fd103a944a0, C4<0>, C4<0>, C4<0>;
v0x7fd103a62300_0 .net "a", 0 0, L_0x7fd103a944a0;  alias, 1 drivers
v0x7fd103a623d0_0 .net "b", 0 0, L_0x7fd103a94540;  alias, 1 drivers
v0x7fd103a624a0_0 .net "out", 0 0, v0x7fd103a62210_0;  alias, 1 drivers
v0x7fd103a62570_0 .net "w1", 0 0, v0x7fd103a61880_0;  1 drivers
v0x7fd103a62640_0 .net "w2", 0 0, v0x7fd103a61d50_0;  1 drivers
S_0x7fd103a614a0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a61290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a61730_0 .net "a", 0 0, L_0x7fd103a944a0;  alias, 1 drivers
v0x7fd103a617f0_0 .net "b", 0 0, L_0x7fd103a93f80;  1 drivers
v0x7fd103a61880_0 .var "out", 0 0;
E_0x7fd103a616e0 .event edge, v0x7fd103a60710_0, v0x7fd103a617f0_0;
S_0x7fd103a61980 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a61290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a61be0_0 .net "a", 0 0, L_0x7fd103a94250;  1 drivers
v0x7fd103a61c90_0 .net "b", 0 0, L_0x7fd103a94540;  alias, 1 drivers
v0x7fd103a61d50_0 .var "out", 0 0;
E_0x7fd103a61ba0 .event edge, v0x7fd103a61be0_0, v0x7fd103a607a0_0;
S_0x7fd103a61e30 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a61290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a620a0_0 .net "a", 0 0, v0x7fd103a61880_0;  alias, 1 drivers
v0x7fd103a62160_0 .net "b", 0 0, v0x7fd103a61d50_0;  alias, 1 drivers
v0x7fd103a62210_0 .var "out", 0 0;
E_0x7fd103a62060 .event edge, v0x7fd103a61880_0, v0x7fd103a61d50_0;
S_0x7fd103a62750 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a60250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a94340 .functor NOT 1, L_0x7fd103a94130, C4<0>, C4<0>, C4<0>;
L_0x7fd103a94430 .functor NOT 1, v0x7fd103a62210_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a63740_0 .net "a", 0 0, v0x7fd103a62210_0;  alias, 1 drivers
v0x7fd103a63860_0 .net "b", 0 0, L_0x7fd103a94130;  alias, 1 drivers
v0x7fd103a638f0_0 .net "out", 0 0, v0x7fd103a63660_0;  alias, 1 drivers
v0x7fd103a639a0_0 .net "w1", 0 0, v0x7fd103a62cd0_0;  1 drivers
v0x7fd103a63a70_0 .net "w2", 0 0, v0x7fd103a631a0_0;  1 drivers
S_0x7fd103a629a0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a62750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a62bb0_0 .net "a", 0 0, v0x7fd103a62210_0;  alias, 1 drivers
v0x7fd103a62c40_0 .net "b", 0 0, L_0x7fd103a94340;  1 drivers
v0x7fd103a62cd0_0 .var "out", 0 0;
E_0x7fd103a62130 .event edge, v0x7fd103a60b80_0, v0x7fd103a62c40_0;
S_0x7fd103a62dd0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a62750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a63030_0 .net "a", 0 0, L_0x7fd103a94430;  1 drivers
v0x7fd103a630e0_0 .net "b", 0 0, L_0x7fd103a94130;  alias, 1 drivers
v0x7fd103a631a0_0 .var "out", 0 0;
E_0x7fd103a62ff0 .event edge, v0x7fd103a63030_0, v0x7fd103a60c30_0;
S_0x7fd103a63280 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a62750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a634f0_0 .net "a", 0 0, v0x7fd103a62cd0_0;  alias, 1 drivers
v0x7fd103a635b0_0 .net "b", 0 0, v0x7fd103a631a0_0;  alias, 1 drivers
v0x7fd103a63660_0 .var "out", 0 0;
E_0x7fd103a634b0 .event edge, v0x7fd103a62cd0_0, v0x7fd103a631a0_0;
S_0x7fd103a64130 .scope module, "FA14" "fulladder" 3 24, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a67a40_0 .net "a", 0 0, L_0x7fd103a949e0;  1 drivers
v0x7fd103a67ad0_0 .net "b", 0 0, L_0x7fd103a945e0;  1 drivers
v0x7fd103a67b60_0 .net "cin", 0 0, L_0x7fd103a94bc0;  1 drivers
v0x7fd103a67bf0_0 .net "cout", 0 0, v0x7fd103a65070_0;  1 drivers
v0x7fd103a67c80_0 .net "sum", 0 0, v0x7fd103a67520_0;  1 drivers
v0x7fd103a67d90_0 .net "x", 0 0, v0x7fd103a660d0_0;  1 drivers
v0x7fd103a67e20_0 .net "y", 0 0, v0x7fd103a646e0_0;  1 drivers
v0x7fd103a67ef0_0 .net "z", 0 0, v0x7fd103a64b90_0;  1 drivers
S_0x7fd103a64370 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a64130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a645b0_0 .net "a", 0 0, L_0x7fd103a949e0;  alias, 1 drivers
v0x7fd103a64640_0 .net "b", 0 0, L_0x7fd103a945e0;  alias, 1 drivers
v0x7fd103a646e0_0 .var "out", 0 0;
E_0x7fd103a64580 .event edge, v0x7fd103a645b0_0, v0x7fd103a64640_0;
S_0x7fd103a647e0 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a64130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a64a40_0 .net "a", 0 0, v0x7fd103a660d0_0;  alias, 1 drivers
v0x7fd103a64af0_0 .net "b", 0 0, L_0x7fd103a94bc0;  alias, 1 drivers
v0x7fd103a64b90_0 .var "out", 0 0;
E_0x7fd103a64a00 .event edge, v0x7fd103a64a40_0, v0x7fd103a64af0_0;
S_0x7fd103a64c90 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a64130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a64f00_0 .net "a", 0 0, v0x7fd103a646e0_0;  alias, 1 drivers
v0x7fd103a64fc0_0 .net "b", 0 0, v0x7fd103a64b90_0;  alias, 1 drivers
v0x7fd103a65070_0 .var "out", 0 0;
E_0x7fd103a64ec0 .event edge, v0x7fd103a646e0_0, v0x7fd103a64b90_0;
S_0x7fd103a65150 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a64130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a941d0 .functor NOT 1, L_0x7fd103a945e0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a94790 .functor NOT 1, L_0x7fd103a949e0, C4<0>, C4<0>, C4<0>;
v0x7fd103a661c0_0 .net "a", 0 0, L_0x7fd103a949e0;  alias, 1 drivers
v0x7fd103a66290_0 .net "b", 0 0, L_0x7fd103a945e0;  alias, 1 drivers
v0x7fd103a66360_0 .net "out", 0 0, v0x7fd103a660d0_0;  alias, 1 drivers
v0x7fd103a66430_0 .net "w1", 0 0, v0x7fd103a65740_0;  1 drivers
v0x7fd103a66500_0 .net "w2", 0 0, v0x7fd103a65c10_0;  1 drivers
S_0x7fd103a65360 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a65150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a655f0_0 .net "a", 0 0, L_0x7fd103a949e0;  alias, 1 drivers
v0x7fd103a656b0_0 .net "b", 0 0, L_0x7fd103a941d0;  1 drivers
v0x7fd103a65740_0 .var "out", 0 0;
E_0x7fd103a655a0 .event edge, v0x7fd103a645b0_0, v0x7fd103a656b0_0;
S_0x7fd103a65840 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a65150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a65aa0_0 .net "a", 0 0, L_0x7fd103a94790;  1 drivers
v0x7fd103a65b50_0 .net "b", 0 0, L_0x7fd103a945e0;  alias, 1 drivers
v0x7fd103a65c10_0 .var "out", 0 0;
E_0x7fd103a65a60 .event edge, v0x7fd103a65aa0_0, v0x7fd103a64640_0;
S_0x7fd103a65cf0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a65150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a65f60_0 .net "a", 0 0, v0x7fd103a65740_0;  alias, 1 drivers
v0x7fd103a66020_0 .net "b", 0 0, v0x7fd103a65c10_0;  alias, 1 drivers
v0x7fd103a660d0_0 .var "out", 0 0;
E_0x7fd103a65f20 .event edge, v0x7fd103a65740_0, v0x7fd103a65c10_0;
S_0x7fd103a66610 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a64130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a94880 .functor NOT 1, L_0x7fd103a94bc0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a94970 .functor NOT 1, v0x7fd103a660d0_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a67600_0 .net "a", 0 0, v0x7fd103a660d0_0;  alias, 1 drivers
v0x7fd103a67720_0 .net "b", 0 0, L_0x7fd103a94bc0;  alias, 1 drivers
v0x7fd103a677b0_0 .net "out", 0 0, v0x7fd103a67520_0;  alias, 1 drivers
v0x7fd103a67860_0 .net "w1", 0 0, v0x7fd103a66b90_0;  1 drivers
v0x7fd103a67930_0 .net "w2", 0 0, v0x7fd103a67060_0;  1 drivers
S_0x7fd103a66860 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a66610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a66a70_0 .net "a", 0 0, v0x7fd103a660d0_0;  alias, 1 drivers
v0x7fd103a66b00_0 .net "b", 0 0, L_0x7fd103a94880;  1 drivers
v0x7fd103a66b90_0 .var "out", 0 0;
E_0x7fd103a65ff0 .event edge, v0x7fd103a64a40_0, v0x7fd103a66b00_0;
S_0x7fd103a66c90 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a66610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a66ef0_0 .net "a", 0 0, L_0x7fd103a94970;  1 drivers
v0x7fd103a66fa0_0 .net "b", 0 0, L_0x7fd103a94bc0;  alias, 1 drivers
v0x7fd103a67060_0 .var "out", 0 0;
E_0x7fd103a66eb0 .event edge, v0x7fd103a66ef0_0, v0x7fd103a64af0_0;
S_0x7fd103a67140 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a66610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a673b0_0 .net "a", 0 0, v0x7fd103a66b90_0;  alias, 1 drivers
v0x7fd103a67470_0 .net "b", 0 0, v0x7fd103a67060_0;  alias, 1 drivers
v0x7fd103a67520_0 .var "out", 0 0;
E_0x7fd103a67370 .event edge, v0x7fd103a66b90_0, v0x7fd103a67060_0;
S_0x7fd103a67ff0 .scope module, "FA15" "fulladder" 3 25, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a6b900_0 .net "a", 0 0, L_0x7fd103a94f90;  1 drivers
v0x7fd103a6b990_0 .net "b", 0 0, L_0x7fd103a92280;  1 drivers
v0x7fd103a6ba20_0 .net "cin", 0 0, L_0x7fd103a92420;  1 drivers
v0x7fd103a6bab0_0 .net "cout", 0 0, v0x7fd103a68f30_0;  1 drivers
v0x7fd103a6bb40_0 .net "sum", 0 0, v0x7fd103a6b3e0_0;  1 drivers
v0x7fd103a6bc50_0 .net "x", 0 0, v0x7fd103a69f90_0;  1 drivers
v0x7fd103a6bce0_0 .net "y", 0 0, v0x7fd103a685a0_0;  1 drivers
v0x7fd103a6bdb0_0 .net "z", 0 0, v0x7fd103a68a50_0;  1 drivers
S_0x7fd103a68230 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a67ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a68470_0 .net "a", 0 0, L_0x7fd103a94f90;  alias, 1 drivers
v0x7fd103a68500_0 .net "b", 0 0, L_0x7fd103a92280;  alias, 1 drivers
v0x7fd103a685a0_0 .var "out", 0 0;
E_0x7fd103a68440 .event edge, v0x7fd103a68470_0, v0x7fd103a68500_0;
S_0x7fd103a686a0 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a67ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a68900_0 .net "a", 0 0, v0x7fd103a69f90_0;  alias, 1 drivers
v0x7fd103a689b0_0 .net "b", 0 0, L_0x7fd103a92420;  alias, 1 drivers
v0x7fd103a68a50_0 .var "out", 0 0;
E_0x7fd103a688c0 .event edge, v0x7fd103a68900_0, v0x7fd103a689b0_0;
S_0x7fd103a68b50 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a67ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a68dc0_0 .net "a", 0 0, v0x7fd103a685a0_0;  alias, 1 drivers
v0x7fd103a68e80_0 .net "b", 0 0, v0x7fd103a68a50_0;  alias, 1 drivers
v0x7fd103a68f30_0 .var "out", 0 0;
E_0x7fd103a68d80 .event edge, v0x7fd103a685a0_0, v0x7fd103a68a50_0;
S_0x7fd103a69010 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a67ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a94680 .functor NOT 1, L_0x7fd103a92280, C4<0>, C4<0>, C4<0>;
L_0x7fd103a94b00 .functor NOT 1, L_0x7fd103a94f90, C4<0>, C4<0>, C4<0>;
v0x7fd103a6a080_0 .net "a", 0 0, L_0x7fd103a94f90;  alias, 1 drivers
v0x7fd103a6a150_0 .net "b", 0 0, L_0x7fd103a92280;  alias, 1 drivers
v0x7fd103a6a220_0 .net "out", 0 0, v0x7fd103a69f90_0;  alias, 1 drivers
v0x7fd103a6a2f0_0 .net "w1", 0 0, v0x7fd103a69600_0;  1 drivers
v0x7fd103a6a3c0_0 .net "w2", 0 0, v0x7fd103a69ad0_0;  1 drivers
S_0x7fd103a69220 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a69010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a694b0_0 .net "a", 0 0, L_0x7fd103a94f90;  alias, 1 drivers
v0x7fd103a69570_0 .net "b", 0 0, L_0x7fd103a94680;  1 drivers
v0x7fd103a69600_0 .var "out", 0 0;
E_0x7fd103a69460 .event edge, v0x7fd103a68470_0, v0x7fd103a69570_0;
S_0x7fd103a69700 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a69010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a69960_0 .net "a", 0 0, L_0x7fd103a94b00;  1 drivers
v0x7fd103a69a10_0 .net "b", 0 0, L_0x7fd103a92280;  alias, 1 drivers
v0x7fd103a69ad0_0 .var "out", 0 0;
E_0x7fd103a69920 .event edge, v0x7fd103a69960_0, v0x7fd103a68500_0;
S_0x7fd103a69bb0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a69010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a69e20_0 .net "a", 0 0, v0x7fd103a69600_0;  alias, 1 drivers
v0x7fd103a69ee0_0 .net "b", 0 0, v0x7fd103a69ad0_0;  alias, 1 drivers
v0x7fd103a69f90_0 .var "out", 0 0;
E_0x7fd103a69de0 .event edge, v0x7fd103a69600_0, v0x7fd103a69ad0_0;
S_0x7fd103a6a4d0 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a67ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a94e30 .functor NOT 1, L_0x7fd103a92420, C4<0>, C4<0>, C4<0>;
L_0x7fd103a94f20 .functor NOT 1, v0x7fd103a69f90_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a6b4c0_0 .net "a", 0 0, v0x7fd103a69f90_0;  alias, 1 drivers
v0x7fd103a6b5e0_0 .net "b", 0 0, L_0x7fd103a92420;  alias, 1 drivers
v0x7fd103a6b670_0 .net "out", 0 0, v0x7fd103a6b3e0_0;  alias, 1 drivers
v0x7fd103a6b720_0 .net "w1", 0 0, v0x7fd103a6aa50_0;  1 drivers
v0x7fd103a6b7f0_0 .net "w2", 0 0, v0x7fd103a6af20_0;  1 drivers
S_0x7fd103a6a720 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a6a4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a6a930_0 .net "a", 0 0, v0x7fd103a69f90_0;  alias, 1 drivers
v0x7fd103a6a9c0_0 .net "b", 0 0, L_0x7fd103a94e30;  1 drivers
v0x7fd103a6aa50_0 .var "out", 0 0;
E_0x7fd103a69eb0 .event edge, v0x7fd103a68900_0, v0x7fd103a6a9c0_0;
S_0x7fd103a6ab50 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a6a4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a6adb0_0 .net "a", 0 0, L_0x7fd103a94f20;  1 drivers
v0x7fd103a6ae60_0 .net "b", 0 0, L_0x7fd103a92420;  alias, 1 drivers
v0x7fd103a6af20_0 .var "out", 0 0;
E_0x7fd103a6ad70 .event edge, v0x7fd103a6adb0_0, v0x7fd103a689b0_0;
S_0x7fd103a6b000 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a6a4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a6b270_0 .net "a", 0 0, v0x7fd103a6aa50_0;  alias, 1 drivers
v0x7fd103a6b330_0 .net "b", 0 0, v0x7fd103a6af20_0;  alias, 1 drivers
v0x7fd103a6b3e0_0 .var "out", 0 0;
E_0x7fd103a6b230 .event edge, v0x7fd103a6aa50_0, v0x7fd103a6af20_0;
S_0x7fd103a6beb0 .scope module, "FA16" "fulladder" 3 26, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a6f7c0_0 .net "a", 0 0, L_0x7fd103a958e0;  1 drivers
v0x7fd103a6f850_0 .net "b", 0 0, L_0x7fd103a95980;  1 drivers
v0x7fd103a6f8e0_0 .net "cin", 0 0, L_0x7fd103a95430;  1 drivers
v0x7fd103a6f970_0 .net "cout", 0 0, v0x7fd103a6cdf0_0;  alias, 1 drivers
v0x7fd103a6fa00_0 .net "sum", 0 0, v0x7fd103a6f2a0_0;  1 drivers
v0x7fd103a6fb10_0 .net "x", 0 0, v0x7fd103a6de50_0;  1 drivers
v0x7fd103a6fba0_0 .net "y", 0 0, v0x7fd103a6c460_0;  1 drivers
v0x7fd103a6fc70_0 .net "z", 0 0, v0x7fd103a6c910_0;  1 drivers
S_0x7fd103a6c0f0 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a6beb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a6c330_0 .net "a", 0 0, L_0x7fd103a958e0;  alias, 1 drivers
v0x7fd103a6c3c0_0 .net "b", 0 0, L_0x7fd103a95980;  alias, 1 drivers
v0x7fd103a6c460_0 .var "out", 0 0;
E_0x7fd103a6c300 .event edge, v0x7fd103a6c330_0, v0x7fd103a6c3c0_0;
S_0x7fd103a6c560 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a6beb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a6c7c0_0 .net "a", 0 0, v0x7fd103a6de50_0;  alias, 1 drivers
v0x7fd103a6c870_0 .net "b", 0 0, L_0x7fd103a95430;  alias, 1 drivers
v0x7fd103a6c910_0 .var "out", 0 0;
E_0x7fd103a6c780 .event edge, v0x7fd103a6c7c0_0, v0x7fd103a6c870_0;
S_0x7fd103a6ca10 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a6beb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a6cc80_0 .net "a", 0 0, v0x7fd103a6c460_0;  alias, 1 drivers
v0x7fd103a6cd40_0 .net "b", 0 0, v0x7fd103a6c910_0;  alias, 1 drivers
v0x7fd103a6cdf0_0 .var "out", 0 0;
E_0x7fd103a6cc40 .event edge, v0x7fd103a6c460_0, v0x7fd103a6c910_0;
S_0x7fd103a6ced0 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a6beb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a955a0 .functor NOT 1, L_0x7fd103a95980, C4<0>, C4<0>, C4<0>;
L_0x7fd103a95690 .functor NOT 1, L_0x7fd103a958e0, C4<0>, C4<0>, C4<0>;
v0x7fd103a6df40_0 .net "a", 0 0, L_0x7fd103a958e0;  alias, 1 drivers
v0x7fd103a6e010_0 .net "b", 0 0, L_0x7fd103a95980;  alias, 1 drivers
v0x7fd103a6e0e0_0 .net "out", 0 0, v0x7fd103a6de50_0;  alias, 1 drivers
v0x7fd103a6e1b0_0 .net "w1", 0 0, v0x7fd103a6d4c0_0;  1 drivers
v0x7fd103a6e280_0 .net "w2", 0 0, v0x7fd103a6d990_0;  1 drivers
S_0x7fd103a6d0e0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a6ced0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a6d370_0 .net "a", 0 0, L_0x7fd103a958e0;  alias, 1 drivers
v0x7fd103a6d430_0 .net "b", 0 0, L_0x7fd103a955a0;  1 drivers
v0x7fd103a6d4c0_0 .var "out", 0 0;
E_0x7fd103a6d320 .event edge, v0x7fd103a6c330_0, v0x7fd103a6d430_0;
S_0x7fd103a6d5c0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a6ced0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a6d820_0 .net "a", 0 0, L_0x7fd103a95690;  1 drivers
v0x7fd103a6d8d0_0 .net "b", 0 0, L_0x7fd103a95980;  alias, 1 drivers
v0x7fd103a6d990_0 .var "out", 0 0;
E_0x7fd103a6d7e0 .event edge, v0x7fd103a6d820_0, v0x7fd103a6c3c0_0;
S_0x7fd103a6da70 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a6ced0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a6dce0_0 .net "a", 0 0, v0x7fd103a6d4c0_0;  alias, 1 drivers
v0x7fd103a6dda0_0 .net "b", 0 0, v0x7fd103a6d990_0;  alias, 1 drivers
v0x7fd103a6de50_0 .var "out", 0 0;
E_0x7fd103a6dca0 .event edge, v0x7fd103a6d4c0_0, v0x7fd103a6d990_0;
S_0x7fd103a6e390 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a6beb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a95780 .functor NOT 1, L_0x7fd103a95430, C4<0>, C4<0>, C4<0>;
L_0x7fd103a95870 .functor NOT 1, v0x7fd103a6de50_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a6f380_0 .net "a", 0 0, v0x7fd103a6de50_0;  alias, 1 drivers
v0x7fd103a6f4a0_0 .net "b", 0 0, L_0x7fd103a95430;  alias, 1 drivers
v0x7fd103a6f530_0 .net "out", 0 0, v0x7fd103a6f2a0_0;  alias, 1 drivers
v0x7fd103a6f5e0_0 .net "w1", 0 0, v0x7fd103a6e910_0;  1 drivers
v0x7fd103a6f6b0_0 .net "w2", 0 0, v0x7fd103a6ede0_0;  1 drivers
S_0x7fd103a6e5e0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a6e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a6e7f0_0 .net "a", 0 0, v0x7fd103a6de50_0;  alias, 1 drivers
v0x7fd103a6e880_0 .net "b", 0 0, L_0x7fd103a95780;  1 drivers
v0x7fd103a6e910_0 .var "out", 0 0;
E_0x7fd103a6dd70 .event edge, v0x7fd103a6c7c0_0, v0x7fd103a6e880_0;
S_0x7fd103a6ea10 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a6e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a6ec70_0 .net "a", 0 0, L_0x7fd103a95870;  1 drivers
v0x7fd103a6ed20_0 .net "b", 0 0, L_0x7fd103a95430;  alias, 1 drivers
v0x7fd103a6ede0_0 .var "out", 0 0;
E_0x7fd103a6ec30 .event edge, v0x7fd103a6ec70_0, v0x7fd103a6c870_0;
S_0x7fd103a6eec0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a6e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a6f130_0 .net "a", 0 0, v0x7fd103a6e910_0;  alias, 1 drivers
v0x7fd103a6f1f0_0 .net "b", 0 0, v0x7fd103a6ede0_0;  alias, 1 drivers
v0x7fd103a6f2a0_0 .var "out", 0 0;
E_0x7fd103a6f0f0 .event edge, v0x7fd103a6e910_0, v0x7fd103a6ede0_0;
S_0x7fd103a6fd70 .scope module, "FA2" "fulladder" 3 12, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a736c0_0 .net "a", 0 0, L_0x7fd103a90560;  1 drivers
v0x7fd103a73750_0 .net "b", 0 0, L_0x7fd103a90600;  1 drivers
v0x7fd103a737e0_0 .net "cin", 0 0, L_0x7fd103a906a0;  1 drivers
v0x7fd103a73870_0 .net "cout", 0 0, v0x7fd103a70cf0_0;  1 drivers
v0x7fd103a73900_0 .net "sum", 0 0, v0x7fd103a731a0_0;  1 drivers
v0x7fd103a73a10_0 .net "x", 0 0, v0x7fd103a71d50_0;  1 drivers
v0x7fd103a73aa0_0 .net "y", 0 0, v0x7fd103a703a0_0;  1 drivers
v0x7fd103a73b70_0 .net "z", 0 0, v0x7fd103a70810_0;  1 drivers
S_0x7fd103a70030 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a6fd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a70270_0 .net "a", 0 0, L_0x7fd103a90560;  alias, 1 drivers
v0x7fd103a70300_0 .net "b", 0 0, L_0x7fd103a90600;  alias, 1 drivers
v0x7fd103a703a0_0 .var "out", 0 0;
E_0x7fd103a70240 .event edge, v0x7fd103a70270_0, v0x7fd103a70300_0;
S_0x7fd103a70460 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a6fd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a706c0_0 .net "a", 0 0, v0x7fd103a71d50_0;  alias, 1 drivers
v0x7fd103a70770_0 .net "b", 0 0, L_0x7fd103a906a0;  alias, 1 drivers
v0x7fd103a70810_0 .var "out", 0 0;
E_0x7fd103a70680 .event edge, v0x7fd103a706c0_0, v0x7fd103a70770_0;
S_0x7fd103a70910 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a6fd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a70b80_0 .net "a", 0 0, v0x7fd103a703a0_0;  alias, 1 drivers
v0x7fd103a70c40_0 .net "b", 0 0, v0x7fd103a70810_0;  alias, 1 drivers
v0x7fd103a70cf0_0 .var "out", 0 0;
E_0x7fd103a70b40 .event edge, v0x7fd103a703a0_0, v0x7fd103a70810_0;
S_0x7fd103a70dd0 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a6fd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a90220 .functor NOT 1, L_0x7fd103a90600, C4<0>, C4<0>, C4<0>;
L_0x7fd103a90310 .functor NOT 1, L_0x7fd103a90560, C4<0>, C4<0>, C4<0>;
v0x7fd103a71e40_0 .net "a", 0 0, L_0x7fd103a90560;  alias, 1 drivers
v0x7fd103a71f10_0 .net "b", 0 0, L_0x7fd103a90600;  alias, 1 drivers
v0x7fd103a71fe0_0 .net "out", 0 0, v0x7fd103a71d50_0;  alias, 1 drivers
v0x7fd103a720b0_0 .net "w1", 0 0, v0x7fd103a713c0_0;  1 drivers
v0x7fd103a72180_0 .net "w2", 0 0, v0x7fd103a71890_0;  1 drivers
S_0x7fd103a70fe0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a70dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a71270_0 .net "a", 0 0, L_0x7fd103a90560;  alias, 1 drivers
v0x7fd103a71330_0 .net "b", 0 0, L_0x7fd103a90220;  1 drivers
v0x7fd103a713c0_0 .var "out", 0 0;
E_0x7fd103a71220 .event edge, v0x7fd103a70270_0, v0x7fd103a71330_0;
S_0x7fd103a714c0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a70dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a71720_0 .net "a", 0 0, L_0x7fd103a90310;  1 drivers
v0x7fd103a717d0_0 .net "b", 0 0, L_0x7fd103a90600;  alias, 1 drivers
v0x7fd103a71890_0 .var "out", 0 0;
E_0x7fd103a716e0 .event edge, v0x7fd103a71720_0, v0x7fd103a70300_0;
S_0x7fd103a71970 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a70dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a71be0_0 .net "a", 0 0, v0x7fd103a713c0_0;  alias, 1 drivers
v0x7fd103a71ca0_0 .net "b", 0 0, v0x7fd103a71890_0;  alias, 1 drivers
v0x7fd103a71d50_0 .var "out", 0 0;
E_0x7fd103a71ba0 .event edge, v0x7fd103a713c0_0, v0x7fd103a71890_0;
S_0x7fd103a72290 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a6fd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a90400 .functor NOT 1, L_0x7fd103a906a0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a904f0 .functor NOT 1, v0x7fd103a71d50_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a73280_0 .net "a", 0 0, v0x7fd103a71d50_0;  alias, 1 drivers
v0x7fd103a733a0_0 .net "b", 0 0, L_0x7fd103a906a0;  alias, 1 drivers
v0x7fd103a73430_0 .net "out", 0 0, v0x7fd103a731a0_0;  alias, 1 drivers
v0x7fd103a734e0_0 .net "w1", 0 0, v0x7fd103a72810_0;  1 drivers
v0x7fd103a735b0_0 .net "w2", 0 0, v0x7fd103a72ce0_0;  1 drivers
S_0x7fd103a724e0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a72290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a726f0_0 .net "a", 0 0, v0x7fd103a71d50_0;  alias, 1 drivers
v0x7fd103a72780_0 .net "b", 0 0, L_0x7fd103a90400;  1 drivers
v0x7fd103a72810_0 .var "out", 0 0;
E_0x7fd103a71c70 .event edge, v0x7fd103a706c0_0, v0x7fd103a72780_0;
S_0x7fd103a72910 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a72290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a72b70_0 .net "a", 0 0, L_0x7fd103a904f0;  1 drivers
v0x7fd103a72c20_0 .net "b", 0 0, L_0x7fd103a906a0;  alias, 1 drivers
v0x7fd103a72ce0_0 .var "out", 0 0;
E_0x7fd103a72b30 .event edge, v0x7fd103a72b70_0, v0x7fd103a70770_0;
S_0x7fd103a72dc0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a72290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a73030_0 .net "a", 0 0, v0x7fd103a72810_0;  alias, 1 drivers
v0x7fd103a730f0_0 .net "b", 0 0, v0x7fd103a72ce0_0;  alias, 1 drivers
v0x7fd103a731a0_0 .var "out", 0 0;
E_0x7fd103a72ff0 .event edge, v0x7fd103a72810_0, v0x7fd103a72ce0_0;
S_0x7fd103a73c70 .scope module, "FA3" "fulladder" 3 13, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a77580_0 .net "a", 0 0, L_0x7fd103a90aa0;  1 drivers
v0x7fd103a77610_0 .net "b", 0 0, L_0x7fd103a90bc0;  1 drivers
v0x7fd103a776a0_0 .net "cin", 0 0, L_0x7fd103a90ce0;  1 drivers
v0x7fd103a77730_0 .net "cout", 0 0, v0x7fd103a74bb0_0;  1 drivers
v0x7fd103a777c0_0 .net "sum", 0 0, v0x7fd103a77060_0;  1 drivers
v0x7fd103a778d0_0 .net "x", 0 0, v0x7fd103a75c10_0;  1 drivers
v0x7fd103a77960_0 .net "y", 0 0, v0x7fd103a74220_0;  1 drivers
v0x7fd103a77a30_0 .net "z", 0 0, v0x7fd103a746d0_0;  1 drivers
S_0x7fd103a73eb0 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a73c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a740f0_0 .net "a", 0 0, L_0x7fd103a90aa0;  alias, 1 drivers
v0x7fd103a74180_0 .net "b", 0 0, L_0x7fd103a90bc0;  alias, 1 drivers
v0x7fd103a74220_0 .var "out", 0 0;
E_0x7fd103a740c0 .event edge, v0x7fd103a740f0_0, v0x7fd103a74180_0;
S_0x7fd103a74320 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a73c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a74580_0 .net "a", 0 0, v0x7fd103a75c10_0;  alias, 1 drivers
v0x7fd103a74630_0 .net "b", 0 0, L_0x7fd103a90ce0;  alias, 1 drivers
v0x7fd103a746d0_0 .var "out", 0 0;
E_0x7fd103a74540 .event edge, v0x7fd103a74580_0, v0x7fd103a74630_0;
S_0x7fd103a747d0 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a73c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a74a40_0 .net "a", 0 0, v0x7fd103a74220_0;  alias, 1 drivers
v0x7fd103a74b00_0 .net "b", 0 0, v0x7fd103a746d0_0;  alias, 1 drivers
v0x7fd103a74bb0_0 .var "out", 0 0;
E_0x7fd103a74a00 .event edge, v0x7fd103a74220_0, v0x7fd103a746d0_0;
S_0x7fd103a74c90 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a73c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a90740 .functor NOT 1, L_0x7fd103a90bc0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a90830 .functor NOT 1, L_0x7fd103a90aa0, C4<0>, C4<0>, C4<0>;
v0x7fd103a75d00_0 .net "a", 0 0, L_0x7fd103a90aa0;  alias, 1 drivers
v0x7fd103a75dd0_0 .net "b", 0 0, L_0x7fd103a90bc0;  alias, 1 drivers
v0x7fd103a75ea0_0 .net "out", 0 0, v0x7fd103a75c10_0;  alias, 1 drivers
v0x7fd103a75f70_0 .net "w1", 0 0, v0x7fd103a75280_0;  1 drivers
v0x7fd103a76040_0 .net "w2", 0 0, v0x7fd103a75750_0;  1 drivers
S_0x7fd103a74ea0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a74c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a75130_0 .net "a", 0 0, L_0x7fd103a90aa0;  alias, 1 drivers
v0x7fd103a751f0_0 .net "b", 0 0, L_0x7fd103a90740;  1 drivers
v0x7fd103a75280_0 .var "out", 0 0;
E_0x7fd103a750e0 .event edge, v0x7fd103a740f0_0, v0x7fd103a751f0_0;
S_0x7fd103a75380 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a74c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a755e0_0 .net "a", 0 0, L_0x7fd103a90830;  1 drivers
v0x7fd103a75690_0 .net "b", 0 0, L_0x7fd103a90bc0;  alias, 1 drivers
v0x7fd103a75750_0 .var "out", 0 0;
E_0x7fd103a755a0 .event edge, v0x7fd103a755e0_0, v0x7fd103a74180_0;
S_0x7fd103a75830 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a74c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a75aa0_0 .net "a", 0 0, v0x7fd103a75280_0;  alias, 1 drivers
v0x7fd103a75b60_0 .net "b", 0 0, v0x7fd103a75750_0;  alias, 1 drivers
v0x7fd103a75c10_0 .var "out", 0 0;
E_0x7fd103a75a60 .event edge, v0x7fd103a75280_0, v0x7fd103a75750_0;
S_0x7fd103a76150 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a73c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a90940 .functor NOT 1, L_0x7fd103a90ce0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a90a30 .functor NOT 1, v0x7fd103a75c10_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a77140_0 .net "a", 0 0, v0x7fd103a75c10_0;  alias, 1 drivers
v0x7fd103a77260_0 .net "b", 0 0, L_0x7fd103a90ce0;  alias, 1 drivers
v0x7fd103a772f0_0 .net "out", 0 0, v0x7fd103a77060_0;  alias, 1 drivers
v0x7fd103a773a0_0 .net "w1", 0 0, v0x7fd103a766d0_0;  1 drivers
v0x7fd103a77470_0 .net "w2", 0 0, v0x7fd103a76ba0_0;  1 drivers
S_0x7fd103a763a0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a76150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a765b0_0 .net "a", 0 0, v0x7fd103a75c10_0;  alias, 1 drivers
v0x7fd103a76640_0 .net "b", 0 0, L_0x7fd103a90940;  1 drivers
v0x7fd103a766d0_0 .var "out", 0 0;
E_0x7fd103a75b30 .event edge, v0x7fd103a74580_0, v0x7fd103a76640_0;
S_0x7fd103a767d0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a76150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a76a30_0 .net "a", 0 0, L_0x7fd103a90a30;  1 drivers
v0x7fd103a76ae0_0 .net "b", 0 0, L_0x7fd103a90ce0;  alias, 1 drivers
v0x7fd103a76ba0_0 .var "out", 0 0;
E_0x7fd103a769f0 .event edge, v0x7fd103a76a30_0, v0x7fd103a74630_0;
S_0x7fd103a76c80 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a76150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a76ef0_0 .net "a", 0 0, v0x7fd103a766d0_0;  alias, 1 drivers
v0x7fd103a76fb0_0 .net "b", 0 0, v0x7fd103a76ba0_0;  alias, 1 drivers
v0x7fd103a77060_0 .var "out", 0 0;
E_0x7fd103a76eb0 .event edge, v0x7fd103a766d0_0, v0x7fd103a76ba0_0;
S_0x7fd103a77b30 .scope module, "FA4" "fulladder" 3 14, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a7b440_0 .net "a", 0 0, L_0x7fd103a910c0;  1 drivers
v0x7fd103a7b4d0_0 .net "b", 0 0, L_0x7fd103a911b0;  1 drivers
v0x7fd103a7b560_0 .net "cin", 0 0, L_0x7fd103a91250;  1 drivers
v0x7fd103a7b5f0_0 .net "cout", 0 0, v0x7fd103a78a70_0;  1 drivers
v0x7fd103a7b680_0 .net "sum", 0 0, v0x7fd103a7af20_0;  1 drivers
v0x7fd103a7b790_0 .net "x", 0 0, v0x7fd103a79ad0_0;  1 drivers
v0x7fd103a7b820_0 .net "y", 0 0, v0x7fd103a780e0_0;  1 drivers
v0x7fd103a7b8f0_0 .net "z", 0 0, v0x7fd103a78590_0;  1 drivers
S_0x7fd103a77d70 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a77b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a77fb0_0 .net "a", 0 0, L_0x7fd103a910c0;  alias, 1 drivers
v0x7fd103a78040_0 .net "b", 0 0, L_0x7fd103a911b0;  alias, 1 drivers
v0x7fd103a780e0_0 .var "out", 0 0;
E_0x7fd103a77f80 .event edge, v0x7fd103a77fb0_0, v0x7fd103a78040_0;
S_0x7fd103a781e0 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a77b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a78440_0 .net "a", 0 0, v0x7fd103a79ad0_0;  alias, 1 drivers
v0x7fd103a784f0_0 .net "b", 0 0, L_0x7fd103a91250;  alias, 1 drivers
v0x7fd103a78590_0 .var "out", 0 0;
E_0x7fd103a78400 .event edge, v0x7fd103a78440_0, v0x7fd103a784f0_0;
S_0x7fd103a78690 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a77b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a78900_0 .net "a", 0 0, v0x7fd103a780e0_0;  alias, 1 drivers
v0x7fd103a789c0_0 .net "b", 0 0, v0x7fd103a78590_0;  alias, 1 drivers
v0x7fd103a78a70_0 .var "out", 0 0;
E_0x7fd103a788c0 .event edge, v0x7fd103a780e0_0, v0x7fd103a78590_0;
S_0x7fd103a78b50 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a77b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a90d80 .functor NOT 1, L_0x7fd103a911b0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a90e70 .functor NOT 1, L_0x7fd103a910c0, C4<0>, C4<0>, C4<0>;
v0x7fd103a79bc0_0 .net "a", 0 0, L_0x7fd103a910c0;  alias, 1 drivers
v0x7fd103a79c90_0 .net "b", 0 0, L_0x7fd103a911b0;  alias, 1 drivers
v0x7fd103a79d60_0 .net "out", 0 0, v0x7fd103a79ad0_0;  alias, 1 drivers
v0x7fd103a79e30_0 .net "w1", 0 0, v0x7fd103a79140_0;  1 drivers
v0x7fd103a79f00_0 .net "w2", 0 0, v0x7fd103a79610_0;  1 drivers
S_0x7fd103a78d60 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a78b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a78ff0_0 .net "a", 0 0, L_0x7fd103a910c0;  alias, 1 drivers
v0x7fd103a790b0_0 .net "b", 0 0, L_0x7fd103a90d80;  1 drivers
v0x7fd103a79140_0 .var "out", 0 0;
E_0x7fd103a78fa0 .event edge, v0x7fd103a77fb0_0, v0x7fd103a790b0_0;
S_0x7fd103a79240 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a78b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a794a0_0 .net "a", 0 0, L_0x7fd103a90e70;  1 drivers
v0x7fd103a79550_0 .net "b", 0 0, L_0x7fd103a911b0;  alias, 1 drivers
v0x7fd103a79610_0 .var "out", 0 0;
E_0x7fd103a79460 .event edge, v0x7fd103a794a0_0, v0x7fd103a78040_0;
S_0x7fd103a796f0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a78b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a79960_0 .net "a", 0 0, v0x7fd103a79140_0;  alias, 1 drivers
v0x7fd103a79a20_0 .net "b", 0 0, v0x7fd103a79610_0;  alias, 1 drivers
v0x7fd103a79ad0_0 .var "out", 0 0;
E_0x7fd103a79920 .event edge, v0x7fd103a79140_0, v0x7fd103a79610_0;
S_0x7fd103a7a010 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a77b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a90f60 .functor NOT 1, L_0x7fd103a91250, C4<0>, C4<0>, C4<0>;
L_0x7fd103a91050 .functor NOT 1, v0x7fd103a79ad0_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a7b000_0 .net "a", 0 0, v0x7fd103a79ad0_0;  alias, 1 drivers
v0x7fd103a7b120_0 .net "b", 0 0, L_0x7fd103a91250;  alias, 1 drivers
v0x7fd103a7b1b0_0 .net "out", 0 0, v0x7fd103a7af20_0;  alias, 1 drivers
v0x7fd103a7b260_0 .net "w1", 0 0, v0x7fd103a7a590_0;  1 drivers
v0x7fd103a7b330_0 .net "w2", 0 0, v0x7fd103a7aa60_0;  1 drivers
S_0x7fd103a7a260 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a7a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7a470_0 .net "a", 0 0, v0x7fd103a79ad0_0;  alias, 1 drivers
v0x7fd103a7a500_0 .net "b", 0 0, L_0x7fd103a90f60;  1 drivers
v0x7fd103a7a590_0 .var "out", 0 0;
E_0x7fd103a799f0 .event edge, v0x7fd103a78440_0, v0x7fd103a7a500_0;
S_0x7fd103a7a690 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a7a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7a8f0_0 .net "a", 0 0, L_0x7fd103a91050;  1 drivers
v0x7fd103a7a9a0_0 .net "b", 0 0, L_0x7fd103a91250;  alias, 1 drivers
v0x7fd103a7aa60_0 .var "out", 0 0;
E_0x7fd103a7a8b0 .event edge, v0x7fd103a7a8f0_0, v0x7fd103a784f0_0;
S_0x7fd103a7ab40 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a7a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7adb0_0 .net "a", 0 0, v0x7fd103a7a590_0;  alias, 1 drivers
v0x7fd103a7ae70_0 .net "b", 0 0, v0x7fd103a7aa60_0;  alias, 1 drivers
v0x7fd103a7af20_0 .var "out", 0 0;
E_0x7fd103a7ad70 .event edge, v0x7fd103a7a590_0, v0x7fd103a7aa60_0;
S_0x7fd103a7b9f0 .scope module, "FA5" "fulladder" 3 15, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a7f300_0 .net "a", 0 0, L_0x7fd103a91690;  1 drivers
v0x7fd103a7f390_0 .net "b", 0 0, L_0x7fd103a91730;  1 drivers
v0x7fd103a7f420_0 .net "cin", 0 0, L_0x7fd103a91840;  1 drivers
v0x7fd103a7f4b0_0 .net "cout", 0 0, v0x7fd103a7c930_0;  1 drivers
v0x7fd103a7f540_0 .net "sum", 0 0, v0x7fd103a7ede0_0;  1 drivers
v0x7fd103a7f650_0 .net "x", 0 0, v0x7fd103a7d990_0;  1 drivers
v0x7fd103a7f6e0_0 .net "y", 0 0, v0x7fd103a7bfa0_0;  1 drivers
v0x7fd103a7f7b0_0 .net "z", 0 0, v0x7fd103a7c450_0;  1 drivers
S_0x7fd103a7bc30 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a7b9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7be70_0 .net "a", 0 0, L_0x7fd103a91690;  alias, 1 drivers
v0x7fd103a7bf00_0 .net "b", 0 0, L_0x7fd103a91730;  alias, 1 drivers
v0x7fd103a7bfa0_0 .var "out", 0 0;
E_0x7fd103a7be40 .event edge, v0x7fd103a7be70_0, v0x7fd103a7bf00_0;
S_0x7fd103a7c0a0 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a7b9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7c300_0 .net "a", 0 0, v0x7fd103a7d990_0;  alias, 1 drivers
v0x7fd103a7c3b0_0 .net "b", 0 0, L_0x7fd103a91840;  alias, 1 drivers
v0x7fd103a7c450_0 .var "out", 0 0;
E_0x7fd103a7c2c0 .event edge, v0x7fd103a7c300_0, v0x7fd103a7c3b0_0;
S_0x7fd103a7c550 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a7b9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7c7c0_0 .net "a", 0 0, v0x7fd103a7bfa0_0;  alias, 1 drivers
v0x7fd103a7c880_0 .net "b", 0 0, v0x7fd103a7c450_0;  alias, 1 drivers
v0x7fd103a7c930_0 .var "out", 0 0;
E_0x7fd103a7c780 .event edge, v0x7fd103a7bfa0_0, v0x7fd103a7c450_0;
S_0x7fd103a7ca10 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a7b9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a91350 .functor NOT 1, L_0x7fd103a91730, C4<0>, C4<0>, C4<0>;
L_0x7fd103a91440 .functor NOT 1, L_0x7fd103a91690, C4<0>, C4<0>, C4<0>;
v0x7fd103a7da80_0 .net "a", 0 0, L_0x7fd103a91690;  alias, 1 drivers
v0x7fd103a7db50_0 .net "b", 0 0, L_0x7fd103a91730;  alias, 1 drivers
v0x7fd103a7dc20_0 .net "out", 0 0, v0x7fd103a7d990_0;  alias, 1 drivers
v0x7fd103a7dcf0_0 .net "w1", 0 0, v0x7fd103a7d000_0;  1 drivers
v0x7fd103a7ddc0_0 .net "w2", 0 0, v0x7fd103a7d4d0_0;  1 drivers
S_0x7fd103a7cc20 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a7ca10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7ceb0_0 .net "a", 0 0, L_0x7fd103a91690;  alias, 1 drivers
v0x7fd103a7cf70_0 .net "b", 0 0, L_0x7fd103a91350;  1 drivers
v0x7fd103a7d000_0 .var "out", 0 0;
E_0x7fd103a7ce60 .event edge, v0x7fd103a7be70_0, v0x7fd103a7cf70_0;
S_0x7fd103a7d100 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a7ca10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7d360_0 .net "a", 0 0, L_0x7fd103a91440;  1 drivers
v0x7fd103a7d410_0 .net "b", 0 0, L_0x7fd103a91730;  alias, 1 drivers
v0x7fd103a7d4d0_0 .var "out", 0 0;
E_0x7fd103a7d320 .event edge, v0x7fd103a7d360_0, v0x7fd103a7bf00_0;
S_0x7fd103a7d5b0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a7ca10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7d820_0 .net "a", 0 0, v0x7fd103a7d000_0;  alias, 1 drivers
v0x7fd103a7d8e0_0 .net "b", 0 0, v0x7fd103a7d4d0_0;  alias, 1 drivers
v0x7fd103a7d990_0 .var "out", 0 0;
E_0x7fd103a7d7e0 .event edge, v0x7fd103a7d000_0, v0x7fd103a7d4d0_0;
S_0x7fd103a7ded0 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a7b9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a91530 .functor NOT 1, L_0x7fd103a91840, C4<0>, C4<0>, C4<0>;
L_0x7fd103a91620 .functor NOT 1, v0x7fd103a7d990_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a7eec0_0 .net "a", 0 0, v0x7fd103a7d990_0;  alias, 1 drivers
v0x7fd103a7efe0_0 .net "b", 0 0, L_0x7fd103a91840;  alias, 1 drivers
v0x7fd103a7f070_0 .net "out", 0 0, v0x7fd103a7ede0_0;  alias, 1 drivers
v0x7fd103a7f120_0 .net "w1", 0 0, v0x7fd103a7e450_0;  1 drivers
v0x7fd103a7f1f0_0 .net "w2", 0 0, v0x7fd103a7e920_0;  1 drivers
S_0x7fd103a7e120 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a7ded0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7e330_0 .net "a", 0 0, v0x7fd103a7d990_0;  alias, 1 drivers
v0x7fd103a7e3c0_0 .net "b", 0 0, L_0x7fd103a91530;  1 drivers
v0x7fd103a7e450_0 .var "out", 0 0;
E_0x7fd103a7d8b0 .event edge, v0x7fd103a7c300_0, v0x7fd103a7e3c0_0;
S_0x7fd103a7e550 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a7ded0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7e7b0_0 .net "a", 0 0, L_0x7fd103a91620;  1 drivers
v0x7fd103a7e860_0 .net "b", 0 0, L_0x7fd103a91840;  alias, 1 drivers
v0x7fd103a7e920_0 .var "out", 0 0;
E_0x7fd103a7e770 .event edge, v0x7fd103a7e7b0_0, v0x7fd103a7c3b0_0;
S_0x7fd103a7ea00 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a7ded0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7ec70_0 .net "a", 0 0, v0x7fd103a7e450_0;  alias, 1 drivers
v0x7fd103a7ed30_0 .net "b", 0 0, v0x7fd103a7e920_0;  alias, 1 drivers
v0x7fd103a7ede0_0 .var "out", 0 0;
E_0x7fd103a7ec30 .event edge, v0x7fd103a7e450_0, v0x7fd103a7e920_0;
S_0x7fd103a7f8b0 .scope module, "FA6" "fulladder" 3 16, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a831c0_0 .net "a", 0 0, L_0x7fd103a91ca0;  1 drivers
v0x7fd103a83250_0 .net "b", 0 0, L_0x7fd103a91dc0;  1 drivers
v0x7fd103a832e0_0 .net "cin", 0 0, L_0x7fd103a91e60;  1 drivers
v0x7fd103a83370_0 .net "cout", 0 0, v0x7fd103a807f0_0;  1 drivers
v0x7fd103a83400_0 .net "sum", 0 0, v0x7fd103a82ca0_0;  1 drivers
v0x7fd103a83510_0 .net "x", 0 0, v0x7fd103a81850_0;  1 drivers
v0x7fd103a835a0_0 .net "y", 0 0, v0x7fd103a7fe60_0;  1 drivers
v0x7fd103a83670_0 .net "z", 0 0, v0x7fd103a80310_0;  1 drivers
S_0x7fd103a7faf0 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a7f8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a7fd30_0 .net "a", 0 0, L_0x7fd103a91ca0;  alias, 1 drivers
v0x7fd103a7fdc0_0 .net "b", 0 0, L_0x7fd103a91dc0;  alias, 1 drivers
v0x7fd103a7fe60_0 .var "out", 0 0;
E_0x7fd103a7fd00 .event edge, v0x7fd103a7fd30_0, v0x7fd103a7fdc0_0;
S_0x7fd103a7ff60 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a7f8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a801c0_0 .net "a", 0 0, v0x7fd103a81850_0;  alias, 1 drivers
v0x7fd103a80270_0 .net "b", 0 0, L_0x7fd103a91e60;  alias, 1 drivers
v0x7fd103a80310_0 .var "out", 0 0;
E_0x7fd103a80180 .event edge, v0x7fd103a801c0_0, v0x7fd103a80270_0;
S_0x7fd103a80410 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a7f8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a80680_0 .net "a", 0 0, v0x7fd103a7fe60_0;  alias, 1 drivers
v0x7fd103a80740_0 .net "b", 0 0, v0x7fd103a80310_0;  alias, 1 drivers
v0x7fd103a807f0_0 .var "out", 0 0;
E_0x7fd103a80640 .event edge, v0x7fd103a7fe60_0, v0x7fd103a80310_0;
S_0x7fd103a808d0 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a7f8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a91960 .functor NOT 1, L_0x7fd103a91dc0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a91a50 .functor NOT 1, L_0x7fd103a91ca0, C4<0>, C4<0>, C4<0>;
v0x7fd103a81940_0 .net "a", 0 0, L_0x7fd103a91ca0;  alias, 1 drivers
v0x7fd103a81a10_0 .net "b", 0 0, L_0x7fd103a91dc0;  alias, 1 drivers
v0x7fd103a81ae0_0 .net "out", 0 0, v0x7fd103a81850_0;  alias, 1 drivers
v0x7fd103a81bb0_0 .net "w1", 0 0, v0x7fd103a80ec0_0;  1 drivers
v0x7fd103a81c80_0 .net "w2", 0 0, v0x7fd103a81390_0;  1 drivers
S_0x7fd103a80ae0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a808d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a80d70_0 .net "a", 0 0, L_0x7fd103a91ca0;  alias, 1 drivers
v0x7fd103a80e30_0 .net "b", 0 0, L_0x7fd103a91960;  1 drivers
v0x7fd103a80ec0_0 .var "out", 0 0;
E_0x7fd103a80d20 .event edge, v0x7fd103a7fd30_0, v0x7fd103a80e30_0;
S_0x7fd103a80fc0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a808d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a81220_0 .net "a", 0 0, L_0x7fd103a91a50;  1 drivers
v0x7fd103a812d0_0 .net "b", 0 0, L_0x7fd103a91dc0;  alias, 1 drivers
v0x7fd103a81390_0 .var "out", 0 0;
E_0x7fd103a811e0 .event edge, v0x7fd103a81220_0, v0x7fd103a7fdc0_0;
S_0x7fd103a81470 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a808d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a816e0_0 .net "a", 0 0, v0x7fd103a80ec0_0;  alias, 1 drivers
v0x7fd103a817a0_0 .net "b", 0 0, v0x7fd103a81390_0;  alias, 1 drivers
v0x7fd103a81850_0 .var "out", 0 0;
E_0x7fd103a816a0 .event edge, v0x7fd103a80ec0_0, v0x7fd103a81390_0;
S_0x7fd103a81d90 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a7f8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a91b40 .functor NOT 1, L_0x7fd103a91e60, C4<0>, C4<0>, C4<0>;
L_0x7fd103a91c30 .functor NOT 1, v0x7fd103a81850_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a82d80_0 .net "a", 0 0, v0x7fd103a81850_0;  alias, 1 drivers
v0x7fd103a82ea0_0 .net "b", 0 0, L_0x7fd103a91e60;  alias, 1 drivers
v0x7fd103a82f30_0 .net "out", 0 0, v0x7fd103a82ca0_0;  alias, 1 drivers
v0x7fd103a82fe0_0 .net "w1", 0 0, v0x7fd103a82310_0;  1 drivers
v0x7fd103a830b0_0 .net "w2", 0 0, v0x7fd103a827e0_0;  1 drivers
S_0x7fd103a81fe0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a81d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a821f0_0 .net "a", 0 0, v0x7fd103a81850_0;  alias, 1 drivers
v0x7fd103a82280_0 .net "b", 0 0, L_0x7fd103a91b40;  1 drivers
v0x7fd103a82310_0 .var "out", 0 0;
E_0x7fd103a81770 .event edge, v0x7fd103a801c0_0, v0x7fd103a82280_0;
S_0x7fd103a82410 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a81d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a82670_0 .net "a", 0 0, L_0x7fd103a91c30;  1 drivers
v0x7fd103a82720_0 .net "b", 0 0, L_0x7fd103a91e60;  alias, 1 drivers
v0x7fd103a827e0_0 .var "out", 0 0;
E_0x7fd103a82630 .event edge, v0x7fd103a82670_0, v0x7fd103a80270_0;
S_0x7fd103a828c0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a81d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a82b30_0 .net "a", 0 0, v0x7fd103a82310_0;  alias, 1 drivers
v0x7fd103a82bf0_0 .net "b", 0 0, v0x7fd103a827e0_0;  alias, 1 drivers
v0x7fd103a82ca0_0 .var "out", 0 0;
E_0x7fd103a82af0 .event edge, v0x7fd103a82310_0, v0x7fd103a827e0_0;
S_0x7fd103a83770 .scope module, "FA7" "fulladder" 3 17, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a87080_0 .net "a", 0 0, L_0x7fd103a921e0;  1 drivers
v0x7fd103a87110_0 .net "b", 0 0, L_0x7fd103a92380;  1 drivers
v0x7fd103a871a0_0 .net "cin", 0 0, L_0x7fd103a925c0;  1 drivers
v0x7fd103a87230_0 .net "cout", 0 0, v0x7fd103a846b0_0;  1 drivers
v0x7fd103a872c0_0 .net "sum", 0 0, v0x7fd103a86b60_0;  1 drivers
v0x7fd103a873d0_0 .net "x", 0 0, v0x7fd103a85710_0;  1 drivers
v0x7fd103a87460_0 .net "y", 0 0, v0x7fd103a83d20_0;  1 drivers
v0x7fd103a87530_0 .net "z", 0 0, v0x7fd103a841d0_0;  1 drivers
S_0x7fd103a839b0 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a83770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a83bf0_0 .net "a", 0 0, L_0x7fd103a921e0;  alias, 1 drivers
v0x7fd103a83c80_0 .net "b", 0 0, L_0x7fd103a92380;  alias, 1 drivers
v0x7fd103a83d20_0 .var "out", 0 0;
E_0x7fd103a83bc0 .event edge, v0x7fd103a83bf0_0, v0x7fd103a83c80_0;
S_0x7fd103a83e20 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a83770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a84080_0 .net "a", 0 0, v0x7fd103a85710_0;  alias, 1 drivers
v0x7fd103a84130_0 .net "b", 0 0, L_0x7fd103a925c0;  alias, 1 drivers
v0x7fd103a841d0_0 .var "out", 0 0;
E_0x7fd103a84040 .event edge, v0x7fd103a84080_0, v0x7fd103a84130_0;
S_0x7fd103a842d0 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a83770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a84540_0 .net "a", 0 0, v0x7fd103a83d20_0;  alias, 1 drivers
v0x7fd103a84600_0 .net "b", 0 0, v0x7fd103a841d0_0;  alias, 1 drivers
v0x7fd103a846b0_0 .var "out", 0 0;
E_0x7fd103a84500 .event edge, v0x7fd103a83d20_0, v0x7fd103a841d0_0;
S_0x7fd103a84790 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a83770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a917d0 .functor NOT 1, L_0x7fd103a92380, C4<0>, C4<0>, C4<0>;
L_0x7fd103a91f90 .functor NOT 1, L_0x7fd103a921e0, C4<0>, C4<0>, C4<0>;
v0x7fd103a85800_0 .net "a", 0 0, L_0x7fd103a921e0;  alias, 1 drivers
v0x7fd103a858d0_0 .net "b", 0 0, L_0x7fd103a92380;  alias, 1 drivers
v0x7fd103a859a0_0 .net "out", 0 0, v0x7fd103a85710_0;  alias, 1 drivers
v0x7fd103a85a70_0 .net "w1", 0 0, v0x7fd103a84d80_0;  1 drivers
v0x7fd103a85b40_0 .net "w2", 0 0, v0x7fd103a85250_0;  1 drivers
S_0x7fd103a849a0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a84790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a84c30_0 .net "a", 0 0, L_0x7fd103a921e0;  alias, 1 drivers
v0x7fd103a84cf0_0 .net "b", 0 0, L_0x7fd103a917d0;  1 drivers
v0x7fd103a84d80_0 .var "out", 0 0;
E_0x7fd103a84be0 .event edge, v0x7fd103a83bf0_0, v0x7fd103a84cf0_0;
S_0x7fd103a84e80 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a84790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a850e0_0 .net "a", 0 0, L_0x7fd103a91f90;  1 drivers
v0x7fd103a85190_0 .net "b", 0 0, L_0x7fd103a92380;  alias, 1 drivers
v0x7fd103a85250_0 .var "out", 0 0;
E_0x7fd103a850a0 .event edge, v0x7fd103a850e0_0, v0x7fd103a83c80_0;
S_0x7fd103a85330 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a84790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a855a0_0 .net "a", 0 0, v0x7fd103a84d80_0;  alias, 1 drivers
v0x7fd103a85660_0 .net "b", 0 0, v0x7fd103a85250_0;  alias, 1 drivers
v0x7fd103a85710_0 .var "out", 0 0;
E_0x7fd103a85560 .event edge, v0x7fd103a84d80_0, v0x7fd103a85250_0;
S_0x7fd103a85c50 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a83770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a92080 .functor NOT 1, L_0x7fd103a925c0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a92170 .functor NOT 1, v0x7fd103a85710_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a86c40_0 .net "a", 0 0, v0x7fd103a85710_0;  alias, 1 drivers
v0x7fd103a86d60_0 .net "b", 0 0, L_0x7fd103a925c0;  alias, 1 drivers
v0x7fd103a86df0_0 .net "out", 0 0, v0x7fd103a86b60_0;  alias, 1 drivers
v0x7fd103a86ea0_0 .net "w1", 0 0, v0x7fd103a861d0_0;  1 drivers
v0x7fd103a86f70_0 .net "w2", 0 0, v0x7fd103a866a0_0;  1 drivers
S_0x7fd103a85ea0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a85c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a860b0_0 .net "a", 0 0, v0x7fd103a85710_0;  alias, 1 drivers
v0x7fd103a86140_0 .net "b", 0 0, L_0x7fd103a92080;  1 drivers
v0x7fd103a861d0_0 .var "out", 0 0;
E_0x7fd103a85630 .event edge, v0x7fd103a84080_0, v0x7fd103a86140_0;
S_0x7fd103a862d0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a85c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a86530_0 .net "a", 0 0, L_0x7fd103a92170;  1 drivers
v0x7fd103a865e0_0 .net "b", 0 0, L_0x7fd103a925c0;  alias, 1 drivers
v0x7fd103a866a0_0 .var "out", 0 0;
E_0x7fd103a864f0 .event edge, v0x7fd103a86530_0, v0x7fd103a84130_0;
S_0x7fd103a86780 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a85c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a869f0_0 .net "a", 0 0, v0x7fd103a861d0_0;  alias, 1 drivers
v0x7fd103a86ab0_0 .net "b", 0 0, v0x7fd103a866a0_0;  alias, 1 drivers
v0x7fd103a86b60_0 .var "out", 0 0;
E_0x7fd103a869b0 .event edge, v0x7fd103a861d0_0, v0x7fd103a866a0_0;
S_0x7fd103a87630 .scope module, "FA8" "fulladder" 3 18, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a8af40_0 .net "a", 0 0, L_0x7fd103a92840;  1 drivers
v0x7fd103a8afd0_0 .net "b", 0 0, L_0x7fd103a92520;  1 drivers
v0x7fd103a8b060_0 .net "cin", 0 0, L_0x7fd103a92990;  1 drivers
v0x7fd103a8b0f0_0 .net "cout", 0 0, v0x7fd103a88570_0;  1 drivers
v0x7fd103a8b180_0 .net "sum", 0 0, v0x7fd103a8aa20_0;  1 drivers
v0x7fd103a8b290_0 .net "x", 0 0, v0x7fd103a895d0_0;  1 drivers
v0x7fd103a8b320_0 .net "y", 0 0, v0x7fd103a87be0_0;  1 drivers
v0x7fd103a8b3f0_0 .net "z", 0 0, v0x7fd103a88090_0;  1 drivers
S_0x7fd103a87870 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a87630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a87ab0_0 .net "a", 0 0, L_0x7fd103a92840;  alias, 1 drivers
v0x7fd103a87b40_0 .net "b", 0 0, L_0x7fd103a92520;  alias, 1 drivers
v0x7fd103a87be0_0 .var "out", 0 0;
E_0x7fd103a87a80 .event edge, v0x7fd103a87ab0_0, v0x7fd103a87b40_0;
S_0x7fd103a87ce0 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a87630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a87f40_0 .net "a", 0 0, v0x7fd103a895d0_0;  alias, 1 drivers
v0x7fd103a87ff0_0 .net "b", 0 0, L_0x7fd103a92990;  alias, 1 drivers
v0x7fd103a88090_0 .var "out", 0 0;
E_0x7fd103a87f00 .event edge, v0x7fd103a87f40_0, v0x7fd103a87ff0_0;
S_0x7fd103a88190 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a87630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a88400_0 .net "a", 0 0, v0x7fd103a87be0_0;  alias, 1 drivers
v0x7fd103a884c0_0 .net "b", 0 0, v0x7fd103a88090_0;  alias, 1 drivers
v0x7fd103a88570_0 .var "out", 0 0;
E_0x7fd103a883c0 .event edge, v0x7fd103a87be0_0, v0x7fd103a88090_0;
S_0x7fd103a88650 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a87630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a90c60 .functor NOT 1, L_0x7fd103a92520, C4<0>, C4<0>, C4<0>;
L_0x7fd103a91f00 .functor NOT 1, L_0x7fd103a92840, C4<0>, C4<0>, C4<0>;
v0x7fd103a896c0_0 .net "a", 0 0, L_0x7fd103a92840;  alias, 1 drivers
v0x7fd103a89790_0 .net "b", 0 0, L_0x7fd103a92520;  alias, 1 drivers
v0x7fd103a89860_0 .net "out", 0 0, v0x7fd103a895d0_0;  alias, 1 drivers
v0x7fd103a89930_0 .net "w1", 0 0, v0x7fd103a88c40_0;  1 drivers
v0x7fd103a89a00_0 .net "w2", 0 0, v0x7fd103a89110_0;  1 drivers
S_0x7fd103a88860 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a88650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a88af0_0 .net "a", 0 0, L_0x7fd103a92840;  alias, 1 drivers
v0x7fd103a88bb0_0 .net "b", 0 0, L_0x7fd103a90c60;  1 drivers
v0x7fd103a88c40_0 .var "out", 0 0;
E_0x7fd103a88aa0 .event edge, v0x7fd103a87ab0_0, v0x7fd103a88bb0_0;
S_0x7fd103a88d40 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a88650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a88fa0_0 .net "a", 0 0, L_0x7fd103a91f00;  1 drivers
v0x7fd103a89050_0 .net "b", 0 0, L_0x7fd103a92520;  alias, 1 drivers
v0x7fd103a89110_0 .var "out", 0 0;
E_0x7fd103a88f60 .event edge, v0x7fd103a88fa0_0, v0x7fd103a87b40_0;
S_0x7fd103a891f0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a88650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a89460_0 .net "a", 0 0, v0x7fd103a88c40_0;  alias, 1 drivers
v0x7fd103a89520_0 .net "b", 0 0, v0x7fd103a89110_0;  alias, 1 drivers
v0x7fd103a895d0_0 .var "out", 0 0;
E_0x7fd103a89420 .event edge, v0x7fd103a88c40_0, v0x7fd103a89110_0;
S_0x7fd103a89b10 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a87630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a926e0 .functor NOT 1, L_0x7fd103a92990, C4<0>, C4<0>, C4<0>;
L_0x7fd103a927d0 .functor NOT 1, v0x7fd103a895d0_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a8ab00_0 .net "a", 0 0, v0x7fd103a895d0_0;  alias, 1 drivers
v0x7fd103a8ac20_0 .net "b", 0 0, L_0x7fd103a92990;  alias, 1 drivers
v0x7fd103a8acb0_0 .net "out", 0 0, v0x7fd103a8aa20_0;  alias, 1 drivers
v0x7fd103a8ad60_0 .net "w1", 0 0, v0x7fd103a8a090_0;  1 drivers
v0x7fd103a8ae30_0 .net "w2", 0 0, v0x7fd103a8a560_0;  1 drivers
S_0x7fd103a89d60 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a89b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a89f70_0 .net "a", 0 0, v0x7fd103a895d0_0;  alias, 1 drivers
v0x7fd103a8a000_0 .net "b", 0 0, L_0x7fd103a926e0;  1 drivers
v0x7fd103a8a090_0 .var "out", 0 0;
E_0x7fd103a894f0 .event edge, v0x7fd103a87f40_0, v0x7fd103a8a000_0;
S_0x7fd103a8a190 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a89b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a8a3f0_0 .net "a", 0 0, L_0x7fd103a927d0;  1 drivers
v0x7fd103a8a4a0_0 .net "b", 0 0, L_0x7fd103a92990;  alias, 1 drivers
v0x7fd103a8a560_0 .var "out", 0 0;
E_0x7fd103a8a3b0 .event edge, v0x7fd103a8a3f0_0, v0x7fd103a87ff0_0;
S_0x7fd103a8a640 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a89b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a8a8b0_0 .net "a", 0 0, v0x7fd103a8a090_0;  alias, 1 drivers
v0x7fd103a8a970_0 .net "b", 0 0, v0x7fd103a8a560_0;  alias, 1 drivers
v0x7fd103a8aa20_0 .var "out", 0 0;
E_0x7fd103a8a870 .event edge, v0x7fd103a8a090_0, v0x7fd103a8a560_0;
S_0x7fd103a8b4f0 .scope module, "FA9" "fulladder" 3 19, 3 32 0, S_0x7fd103a47bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fd103a8ee00_0 .net "a", 0 0, L_0x7fd103a92db0;  1 drivers
v0x7fd103a8ee90_0 .net "b", 0 0, L_0x7fd103a92e50;  1 drivers
v0x7fd103a8ef20_0 .net "cin", 0 0, L_0x7fd103a92fc0;  1 drivers
v0x7fd103a8efb0_0 .net "cout", 0 0, v0x7fd103a8c430_0;  1 drivers
v0x7fd103a8f040_0 .net "sum", 0 0, v0x7fd103a8e8e0_0;  1 drivers
v0x7fd103a8f150_0 .net "x", 0 0, v0x7fd103a8d490_0;  1 drivers
v0x7fd103a8f1e0_0 .net "y", 0 0, v0x7fd103a8baa0_0;  1 drivers
v0x7fd103a8f2b0_0 .net "z", 0 0, v0x7fd103a8bf50_0;  1 drivers
S_0x7fd103a8b730 .scope module, "and1" "andgate" 3 42, 3 69 0, S_0x7fd103a8b4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a8b970_0 .net "a", 0 0, L_0x7fd103a92db0;  alias, 1 drivers
v0x7fd103a8ba00_0 .net "b", 0 0, L_0x7fd103a92e50;  alias, 1 drivers
v0x7fd103a8baa0_0 .var "out", 0 0;
E_0x7fd103a8b940 .event edge, v0x7fd103a8b970_0, v0x7fd103a8ba00_0;
S_0x7fd103a8bba0 .scope module, "and2" "andgate" 3 43, 3 69 0, S_0x7fd103a8b4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a8be00_0 .net "a", 0 0, v0x7fd103a8d490_0;  alias, 1 drivers
v0x7fd103a8beb0_0 .net "b", 0 0, L_0x7fd103a92fc0;  alias, 1 drivers
v0x7fd103a8bf50_0 .var "out", 0 0;
E_0x7fd103a8bdc0 .event edge, v0x7fd103a8be00_0, v0x7fd103a8beb0_0;
S_0x7fd103a8c050 .scope module, "or2" "orgate" 3 44, 3 81 0, S_0x7fd103a8b4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a8c2c0_0 .net "a", 0 0, v0x7fd103a8baa0_0;  alias, 1 drivers
v0x7fd103a8c380_0 .net "b", 0 0, v0x7fd103a8bf50_0;  alias, 1 drivers
v0x7fd103a8c430_0 .var "out", 0 0;
E_0x7fd103a8c280 .event edge, v0x7fd103a8baa0_0, v0x7fd103a8bf50_0;
S_0x7fd103a8c510 .scope module, "xor1" "xorgate" 3 40, 3 50 0, S_0x7fd103a8b4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a92af0 .functor NOT 1, L_0x7fd103a92e50, C4<0>, C4<0>, C4<0>;
L_0x7fd103a92b60 .functor NOT 1, L_0x7fd103a92db0, C4<0>, C4<0>, C4<0>;
v0x7fd103a8d580_0 .net "a", 0 0, L_0x7fd103a92db0;  alias, 1 drivers
v0x7fd103a8d650_0 .net "b", 0 0, L_0x7fd103a92e50;  alias, 1 drivers
v0x7fd103a8d720_0 .net "out", 0 0, v0x7fd103a8d490_0;  alias, 1 drivers
v0x7fd103a8d7f0_0 .net "w1", 0 0, v0x7fd103a8cb00_0;  1 drivers
v0x7fd103a8d8c0_0 .net "w2", 0 0, v0x7fd103a8cfd0_0;  1 drivers
S_0x7fd103a8c720 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a8c510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a8c9b0_0 .net "a", 0 0, L_0x7fd103a92db0;  alias, 1 drivers
v0x7fd103a8ca70_0 .net "b", 0 0, L_0x7fd103a92af0;  1 drivers
v0x7fd103a8cb00_0 .var "out", 0 0;
E_0x7fd103a8c960 .event edge, v0x7fd103a8b970_0, v0x7fd103a8ca70_0;
S_0x7fd103a8cc00 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a8c510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a8ce60_0 .net "a", 0 0, L_0x7fd103a92b60;  1 drivers
v0x7fd103a8cf10_0 .net "b", 0 0, L_0x7fd103a92e50;  alias, 1 drivers
v0x7fd103a8cfd0_0 .var "out", 0 0;
E_0x7fd103a8ce20 .event edge, v0x7fd103a8ce60_0, v0x7fd103a8ba00_0;
S_0x7fd103a8d0b0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a8c510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a8d320_0 .net "a", 0 0, v0x7fd103a8cb00_0;  alias, 1 drivers
v0x7fd103a8d3e0_0 .net "b", 0 0, v0x7fd103a8cfd0_0;  alias, 1 drivers
v0x7fd103a8d490_0 .var "out", 0 0;
E_0x7fd103a8d2e0 .event edge, v0x7fd103a8cb00_0, v0x7fd103a8cfd0_0;
S_0x7fd103a8d9d0 .scope module, "xor2" "xorgate" 3 41, 3 50 0, S_0x7fd103a8b4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fd103a92c50 .functor NOT 1, L_0x7fd103a92fc0, C4<0>, C4<0>, C4<0>;
L_0x7fd103a92d40 .functor NOT 1, v0x7fd103a8d490_0, C4<0>, C4<0>, C4<0>;
v0x7fd103a8e9c0_0 .net "a", 0 0, v0x7fd103a8d490_0;  alias, 1 drivers
v0x7fd103a8eae0_0 .net "b", 0 0, L_0x7fd103a92fc0;  alias, 1 drivers
v0x7fd103a8eb70_0 .net "out", 0 0, v0x7fd103a8e8e0_0;  alias, 1 drivers
v0x7fd103a8ec20_0 .net "w1", 0 0, v0x7fd103a8df50_0;  1 drivers
v0x7fd103a8ecf0_0 .net "w2", 0 0, v0x7fd103a8e420_0;  1 drivers
S_0x7fd103a8dc20 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x7fd103a8d9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a8de30_0 .net "a", 0 0, v0x7fd103a8d490_0;  alias, 1 drivers
v0x7fd103a8dec0_0 .net "b", 0 0, L_0x7fd103a92c50;  1 drivers
v0x7fd103a8df50_0 .var "out", 0 0;
E_0x7fd103a8d3b0 .event edge, v0x7fd103a8be00_0, v0x7fd103a8dec0_0;
S_0x7fd103a8e050 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x7fd103a8d9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a8e2b0_0 .net "a", 0 0, L_0x7fd103a92d40;  1 drivers
v0x7fd103a8e360_0 .net "b", 0 0, L_0x7fd103a92fc0;  alias, 1 drivers
v0x7fd103a8e420_0 .var "out", 0 0;
E_0x7fd103a8e270 .event edge, v0x7fd103a8e2b0_0, v0x7fd103a8beb0_0;
S_0x7fd103a8e500 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x7fd103a8d9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x7fd103a8e770_0 .net "a", 0 0, v0x7fd103a8df50_0;  alias, 1 drivers
v0x7fd103a8e830_0 .net "b", 0 0, v0x7fd103a8e420_0;  alias, 1 drivers
v0x7fd103a8e8e0_0 .var "out", 0 0;
E_0x7fd103a8e730 .event edge, v0x7fd103a8df50_0, v0x7fd103a8e420_0;
    .scope S_0x7fd103a51970;
T_0 ;
    %wait E_0x7fd103a51bb0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a51c00_0;
    %load/vec4 v0x7fd103a51cc0_0;
    %and;
    %assign/vec4 v0x7fd103a51d50_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fd103a51e50;
T_1 ;
    %wait E_0x7fd103a52070;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a520b0_0;
    %load/vec4 v0x7fd103a52160_0;
    %and;
    %assign/vec4 v0x7fd103a52220_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fd103a52300;
T_2 ;
    %wait E_0x7fd103a52530;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a52570_0;
    %load/vec4 v0x7fd103a52630_0;
    %or;
    %assign/vec4 v0x7fd103a526e0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fd103a52e70;
T_3 ;
    %wait E_0x7fd103a52600;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a53080_0;
    %load/vec4 v0x7fd103a53110_0;
    %and;
    %assign/vec4 v0x7fd103a531a0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd103a532a0;
T_4 ;
    %wait E_0x7fd103a534c0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a53500_0;
    %load/vec4 v0x7fd103a535b0_0;
    %and;
    %assign/vec4 v0x7fd103a53670_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd103a53750;
T_5 ;
    %wait E_0x7fd103a53980;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a539c0_0;
    %load/vec4 v0x7fd103a53a80_0;
    %or;
    %assign/vec4 v0x7fd103a53b30_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fd103a3ea30;
T_6 ;
    %wait E_0x7fd103a3eba0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a352e0_0;
    %load/vec4 v0x7fd103a50c50_0;
    %and;
    %assign/vec4 v0x7fd103a50cf0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fd103a50df0;
T_7 ;
    %wait E_0x7fd103a51010;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a51050_0;
    %load/vec4 v0x7fd103a51100_0;
    %and;
    %assign/vec4 v0x7fd103a511a0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fd103a512a0;
T_8 ;
    %wait E_0x7fd103a514d0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a51510_0;
    %load/vec4 v0x7fd103a515d0_0;
    %or;
    %assign/vec4 v0x7fd103a51680_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fd103a70fe0;
T_9 ;
    %wait E_0x7fd103a71220;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a71270_0;
    %load/vec4 v0x7fd103a71330_0;
    %and;
    %assign/vec4 v0x7fd103a713c0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fd103a714c0;
T_10 ;
    %wait E_0x7fd103a716e0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a71720_0;
    %load/vec4 v0x7fd103a717d0_0;
    %and;
    %assign/vec4 v0x7fd103a71890_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fd103a71970;
T_11 ;
    %wait E_0x7fd103a71ba0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a71be0_0;
    %load/vec4 v0x7fd103a71ca0_0;
    %or;
    %assign/vec4 v0x7fd103a71d50_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fd103a724e0;
T_12 ;
    %wait E_0x7fd103a71c70;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a726f0_0;
    %load/vec4 v0x7fd103a72780_0;
    %and;
    %assign/vec4 v0x7fd103a72810_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fd103a72910;
T_13 ;
    %wait E_0x7fd103a72b30;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a72b70_0;
    %load/vec4 v0x7fd103a72c20_0;
    %and;
    %assign/vec4 v0x7fd103a72ce0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fd103a72dc0;
T_14 ;
    %wait E_0x7fd103a72ff0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a73030_0;
    %load/vec4 v0x7fd103a730f0_0;
    %or;
    %assign/vec4 v0x7fd103a731a0_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fd103a70030;
T_15 ;
    %wait E_0x7fd103a70240;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a70270_0;
    %load/vec4 v0x7fd103a70300_0;
    %and;
    %assign/vec4 v0x7fd103a703a0_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fd103a70460;
T_16 ;
    %wait E_0x7fd103a70680;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a706c0_0;
    %load/vec4 v0x7fd103a70770_0;
    %and;
    %assign/vec4 v0x7fd103a70810_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fd103a70910;
T_17 ;
    %wait E_0x7fd103a70b40;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a70b80_0;
    %load/vec4 v0x7fd103a70c40_0;
    %or;
    %assign/vec4 v0x7fd103a70cf0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fd103a74ea0;
T_18 ;
    %wait E_0x7fd103a750e0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a75130_0;
    %load/vec4 v0x7fd103a751f0_0;
    %and;
    %assign/vec4 v0x7fd103a75280_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fd103a75380;
T_19 ;
    %wait E_0x7fd103a755a0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a755e0_0;
    %load/vec4 v0x7fd103a75690_0;
    %and;
    %assign/vec4 v0x7fd103a75750_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fd103a75830;
T_20 ;
    %wait E_0x7fd103a75a60;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a75aa0_0;
    %load/vec4 v0x7fd103a75b60_0;
    %or;
    %assign/vec4 v0x7fd103a75c10_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fd103a763a0;
T_21 ;
    %wait E_0x7fd103a75b30;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a765b0_0;
    %load/vec4 v0x7fd103a76640_0;
    %and;
    %assign/vec4 v0x7fd103a766d0_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fd103a767d0;
T_22 ;
    %wait E_0x7fd103a769f0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a76a30_0;
    %load/vec4 v0x7fd103a76ae0_0;
    %and;
    %assign/vec4 v0x7fd103a76ba0_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fd103a76c80;
T_23 ;
    %wait E_0x7fd103a76eb0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a76ef0_0;
    %load/vec4 v0x7fd103a76fb0_0;
    %or;
    %assign/vec4 v0x7fd103a77060_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fd103a73eb0;
T_24 ;
    %wait E_0x7fd103a740c0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a740f0_0;
    %load/vec4 v0x7fd103a74180_0;
    %and;
    %assign/vec4 v0x7fd103a74220_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fd103a74320;
T_25 ;
    %wait E_0x7fd103a74540;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a74580_0;
    %load/vec4 v0x7fd103a74630_0;
    %and;
    %assign/vec4 v0x7fd103a746d0_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fd103a747d0;
T_26 ;
    %wait E_0x7fd103a74a00;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a74a40_0;
    %load/vec4 v0x7fd103a74b00_0;
    %or;
    %assign/vec4 v0x7fd103a74bb0_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fd103a78d60;
T_27 ;
    %wait E_0x7fd103a78fa0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a78ff0_0;
    %load/vec4 v0x7fd103a790b0_0;
    %and;
    %assign/vec4 v0x7fd103a79140_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fd103a79240;
T_28 ;
    %wait E_0x7fd103a79460;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a794a0_0;
    %load/vec4 v0x7fd103a79550_0;
    %and;
    %assign/vec4 v0x7fd103a79610_0, 0;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fd103a796f0;
T_29 ;
    %wait E_0x7fd103a79920;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a79960_0;
    %load/vec4 v0x7fd103a79a20_0;
    %or;
    %assign/vec4 v0x7fd103a79ad0_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fd103a7a260;
T_30 ;
    %wait E_0x7fd103a799f0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a7a470_0;
    %load/vec4 v0x7fd103a7a500_0;
    %and;
    %assign/vec4 v0x7fd103a7a590_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fd103a7a690;
T_31 ;
    %wait E_0x7fd103a7a8b0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a7a8f0_0;
    %load/vec4 v0x7fd103a7a9a0_0;
    %and;
    %assign/vec4 v0x7fd103a7aa60_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fd103a7ab40;
T_32 ;
    %wait E_0x7fd103a7ad70;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a7adb0_0;
    %load/vec4 v0x7fd103a7ae70_0;
    %or;
    %assign/vec4 v0x7fd103a7af20_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fd103a77d70;
T_33 ;
    %wait E_0x7fd103a77f80;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a77fb0_0;
    %load/vec4 v0x7fd103a78040_0;
    %and;
    %assign/vec4 v0x7fd103a780e0_0, 0;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fd103a781e0;
T_34 ;
    %wait E_0x7fd103a78400;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a78440_0;
    %load/vec4 v0x7fd103a784f0_0;
    %and;
    %assign/vec4 v0x7fd103a78590_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fd103a78690;
T_35 ;
    %wait E_0x7fd103a788c0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a78900_0;
    %load/vec4 v0x7fd103a789c0_0;
    %or;
    %assign/vec4 v0x7fd103a78a70_0, 0;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7fd103a7cc20;
T_36 ;
    %wait E_0x7fd103a7ce60;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a7ceb0_0;
    %load/vec4 v0x7fd103a7cf70_0;
    %and;
    %assign/vec4 v0x7fd103a7d000_0, 0;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fd103a7d100;
T_37 ;
    %wait E_0x7fd103a7d320;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a7d360_0;
    %load/vec4 v0x7fd103a7d410_0;
    %and;
    %assign/vec4 v0x7fd103a7d4d0_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fd103a7d5b0;
T_38 ;
    %wait E_0x7fd103a7d7e0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a7d820_0;
    %load/vec4 v0x7fd103a7d8e0_0;
    %or;
    %assign/vec4 v0x7fd103a7d990_0, 0;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x7fd103a7e120;
T_39 ;
    %wait E_0x7fd103a7d8b0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a7e330_0;
    %load/vec4 v0x7fd103a7e3c0_0;
    %and;
    %assign/vec4 v0x7fd103a7e450_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x7fd103a7e550;
T_40 ;
    %wait E_0x7fd103a7e770;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a7e7b0_0;
    %load/vec4 v0x7fd103a7e860_0;
    %and;
    %assign/vec4 v0x7fd103a7e920_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7fd103a7ea00;
T_41 ;
    %wait E_0x7fd103a7ec30;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a7ec70_0;
    %load/vec4 v0x7fd103a7ed30_0;
    %or;
    %assign/vec4 v0x7fd103a7ede0_0, 0;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x7fd103a7bc30;
T_42 ;
    %wait E_0x7fd103a7be40;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a7be70_0;
    %load/vec4 v0x7fd103a7bf00_0;
    %and;
    %assign/vec4 v0x7fd103a7bfa0_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x7fd103a7c0a0;
T_43 ;
    %wait E_0x7fd103a7c2c0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a7c300_0;
    %load/vec4 v0x7fd103a7c3b0_0;
    %and;
    %assign/vec4 v0x7fd103a7c450_0, 0;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x7fd103a7c550;
T_44 ;
    %wait E_0x7fd103a7c780;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a7c7c0_0;
    %load/vec4 v0x7fd103a7c880_0;
    %or;
    %assign/vec4 v0x7fd103a7c930_0, 0;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x7fd103a80ae0;
T_45 ;
    %wait E_0x7fd103a80d20;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a80d70_0;
    %load/vec4 v0x7fd103a80e30_0;
    %and;
    %assign/vec4 v0x7fd103a80ec0_0, 0;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x7fd103a80fc0;
T_46 ;
    %wait E_0x7fd103a811e0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a81220_0;
    %load/vec4 v0x7fd103a812d0_0;
    %and;
    %assign/vec4 v0x7fd103a81390_0, 0;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x7fd103a81470;
T_47 ;
    %wait E_0x7fd103a816a0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a816e0_0;
    %load/vec4 v0x7fd103a817a0_0;
    %or;
    %assign/vec4 v0x7fd103a81850_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x7fd103a81fe0;
T_48 ;
    %wait E_0x7fd103a81770;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a821f0_0;
    %load/vec4 v0x7fd103a82280_0;
    %and;
    %assign/vec4 v0x7fd103a82310_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x7fd103a82410;
T_49 ;
    %wait E_0x7fd103a82630;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a82670_0;
    %load/vec4 v0x7fd103a82720_0;
    %and;
    %assign/vec4 v0x7fd103a827e0_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x7fd103a828c0;
T_50 ;
    %wait E_0x7fd103a82af0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a82b30_0;
    %load/vec4 v0x7fd103a82bf0_0;
    %or;
    %assign/vec4 v0x7fd103a82ca0_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x7fd103a7faf0;
T_51 ;
    %wait E_0x7fd103a7fd00;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a7fd30_0;
    %load/vec4 v0x7fd103a7fdc0_0;
    %and;
    %assign/vec4 v0x7fd103a7fe60_0, 0;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x7fd103a7ff60;
T_52 ;
    %wait E_0x7fd103a80180;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a801c0_0;
    %load/vec4 v0x7fd103a80270_0;
    %and;
    %assign/vec4 v0x7fd103a80310_0, 0;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x7fd103a80410;
T_53 ;
    %wait E_0x7fd103a80640;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a80680_0;
    %load/vec4 v0x7fd103a80740_0;
    %or;
    %assign/vec4 v0x7fd103a807f0_0, 0;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x7fd103a849a0;
T_54 ;
    %wait E_0x7fd103a84be0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a84c30_0;
    %load/vec4 v0x7fd103a84cf0_0;
    %and;
    %assign/vec4 v0x7fd103a84d80_0, 0;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x7fd103a84e80;
T_55 ;
    %wait E_0x7fd103a850a0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a850e0_0;
    %load/vec4 v0x7fd103a85190_0;
    %and;
    %assign/vec4 v0x7fd103a85250_0, 0;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x7fd103a85330;
T_56 ;
    %wait E_0x7fd103a85560;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a855a0_0;
    %load/vec4 v0x7fd103a85660_0;
    %or;
    %assign/vec4 v0x7fd103a85710_0, 0;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x7fd103a85ea0;
T_57 ;
    %wait E_0x7fd103a85630;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a860b0_0;
    %load/vec4 v0x7fd103a86140_0;
    %and;
    %assign/vec4 v0x7fd103a861d0_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x7fd103a862d0;
T_58 ;
    %wait E_0x7fd103a864f0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a86530_0;
    %load/vec4 v0x7fd103a865e0_0;
    %and;
    %assign/vec4 v0x7fd103a866a0_0, 0;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x7fd103a86780;
T_59 ;
    %wait E_0x7fd103a869b0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a869f0_0;
    %load/vec4 v0x7fd103a86ab0_0;
    %or;
    %assign/vec4 v0x7fd103a86b60_0, 0;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x7fd103a839b0;
T_60 ;
    %wait E_0x7fd103a83bc0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a83bf0_0;
    %load/vec4 v0x7fd103a83c80_0;
    %and;
    %assign/vec4 v0x7fd103a83d20_0, 0;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x7fd103a83e20;
T_61 ;
    %wait E_0x7fd103a84040;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a84080_0;
    %load/vec4 v0x7fd103a84130_0;
    %and;
    %assign/vec4 v0x7fd103a841d0_0, 0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x7fd103a842d0;
T_62 ;
    %wait E_0x7fd103a84500;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a84540_0;
    %load/vec4 v0x7fd103a84600_0;
    %or;
    %assign/vec4 v0x7fd103a846b0_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x7fd103a88860;
T_63 ;
    %wait E_0x7fd103a88aa0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a88af0_0;
    %load/vec4 v0x7fd103a88bb0_0;
    %and;
    %assign/vec4 v0x7fd103a88c40_0, 0;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x7fd103a88d40;
T_64 ;
    %wait E_0x7fd103a88f60;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a88fa0_0;
    %load/vec4 v0x7fd103a89050_0;
    %and;
    %assign/vec4 v0x7fd103a89110_0, 0;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x7fd103a891f0;
T_65 ;
    %wait E_0x7fd103a89420;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a89460_0;
    %load/vec4 v0x7fd103a89520_0;
    %or;
    %assign/vec4 v0x7fd103a895d0_0, 0;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x7fd103a89d60;
T_66 ;
    %wait E_0x7fd103a894f0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a89f70_0;
    %load/vec4 v0x7fd103a8a000_0;
    %and;
    %assign/vec4 v0x7fd103a8a090_0, 0;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x7fd103a8a190;
T_67 ;
    %wait E_0x7fd103a8a3b0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a8a3f0_0;
    %load/vec4 v0x7fd103a8a4a0_0;
    %and;
    %assign/vec4 v0x7fd103a8a560_0, 0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x7fd103a8a640;
T_68 ;
    %wait E_0x7fd103a8a870;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a8a8b0_0;
    %load/vec4 v0x7fd103a8a970_0;
    %or;
    %assign/vec4 v0x7fd103a8aa20_0, 0;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x7fd103a87870;
T_69 ;
    %wait E_0x7fd103a87a80;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a87ab0_0;
    %load/vec4 v0x7fd103a87b40_0;
    %and;
    %assign/vec4 v0x7fd103a87be0_0, 0;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x7fd103a87ce0;
T_70 ;
    %wait E_0x7fd103a87f00;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a87f40_0;
    %load/vec4 v0x7fd103a87ff0_0;
    %and;
    %assign/vec4 v0x7fd103a88090_0, 0;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x7fd103a88190;
T_71 ;
    %wait E_0x7fd103a883c0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a88400_0;
    %load/vec4 v0x7fd103a884c0_0;
    %or;
    %assign/vec4 v0x7fd103a88570_0, 0;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x7fd103a8c720;
T_72 ;
    %wait E_0x7fd103a8c960;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a8c9b0_0;
    %load/vec4 v0x7fd103a8ca70_0;
    %and;
    %assign/vec4 v0x7fd103a8cb00_0, 0;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x7fd103a8cc00;
T_73 ;
    %wait E_0x7fd103a8ce20;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a8ce60_0;
    %load/vec4 v0x7fd103a8cf10_0;
    %and;
    %assign/vec4 v0x7fd103a8cfd0_0, 0;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x7fd103a8d0b0;
T_74 ;
    %wait E_0x7fd103a8d2e0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a8d320_0;
    %load/vec4 v0x7fd103a8d3e0_0;
    %or;
    %assign/vec4 v0x7fd103a8d490_0, 0;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x7fd103a8dc20;
T_75 ;
    %wait E_0x7fd103a8d3b0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a8de30_0;
    %load/vec4 v0x7fd103a8dec0_0;
    %and;
    %assign/vec4 v0x7fd103a8df50_0, 0;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x7fd103a8e050;
T_76 ;
    %wait E_0x7fd103a8e270;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a8e2b0_0;
    %load/vec4 v0x7fd103a8e360_0;
    %and;
    %assign/vec4 v0x7fd103a8e420_0, 0;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x7fd103a8e500;
T_77 ;
    %wait E_0x7fd103a8e730;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a8e770_0;
    %load/vec4 v0x7fd103a8e830_0;
    %or;
    %assign/vec4 v0x7fd103a8e8e0_0, 0;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x7fd103a8b730;
T_78 ;
    %wait E_0x7fd103a8b940;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a8b970_0;
    %load/vec4 v0x7fd103a8ba00_0;
    %and;
    %assign/vec4 v0x7fd103a8baa0_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x7fd103a8bba0;
T_79 ;
    %wait E_0x7fd103a8bdc0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a8be00_0;
    %load/vec4 v0x7fd103a8beb0_0;
    %and;
    %assign/vec4 v0x7fd103a8bf50_0, 0;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x7fd103a8c050;
T_80 ;
    %wait E_0x7fd103a8c280;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a8c2c0_0;
    %load/vec4 v0x7fd103a8c380_0;
    %or;
    %assign/vec4 v0x7fd103a8c430_0, 0;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x7fd103a55830;
T_81 ;
    %wait E_0x7fd103a55a70;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a55ac0_0;
    %load/vec4 v0x7fd103a55b80_0;
    %and;
    %assign/vec4 v0x7fd103a55c10_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x7fd103a55d10;
T_82 ;
    %wait E_0x7fd103a55f30;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a55f70_0;
    %load/vec4 v0x7fd103a56020_0;
    %and;
    %assign/vec4 v0x7fd103a560e0_0, 0;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x7fd103a561c0;
T_83 ;
    %wait E_0x7fd103a563f0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a56430_0;
    %load/vec4 v0x7fd103a564f0_0;
    %or;
    %assign/vec4 v0x7fd103a565a0_0, 0;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x7fd103a56d30;
T_84 ;
    %wait E_0x7fd103a564c0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a56f40_0;
    %load/vec4 v0x7fd103a56fd0_0;
    %and;
    %assign/vec4 v0x7fd103a57060_0, 0;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x7fd103a57160;
T_85 ;
    %wait E_0x7fd103a57380;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a573c0_0;
    %load/vec4 v0x7fd103a57470_0;
    %and;
    %assign/vec4 v0x7fd103a57530_0, 0;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x7fd103a57610;
T_86 ;
    %wait E_0x7fd103a57840;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a57880_0;
    %load/vec4 v0x7fd103a57940_0;
    %or;
    %assign/vec4 v0x7fd103a579f0_0, 0;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x7fd103a54840;
T_87 ;
    %wait E_0x7fd103a54a50;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a54a80_0;
    %load/vec4 v0x7fd103a54b10_0;
    %and;
    %assign/vec4 v0x7fd103a54bb0_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x7fd103a54cb0;
T_88 ;
    %wait E_0x7fd103a54ed0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a54f10_0;
    %load/vec4 v0x7fd103a54fc0_0;
    %and;
    %assign/vec4 v0x7fd103a55060_0, 0;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x7fd103a55160;
T_89 ;
    %wait E_0x7fd103a55390;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a553d0_0;
    %load/vec4 v0x7fd103a55490_0;
    %or;
    %assign/vec4 v0x7fd103a55540_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x7fd103a59700;
T_90 ;
    %wait E_0x7fd103a59940;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a59990_0;
    %load/vec4 v0x7fd103a59a50_0;
    %and;
    %assign/vec4 v0x7fd103a59ae0_0, 0;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x7fd103a59be0;
T_91 ;
    %wait E_0x7fd103a59e00;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a59e40_0;
    %load/vec4 v0x7fd103a59ef0_0;
    %and;
    %assign/vec4 v0x7fd103a59fb0_0, 0;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x7fd103a5a090;
T_92 ;
    %wait E_0x7fd103a5a2c0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a5a300_0;
    %load/vec4 v0x7fd103a5a3c0_0;
    %or;
    %assign/vec4 v0x7fd103a5a470_0, 0;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x7fd103a5ac00;
T_93 ;
    %wait E_0x7fd103a5a390;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a5ae10_0;
    %load/vec4 v0x7fd103a5aea0_0;
    %and;
    %assign/vec4 v0x7fd103a5af30_0, 0;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x7fd103a5b030;
T_94 ;
    %wait E_0x7fd103a5b250;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a5b290_0;
    %load/vec4 v0x7fd103a5b340_0;
    %and;
    %assign/vec4 v0x7fd103a5b400_0, 0;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x7fd103a5b4e0;
T_95 ;
    %wait E_0x7fd103a5b710;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a5b750_0;
    %load/vec4 v0x7fd103a5b810_0;
    %or;
    %assign/vec4 v0x7fd103a5b8c0_0, 0;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x7fd103a58700;
T_96 ;
    %wait E_0x7fd103a58910;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a58940_0;
    %load/vec4 v0x7fd103a589e0_0;
    %and;
    %assign/vec4 v0x7fd103a58a80_0, 0;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x7fd103a58b80;
T_97 ;
    %wait E_0x7fd103a58da0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a58de0_0;
    %load/vec4 v0x7fd103a58e90_0;
    %and;
    %assign/vec4 v0x7fd103a58f30_0, 0;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x7fd103a59030;
T_98 ;
    %wait E_0x7fd103a59260;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a592a0_0;
    %load/vec4 v0x7fd103a59360_0;
    %or;
    %assign/vec4 v0x7fd103a59410_0, 0;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x7fd103a5d5c0;
T_99 ;
    %wait E_0x7fd103a5d800;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a5d850_0;
    %load/vec4 v0x7fd103a5d910_0;
    %and;
    %assign/vec4 v0x7fd103a5d9a0_0, 0;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x7fd103a5daa0;
T_100 ;
    %wait E_0x7fd103a5dcc0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a5dd00_0;
    %load/vec4 v0x7fd103a5ddb0_0;
    %and;
    %assign/vec4 v0x7fd103a5de70_0, 0;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x7fd103a5df50;
T_101 ;
    %wait E_0x7fd103a5e180;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a5e1c0_0;
    %load/vec4 v0x7fd103a5e280_0;
    %or;
    %assign/vec4 v0x7fd103a5e330_0, 0;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x7fd103a5eac0;
T_102 ;
    %wait E_0x7fd103a5e250;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a5ecd0_0;
    %load/vec4 v0x7fd103a5ed60_0;
    %and;
    %assign/vec4 v0x7fd103a5edf0_0, 0;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x7fd103a5eef0;
T_103 ;
    %wait E_0x7fd103a5f110;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a5f150_0;
    %load/vec4 v0x7fd103a5f200_0;
    %and;
    %assign/vec4 v0x7fd103a5f2c0_0, 0;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x7fd103a5f3a0;
T_104 ;
    %wait E_0x7fd103a5f5d0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a5f610_0;
    %load/vec4 v0x7fd103a5f6d0_0;
    %or;
    %assign/vec4 v0x7fd103a5f780_0, 0;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x7fd103a5c5d0;
T_105 ;
    %wait E_0x7fd103a5c7e0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a5c810_0;
    %load/vec4 v0x7fd103a5c8a0_0;
    %and;
    %assign/vec4 v0x7fd103a5c940_0, 0;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x7fd103a5ca40;
T_106 ;
    %wait E_0x7fd103a5cc60;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a5cca0_0;
    %load/vec4 v0x7fd103a5cd50_0;
    %and;
    %assign/vec4 v0x7fd103a5cdf0_0, 0;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x7fd103a5cef0;
T_107 ;
    %wait E_0x7fd103a5d120;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a5d160_0;
    %load/vec4 v0x7fd103a5d220_0;
    %or;
    %assign/vec4 v0x7fd103a5d2d0_0, 0;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x7fd103a614a0;
T_108 ;
    %wait E_0x7fd103a616e0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a61730_0;
    %load/vec4 v0x7fd103a617f0_0;
    %and;
    %assign/vec4 v0x7fd103a61880_0, 0;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x7fd103a61980;
T_109 ;
    %wait E_0x7fd103a61ba0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a61be0_0;
    %load/vec4 v0x7fd103a61c90_0;
    %and;
    %assign/vec4 v0x7fd103a61d50_0, 0;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x7fd103a61e30;
T_110 ;
    %wait E_0x7fd103a62060;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a620a0_0;
    %load/vec4 v0x7fd103a62160_0;
    %or;
    %assign/vec4 v0x7fd103a62210_0, 0;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x7fd103a629a0;
T_111 ;
    %wait E_0x7fd103a62130;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a62bb0_0;
    %load/vec4 v0x7fd103a62c40_0;
    %and;
    %assign/vec4 v0x7fd103a62cd0_0, 0;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x7fd103a62dd0;
T_112 ;
    %wait E_0x7fd103a62ff0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a63030_0;
    %load/vec4 v0x7fd103a630e0_0;
    %and;
    %assign/vec4 v0x7fd103a631a0_0, 0;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x7fd103a63280;
T_113 ;
    %wait E_0x7fd103a634b0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a634f0_0;
    %load/vec4 v0x7fd103a635b0_0;
    %or;
    %assign/vec4 v0x7fd103a63660_0, 0;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x7fd103a604d0;
T_114 ;
    %wait E_0x7fd103a606e0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a60710_0;
    %load/vec4 v0x7fd103a607a0_0;
    %and;
    %assign/vec4 v0x7fd103a60830_0, 0;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_0x7fd103a60920;
T_115 ;
    %wait E_0x7fd103a60b40;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a60b80_0;
    %load/vec4 v0x7fd103a60c30_0;
    %and;
    %assign/vec4 v0x7fd103a60cd0_0, 0;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x7fd103a60dd0;
T_116 ;
    %wait E_0x7fd103a61000;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a61040_0;
    %load/vec4 v0x7fd103a61100_0;
    %or;
    %assign/vec4 v0x7fd103a611b0_0, 0;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x7fd103a65360;
T_117 ;
    %wait E_0x7fd103a655a0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a655f0_0;
    %load/vec4 v0x7fd103a656b0_0;
    %and;
    %assign/vec4 v0x7fd103a65740_0, 0;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x7fd103a65840;
T_118 ;
    %wait E_0x7fd103a65a60;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a65aa0_0;
    %load/vec4 v0x7fd103a65b50_0;
    %and;
    %assign/vec4 v0x7fd103a65c10_0, 0;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x7fd103a65cf0;
T_119 ;
    %wait E_0x7fd103a65f20;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a65f60_0;
    %load/vec4 v0x7fd103a66020_0;
    %or;
    %assign/vec4 v0x7fd103a660d0_0, 0;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x7fd103a66860;
T_120 ;
    %wait E_0x7fd103a65ff0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a66a70_0;
    %load/vec4 v0x7fd103a66b00_0;
    %and;
    %assign/vec4 v0x7fd103a66b90_0, 0;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x7fd103a66c90;
T_121 ;
    %wait E_0x7fd103a66eb0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a66ef0_0;
    %load/vec4 v0x7fd103a66fa0_0;
    %and;
    %assign/vec4 v0x7fd103a67060_0, 0;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x7fd103a67140;
T_122 ;
    %wait E_0x7fd103a67370;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a673b0_0;
    %load/vec4 v0x7fd103a67470_0;
    %or;
    %assign/vec4 v0x7fd103a67520_0, 0;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x7fd103a64370;
T_123 ;
    %wait E_0x7fd103a64580;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a645b0_0;
    %load/vec4 v0x7fd103a64640_0;
    %and;
    %assign/vec4 v0x7fd103a646e0_0, 0;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x7fd103a647e0;
T_124 ;
    %wait E_0x7fd103a64a00;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a64a40_0;
    %load/vec4 v0x7fd103a64af0_0;
    %and;
    %assign/vec4 v0x7fd103a64b90_0, 0;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x7fd103a64c90;
T_125 ;
    %wait E_0x7fd103a64ec0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a64f00_0;
    %load/vec4 v0x7fd103a64fc0_0;
    %or;
    %assign/vec4 v0x7fd103a65070_0, 0;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x7fd103a69220;
T_126 ;
    %wait E_0x7fd103a69460;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a694b0_0;
    %load/vec4 v0x7fd103a69570_0;
    %and;
    %assign/vec4 v0x7fd103a69600_0, 0;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0x7fd103a69700;
T_127 ;
    %wait E_0x7fd103a69920;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a69960_0;
    %load/vec4 v0x7fd103a69a10_0;
    %and;
    %assign/vec4 v0x7fd103a69ad0_0, 0;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x7fd103a69bb0;
T_128 ;
    %wait E_0x7fd103a69de0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a69e20_0;
    %load/vec4 v0x7fd103a69ee0_0;
    %or;
    %assign/vec4 v0x7fd103a69f90_0, 0;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x7fd103a6a720;
T_129 ;
    %wait E_0x7fd103a69eb0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a6a930_0;
    %load/vec4 v0x7fd103a6a9c0_0;
    %and;
    %assign/vec4 v0x7fd103a6aa50_0, 0;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x7fd103a6ab50;
T_130 ;
    %wait E_0x7fd103a6ad70;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a6adb0_0;
    %load/vec4 v0x7fd103a6ae60_0;
    %and;
    %assign/vec4 v0x7fd103a6af20_0, 0;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x7fd103a6b000;
T_131 ;
    %wait E_0x7fd103a6b230;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a6b270_0;
    %load/vec4 v0x7fd103a6b330_0;
    %or;
    %assign/vec4 v0x7fd103a6b3e0_0, 0;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x7fd103a68230;
T_132 ;
    %wait E_0x7fd103a68440;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a68470_0;
    %load/vec4 v0x7fd103a68500_0;
    %and;
    %assign/vec4 v0x7fd103a685a0_0, 0;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x7fd103a686a0;
T_133 ;
    %wait E_0x7fd103a688c0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a68900_0;
    %load/vec4 v0x7fd103a689b0_0;
    %and;
    %assign/vec4 v0x7fd103a68a50_0, 0;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x7fd103a68b50;
T_134 ;
    %wait E_0x7fd103a68d80;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a68dc0_0;
    %load/vec4 v0x7fd103a68e80_0;
    %or;
    %assign/vec4 v0x7fd103a68f30_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x7fd103a6d0e0;
T_135 ;
    %wait E_0x7fd103a6d320;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a6d370_0;
    %load/vec4 v0x7fd103a6d430_0;
    %and;
    %assign/vec4 v0x7fd103a6d4c0_0, 0;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x7fd103a6d5c0;
T_136 ;
    %wait E_0x7fd103a6d7e0;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a6d820_0;
    %load/vec4 v0x7fd103a6d8d0_0;
    %and;
    %assign/vec4 v0x7fd103a6d990_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x7fd103a6da70;
T_137 ;
    %wait E_0x7fd103a6dca0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a6dce0_0;
    %load/vec4 v0x7fd103a6dda0_0;
    %or;
    %assign/vec4 v0x7fd103a6de50_0, 0;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x7fd103a6e5e0;
T_138 ;
    %wait E_0x7fd103a6dd70;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a6e7f0_0;
    %load/vec4 v0x7fd103a6e880_0;
    %and;
    %assign/vec4 v0x7fd103a6e910_0, 0;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x7fd103a6ea10;
T_139 ;
    %wait E_0x7fd103a6ec30;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a6ec70_0;
    %load/vec4 v0x7fd103a6ed20_0;
    %and;
    %assign/vec4 v0x7fd103a6ede0_0, 0;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x7fd103a6eec0;
T_140 ;
    %wait E_0x7fd103a6f0f0;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a6f130_0;
    %load/vec4 v0x7fd103a6f1f0_0;
    %or;
    %assign/vec4 v0x7fd103a6f2a0_0, 0;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0x7fd103a6c0f0;
T_141 ;
    %wait E_0x7fd103a6c300;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a6c330_0;
    %load/vec4 v0x7fd103a6c3c0_0;
    %and;
    %assign/vec4 v0x7fd103a6c460_0, 0;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x7fd103a6c560;
T_142 ;
    %wait E_0x7fd103a6c780;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a6c7c0_0;
    %load/vec4 v0x7fd103a6c870_0;
    %and;
    %assign/vec4 v0x7fd103a6c910_0, 0;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x7fd103a6ca10;
T_143 ;
    %wait E_0x7fd103a6cc40;
    %delay 4000, 0;
    %load/vec4 v0x7fd103a6cc80_0;
    %load/vec4 v0x7fd103a6cd40_0;
    %or;
    %assign/vec4 v0x7fd103a6cdf0_0, 0;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x7fd103a30c40;
T_144 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd103a8fa70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd103a8fb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd103a8f830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd103a8f8c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fd103a8f9e0_0, 0;
    %vpi_call 2 25 "$dumpfile", "16bit_RCA.fsdb" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd103a8fc00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd103a8fc00_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x7fd103a8f9e0_0, 0, 6;
T_144.0 ;
    %load/vec4 v0x7fd103a8f9e0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_144.1, 5;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd103a8fc00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd103a8fc00_0, 0, 1;
    %load/vec4 v0x7fd103a8f9e0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7fd103a8f9e0_0, 0, 6;
    %jmp T_144.0;
T_144.1 ;
    %delay 500000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_144;
    .scope S_0x7fd103a30c40;
T_145 ;
    %delay 10000, 0;
    %load/vec4 v0x7fd103a8f8c0_0;
    %inv;
    %store/vec4 v0x7fd103a8f8c0_0, 0, 1;
    %jmp T_145;
    .thread T_145;
    .scope S_0x7fd103a30c40;
T_146 ;
    %wait E_0x7fd103a35610;
    %load/vec4 v0x7fd103a8fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x7fd103a8f9e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_146.2, 4;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd103a8fa70_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x7fd103a8fb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd103a8f830_0, 0;
    %jmp T_146.3;
T_146.2 ;
    %load/vec4 v0x7fd103a8f9e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_146.4, 4;
    %delay 20000, 0;
    %pushi/vec4 43691, 0, 16;
    %assign/vec4 v0x7fd103a8fa70_0, 0;
    %pushi/vec4 21845, 0, 16;
    %assign/vec4 v0x7fd103a8fb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd103a8f830_0, 0;
    %jmp T_146.5;
T_146.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd103a8fa70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd103a8fb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd103a8f830_0, 0;
T_146.5 ;
T_146.3 ;
T_146.0 ;
    %jmp T_146;
    .thread T_146;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "16bit_testbench2.v";
    "./16bit_RCA.v";
