Analysis & Elaboration report for PROYECTO
Sat May 09 20:20:48 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "buffer2:bufferb"
  6. Port Connectivity Checks: "buffer1:bufferA"
  7. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat May 09 20:20:48 2020       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; PROYECTO                                    ;
; Top-level Entity Name         ; fetch                                       ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; fetch              ; PROYECTO           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buffer2:bufferb"                                                                                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; salida_RegDsr     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (6 bits) it drives.  The 5 most-significant bit(s) in the port expression will be connected to GND. ;
; salida_RegDsr[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; salida2           ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (6 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "buffer1:bufferA"       ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; sh   ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 09 20:20:30 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PROYECTO -c PROYECTO --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file bancoregistros.v
    Info (12023): Found entity 1: BancoRegistros File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/BancoRegistros.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer1.v
    Info (12023): Found entity 1: buffer1 File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer2.v
    Info (12023): Found entity 1: buffer2 File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlalu.v
    Info (12023): Found entity 1: controlAlu File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch.v
    Info (12023): Found entity 1: fetch File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instrucmemory.v
    Info (12023): Found entity 1: instrucmemory File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/instrucmemory.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadcontrol.v
    Info (12023): Found entity 1: UnidadControl File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at alu.v(8): created implicit net for "op1" File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at alu.v(9): created implicit net for "op2" File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 9
Info (12127): Elaborating entity "fetch" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at fetch.v(106): truncated value with size 32 to match size of target (1) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 106
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc1" File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 13
Warning (10230): Verilog HDL assignment warning at pc.v(10): truncated value with size 32 to match size of target (8) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/pc.v Line: 10
Info (12128): Elaborating entity "instrucmemory" for hierarchy "instrucmemory:instrucmemory1" File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 21
Warning (10850): Verilog HDL warning at instrucmemory.v(15): number of words (20) in memory file does not match the number of elements in the address range [0:128] File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/instrucmemory.v Line: 15
Warning (10855): Verilog HDL warning at instrucmemory.v(14): initial value for variable mem should be constant File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/instrucmemory.v Line: 14
Warning (10030): Net "mem" at instrucmemory.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/instrucmemory.v Line: 10
Info (12128): Elaborating entity "buffer1" for hierarchy "buffer1:bufferA" File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 34
Warning (10230): Verilog HDL assignment warning at buffer1.v(16): truncated value with size 32 to match size of target (6) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v Line: 16
Warning (10230): Verilog HDL assignment warning at buffer1.v(17): truncated value with size 32 to match size of target (5) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v Line: 17
Warning (10230): Verilog HDL assignment warning at buffer1.v(18): truncated value with size 32 to match size of target (5) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v Line: 18
Warning (10230): Verilog HDL assignment warning at buffer1.v(19): truncated value with size 32 to match size of target (5) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v Line: 19
Warning (10230): Verilog HDL assignment warning at buffer1.v(20): truncated value with size 32 to match size of target (5) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v Line: 20
Warning (10230): Verilog HDL assignment warning at buffer1.v(21): truncated value with size 32 to match size of target (6) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v Line: 21
Info (12128): Elaborating entity "BancoRegistros" for hierarchy "BancoRegistros:Br" File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 52
Info (12128): Elaborating entity "UnidadControl" for hierarchy "UnidadControl:control" File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 62
Warning (10240): Verilog HDL Always Construct warning at UnidadControl.v(11): inferring latch(es) for variable "RegDsr", which holds its previous value in one or more paths through the always construct File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at UnidadControl.v(11): inferring latch(es) for variable "AluOP", which holds its previous value in one or more paths through the always construct File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v Line: 11
Info (10041): Inferred latch for "AluOP[0]" at UnidadControl.v(11) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v Line: 11
Info (10041): Inferred latch for "AluOP[1]" at UnidadControl.v(11) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v Line: 11
Info (10041): Inferred latch for "AluOP[2]" at UnidadControl.v(11) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v Line: 11
Info (10041): Inferred latch for "RegDsr" at UnidadControl.v(11) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v Line: 11
Info (12128): Elaborating entity "buffer2" for hierarchy "buffer2:bufferb" File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 85
Warning (10230): Verilog HDL assignment warning at buffer2.v(25): truncated value with size 6 to match size of target (5) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer2.v Line: 25
Info (12128): Elaborating entity "controlAlu" for hierarchy "controlAlu:controlalu1" File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at controlAlu.v(8): inferring latch(es) for variable "salida", which holds its previous value in one or more paths through the always construct File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v Line: 8
Info (10041): Inferred latch for "salida[0]" at controlAlu.v(9) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v Line: 9
Info (10041): Inferred latch for "salida[1]" at controlAlu.v(9) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v Line: 9
Info (10041): Inferred latch for "salida[2]" at controlAlu.v(9) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v Line: 9
Info (10041): Inferred latch for "salida[3]" at controlAlu.v(9) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v Line: 9
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu1" File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 103
Warning (10230): Verilog HDL assignment warning at alu.v(8): truncated value with size 32 to match size of target (1) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 8
Warning (10230): Verilog HDL assignment warning at alu.v(9): truncated value with size 32 to match size of target (1) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 9
Warning (10270): Verilog HDL Case Statement warning at alu.v(12): incomplete case statement has no default case item File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Warning (10240): Verilog HDL Always Construct warning at alu.v(12): inferring latch(es) for variable "salida", which holds its previous value in one or more paths through the always construct File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[0]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[1]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[2]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[3]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[4]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[5]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[6]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[7]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[8]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[9]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[10]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[11]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[12]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[13]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[14]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[15]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[16]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[17]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[18]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[19]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[20]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[21]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[22]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[23]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[24]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[25]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[26]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[27]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[28]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[29]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[30]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Info (10041): Inferred latch for "salida[31]" at alu.v(12) File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v Line: 12
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_alucont[5]" is missing source, defaulting to GND File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 66
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_alucont[5]" is missing source, defaulting to GND File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 66
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_alucont[5]" is missing source, defaulting to GND File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 66
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_alucont[5]" is missing source, defaulting to GND File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 66
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_alucont[5]" is missing source, defaulting to GND File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 66
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data_alucont[5]" is missing source, defaulting to GND File: C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v Line: 66
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Sat May 09 20:20:48 2020
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:38


