
Homework_4_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043fc  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000bd80  080045c8  080045c8  000055c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010348  08010348  0001205c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010348  08010348  00011348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010350  08010350  0001205c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010350  08010350  00011350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010354  08010354  00011354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08010358  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  2000005c  080103b4  0001205c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000021c  080103b4  0001221c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001205c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008142  00000000  00000000  0001208c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000154c  00000000  00000000  0001a1ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006b8  00000000  00000000  0001b720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000525  00000000  00000000  0001bdd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020c85  00000000  00000000  0001c2fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008eaf  00000000  00000000  0003cf82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c849f  00000000  00000000  00045e31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e2d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020d0  00000000  00000000  0010e314  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  001103e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000005c 	.word	0x2000005c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080045ac 	.word	0x080045ac

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000060 	.word	0x20000060
 8000204:	080045ac 	.word	0x080045ac

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2f>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ae8:	bf24      	itt	cs
 8000aea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000af2:	d90d      	bls.n	8000b10 <__aeabi_d2f+0x30>
 8000af4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000af8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000afc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b00:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b08:	bf08      	it	eq
 8000b0a:	f020 0001 	biceq.w	r0, r0, #1
 8000b0e:	4770      	bx	lr
 8000b10:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b14:	d121      	bne.n	8000b5a <__aeabi_d2f+0x7a>
 8000b16:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b1a:	bfbc      	itt	lt
 8000b1c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b20:	4770      	bxlt	lr
 8000b22:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b2a:	f1c2 0218 	rsb	r2, r2, #24
 8000b2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b36:	fa20 f002 	lsr.w	r0, r0, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	f040 0001 	orrne.w	r0, r0, #1
 8000b40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b4c:	ea40 000c 	orr.w	r0, r0, ip
 8000b50:	fa23 f302 	lsr.w	r3, r3, r2
 8000b54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b58:	e7cc      	b.n	8000af4 <__aeabi_d2f+0x14>
 8000b5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5e:	d107      	bne.n	8000b70 <__aeabi_d2f+0x90>
 8000b60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b64:	bf1e      	ittt	ne
 8000b66:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b6a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b6e:	4770      	bxne	lr
 8000b70:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b74:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b78:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop

08000b80 <__aeabi_uldivmod>:
 8000b80:	b953      	cbnz	r3, 8000b98 <__aeabi_uldivmod+0x18>
 8000b82:	b94a      	cbnz	r2, 8000b98 <__aeabi_uldivmod+0x18>
 8000b84:	2900      	cmp	r1, #0
 8000b86:	bf08      	it	eq
 8000b88:	2800      	cmpeq	r0, #0
 8000b8a:	bf1c      	itt	ne
 8000b8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b90:	f04f 30ff 	movne.w	r0, #4294967295
 8000b94:	f000 b988 	b.w	8000ea8 <__aeabi_idiv0>
 8000b98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba0:	f000 f806 	bl	8000bb0 <__udivmoddi4>
 8000ba4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bac:	b004      	add	sp, #16
 8000bae:	4770      	bx	lr

08000bb0 <__udivmoddi4>:
 8000bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb4:	9d08      	ldr	r5, [sp, #32]
 8000bb6:	468e      	mov	lr, r1
 8000bb8:	4604      	mov	r4, r0
 8000bba:	4688      	mov	r8, r1
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d14a      	bne.n	8000c56 <__udivmoddi4+0xa6>
 8000bc0:	428a      	cmp	r2, r1
 8000bc2:	4617      	mov	r7, r2
 8000bc4:	d962      	bls.n	8000c8c <__udivmoddi4+0xdc>
 8000bc6:	fab2 f682 	clz	r6, r2
 8000bca:	b14e      	cbz	r6, 8000be0 <__udivmoddi4+0x30>
 8000bcc:	f1c6 0320 	rsb	r3, r6, #32
 8000bd0:	fa01 f806 	lsl.w	r8, r1, r6
 8000bd4:	fa20 f303 	lsr.w	r3, r0, r3
 8000bd8:	40b7      	lsls	r7, r6
 8000bda:	ea43 0808 	orr.w	r8, r3, r8
 8000bde:	40b4      	lsls	r4, r6
 8000be0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000be4:	fa1f fc87 	uxth.w	ip, r7
 8000be8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bec:	0c23      	lsrs	r3, r4, #16
 8000bee:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bf2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bf6:	fb01 f20c 	mul.w	r2, r1, ip
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d909      	bls.n	8000c12 <__udivmoddi4+0x62>
 8000bfe:	18fb      	adds	r3, r7, r3
 8000c00:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c04:	f080 80ea 	bcs.w	8000ddc <__udivmoddi4+0x22c>
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	f240 80e7 	bls.w	8000ddc <__udivmoddi4+0x22c>
 8000c0e:	3902      	subs	r1, #2
 8000c10:	443b      	add	r3, r7
 8000c12:	1a9a      	subs	r2, r3, r2
 8000c14:	b2a3      	uxth	r3, r4
 8000c16:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c1a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c22:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c26:	459c      	cmp	ip, r3
 8000c28:	d909      	bls.n	8000c3e <__udivmoddi4+0x8e>
 8000c2a:	18fb      	adds	r3, r7, r3
 8000c2c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c30:	f080 80d6 	bcs.w	8000de0 <__udivmoddi4+0x230>
 8000c34:	459c      	cmp	ip, r3
 8000c36:	f240 80d3 	bls.w	8000de0 <__udivmoddi4+0x230>
 8000c3a:	443b      	add	r3, r7
 8000c3c:	3802      	subs	r0, #2
 8000c3e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c42:	eba3 030c 	sub.w	r3, r3, ip
 8000c46:	2100      	movs	r1, #0
 8000c48:	b11d      	cbz	r5, 8000c52 <__udivmoddi4+0xa2>
 8000c4a:	40f3      	lsrs	r3, r6
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	428b      	cmp	r3, r1
 8000c58:	d905      	bls.n	8000c66 <__udivmoddi4+0xb6>
 8000c5a:	b10d      	cbz	r5, 8000c60 <__udivmoddi4+0xb0>
 8000c5c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c60:	2100      	movs	r1, #0
 8000c62:	4608      	mov	r0, r1
 8000c64:	e7f5      	b.n	8000c52 <__udivmoddi4+0xa2>
 8000c66:	fab3 f183 	clz	r1, r3
 8000c6a:	2900      	cmp	r1, #0
 8000c6c:	d146      	bne.n	8000cfc <__udivmoddi4+0x14c>
 8000c6e:	4573      	cmp	r3, lr
 8000c70:	d302      	bcc.n	8000c78 <__udivmoddi4+0xc8>
 8000c72:	4282      	cmp	r2, r0
 8000c74:	f200 8105 	bhi.w	8000e82 <__udivmoddi4+0x2d2>
 8000c78:	1a84      	subs	r4, r0, r2
 8000c7a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c7e:	2001      	movs	r0, #1
 8000c80:	4690      	mov	r8, r2
 8000c82:	2d00      	cmp	r5, #0
 8000c84:	d0e5      	beq.n	8000c52 <__udivmoddi4+0xa2>
 8000c86:	e9c5 4800 	strd	r4, r8, [r5]
 8000c8a:	e7e2      	b.n	8000c52 <__udivmoddi4+0xa2>
 8000c8c:	2a00      	cmp	r2, #0
 8000c8e:	f000 8090 	beq.w	8000db2 <__udivmoddi4+0x202>
 8000c92:	fab2 f682 	clz	r6, r2
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	f040 80a4 	bne.w	8000de4 <__udivmoddi4+0x234>
 8000c9c:	1a8a      	subs	r2, r1, r2
 8000c9e:	0c03      	lsrs	r3, r0, #16
 8000ca0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca4:	b280      	uxth	r0, r0
 8000ca6:	b2bc      	uxth	r4, r7
 8000ca8:	2101      	movs	r1, #1
 8000caa:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cae:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cb6:	fb04 f20c 	mul.w	r2, r4, ip
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	d907      	bls.n	8000cce <__udivmoddi4+0x11e>
 8000cbe:	18fb      	adds	r3, r7, r3
 8000cc0:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cc4:	d202      	bcs.n	8000ccc <__udivmoddi4+0x11c>
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	f200 80e0 	bhi.w	8000e8c <__udivmoddi4+0x2dc>
 8000ccc:	46c4      	mov	ip, r8
 8000cce:	1a9b      	subs	r3, r3, r2
 8000cd0:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cd4:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cd8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cdc:	fb02 f404 	mul.w	r4, r2, r4
 8000ce0:	429c      	cmp	r4, r3
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x144>
 8000ce4:	18fb      	adds	r3, r7, r3
 8000ce6:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x142>
 8000cec:	429c      	cmp	r4, r3
 8000cee:	f200 80ca 	bhi.w	8000e86 <__udivmoddi4+0x2d6>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	1b1b      	subs	r3, r3, r4
 8000cf6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cfa:	e7a5      	b.n	8000c48 <__udivmoddi4+0x98>
 8000cfc:	f1c1 0620 	rsb	r6, r1, #32
 8000d00:	408b      	lsls	r3, r1
 8000d02:	fa22 f706 	lsr.w	r7, r2, r6
 8000d06:	431f      	orrs	r7, r3
 8000d08:	fa0e f401 	lsl.w	r4, lr, r1
 8000d0c:	fa20 f306 	lsr.w	r3, r0, r6
 8000d10:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d14:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d18:	4323      	orrs	r3, r4
 8000d1a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d1e:	fa1f fc87 	uxth.w	ip, r7
 8000d22:	fbbe f0f9 	udiv	r0, lr, r9
 8000d26:	0c1c      	lsrs	r4, r3, #16
 8000d28:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d2c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d30:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d34:	45a6      	cmp	lr, r4
 8000d36:	fa02 f201 	lsl.w	r2, r2, r1
 8000d3a:	d909      	bls.n	8000d50 <__udivmoddi4+0x1a0>
 8000d3c:	193c      	adds	r4, r7, r4
 8000d3e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d42:	f080 809c 	bcs.w	8000e7e <__udivmoddi4+0x2ce>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f240 8099 	bls.w	8000e7e <__udivmoddi4+0x2ce>
 8000d4c:	3802      	subs	r0, #2
 8000d4e:	443c      	add	r4, r7
 8000d50:	eba4 040e 	sub.w	r4, r4, lr
 8000d54:	fa1f fe83 	uxth.w	lr, r3
 8000d58:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d5c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d60:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d64:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d68:	45a4      	cmp	ip, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x1ce>
 8000d6c:	193c      	adds	r4, r7, r4
 8000d6e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d72:	f080 8082 	bcs.w	8000e7a <__udivmoddi4+0x2ca>
 8000d76:	45a4      	cmp	ip, r4
 8000d78:	d97f      	bls.n	8000e7a <__udivmoddi4+0x2ca>
 8000d7a:	3b02      	subs	r3, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d82:	eba4 040c 	sub.w	r4, r4, ip
 8000d86:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d8a:	4564      	cmp	r4, ip
 8000d8c:	4673      	mov	r3, lr
 8000d8e:	46e1      	mov	r9, ip
 8000d90:	d362      	bcc.n	8000e58 <__udivmoddi4+0x2a8>
 8000d92:	d05f      	beq.n	8000e54 <__udivmoddi4+0x2a4>
 8000d94:	b15d      	cbz	r5, 8000dae <__udivmoddi4+0x1fe>
 8000d96:	ebb8 0203 	subs.w	r2, r8, r3
 8000d9a:	eb64 0409 	sbc.w	r4, r4, r9
 8000d9e:	fa04 f606 	lsl.w	r6, r4, r6
 8000da2:	fa22 f301 	lsr.w	r3, r2, r1
 8000da6:	431e      	orrs	r6, r3
 8000da8:	40cc      	lsrs	r4, r1
 8000daa:	e9c5 6400 	strd	r6, r4, [r5]
 8000dae:	2100      	movs	r1, #0
 8000db0:	e74f      	b.n	8000c52 <__udivmoddi4+0xa2>
 8000db2:	fbb1 fcf2 	udiv	ip, r1, r2
 8000db6:	0c01      	lsrs	r1, r0, #16
 8000db8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dc2:	463b      	mov	r3, r7
 8000dc4:	4638      	mov	r0, r7
 8000dc6:	463c      	mov	r4, r7
 8000dc8:	46b8      	mov	r8, r7
 8000dca:	46be      	mov	lr, r7
 8000dcc:	2620      	movs	r6, #32
 8000dce:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dd2:	eba2 0208 	sub.w	r2, r2, r8
 8000dd6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dda:	e766      	b.n	8000caa <__udivmoddi4+0xfa>
 8000ddc:	4601      	mov	r1, r0
 8000dde:	e718      	b.n	8000c12 <__udivmoddi4+0x62>
 8000de0:	4610      	mov	r0, r2
 8000de2:	e72c      	b.n	8000c3e <__udivmoddi4+0x8e>
 8000de4:	f1c6 0220 	rsb	r2, r6, #32
 8000de8:	fa2e f302 	lsr.w	r3, lr, r2
 8000dec:	40b7      	lsls	r7, r6
 8000dee:	40b1      	lsls	r1, r6
 8000df0:	fa20 f202 	lsr.w	r2, r0, r2
 8000df4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dfe:	b2bc      	uxth	r4, r7
 8000e00:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e04:	0c11      	lsrs	r1, r2, #16
 8000e06:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e0a:	fb08 f904 	mul.w	r9, r8, r4
 8000e0e:	40b0      	lsls	r0, r6
 8000e10:	4589      	cmp	r9, r1
 8000e12:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e16:	b280      	uxth	r0, r0
 8000e18:	d93e      	bls.n	8000e98 <__udivmoddi4+0x2e8>
 8000e1a:	1879      	adds	r1, r7, r1
 8000e1c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e20:	d201      	bcs.n	8000e26 <__udivmoddi4+0x276>
 8000e22:	4589      	cmp	r9, r1
 8000e24:	d81f      	bhi.n	8000e66 <__udivmoddi4+0x2b6>
 8000e26:	eba1 0109 	sub.w	r1, r1, r9
 8000e2a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e2e:	fb09 f804 	mul.w	r8, r9, r4
 8000e32:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e36:	b292      	uxth	r2, r2
 8000e38:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e3c:	4542      	cmp	r2, r8
 8000e3e:	d229      	bcs.n	8000e94 <__udivmoddi4+0x2e4>
 8000e40:	18ba      	adds	r2, r7, r2
 8000e42:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e46:	d2c4      	bcs.n	8000dd2 <__udivmoddi4+0x222>
 8000e48:	4542      	cmp	r2, r8
 8000e4a:	d2c2      	bcs.n	8000dd2 <__udivmoddi4+0x222>
 8000e4c:	f1a9 0102 	sub.w	r1, r9, #2
 8000e50:	443a      	add	r2, r7
 8000e52:	e7be      	b.n	8000dd2 <__udivmoddi4+0x222>
 8000e54:	45f0      	cmp	r8, lr
 8000e56:	d29d      	bcs.n	8000d94 <__udivmoddi4+0x1e4>
 8000e58:	ebbe 0302 	subs.w	r3, lr, r2
 8000e5c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e60:	3801      	subs	r0, #1
 8000e62:	46e1      	mov	r9, ip
 8000e64:	e796      	b.n	8000d94 <__udivmoddi4+0x1e4>
 8000e66:	eba7 0909 	sub.w	r9, r7, r9
 8000e6a:	4449      	add	r1, r9
 8000e6c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e70:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e74:	fb09 f804 	mul.w	r8, r9, r4
 8000e78:	e7db      	b.n	8000e32 <__udivmoddi4+0x282>
 8000e7a:	4673      	mov	r3, lr
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1ce>
 8000e7e:	4650      	mov	r0, sl
 8000e80:	e766      	b.n	8000d50 <__udivmoddi4+0x1a0>
 8000e82:	4608      	mov	r0, r1
 8000e84:	e6fd      	b.n	8000c82 <__udivmoddi4+0xd2>
 8000e86:	443b      	add	r3, r7
 8000e88:	3a02      	subs	r2, #2
 8000e8a:	e733      	b.n	8000cf4 <__udivmoddi4+0x144>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	443b      	add	r3, r7
 8000e92:	e71c      	b.n	8000cce <__udivmoddi4+0x11e>
 8000e94:	4649      	mov	r1, r9
 8000e96:	e79c      	b.n	8000dd2 <__udivmoddi4+0x222>
 8000e98:	eba1 0109 	sub.w	r1, r1, r9
 8000e9c:	46c4      	mov	ip, r8
 8000e9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea2:	fb09 f804 	mul.w	r8, r9, r4
 8000ea6:	e7c4      	b.n	8000e32 <__udivmoddi4+0x282>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <relu>:
#include <math.h>
#include <string.h> // memset icin
#include "model_data_q2.h"
/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
float relu(float x) {
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	ed87 0a01 	vstr	s0, [r7, #4]
    return (x > 0.0f) ? x : 0.0f;
 8000eb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ec2:	dd01      	ble.n	8000ec8 <relu+0x1c>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	e001      	b.n	8000ecc <relu+0x20>
 8000ec8:	f04f 0300 	mov.w	r3, #0
 8000ecc:	ee07 3a90 	vmov	s15, r3
}
 8000ed0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
	...

08000ee0 <calculate_hu_moments>:

// Hu Moment Hesaplama (Ayni fonksiyonu buraya da koyun)
void calculate_hu_moments(const uint8_t img[28][28], float hu[7]) {
 8000ee0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000ee4:	b0c6      	sub	sp, #280	@ 0x118
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000eec:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000ef0:	6018      	str	r0, [r3, #0]
 8000ef2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000ef6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000efa:	6019      	str	r1, [r3, #0]
    // 1. Raw Moments (m_pq)
    double m00 = 0, m10 = 0, m01 = 0;
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	f04f 0300 	mov.w	r3, #0
 8000f04:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
 8000f08:	f04f 0200 	mov.w	r2, #0
 8000f0c:	f04f 0300 	mov.w	r3, #0
 8000f10:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
 8000f14:	f04f 0200 	mov.w	r2, #0
 8000f18:	f04f 0300 	mov.w	r3, #0
 8000f1c:	e9c7 2340 	strd	r2, r3, [r7, #256]	@ 0x100

    for (int y = 0; y < 28; y++) {
 8000f20:	2300      	movs	r3, #0
 8000f22:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000f26:	e064      	b.n	8000ff2 <calculate_hu_moments+0x112>
        for (int x = 0; x < 28; x++) {
 8000f28:	2300      	movs	r3, #0
 8000f2a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000f2e:	e057      	b.n	8000fe0 <calculate_hu_moments+0x100>
            double val = (img[y][x] > 0) ? 1.0 : 0.0;
 8000f30:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8000f34:	4613      	mov	r3, r2
 8000f36:	00db      	lsls	r3, r3, #3
 8000f38:	1a9b      	subs	r3, r3, r2
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f42:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	441a      	add	r2, r3
 8000f4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000f4e:	4413      	add	r3, r2
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d003      	beq.n	8000f5e <calculate_hu_moments+0x7e>
 8000f56:	f04f 0200 	mov.w	r2, #0
 8000f5a:	4b69      	ldr	r3, [pc, #420]	@ (8001100 <calculate_hu_moments+0x220>)
 8000f5c:	e003      	b.n	8000f66 <calculate_hu_moments+0x86>
 8000f5e:	f04f 0200 	mov.w	r2, #0
 8000f62:	f04f 0300 	mov.w	r3, #0
 8000f66:	f107 0108 	add.w	r1, r7, #8
 8000f6a:	e9c1 2300 	strd	r2, r3, [r1]
            m00 += val;
 8000f6e:	f107 0308 	add.w	r3, r7, #8
 8000f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f76:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8000f7a:	f7ff f94b 	bl	8000214 <__adddf3>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	460b      	mov	r3, r1
 8000f82:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
            m10 += x * val;
 8000f86:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8000f8a:	f7ff fa8f 	bl	80004ac <__aeabi_i2d>
 8000f8e:	f107 0308 	add.w	r3, r7, #8
 8000f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f96:	f7ff faf3 	bl	8000580 <__aeabi_dmul>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 8000fa2:	f7ff f937 	bl	8000214 <__adddf3>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	460b      	mov	r3, r1
 8000faa:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
            m01 += y * val;
 8000fae:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 8000fb2:	f7ff fa7b 	bl	80004ac <__aeabi_i2d>
 8000fb6:	f107 0308 	add.w	r3, r7, #8
 8000fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fbe:	f7ff fadf 	bl	8000580 <__aeabi_dmul>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
 8000fca:	f7ff f923 	bl	8000214 <__adddf3>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	e9c7 2340 	strd	r2, r3, [r7, #256]	@ 0x100
        for (int x = 0; x < 28; x++) {
 8000fd6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000fda:	3301      	adds	r3, #1
 8000fdc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000fe0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000fe4:	2b1b      	cmp	r3, #27
 8000fe6:	dda3      	ble.n	8000f30 <calculate_hu_moments+0x50>
    for (int y = 0; y < 28; y++) {
 8000fe8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000fec:	3301      	adds	r3, #1
 8000fee:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000ff2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000ff6:	2b1b      	cmp	r3, #27
 8000ff8:	dd96      	ble.n	8000f28 <calculate_hu_moments+0x48>
        }
    }

    // Eger resim bombossa hata vermesin diye cikis
    if (m00 == 0) {
 8000ffa:	f04f 0200 	mov.w	r2, #0
 8000ffe:	f04f 0300 	mov.w	r3, #0
 8001002:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001006:	f7ff fd23 	bl	8000a50 <__aeabi_dcmpeq>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d01a      	beq.n	8001046 <calculate_hu_moments+0x166>
        for(int i=0; i<7; i++) hu[i] = 0.0f;
 8001010:	2300      	movs	r3, #0
 8001012:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001016:	e010      	b.n	800103a <calculate_hu_moments+0x15a>
 8001018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001022:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8001026:	6812      	ldr	r2, [r2, #0]
 8001028:	4413      	add	r3, r2
 800102a:	f04f 0200 	mov.w	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001034:	3301      	adds	r3, #1
 8001036:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800103a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800103e:	2b06      	cmp	r3, #6
 8001040:	ddea      	ble.n	8001018 <calculate_hu_moments+0x138>
        return;
 8001042:	f000 bc02 	b.w	800184a <calculate_hu_moments+0x96a>
    }

    // 2. Agirlik Merkezi (Centroid)
    double cx = m10 / m00;
 8001046:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800104a:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 800104e:	f7ff fbc1 	bl	80007d4 <__aeabi_ddiv>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
    double cy = m01 / m00;
 800105a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800105e:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
 8001062:	f7ff fbb7 	bl	80007d4 <__aeabi_ddiv>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

    // 3. Central Moments (mu_pq)
    double mu20 = 0, mu11 = 0, mu02 = 0;
 800106e:	f04f 0200 	mov.w	r2, #0
 8001072:	f04f 0300 	mov.w	r3, #0
 8001076:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8
 800107a:	f04f 0200 	mov.w	r2, #0
 800107e:	f04f 0300 	mov.w	r3, #0
 8001082:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0
 8001086:	f04f 0200 	mov.w	r2, #0
 800108a:	f04f 0300 	mov.w	r3, #0
 800108e:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
    double mu30 = 0, mu21 = 0, mu12 = 0, mu03 = 0;
 8001092:	f04f 0200 	mov.w	r2, #0
 8001096:	f04f 0300 	mov.w	r3, #0
 800109a:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
 800109e:	f04f 0200 	mov.w	r2, #0
 80010a2:	f04f 0300 	mov.w	r3, #0
 80010a6:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	f04f 0300 	mov.w	r3, #0
 80010b2:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
 80010b6:	f04f 0200 	mov.w	r2, #0
 80010ba:	f04f 0300 	mov.w	r3, #0
 80010be:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8

    for (int y = 0; y < 28; y++) {
 80010c2:	2300      	movs	r3, #0
 80010c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80010c8:	e138      	b.n	800133c <calculate_hu_moments+0x45c>
        for (int x = 0; x < 28; x++) {
 80010ca:	2300      	movs	r3, #0
 80010cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80010d0:	e12a      	b.n	8001328 <calculate_hu_moments+0x448>
            double val = (img[y][x] > 0) ? 1.0 : 0.0;
 80010d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80010d6:	4613      	mov	r3, r2
 80010d8:	00db      	lsls	r3, r3, #3
 80010da:	1a9b      	subs	r3, r3, r2
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	461a      	mov	r2, r3
 80010e0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010e4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	441a      	add	r2, r3
 80010ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80010f0:	4413      	add	r3, r2
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d005      	beq.n	8001104 <calculate_hu_moments+0x224>
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	4b00      	ldr	r3, [pc, #0]	@ (8001100 <calculate_hu_moments+0x220>)
 80010fe:	e005      	b.n	800110c <calculate_hu_moments+0x22c>
 8001100:	3ff00000 	.word	0x3ff00000
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	f04f 0300 	mov.w	r3, #0
 800110c:	e9c7 2308 	strd	r2, r3, [r7, #32]
            double dx = x - cx;
 8001110:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8001114:	f7ff f9ca 	bl	80004ac <__aeabi_i2d>
 8001118:	f107 0318 	add.w	r3, r7, #24
 800111c:	461c      	mov	r4, r3
 800111e:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8001122:	f7ff f875 	bl	8000210 <__aeabi_dsub>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	e9c4 2300 	strd	r2, r3, [r4]
            double dy = y - cy;
 800112e:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8001132:	f7ff f9bb 	bl	80004ac <__aeabi_i2d>
 8001136:	f107 0318 	add.w	r3, r7, #24
 800113a:	461c      	mov	r4, r3
 800113c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001140:	f7ff f866 	bl	8000210 <__aeabi_dsub>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	e944 2302 	strd	r2, r3, [r4, #-8]

            mu20 += dx * dx * val;
 800114c:	f107 0318 	add.w	r3, r7, #24
 8001150:	4619      	mov	r1, r3
 8001152:	e9d1 2300 	ldrd	r2, r3, [r1]
 8001156:	e9d1 0100 	ldrd	r0, r1, [r1]
 800115a:	f7ff fa11 	bl	8000580 <__aeabi_dmul>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4610      	mov	r0, r2
 8001164:	4619      	mov	r1, r3
 8001166:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800116a:	f7ff fa09 	bl	8000580 <__aeabi_dmul>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
 8001176:	f7ff f84d 	bl	8000214 <__adddf3>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8
            mu11 += dx * dy * val;
 8001182:	f107 0318 	add.w	r3, r7, #24
 8001186:	4619      	mov	r1, r3
 8001188:	f107 0318 	add.w	r3, r7, #24
 800118c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001190:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001194:	f7ff f9f4 	bl	8000580 <__aeabi_dmul>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4610      	mov	r0, r2
 800119e:	4619      	mov	r1, r3
 80011a0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80011a4:	f7ff f9ec 	bl	8000580 <__aeabi_dmul>
 80011a8:	4602      	mov	r2, r0
 80011aa:	460b      	mov	r3, r1
 80011ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80011b0:	f7ff f830 	bl	8000214 <__adddf3>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0
            mu02 += dy * dy * val;
 80011bc:	f107 0318 	add.w	r3, r7, #24
 80011c0:	4619      	mov	r1, r3
 80011c2:	e951 2302 	ldrd	r2, r3, [r1, #-8]
 80011c6:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 80011ca:	f7ff f9d9 	bl	8000580 <__aeabi_dmul>
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	4610      	mov	r0, r2
 80011d4:	4619      	mov	r1, r3
 80011d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80011da:	f7ff f9d1 	bl	8000580 <__aeabi_dmul>
 80011de:	4602      	mov	r2, r0
 80011e0:	460b      	mov	r3, r1
 80011e2:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
 80011e6:	f7ff f815 	bl	8000214 <__adddf3>
 80011ea:	4602      	mov	r2, r0
 80011ec:	460b      	mov	r3, r1
 80011ee:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
            mu30 += dx * dx * dx * val;
 80011f2:	f107 0318 	add.w	r3, r7, #24
 80011f6:	4619      	mov	r1, r3
 80011f8:	e9d1 2300 	ldrd	r2, r3, [r1]
 80011fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001200:	f7ff f9be 	bl	8000580 <__aeabi_dmul>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4610      	mov	r0, r2
 800120a:	4619      	mov	r1, r3
 800120c:	f107 0318 	add.w	r3, r7, #24
 8001210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001214:	f7ff f9b4 	bl	8000580 <__aeabi_dmul>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4610      	mov	r0, r2
 800121e:	4619      	mov	r1, r3
 8001220:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001224:	f7ff f9ac 	bl	8000580 <__aeabi_dmul>
 8001228:	4602      	mov	r2, r0
 800122a:	460b      	mov	r3, r1
 800122c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8001230:	f7fe fff0 	bl	8000214 <__adddf3>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
            mu21 += dx * dx * dy * val;
 800123c:	f107 0318 	add.w	r3, r7, #24
 8001240:	4619      	mov	r1, r3
 8001242:	e9d1 2300 	ldrd	r2, r3, [r1]
 8001246:	e9d1 0100 	ldrd	r0, r1, [r1]
 800124a:	f7ff f999 	bl	8000580 <__aeabi_dmul>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4610      	mov	r0, r2
 8001254:	4619      	mov	r1, r3
 8001256:	f107 0318 	add.w	r3, r7, #24
 800125a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800125e:	f7ff f98f 	bl	8000580 <__aeabi_dmul>
 8001262:	4602      	mov	r2, r0
 8001264:	460b      	mov	r3, r1
 8001266:	4610      	mov	r0, r2
 8001268:	4619      	mov	r1, r3
 800126a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800126e:	f7ff f987 	bl	8000580 <__aeabi_dmul>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800127a:	f7fe ffcb 	bl	8000214 <__adddf3>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
            mu12 += dx * dy * dy * val;
 8001286:	f107 0318 	add.w	r3, r7, #24
 800128a:	4619      	mov	r1, r3
 800128c:	f107 0318 	add.w	r3, r7, #24
 8001290:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001294:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001298:	f7ff f972 	bl	8000580 <__aeabi_dmul>
 800129c:	4602      	mov	r2, r0
 800129e:	460b      	mov	r3, r1
 80012a0:	4610      	mov	r0, r2
 80012a2:	4619      	mov	r1, r3
 80012a4:	f107 0318 	add.w	r3, r7, #24
 80012a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80012ac:	f7ff f968 	bl	8000580 <__aeabi_dmul>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	4610      	mov	r0, r2
 80012b6:	4619      	mov	r1, r3
 80012b8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80012bc:	f7ff f960 	bl	8000580 <__aeabi_dmul>
 80012c0:	4602      	mov	r2, r0
 80012c2:	460b      	mov	r3, r1
 80012c4:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 80012c8:	f7fe ffa4 	bl	8000214 <__adddf3>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
            mu03 += dy * dy * dy * val;
 80012d4:	f107 0318 	add.w	r3, r7, #24
 80012d8:	4619      	mov	r1, r3
 80012da:	e951 2302 	ldrd	r2, r3, [r1, #-8]
 80012de:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 80012e2:	f7ff f94d 	bl	8000580 <__aeabi_dmul>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4610      	mov	r0, r2
 80012ec:	4619      	mov	r1, r3
 80012ee:	f107 0318 	add.w	r3, r7, #24
 80012f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80012f6:	f7ff f943 	bl	8000580 <__aeabi_dmul>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	4610      	mov	r0, r2
 8001300:	4619      	mov	r1, r3
 8001302:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001306:	f7ff f93b 	bl	8000580 <__aeabi_dmul>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001312:	f7fe ff7f 	bl	8000214 <__adddf3>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8
        for (int x = 0; x < 28; x++) {
 800131e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001322:	3301      	adds	r3, #1
 8001324:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001328:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800132c:	2b1b      	cmp	r3, #27
 800132e:	f77f aed0 	ble.w	80010d2 <calculate_hu_moments+0x1f2>
    for (int y = 0; y < 28; y++) {
 8001332:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001336:	3301      	adds	r3, #1
 8001338:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800133c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001340:	2b1b      	cmp	r3, #27
 8001342:	f77f aec2 	ble.w	80010ca <calculate_hu_moments+0x1ea>
        }
    }

    // 4. Normalized Central Moments (nu_pq)
    // Scale invariant olmasi icin
    double inv_m00_2 = 1.0 / (pow(m00, 2));
 8001346:	ed9f 1bb6 	vldr	d1, [pc, #728]	@ 8001620 <calculate_hu_moments+0x740>
 800134a:	ed97 0b44 	vldr	d0, [r7, #272]	@ 0x110
 800134e:	f002 f9cd 	bl	80036ec <pow>
 8001352:	ec53 2b10 	vmov	r2, r3, d0
 8001356:	f04f 0000 	mov.w	r0, #0
 800135a:	49b5      	ldr	r1, [pc, #724]	@ (8001630 <calculate_hu_moments+0x750>)
 800135c:	f7ff fa3a 	bl	80007d4 <__aeabi_ddiv>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
    double inv_m00_2_5 = 1.0 / (pow(m00, 2.5));
 8001368:	ed9f 1baf 	vldr	d1, [pc, #700]	@ 8001628 <calculate_hu_moments+0x748>
 800136c:	ed97 0b44 	vldr	d0, [r7, #272]	@ 0x110
 8001370:	f002 f9bc 	bl	80036ec <pow>
 8001374:	ec53 2b10 	vmov	r2, r3, d0
 8001378:	f04f 0000 	mov.w	r0, #0
 800137c:	49ac      	ldr	r1, [pc, #688]	@ (8001630 <calculate_hu_moments+0x750>)
 800137e:	f7ff fa29 	bl	80007d4 <__aeabi_ddiv>
 8001382:	4602      	mov	r2, r0
 8001384:	460b      	mov	r3, r1
 8001386:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90

    double nu20 = mu20 * inv_m00_2;
 800138a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800138e:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
 8001392:	f7ff f8f5 	bl	8000580 <__aeabi_dmul>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
    double nu11 = mu11 * inv_m00_2;
 800139e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80013a2:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80013a6:	f7ff f8eb 	bl	8000580 <__aeabi_dmul>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
    double nu02 = mu02 * inv_m00_2;
 80013b2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80013b6:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
 80013ba:	f7ff f8e1 	bl	8000580 <__aeabi_dmul>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
    double nu30 = mu30 * inv_m00_2_5;
 80013c6:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 80013ca:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 80013ce:	f7ff f8d7 	bl	8000580 <__aeabi_dmul>
 80013d2:	4602      	mov	r2, r0
 80013d4:	460b      	mov	r3, r1
 80013d6:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
    double nu21 = mu21 * inv_m00_2_5;
 80013da:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 80013de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80013e2:	f7ff f8cd 	bl	8000580 <__aeabi_dmul>
 80013e6:	4602      	mov	r2, r0
 80013e8:	460b      	mov	r3, r1
 80013ea:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    double nu12 = mu12 * inv_m00_2_5;
 80013ee:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 80013f2:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 80013f6:	f7ff f8c3 	bl	8000580 <__aeabi_dmul>
 80013fa:	4602      	mov	r2, r0
 80013fc:	460b      	mov	r3, r1
 80013fe:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
    double nu03 = mu03 * inv_m00_2_5;
 8001402:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001406:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800140a:	f7ff f8b9 	bl	8000580 <__aeabi_dmul>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

    // 5. Hu Moments (h1..h7) - ASIL HESAPLAMA BURASI
    double t1 = nu20 + nu02;
 8001416:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800141a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800141e:	f7fe fef9 	bl	8000214 <__adddf3>
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    double t2 = nu20 - nu02;
 800142a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800142e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8001432:	f7fe feed 	bl	8000210 <__aeabi_dsub>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double t3 = nu30 - 3 * nu12;
 800143e:	f04f 0200 	mov.w	r2, #0
 8001442:	4b7c      	ldr	r3, [pc, #496]	@ (8001634 <calculate_hu_moments+0x754>)
 8001444:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8001448:	f7ff f89a 	bl	8000580 <__aeabi_dmul>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001454:	f7fe fedc 	bl	8000210 <__aeabi_dsub>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    double t4 = 3 * nu21 - nu03;
 8001460:	f04f 0200 	mov.w	r2, #0
 8001464:	4b73      	ldr	r3, [pc, #460]	@ (8001634 <calculate_hu_moments+0x754>)
 8001466:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800146a:	f7ff f889 	bl	8000580 <__aeabi_dmul>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	4610      	mov	r0, r2
 8001474:	4619      	mov	r1, r3
 8001476:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800147a:	f7fe fec9 	bl	8000210 <__aeabi_dsub>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double t5 = nu30 + nu12;
 8001486:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800148a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800148e:	f7fe fec1 	bl	8000214 <__adddf3>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    double t6 = nu21 + nu03;
 800149a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800149e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80014a2:	f7fe feb7 	bl	8000214 <__adddf3>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    hu[0] = (float)t1;
 80014ae:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80014b2:	f7ff fb15 	bl	8000ae0 <__aeabi_d2f>
 80014b6:	4602      	mov	r2, r0
 80014b8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80014bc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	601a      	str	r2, [r3, #0]
    hu[1] = (float)(t2 * t2 + 4 * nu11 * nu11);
 80014c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80014c8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80014cc:	f7ff f858 	bl	8000580 <__aeabi_dmul>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	4614      	mov	r4, r2
 80014d6:	461d      	mov	r5, r3
 80014d8:	f04f 0200 	mov.w	r2, #0
 80014dc:	4b56      	ldr	r3, [pc, #344]	@ (8001638 <calculate_hu_moments+0x758>)
 80014de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80014e2:	f7ff f84d 	bl	8000580 <__aeabi_dmul>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80014f2:	f7ff f845 	bl	8000580 <__aeabi_dmul>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4620      	mov	r0, r4
 80014fc:	4629      	mov	r1, r5
 80014fe:	f7fe fe89 	bl	8000214 <__adddf3>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	4610      	mov	r0, r2
 8001508:	4619      	mov	r1, r3
 800150a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800150e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	1d1c      	adds	r4, r3, #4
 8001516:	f7ff fae3 	bl	8000ae0 <__aeabi_d2f>
 800151a:	4603      	mov	r3, r0
 800151c:	6023      	str	r3, [r4, #0]
    hu[2] = (float)(t3 * t3 + t4 * t4);
 800151e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001522:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001526:	f7ff f82b 	bl	8000580 <__aeabi_dmul>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	4614      	mov	r4, r2
 8001530:	461d      	mov	r5, r3
 8001532:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001536:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800153a:	f7ff f821 	bl	8000580 <__aeabi_dmul>
 800153e:	4602      	mov	r2, r0
 8001540:	460b      	mov	r3, r1
 8001542:	4620      	mov	r0, r4
 8001544:	4629      	mov	r1, r5
 8001546:	f7fe fe65 	bl	8000214 <__adddf3>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4610      	mov	r0, r2
 8001550:	4619      	mov	r1, r3
 8001552:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001556:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f103 0408 	add.w	r4, r3, #8
 8001560:	f7ff fabe 	bl	8000ae0 <__aeabi_d2f>
 8001564:	4603      	mov	r3, r0
 8001566:	6023      	str	r3, [r4, #0]
    hu[3] = (float)(t5 * t5 + t6 * t6);
 8001568:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800156c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001570:	f7ff f806 	bl	8000580 <__aeabi_dmul>
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
 8001578:	4614      	mov	r4, r2
 800157a:	461d      	mov	r5, r3
 800157c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001580:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001584:	f7fe fffc 	bl	8000580 <__aeabi_dmul>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	4620      	mov	r0, r4
 800158e:	4629      	mov	r1, r5
 8001590:	f7fe fe40 	bl	8000214 <__adddf3>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4610      	mov	r0, r2
 800159a:	4619      	mov	r1, r3
 800159c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80015a0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f103 040c 	add.w	r4, r3, #12
 80015aa:	f7ff fa99 	bl	8000ae0 <__aeabi_d2f>
 80015ae:	4603      	mov	r3, r0
 80015b0:	6023      	str	r3, [r4, #0]
    hu[4] = (float)(t3 * t5 * (t5 * t5 - 3 * t6 * t6) + t4 * t6 * (3 * t5 * t5 - t6 * t6));
 80015b2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80015b6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80015ba:	f7fe ffe1 	bl	8000580 <__aeabi_dmul>
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	4614      	mov	r4, r2
 80015c4:	461d      	mov	r5, r3
 80015c6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80015ca:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80015ce:	f7fe ffd7 	bl	8000580 <__aeabi_dmul>
 80015d2:	4602      	mov	r2, r0
 80015d4:	460b      	mov	r3, r1
 80015d6:	4690      	mov	r8, r2
 80015d8:	4699      	mov	r9, r3
 80015da:	f04f 0200 	mov.w	r2, #0
 80015de:	4b15      	ldr	r3, [pc, #84]	@ (8001634 <calculate_hu_moments+0x754>)
 80015e0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80015e4:	f7fe ffcc 	bl	8000580 <__aeabi_dmul>
 80015e8:	4602      	mov	r2, r0
 80015ea:	460b      	mov	r3, r1
 80015ec:	4610      	mov	r0, r2
 80015ee:	4619      	mov	r1, r3
 80015f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80015f4:	f7fe ffc4 	bl	8000580 <__aeabi_dmul>
 80015f8:	4602      	mov	r2, r0
 80015fa:	460b      	mov	r3, r1
 80015fc:	4640      	mov	r0, r8
 80015fe:	4649      	mov	r1, r9
 8001600:	f7fe fe06 	bl	8000210 <__aeabi_dsub>
 8001604:	4602      	mov	r2, r0
 8001606:	460b      	mov	r3, r1
 8001608:	4620      	mov	r0, r4
 800160a:	4629      	mov	r1, r5
 800160c:	f7fe ffb8 	bl	8000580 <__aeabi_dmul>
 8001610:	4602      	mov	r2, r0
 8001612:	460b      	mov	r3, r1
 8001614:	4614      	mov	r4, r2
 8001616:	461d      	mov	r5, r3
 8001618:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800161c:	e00e      	b.n	800163c <calculate_hu_moments+0x75c>
 800161e:	bf00      	nop
 8001620:	00000000 	.word	0x00000000
 8001624:	40000000 	.word	0x40000000
 8001628:	00000000 	.word	0x00000000
 800162c:	40040000 	.word	0x40040000
 8001630:	3ff00000 	.word	0x3ff00000
 8001634:	40080000 	.word	0x40080000
 8001638:	40100000 	.word	0x40100000
 800163c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001640:	f7fe ff9e 	bl	8000580 <__aeabi_dmul>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4690      	mov	r8, r2
 800164a:	4699      	mov	r9, r3
 800164c:	f04f 0200 	mov.w	r2, #0
 8001650:	4b80      	ldr	r3, [pc, #512]	@ (8001854 <calculate_hu_moments+0x974>)
 8001652:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001656:	f7fe ff93 	bl	8000580 <__aeabi_dmul>
 800165a:	4602      	mov	r2, r0
 800165c:	460b      	mov	r3, r1
 800165e:	4610      	mov	r0, r2
 8001660:	4619      	mov	r1, r3
 8001662:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001666:	f7fe ff8b 	bl	8000580 <__aeabi_dmul>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4692      	mov	sl, r2
 8001670:	469b      	mov	fp, r3
 8001672:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001676:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800167a:	f7fe ff81 	bl	8000580 <__aeabi_dmul>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	4650      	mov	r0, sl
 8001684:	4659      	mov	r1, fp
 8001686:	f7fe fdc3 	bl	8000210 <__aeabi_dsub>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4640      	mov	r0, r8
 8001690:	4649      	mov	r1, r9
 8001692:	f7fe ff75 	bl	8000580 <__aeabi_dmul>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4620      	mov	r0, r4
 800169c:	4629      	mov	r1, r5
 800169e:	f7fe fdb9 	bl	8000214 <__adddf3>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	4610      	mov	r0, r2
 80016a8:	4619      	mov	r1, r3
 80016aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80016ae:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f103 0410 	add.w	r4, r3, #16
 80016b8:	f7ff fa12 	bl	8000ae0 <__aeabi_d2f>
 80016bc:	4603      	mov	r3, r0
 80016be:	6023      	str	r3, [r4, #0]
    hu[5] = (float)(t2 * (t5 * t5 - t6 * t6) + 4 * nu11 * t5 * t6);
 80016c0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80016c4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80016c8:	f7fe ff5a 	bl	8000580 <__aeabi_dmul>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4614      	mov	r4, r2
 80016d2:	461d      	mov	r5, r3
 80016d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80016d8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80016dc:	f7fe ff50 	bl	8000580 <__aeabi_dmul>
 80016e0:	4602      	mov	r2, r0
 80016e2:	460b      	mov	r3, r1
 80016e4:	4620      	mov	r0, r4
 80016e6:	4629      	mov	r1, r5
 80016e8:	f7fe fd92 	bl	8000210 <__aeabi_dsub>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4610      	mov	r0, r2
 80016f2:	4619      	mov	r1, r3
 80016f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80016f8:	f7fe ff42 	bl	8000580 <__aeabi_dmul>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
 8001700:	4614      	mov	r4, r2
 8001702:	461d      	mov	r5, r3
 8001704:	f04f 0200 	mov.w	r2, #0
 8001708:	4b53      	ldr	r3, [pc, #332]	@ (8001858 <calculate_hu_moments+0x978>)
 800170a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800170e:	f7fe ff37 	bl	8000580 <__aeabi_dmul>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4610      	mov	r0, r2
 8001718:	4619      	mov	r1, r3
 800171a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800171e:	f7fe ff2f 	bl	8000580 <__aeabi_dmul>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4610      	mov	r0, r2
 8001728:	4619      	mov	r1, r3
 800172a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800172e:	f7fe ff27 	bl	8000580 <__aeabi_dmul>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4620      	mov	r0, r4
 8001738:	4629      	mov	r1, r5
 800173a:	f7fe fd6b 	bl	8000214 <__adddf3>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	4610      	mov	r0, r2
 8001744:	4619      	mov	r1, r3
 8001746:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800174a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f103 0414 	add.w	r4, r3, #20
 8001754:	f7ff f9c4 	bl	8000ae0 <__aeabi_d2f>
 8001758:	4603      	mov	r3, r0
 800175a:	6023      	str	r3, [r4, #0]
    hu[6] = (float)(t4 * t5 * (t5 * t5 - 3 * t6 * t6) - t3 * t6 * (3 * t5 * t5 - t6 * t6));
 800175c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001760:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001764:	f7fe ff0c 	bl	8000580 <__aeabi_dmul>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	4614      	mov	r4, r2
 800176e:	461d      	mov	r5, r3
 8001770:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001774:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001778:	f7fe ff02 	bl	8000580 <__aeabi_dmul>
 800177c:	4602      	mov	r2, r0
 800177e:	460b      	mov	r3, r1
 8001780:	4690      	mov	r8, r2
 8001782:	4699      	mov	r9, r3
 8001784:	f04f 0200 	mov.w	r2, #0
 8001788:	4b32      	ldr	r3, [pc, #200]	@ (8001854 <calculate_hu_moments+0x974>)
 800178a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800178e:	f7fe fef7 	bl	8000580 <__aeabi_dmul>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	4610      	mov	r0, r2
 8001798:	4619      	mov	r1, r3
 800179a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800179e:	f7fe feef 	bl	8000580 <__aeabi_dmul>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4640      	mov	r0, r8
 80017a8:	4649      	mov	r1, r9
 80017aa:	f7fe fd31 	bl	8000210 <__aeabi_dsub>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	4620      	mov	r0, r4
 80017b4:	4629      	mov	r1, r5
 80017b6:	f7fe fee3 	bl	8000580 <__aeabi_dmul>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	4614      	mov	r4, r2
 80017c0:	461d      	mov	r5, r3
 80017c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80017c6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80017ca:	f7fe fed9 	bl	8000580 <__aeabi_dmul>
 80017ce:	4602      	mov	r2, r0
 80017d0:	460b      	mov	r3, r1
 80017d2:	4690      	mov	r8, r2
 80017d4:	4699      	mov	r9, r3
 80017d6:	f04f 0200 	mov.w	r2, #0
 80017da:	4b1e      	ldr	r3, [pc, #120]	@ (8001854 <calculate_hu_moments+0x974>)
 80017dc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80017e0:	f7fe fece 	bl	8000580 <__aeabi_dmul>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4610      	mov	r0, r2
 80017ea:	4619      	mov	r1, r3
 80017ec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80017f0:	f7fe fec6 	bl	8000580 <__aeabi_dmul>
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	4692      	mov	sl, r2
 80017fa:	469b      	mov	fp, r3
 80017fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001800:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001804:	f7fe febc 	bl	8000580 <__aeabi_dmul>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	4650      	mov	r0, sl
 800180e:	4659      	mov	r1, fp
 8001810:	f7fe fcfe 	bl	8000210 <__aeabi_dsub>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	4640      	mov	r0, r8
 800181a:	4649      	mov	r1, r9
 800181c:	f7fe feb0 	bl	8000580 <__aeabi_dmul>
 8001820:	4602      	mov	r2, r0
 8001822:	460b      	mov	r3, r1
 8001824:	4620      	mov	r0, r4
 8001826:	4629      	mov	r1, r5
 8001828:	f7fe fcf2 	bl	8000210 <__aeabi_dsub>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4610      	mov	r0, r2
 8001832:	4619      	mov	r1, r3
 8001834:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001838:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f103 0418 	add.w	r4, r3, #24
 8001842:	f7ff f94d 	bl	8000ae0 <__aeabi_d2f>
 8001846:	4603      	mov	r3, r0
 8001848:	6023      	str	r3, [r4, #0]
}
 800184a:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800184e:	46bd      	mov	sp, r7
 8001850:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001854:	40080000 	.word	0x40080000
 8001858:	40100000 	.word	0x40100000

0800185c <predict_digit_mlp>:

// MLP Tahmin Fonksiyonu (Ayni kalabilir)
int predict_digit_mlp(float input_hu[7]) {
 800185c:	b580      	push	{r7, lr}
 800185e:	f5ad 7d60 	sub.w	sp, sp, #896	@ 0x380
 8001862:	af00      	add	r7, sp, #0
 8001864:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8001868:	f5a3 735f 	sub.w	r3, r3, #892	@ 0x37c
 800186c:	6018      	str	r0, [r3, #0]
    // Katman 1
    float hidden1[100];
    for (int i = 0; i < 100; i++) {
 800186e:	2300      	movs	r3, #0
 8001870:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
 8001874:	e052      	b.n	800191c <predict_digit_mlp+0xc0>
        float sum = 0.0f;
 8001876:	f04f 0300 	mov.w	r3, #0
 800187a:	f8c7 3378 	str.w	r3, [r7, #888]	@ 0x378
        for (int j = 0; j < 7; j++) {
 800187e:	2300      	movs	r3, #0
 8001880:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
 8001884:	e024      	b.n	80018d0 <predict_digit_mlp+0x74>
            sum += input_hu[j] * W1[j * 100 + i];
 8001886:	f8d7 3374 	ldr.w	r3, [r7, #884]	@ 0x374
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	f507 7260 	add.w	r2, r7, #896	@ 0x380
 8001890:	f5a2 725f 	sub.w	r2, r2, #892	@ 0x37c
 8001894:	6812      	ldr	r2, [r2, #0]
 8001896:	4413      	add	r3, r2
 8001898:	ed93 7a00 	vldr	s14, [r3]
 800189c:	f8d7 3374 	ldr.w	r3, [r7, #884]	@ 0x374
 80018a0:	2264      	movs	r2, #100	@ 0x64
 80018a2:	fb03 f202 	mul.w	r2, r3, r2
 80018a6:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 80018aa:	4413      	add	r3, r2
 80018ac:	4a95      	ldr	r2, [pc, #596]	@ (8001b04 <predict_digit_mlp+0x2a8>)
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	4413      	add	r3, r2
 80018b2:	edd3 7a00 	vldr	s15, [r3]
 80018b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ba:	ed97 7ade 	vldr	s14, [r7, #888]	@ 0x378
 80018be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018c2:	edc7 7ade 	vstr	s15, [r7, #888]	@ 0x378
        for (int j = 0; j < 7; j++) {
 80018c6:	f8d7 3374 	ldr.w	r3, [r7, #884]	@ 0x374
 80018ca:	3301      	adds	r3, #1
 80018cc:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
 80018d0:	f8d7 3374 	ldr.w	r3, [r7, #884]	@ 0x374
 80018d4:	2b06      	cmp	r3, #6
 80018d6:	ddd6      	ble.n	8001886 <predict_digit_mlp+0x2a>
        }
        sum += B1[i];
 80018d8:	4a8b      	ldr	r2, [pc, #556]	@ (8001b08 <predict_digit_mlp+0x2ac>)
 80018da:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	4413      	add	r3, r2
 80018e2:	edd3 7a00 	vldr	s15, [r3]
 80018e6:	ed97 7ade 	vldr	s14, [r7, #888]	@ 0x378
 80018ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ee:	edc7 7ade 	vstr	s15, [r7, #888]	@ 0x378
        hidden1[i] = relu(sum);
 80018f2:	ed97 0ade 	vldr	s0, [r7, #888]	@ 0x378
 80018f6:	f7ff fad9 	bl	8000eac <relu>
 80018fa:	eef0 7a40 	vmov.f32	s15, s0
 80018fe:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8001902:	f5a3 72e0 	sub.w	r2, r3, #448	@ 0x1c0
 8001906:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	4413      	add	r3, r2
 800190e:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 100; i++) {
 8001912:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8001916:	3301      	adds	r3, #1
 8001918:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
 800191c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8001920:	2b63      	cmp	r3, #99	@ 0x63
 8001922:	dda8      	ble.n	8001876 <predict_digit_mlp+0x1a>
    }

    // Katman 2
    float hidden2[100];
    for (int i = 0; i < 100; i++) {
 8001924:	2300      	movs	r3, #0
 8001926:	f8c7 3370 	str.w	r3, [r7, #880]	@ 0x370
 800192a:	e051      	b.n	80019d0 <predict_digit_mlp+0x174>
        float sum = 0.0f;
 800192c:	f04f 0300 	mov.w	r3, #0
 8001930:	f8c7 336c 	str.w	r3, [r7, #876]	@ 0x36c
        for (int j = 0; j < 100; j++) {
 8001934:	2300      	movs	r3, #0
 8001936:	f8c7 3368 	str.w	r3, [r7, #872]	@ 0x368
 800193a:	e023      	b.n	8001984 <predict_digit_mlp+0x128>
            sum += hidden1[j] * W2[j * 100 + i];
 800193c:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8001940:	f5a3 72e0 	sub.w	r2, r3, #448	@ 0x1c0
 8001944:	f8d7 3368 	ldr.w	r3, [r7, #872]	@ 0x368
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	4413      	add	r3, r2
 800194c:	ed93 7a00 	vldr	s14, [r3]
 8001950:	f8d7 3368 	ldr.w	r3, [r7, #872]	@ 0x368
 8001954:	2264      	movs	r2, #100	@ 0x64
 8001956:	fb03 f202 	mul.w	r2, r3, r2
 800195a:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 800195e:	4413      	add	r3, r2
 8001960:	4a6a      	ldr	r2, [pc, #424]	@ (8001b0c <predict_digit_mlp+0x2b0>)
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4413      	add	r3, r2
 8001966:	edd3 7a00 	vldr	s15, [r3]
 800196a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800196e:	ed97 7adb 	vldr	s14, [r7, #876]	@ 0x36c
 8001972:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001976:	edc7 7adb 	vstr	s15, [r7, #876]	@ 0x36c
        for (int j = 0; j < 100; j++) {
 800197a:	f8d7 3368 	ldr.w	r3, [r7, #872]	@ 0x368
 800197e:	3301      	adds	r3, #1
 8001980:	f8c7 3368 	str.w	r3, [r7, #872]	@ 0x368
 8001984:	f8d7 3368 	ldr.w	r3, [r7, #872]	@ 0x368
 8001988:	2b63      	cmp	r3, #99	@ 0x63
 800198a:	ddd7      	ble.n	800193c <predict_digit_mlp+0xe0>
        }
        sum += B2[i];
 800198c:	4a60      	ldr	r2, [pc, #384]	@ (8001b10 <predict_digit_mlp+0x2b4>)
 800198e:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	edd3 7a00 	vldr	s15, [r3]
 800199a:	ed97 7adb 	vldr	s14, [r7, #876]	@ 0x36c
 800199e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019a2:	edc7 7adb 	vstr	s15, [r7, #876]	@ 0x36c
        hidden2[i] = relu(sum);
 80019a6:	ed97 0adb 	vldr	s0, [r7, #876]	@ 0x36c
 80019aa:	f7ff fa7f 	bl	8000eac <relu>
 80019ae:	eef0 7a40 	vmov.f32	s15, s0
 80019b2:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80019b6:	f5a3 7254 	sub.w	r2, r3, #848	@ 0x350
 80019ba:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 100; i++) {
 80019c6:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 80019ca:	3301      	adds	r3, #1
 80019cc:	f8c7 3370 	str.w	r3, [r7, #880]	@ 0x370
 80019d0:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 80019d4:	2b63      	cmp	r3, #99	@ 0x63
 80019d6:	dda9      	ble.n	800192c <predict_digit_mlp+0xd0>
    }

    // Cikis Katmani
    float output[10];
    for (int i = 0; i < 10; i++) {
 80019d8:	2300      	movs	r3, #0
 80019da:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
 80019de:	e04e      	b.n	8001a7e <predict_digit_mlp+0x222>
        float sum = 0.0f;
 80019e0:	f04f 0300 	mov.w	r3, #0
 80019e4:	f8c7 3360 	str.w	r3, [r7, #864]	@ 0x360
        for (int j = 0; j < 100; j++) {
 80019e8:	2300      	movs	r3, #0
 80019ea:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c
 80019ee:	e025      	b.n	8001a3c <predict_digit_mlp+0x1e0>
            sum += hidden2[j] * W3[j * 10 + i];
 80019f0:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80019f4:	f5a3 7254 	sub.w	r2, r3, #848	@ 0x350
 80019f8:	f8d7 335c 	ldr.w	r3, [r7, #860]	@ 0x35c
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	4413      	add	r3, r2
 8001a00:	ed93 7a00 	vldr	s14, [r3]
 8001a04:	f8d7 235c 	ldr.w	r2, [r7, #860]	@ 0x35c
 8001a08:	4613      	mov	r3, r2
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	4413      	add	r3, r2
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	461a      	mov	r2, r3
 8001a12:	f8d7 3364 	ldr.w	r3, [r7, #868]	@ 0x364
 8001a16:	4413      	add	r3, r2
 8001a18:	4a3e      	ldr	r2, [pc, #248]	@ (8001b14 <predict_digit_mlp+0x2b8>)
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	4413      	add	r3, r2
 8001a1e:	edd3 7a00 	vldr	s15, [r3]
 8001a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a26:	ed97 7ad8 	vldr	s14, [r7, #864]	@ 0x360
 8001a2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a2e:	edc7 7ad8 	vstr	s15, [r7, #864]	@ 0x360
        for (int j = 0; j < 100; j++) {
 8001a32:	f8d7 335c 	ldr.w	r3, [r7, #860]	@ 0x35c
 8001a36:	3301      	adds	r3, #1
 8001a38:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c
 8001a3c:	f8d7 335c 	ldr.w	r3, [r7, #860]	@ 0x35c
 8001a40:	2b63      	cmp	r3, #99	@ 0x63
 8001a42:	ddd5      	ble.n	80019f0 <predict_digit_mlp+0x194>
        }
        sum += B3[i];
 8001a44:	4a34      	ldr	r2, [pc, #208]	@ (8001b18 <predict_digit_mlp+0x2bc>)
 8001a46:	f8d7 3364 	ldr.w	r3, [r7, #868]	@ 0x364
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	4413      	add	r3, r2
 8001a4e:	edd3 7a00 	vldr	s15, [r3]
 8001a52:	ed97 7ad8 	vldr	s14, [r7, #864]	@ 0x360
 8001a56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a5a:	edc7 7ad8 	vstr	s15, [r7, #864]	@ 0x360
        output[i] = sum;
 8001a5e:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8001a62:	f5a3 725e 	sub.w	r2, r3, #888	@ 0x378
 8001a66:	f8d7 3364 	ldr.w	r3, [r7, #868]	@ 0x364
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	4413      	add	r3, r2
 8001a6e:	f8d7 2360 	ldr.w	r2, [r7, #864]	@ 0x360
 8001a72:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 10; i++) {
 8001a74:	f8d7 3364 	ldr.w	r3, [r7, #868]	@ 0x364
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
 8001a7e:	f8d7 3364 	ldr.w	r3, [r7, #868]	@ 0x364
 8001a82:	2b09      	cmp	r3, #9
 8001a84:	ddac      	ble.n	80019e0 <predict_digit_mlp+0x184>
    }

    // Argmax
    int best_class = 0;
 8001a86:	2300      	movs	r3, #0
 8001a88:	f8c7 3358 	str.w	r3, [r7, #856]	@ 0x358
    float max_val = output[0];
 8001a8c:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8001a90:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
    for(int i=1; i<10; i++) {
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
 8001aa0:	e024      	b.n	8001aec <predict_digit_mlp+0x290>
        if(output[i] > max_val) {
 8001aa2:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8001aa6:	f5a3 725e 	sub.w	r2, r3, #888	@ 0x378
 8001aaa:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	4413      	add	r3, r2
 8001ab2:	edd3 7a00 	vldr	s15, [r3]
 8001ab6:	ed97 7ad5 	vldr	s14, [r7, #852]	@ 0x354
 8001aba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac2:	d50e      	bpl.n	8001ae2 <predict_digit_mlp+0x286>
            max_val = output[i];
 8001ac4:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8001ac8:	f5a3 725e 	sub.w	r2, r3, #888	@ 0x378
 8001acc:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	4413      	add	r3, r2
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
            best_class = i;
 8001ada:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8001ade:	f8c7 3358 	str.w	r3, [r7, #856]	@ 0x358
    for(int i=1; i<10; i++) {
 8001ae2:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
 8001aec:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8001af0:	2b09      	cmp	r3, #9
 8001af2:	ddd6      	ble.n	8001aa2 <predict_digit_mlp+0x246>
        }
    }
    return best_class;
 8001af4:	f8d7 3358 	ldr.w	r3, [r7, #856]	@ 0x358
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	f507 7760 	add.w	r7, r7, #896	@ 0x380
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	080045c8 	.word	0x080045c8
 8001b08:	080050b8 	.word	0x080050b8
 8001b0c:	08005248 	.word	0x08005248
 8001b10:	0800ee88 	.word	0x0800ee88
 8001b14:	0800f018 	.word	0x0800f018
 8001b18:	0800ffb8 	.word	0x0800ffb8

08001b1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b20:	f000 fa00 	bl	8001f24 <HAL_Init>
  SystemClock_Config();
 8001b24:	f000 f816 	bl	8001b54 <SystemClock_Config>
  MX_GPIO_Init();
 8001b28:	f000 f8ac 	bl	8001c84 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001b2c:	f000 f880 	bl	8001c30 <MX_USART2_UART_Init>

  calculate_hu_moments(sample_image, my_hu);
 8001b30:	4905      	ldr	r1, [pc, #20]	@ (8001b48 <main+0x2c>)
 8001b32:	4806      	ldr	r0, [pc, #24]	@ (8001b4c <main+0x30>)
 8001b34:	f7ff f9d4 	bl	8000ee0 <calculate_hu_moments>
  result = predict_digit_mlp(my_hu);
 8001b38:	4803      	ldr	r0, [pc, #12]	@ (8001b48 <main+0x2c>)
 8001b3a:	f7ff fe8f 	bl	800185c <predict_digit_mlp>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	4a03      	ldr	r2, [pc, #12]	@ (8001b50 <main+0x34>)
 8001b42:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <main+0x28>
 8001b48:	200000c4 	.word	0x200000c4
 8001b4c:	0800ffe0 	.word	0x0800ffe0
 8001b50:	200000c0 	.word	0x200000c0

08001b54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b094      	sub	sp, #80	@ 0x50
 8001b58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b5a:	f107 031c 	add.w	r3, r7, #28
 8001b5e:	2234      	movs	r2, #52	@ 0x34
 8001b60:	2100      	movs	r1, #0
 8001b62:	4618      	mov	r0, r3
 8001b64:	f001 fd90 	bl	8003688 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b68:	f107 0308 	add.w	r3, r7, #8
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b78:	2300      	movs	r3, #0
 8001b7a:	607b      	str	r3, [r7, #4]
 8001b7c:	4b2a      	ldr	r3, [pc, #168]	@ (8001c28 <SystemClock_Config+0xd4>)
 8001b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b80:	4a29      	ldr	r2, [pc, #164]	@ (8001c28 <SystemClock_Config+0xd4>)
 8001b82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b86:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b88:	4b27      	ldr	r3, [pc, #156]	@ (8001c28 <SystemClock_Config+0xd4>)
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b90:	607b      	str	r3, [r7, #4]
 8001b92:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001b94:	2300      	movs	r3, #0
 8001b96:	603b      	str	r3, [r7, #0]
 8001b98:	4b24      	ldr	r3, [pc, #144]	@ (8001c2c <SystemClock_Config+0xd8>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001ba0:	4a22      	ldr	r2, [pc, #136]	@ (8001c2c <SystemClock_Config+0xd8>)
 8001ba2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ba6:	6013      	str	r3, [r2, #0]
 8001ba8:	4b20      	ldr	r3, [pc, #128]	@ (8001c2c <SystemClock_Config+0xd8>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001bb0:	603b      	str	r3, [r7, #0]
 8001bb2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bbc:	2310      	movs	r3, #16
 8001bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001bc8:	2310      	movs	r3, #16
 8001bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001bcc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001bd0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001bd2:	2304      	movs	r3, #4
 8001bd4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bde:	f107 031c 	add.w	r3, r7, #28
 8001be2:	4618      	mov	r0, r3
 8001be4:	f000 ffee 	bl	8002bc4 <HAL_RCC_OscConfig>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001bee:	f000 f8b7 	bl	8001d60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bf2:	230f      	movs	r3, #15
 8001bf4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bfe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c04:	2300      	movs	r3, #0
 8001c06:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c08:	f107 0308 	add.w	r3, r7, #8
 8001c0c:	2102      	movs	r1, #2
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f000 fc8e 	bl	8002530 <HAL_RCC_ClockConfig>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001c1a:	f000 f8a1 	bl	8001d60 <Error_Handler>
  }
}
 8001c1e:	bf00      	nop
 8001c20:	3750      	adds	r7, #80	@ 0x50
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	40007000 	.word	0x40007000

08001c30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c34:	4b11      	ldr	r3, [pc, #68]	@ (8001c7c <MX_USART2_UART_Init+0x4c>)
 8001c36:	4a12      	ldr	r2, [pc, #72]	@ (8001c80 <MX_USART2_UART_Init+0x50>)
 8001c38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c3a:	4b10      	ldr	r3, [pc, #64]	@ (8001c7c <MX_USART2_UART_Init+0x4c>)
 8001c3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c42:	4b0e      	ldr	r3, [pc, #56]	@ (8001c7c <MX_USART2_UART_Init+0x4c>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c48:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <MX_USART2_UART_Init+0x4c>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c7c <MX_USART2_UART_Init+0x4c>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c54:	4b09      	ldr	r3, [pc, #36]	@ (8001c7c <MX_USART2_UART_Init+0x4c>)
 8001c56:	220c      	movs	r2, #12
 8001c58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c5a:	4b08      	ldr	r3, [pc, #32]	@ (8001c7c <MX_USART2_UART_Init+0x4c>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c60:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <MX_USART2_UART_Init+0x4c>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c66:	4805      	ldr	r0, [pc, #20]	@ (8001c7c <MX_USART2_UART_Init+0x4c>)
 8001c68:	f001 fa4a 	bl	8003100 <HAL_UART_Init>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c72:	f000 f875 	bl	8001d60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000078 	.word	0x20000078
 8001c80:	40004400 	.word	0x40004400

08001c84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b08a      	sub	sp, #40	@ 0x28
 8001c88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c8a:	f107 0314 	add.w	r3, r7, #20
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]
 8001c96:	60da      	str	r2, [r3, #12]
 8001c98:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	613b      	str	r3, [r7, #16]
 8001c9e:	4b2d      	ldr	r3, [pc, #180]	@ (8001d54 <MX_GPIO_Init+0xd0>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	4a2c      	ldr	r2, [pc, #176]	@ (8001d54 <MX_GPIO_Init+0xd0>)
 8001ca4:	f043 0304 	orr.w	r3, r3, #4
 8001ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001caa:	4b2a      	ldr	r3, [pc, #168]	@ (8001d54 <MX_GPIO_Init+0xd0>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	f003 0304 	and.w	r3, r3, #4
 8001cb2:	613b      	str	r3, [r7, #16]
 8001cb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60fb      	str	r3, [r7, #12]
 8001cba:	4b26      	ldr	r3, [pc, #152]	@ (8001d54 <MX_GPIO_Init+0xd0>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cbe:	4a25      	ldr	r2, [pc, #148]	@ (8001d54 <MX_GPIO_Init+0xd0>)
 8001cc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc6:	4b23      	ldr	r3, [pc, #140]	@ (8001d54 <MX_GPIO_Init+0xd0>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60bb      	str	r3, [r7, #8]
 8001cd6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d54 <MX_GPIO_Init+0xd0>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cda:	4a1e      	ldr	r2, [pc, #120]	@ (8001d54 <MX_GPIO_Init+0xd0>)
 8001cdc:	f043 0301 	orr.w	r3, r3, #1
 8001ce0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d54 <MX_GPIO_Init+0xd0>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	60bb      	str	r3, [r7, #8]
 8001cec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	607b      	str	r3, [r7, #4]
 8001cf2:	4b18      	ldr	r3, [pc, #96]	@ (8001d54 <MX_GPIO_Init+0xd0>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf6:	4a17      	ldr	r2, [pc, #92]	@ (8001d54 <MX_GPIO_Init+0xd0>)
 8001cf8:	f043 0302 	orr.w	r3, r3, #2
 8001cfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cfe:	4b15      	ldr	r3, [pc, #84]	@ (8001d54 <MX_GPIO_Init+0xd0>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	607b      	str	r3, [r7, #4]
 8001d08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2120      	movs	r1, #32
 8001d0e:	4812      	ldr	r0, [pc, #72]	@ (8001d58 <MX_GPIO_Init+0xd4>)
 8001d10:	f000 fbf4 	bl	80024fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d1a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001d1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d24:	f107 0314 	add.w	r3, r7, #20
 8001d28:	4619      	mov	r1, r3
 8001d2a:	480c      	ldr	r0, [pc, #48]	@ (8001d5c <MX_GPIO_Init+0xd8>)
 8001d2c:	f000 fa52 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001d30:	2320      	movs	r3, #32
 8001d32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d34:	2301      	movs	r3, #1
 8001d36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	4619      	mov	r1, r3
 8001d46:	4804      	ldr	r0, [pc, #16]	@ (8001d58 <MX_GPIO_Init+0xd4>)
 8001d48:	f000 fa44 	bl	80021d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d4c:	bf00      	nop
 8001d4e:	3728      	adds	r7, #40	@ 0x28
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40023800 	.word	0x40023800
 8001d58:	40020000 	.word	0x40020000
 8001d5c:	40020800 	.word	0x40020800

08001d60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d64:	b672      	cpsid	i
}
 8001d66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d68:	bf00      	nop
 8001d6a:	e7fd      	b.n	8001d68 <Error_Handler+0x8>

08001d6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	607b      	str	r3, [r7, #4]
 8001d76:	4b10      	ldr	r3, [pc, #64]	@ (8001db8 <HAL_MspInit+0x4c>)
 8001d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d7a:	4a0f      	ldr	r2, [pc, #60]	@ (8001db8 <HAL_MspInit+0x4c>)
 8001d7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d80:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d82:	4b0d      	ldr	r3, [pc, #52]	@ (8001db8 <HAL_MspInit+0x4c>)
 8001d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d8a:	607b      	str	r3, [r7, #4]
 8001d8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	603b      	str	r3, [r7, #0]
 8001d92:	4b09      	ldr	r3, [pc, #36]	@ (8001db8 <HAL_MspInit+0x4c>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d96:	4a08      	ldr	r2, [pc, #32]	@ (8001db8 <HAL_MspInit+0x4c>)
 8001d98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d9e:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <HAL_MspInit+0x4c>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001da6:	603b      	str	r3, [r7, #0]
 8001da8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001daa:	2007      	movs	r0, #7
 8001dac:	f000 f9de 	bl	800216c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001db0:	bf00      	nop
 8001db2:	3708      	adds	r7, #8
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40023800 	.word	0x40023800

08001dbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b08a      	sub	sp, #40	@ 0x28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc4:	f107 0314 	add.w	r3, r7, #20
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
 8001dd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a19      	ldr	r2, [pc, #100]	@ (8001e40 <HAL_UART_MspInit+0x84>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d12b      	bne.n	8001e36 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	613b      	str	r3, [r7, #16]
 8001de2:	4b18      	ldr	r3, [pc, #96]	@ (8001e44 <HAL_UART_MspInit+0x88>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de6:	4a17      	ldr	r2, [pc, #92]	@ (8001e44 <HAL_UART_MspInit+0x88>)
 8001de8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dee:	4b15      	ldr	r3, [pc, #84]	@ (8001e44 <HAL_UART_MspInit+0x88>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df6:	613b      	str	r3, [r7, #16]
 8001df8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	4b11      	ldr	r3, [pc, #68]	@ (8001e44 <HAL_UART_MspInit+0x88>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	4a10      	ldr	r2, [pc, #64]	@ (8001e44 <HAL_UART_MspInit+0x88>)
 8001e04:	f043 0301 	orr.w	r3, r3, #1
 8001e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e44 <HAL_UART_MspInit+0x88>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e16:	230c      	movs	r3, #12
 8001e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e22:	2303      	movs	r3, #3
 8001e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e26:	2307      	movs	r3, #7
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2a:	f107 0314 	add.w	r3, r7, #20
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4805      	ldr	r0, [pc, #20]	@ (8001e48 <HAL_UART_MspInit+0x8c>)
 8001e32:	f000 f9cf 	bl	80021d4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001e36:	bf00      	nop
 8001e38:	3728      	adds	r7, #40	@ 0x28
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40004400 	.word	0x40004400
 8001e44:	40023800 	.word	0x40023800
 8001e48:	40020000 	.word	0x40020000

08001e4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e50:	bf00      	nop
 8001e52:	e7fd      	b.n	8001e50 <NMI_Handler+0x4>

08001e54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <HardFault_Handler+0x4>

08001e5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e60:	bf00      	nop
 8001e62:	e7fd      	b.n	8001e60 <MemManage_Handler+0x4>

08001e64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e68:	bf00      	nop
 8001e6a:	e7fd      	b.n	8001e68 <BusFault_Handler+0x4>

08001e6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e70:	bf00      	nop
 8001e72:	e7fd      	b.n	8001e70 <UsageFault_Handler+0x4>

08001e74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e82:	b480      	push	{r7}
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea2:	f000 f891 	bl	8001fc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
	...

08001eac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001eb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ecc <SystemInit+0x20>)
 8001eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eb6:	4a05      	ldr	r2, [pc, #20]	@ (8001ecc <SystemInit+0x20>)
 8001eb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ebc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	e000ed00 	.word	0xe000ed00

08001ed0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ed0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ed4:	f7ff ffea 	bl	8001eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ed8:	480c      	ldr	r0, [pc, #48]	@ (8001f0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001eda:	490d      	ldr	r1, [pc, #52]	@ (8001f10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001edc:	4a0d      	ldr	r2, [pc, #52]	@ (8001f14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ee0:	e002      	b.n	8001ee8 <LoopCopyDataInit>

08001ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ee6:	3304      	adds	r3, #4

08001ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eec:	d3f9      	bcc.n	8001ee2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eee:	4a0a      	ldr	r2, [pc, #40]	@ (8001f18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ef0:	4c0a      	ldr	r4, [pc, #40]	@ (8001f1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef4:	e001      	b.n	8001efa <LoopFillZerobss>

08001ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef8:	3204      	adds	r2, #4

08001efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001efc:	d3fb      	bcc.n	8001ef6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001efe:	f001 fbd1 	bl	80036a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f02:	f7ff fe0b 	bl	8001b1c <main>
  bx  lr    
 8001f06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f10:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001f14:	08010358 	.word	0x08010358
  ldr r2, =_sbss
 8001f18:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001f1c:	2000021c 	.word	0x2000021c

08001f20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f20:	e7fe      	b.n	8001f20 <ADC_IRQHandler>
	...

08001f24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f28:	4b0e      	ldr	r3, [pc, #56]	@ (8001f64 <HAL_Init+0x40>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001f64 <HAL_Init+0x40>)
 8001f2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f34:	4b0b      	ldr	r3, [pc, #44]	@ (8001f64 <HAL_Init+0x40>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a0a      	ldr	r2, [pc, #40]	@ (8001f64 <HAL_Init+0x40>)
 8001f3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f40:	4b08      	ldr	r3, [pc, #32]	@ (8001f64 <HAL_Init+0x40>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a07      	ldr	r2, [pc, #28]	@ (8001f64 <HAL_Init+0x40>)
 8001f46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f4c:	2003      	movs	r0, #3
 8001f4e:	f000 f90d 	bl	800216c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f52:	2000      	movs	r0, #0
 8001f54:	f000 f808 	bl	8001f68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f58:	f7ff ff08 	bl	8001d6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	40023c00 	.word	0x40023c00

08001f68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f70:	4b12      	ldr	r3, [pc, #72]	@ (8001fbc <HAL_InitTick+0x54>)
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	4b12      	ldr	r3, [pc, #72]	@ (8001fc0 <HAL_InitTick+0x58>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	4619      	mov	r1, r3
 8001f7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f86:	4618      	mov	r0, r3
 8001f88:	f000 f917 	bl	80021ba <HAL_SYSTICK_Config>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e00e      	b.n	8001fb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b0f      	cmp	r3, #15
 8001f9a:	d80a      	bhi.n	8001fb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	6879      	ldr	r1, [r7, #4]
 8001fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa4:	f000 f8ed 	bl	8002182 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fa8:	4a06      	ldr	r2, [pc, #24]	@ (8001fc4 <HAL_InitTick+0x5c>)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	e000      	b.n	8001fb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20000000 	.word	0x20000000
 8001fc0:	20000008 	.word	0x20000008
 8001fc4:	20000004 	.word	0x20000004

08001fc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fcc:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <HAL_IncTick+0x20>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <HAL_IncTick+0x24>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	4a04      	ldr	r2, [pc, #16]	@ (8001fec <HAL_IncTick+0x24>)
 8001fda:	6013      	str	r3, [r2, #0]
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	20000008 	.word	0x20000008
 8001fec:	200000e0 	.word	0x200000e0

08001ff0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ff4:	4b03      	ldr	r3, [pc, #12]	@ (8002004 <HAL_GetTick+0x14>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	200000e0 	.word	0x200000e0

08002008 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f003 0307 	and.w	r3, r3, #7
 8002016:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002018:	4b0c      	ldr	r3, [pc, #48]	@ (800204c <__NVIC_SetPriorityGrouping+0x44>)
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800201e:	68ba      	ldr	r2, [r7, #8]
 8002020:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002024:	4013      	ands	r3, r2
 8002026:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002030:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002034:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002038:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800203a:	4a04      	ldr	r2, [pc, #16]	@ (800204c <__NVIC_SetPriorityGrouping+0x44>)
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	60d3      	str	r3, [r2, #12]
}
 8002040:	bf00      	nop
 8002042:	3714      	adds	r7, #20
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	e000ed00 	.word	0xe000ed00

08002050 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002054:	4b04      	ldr	r3, [pc, #16]	@ (8002068 <__NVIC_GetPriorityGrouping+0x18>)
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	0a1b      	lsrs	r3, r3, #8
 800205a:	f003 0307 	and.w	r3, r3, #7
}
 800205e:	4618      	mov	r0, r3
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr
 8002068:	e000ed00 	.word	0xe000ed00

0800206c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	6039      	str	r1, [r7, #0]
 8002076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207c:	2b00      	cmp	r3, #0
 800207e:	db0a      	blt.n	8002096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	b2da      	uxtb	r2, r3
 8002084:	490c      	ldr	r1, [pc, #48]	@ (80020b8 <__NVIC_SetPriority+0x4c>)
 8002086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208a:	0112      	lsls	r2, r2, #4
 800208c:	b2d2      	uxtb	r2, r2
 800208e:	440b      	add	r3, r1
 8002090:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002094:	e00a      	b.n	80020ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	b2da      	uxtb	r2, r3
 800209a:	4908      	ldr	r1, [pc, #32]	@ (80020bc <__NVIC_SetPriority+0x50>)
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	f003 030f 	and.w	r3, r3, #15
 80020a2:	3b04      	subs	r3, #4
 80020a4:	0112      	lsls	r2, r2, #4
 80020a6:	b2d2      	uxtb	r2, r2
 80020a8:	440b      	add	r3, r1
 80020aa:	761a      	strb	r2, [r3, #24]
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	e000e100 	.word	0xe000e100
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b089      	sub	sp, #36	@ 0x24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f1c3 0307 	rsb	r3, r3, #7
 80020da:	2b04      	cmp	r3, #4
 80020dc:	bf28      	it	cs
 80020de:	2304      	movcs	r3, #4
 80020e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	3304      	adds	r3, #4
 80020e6:	2b06      	cmp	r3, #6
 80020e8:	d902      	bls.n	80020f0 <NVIC_EncodePriority+0x30>
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	3b03      	subs	r3, #3
 80020ee:	e000      	b.n	80020f2 <NVIC_EncodePriority+0x32>
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f4:	f04f 32ff 	mov.w	r2, #4294967295
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43da      	mvns	r2, r3
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	401a      	ands	r2, r3
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002108:	f04f 31ff 	mov.w	r1, #4294967295
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	fa01 f303 	lsl.w	r3, r1, r3
 8002112:	43d9      	mvns	r1, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002118:	4313      	orrs	r3, r2
         );
}
 800211a:	4618      	mov	r0, r3
 800211c:	3724      	adds	r7, #36	@ 0x24
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
	...

08002128 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	3b01      	subs	r3, #1
 8002134:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002138:	d301      	bcc.n	800213e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800213a:	2301      	movs	r3, #1
 800213c:	e00f      	b.n	800215e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800213e:	4a0a      	ldr	r2, [pc, #40]	@ (8002168 <SysTick_Config+0x40>)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	3b01      	subs	r3, #1
 8002144:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002146:	210f      	movs	r1, #15
 8002148:	f04f 30ff 	mov.w	r0, #4294967295
 800214c:	f7ff ff8e 	bl	800206c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002150:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <SysTick_Config+0x40>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002156:	4b04      	ldr	r3, [pc, #16]	@ (8002168 <SysTick_Config+0x40>)
 8002158:	2207      	movs	r2, #7
 800215a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	e000e010 	.word	0xe000e010

0800216c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f7ff ff47 	bl	8002008 <__NVIC_SetPriorityGrouping>
}
 800217a:	bf00      	nop
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002182:	b580      	push	{r7, lr}
 8002184:	b086      	sub	sp, #24
 8002186:	af00      	add	r7, sp, #0
 8002188:	4603      	mov	r3, r0
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	607a      	str	r2, [r7, #4]
 800218e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002190:	2300      	movs	r3, #0
 8002192:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002194:	f7ff ff5c 	bl	8002050 <__NVIC_GetPriorityGrouping>
 8002198:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	68b9      	ldr	r1, [r7, #8]
 800219e:	6978      	ldr	r0, [r7, #20]
 80021a0:	f7ff ff8e 	bl	80020c0 <NVIC_EncodePriority>
 80021a4:	4602      	mov	r2, r0
 80021a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021aa:	4611      	mov	r1, r2
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff ff5d 	bl	800206c <__NVIC_SetPriority>
}
 80021b2:	bf00      	nop
 80021b4:	3718      	adds	r7, #24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b082      	sub	sp, #8
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7ff ffb0 	bl	8002128 <SysTick_Config>
 80021c8:	4603      	mov	r3, r0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b089      	sub	sp, #36	@ 0x24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021ea:	2300      	movs	r3, #0
 80021ec:	61fb      	str	r3, [r7, #28]
 80021ee:	e165      	b.n	80024bc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021f0:	2201      	movs	r2, #1
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	4013      	ands	r3, r2
 8002202:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002204:	693a      	ldr	r2, [r7, #16]
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	429a      	cmp	r2, r3
 800220a:	f040 8154 	bne.w	80024b6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f003 0303 	and.w	r3, r3, #3
 8002216:	2b01      	cmp	r3, #1
 8002218:	d005      	beq.n	8002226 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002222:	2b02      	cmp	r3, #2
 8002224:	d130      	bne.n	8002288 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	2203      	movs	r2, #3
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	43db      	mvns	r3, r3
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	4013      	ands	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	68da      	ldr	r2, [r3, #12]
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4313      	orrs	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800225c:	2201      	movs	r2, #1
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	43db      	mvns	r3, r3
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	4013      	ands	r3, r2
 800226a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	091b      	lsrs	r3, r3, #4
 8002272:	f003 0201 	and.w	r2, r3, #1
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	4313      	orrs	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 0303 	and.w	r3, r3, #3
 8002290:	2b03      	cmp	r3, #3
 8002292:	d017      	beq.n	80022c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	005b      	lsls	r3, r3, #1
 800229e:	2203      	movs	r2, #3
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	43db      	mvns	r3, r3
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	4013      	ands	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f003 0303 	and.w	r3, r3, #3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d123      	bne.n	8002318 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	08da      	lsrs	r2, r3, #3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3208      	adds	r2, #8
 80022d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	f003 0307 	and.w	r3, r3, #7
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	220f      	movs	r2, #15
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	43db      	mvns	r3, r3
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	4013      	ands	r3, r2
 80022f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	691a      	ldr	r2, [r3, #16]
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	f003 0307 	and.w	r3, r3, #7
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	4313      	orrs	r3, r2
 8002308:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	08da      	lsrs	r2, r3, #3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	3208      	adds	r2, #8
 8002312:	69b9      	ldr	r1, [r7, #24]
 8002314:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	2203      	movs	r2, #3
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	43db      	mvns	r3, r3
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4013      	ands	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f003 0203 	and.w	r2, r3, #3
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	4313      	orrs	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002354:	2b00      	cmp	r3, #0
 8002356:	f000 80ae 	beq.w	80024b6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	4b5d      	ldr	r3, [pc, #372]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 8002360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002362:	4a5c      	ldr	r2, [pc, #368]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 8002364:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002368:	6453      	str	r3, [r2, #68]	@ 0x44
 800236a:	4b5a      	ldr	r3, [pc, #360]	@ (80024d4 <HAL_GPIO_Init+0x300>)
 800236c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002376:	4a58      	ldr	r2, [pc, #352]	@ (80024d8 <HAL_GPIO_Init+0x304>)
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	089b      	lsrs	r3, r3, #2
 800237c:	3302      	adds	r3, #2
 800237e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002382:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	220f      	movs	r2, #15
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	43db      	mvns	r3, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4013      	ands	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a4f      	ldr	r2, [pc, #316]	@ (80024dc <HAL_GPIO_Init+0x308>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d025      	beq.n	80023ee <HAL_GPIO_Init+0x21a>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a4e      	ldr	r2, [pc, #312]	@ (80024e0 <HAL_GPIO_Init+0x30c>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d01f      	beq.n	80023ea <HAL_GPIO_Init+0x216>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a4d      	ldr	r2, [pc, #308]	@ (80024e4 <HAL_GPIO_Init+0x310>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d019      	beq.n	80023e6 <HAL_GPIO_Init+0x212>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a4c      	ldr	r2, [pc, #304]	@ (80024e8 <HAL_GPIO_Init+0x314>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d013      	beq.n	80023e2 <HAL_GPIO_Init+0x20e>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a4b      	ldr	r2, [pc, #300]	@ (80024ec <HAL_GPIO_Init+0x318>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d00d      	beq.n	80023de <HAL_GPIO_Init+0x20a>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a4a      	ldr	r2, [pc, #296]	@ (80024f0 <HAL_GPIO_Init+0x31c>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d007      	beq.n	80023da <HAL_GPIO_Init+0x206>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a49      	ldr	r2, [pc, #292]	@ (80024f4 <HAL_GPIO_Init+0x320>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d101      	bne.n	80023d6 <HAL_GPIO_Init+0x202>
 80023d2:	2306      	movs	r3, #6
 80023d4:	e00c      	b.n	80023f0 <HAL_GPIO_Init+0x21c>
 80023d6:	2307      	movs	r3, #7
 80023d8:	e00a      	b.n	80023f0 <HAL_GPIO_Init+0x21c>
 80023da:	2305      	movs	r3, #5
 80023dc:	e008      	b.n	80023f0 <HAL_GPIO_Init+0x21c>
 80023de:	2304      	movs	r3, #4
 80023e0:	e006      	b.n	80023f0 <HAL_GPIO_Init+0x21c>
 80023e2:	2303      	movs	r3, #3
 80023e4:	e004      	b.n	80023f0 <HAL_GPIO_Init+0x21c>
 80023e6:	2302      	movs	r3, #2
 80023e8:	e002      	b.n	80023f0 <HAL_GPIO_Init+0x21c>
 80023ea:	2301      	movs	r3, #1
 80023ec:	e000      	b.n	80023f0 <HAL_GPIO_Init+0x21c>
 80023ee:	2300      	movs	r3, #0
 80023f0:	69fa      	ldr	r2, [r7, #28]
 80023f2:	f002 0203 	and.w	r2, r2, #3
 80023f6:	0092      	lsls	r2, r2, #2
 80023f8:	4093      	lsls	r3, r2
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002400:	4935      	ldr	r1, [pc, #212]	@ (80024d8 <HAL_GPIO_Init+0x304>)
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	089b      	lsrs	r3, r3, #2
 8002406:	3302      	adds	r3, #2
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800240e:	4b3a      	ldr	r3, [pc, #232]	@ (80024f8 <HAL_GPIO_Init+0x324>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	43db      	mvns	r3, r3
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	4013      	ands	r3, r2
 800241c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	4313      	orrs	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002432:	4a31      	ldr	r2, [pc, #196]	@ (80024f8 <HAL_GPIO_Init+0x324>)
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002438:	4b2f      	ldr	r3, [pc, #188]	@ (80024f8 <HAL_GPIO_Init+0x324>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	43db      	mvns	r3, r3
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	4013      	ands	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d003      	beq.n	800245c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	4313      	orrs	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800245c:	4a26      	ldr	r2, [pc, #152]	@ (80024f8 <HAL_GPIO_Init+0x324>)
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002462:	4b25      	ldr	r3, [pc, #148]	@ (80024f8 <HAL_GPIO_Init+0x324>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	43db      	mvns	r3, r3
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	4013      	ands	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	4313      	orrs	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002486:	4a1c      	ldr	r2, [pc, #112]	@ (80024f8 <HAL_GPIO_Init+0x324>)
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800248c:	4b1a      	ldr	r3, [pc, #104]	@ (80024f8 <HAL_GPIO_Init+0x324>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	43db      	mvns	r3, r3
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	4013      	ands	r3, r2
 800249a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d003      	beq.n	80024b0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024b0:	4a11      	ldr	r2, [pc, #68]	@ (80024f8 <HAL_GPIO_Init+0x324>)
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	3301      	adds	r3, #1
 80024ba:	61fb      	str	r3, [r7, #28]
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	2b0f      	cmp	r3, #15
 80024c0:	f67f ae96 	bls.w	80021f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
 80024c8:	3724      	adds	r7, #36	@ 0x24
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	40023800 	.word	0x40023800
 80024d8:	40013800 	.word	0x40013800
 80024dc:	40020000 	.word	0x40020000
 80024e0:	40020400 	.word	0x40020400
 80024e4:	40020800 	.word	0x40020800
 80024e8:	40020c00 	.word	0x40020c00
 80024ec:	40021000 	.word	0x40021000
 80024f0:	40021400 	.word	0x40021400
 80024f4:	40021800 	.word	0x40021800
 80024f8:	40013c00 	.word	0x40013c00

080024fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	460b      	mov	r3, r1
 8002506:	807b      	strh	r3, [r7, #2]
 8002508:	4613      	mov	r3, r2
 800250a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800250c:	787b      	ldrb	r3, [r7, #1]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d003      	beq.n	800251a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002512:	887a      	ldrh	r2, [r7, #2]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002518:	e003      	b.n	8002522 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800251a:	887b      	ldrh	r3, [r7, #2]
 800251c:	041a      	lsls	r2, r3, #16
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	619a      	str	r2, [r3, #24]
}
 8002522:	bf00      	nop
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
	...

08002530 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d101      	bne.n	8002544 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e0cc      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002544:	4b68      	ldr	r3, [pc, #416]	@ (80026e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 030f 	and.w	r3, r3, #15
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	429a      	cmp	r2, r3
 8002550:	d90c      	bls.n	800256c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002552:	4b65      	ldr	r3, [pc, #404]	@ (80026e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002554:	683a      	ldr	r2, [r7, #0]
 8002556:	b2d2      	uxtb	r2, r2
 8002558:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800255a:	4b63      	ldr	r3, [pc, #396]	@ (80026e8 <HAL_RCC_ClockConfig+0x1b8>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 030f 	and.w	r3, r3, #15
 8002562:	683a      	ldr	r2, [r7, #0]
 8002564:	429a      	cmp	r2, r3
 8002566:	d001      	beq.n	800256c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e0b8      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b00      	cmp	r3, #0
 8002576:	d020      	beq.n	80025ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0304 	and.w	r3, r3, #4
 8002580:	2b00      	cmp	r3, #0
 8002582:	d005      	beq.n	8002590 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002584:	4b59      	ldr	r3, [pc, #356]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	4a58      	ldr	r2, [pc, #352]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 800258a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800258e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0308 	and.w	r3, r3, #8
 8002598:	2b00      	cmp	r3, #0
 800259a:	d005      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800259c:	4b53      	ldr	r3, [pc, #332]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	4a52      	ldr	r2, [pc, #328]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80025a2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80025a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025a8:	4b50      	ldr	r3, [pc, #320]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	494d      	ldr	r1, [pc, #308]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d044      	beq.n	8002650 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d107      	bne.n	80025de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ce:	4b47      	ldr	r3, [pc, #284]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d119      	bne.n	800260e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e07f      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d003      	beq.n	80025ee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025ea:	2b03      	cmp	r3, #3
 80025ec:	d107      	bne.n	80025fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ee:	4b3f      	ldr	r3, [pc, #252]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d109      	bne.n	800260e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e06f      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025fe:	4b3b      	ldr	r3, [pc, #236]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e067      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800260e:	4b37      	ldr	r3, [pc, #220]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f023 0203 	bic.w	r2, r3, #3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	4934      	ldr	r1, [pc, #208]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 800261c:	4313      	orrs	r3, r2
 800261e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002620:	f7ff fce6 	bl	8001ff0 <HAL_GetTick>
 8002624:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002626:	e00a      	b.n	800263e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002628:	f7ff fce2 	bl	8001ff0 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002636:	4293      	cmp	r3, r2
 8002638:	d901      	bls.n	800263e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e04f      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800263e:	4b2b      	ldr	r3, [pc, #172]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 020c 	and.w	r2, r3, #12
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	429a      	cmp	r2, r3
 800264e:	d1eb      	bne.n	8002628 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002650:	4b25      	ldr	r3, [pc, #148]	@ (80026e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 030f 	and.w	r3, r3, #15
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	d20c      	bcs.n	8002678 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265e:	4b22      	ldr	r3, [pc, #136]	@ (80026e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	b2d2      	uxtb	r2, r2
 8002664:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002666:	4b20      	ldr	r3, [pc, #128]	@ (80026e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 030f 	and.w	r3, r3, #15
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	429a      	cmp	r2, r3
 8002672:	d001      	beq.n	8002678 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e032      	b.n	80026de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	2b00      	cmp	r3, #0
 8002682:	d008      	beq.n	8002696 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002684:	4b19      	ldr	r3, [pc, #100]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	4916      	ldr	r1, [pc, #88]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 8002692:	4313      	orrs	r3, r2
 8002694:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0308 	and.w	r3, r3, #8
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d009      	beq.n	80026b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026a2:	4b12      	ldr	r3, [pc, #72]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	490e      	ldr	r1, [pc, #56]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026b6:	f000 f855 	bl	8002764 <HAL_RCC_GetSysClockFreq>
 80026ba:	4602      	mov	r2, r0
 80026bc:	4b0b      	ldr	r3, [pc, #44]	@ (80026ec <HAL_RCC_ClockConfig+0x1bc>)
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	091b      	lsrs	r3, r3, #4
 80026c2:	f003 030f 	and.w	r3, r3, #15
 80026c6:	490a      	ldr	r1, [pc, #40]	@ (80026f0 <HAL_RCC_ClockConfig+0x1c0>)
 80026c8:	5ccb      	ldrb	r3, [r1, r3]
 80026ca:	fa22 f303 	lsr.w	r3, r2, r3
 80026ce:	4a09      	ldr	r2, [pc, #36]	@ (80026f4 <HAL_RCC_ClockConfig+0x1c4>)
 80026d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80026d2:	4b09      	ldr	r3, [pc, #36]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c8>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff fc46 	bl	8001f68 <HAL_InitTick>

  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40023c00 	.word	0x40023c00
 80026ec:	40023800 	.word	0x40023800
 80026f0:	080102f0 	.word	0x080102f0
 80026f4:	20000000 	.word	0x20000000
 80026f8:	20000004 	.word	0x20000004

080026fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002700:	4b03      	ldr	r3, [pc, #12]	@ (8002710 <HAL_RCC_GetHCLKFreq+0x14>)
 8002702:	681b      	ldr	r3, [r3, #0]
}
 8002704:	4618      	mov	r0, r3
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	20000000 	.word	0x20000000

08002714 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002718:	f7ff fff0 	bl	80026fc <HAL_RCC_GetHCLKFreq>
 800271c:	4602      	mov	r2, r0
 800271e:	4b05      	ldr	r3, [pc, #20]	@ (8002734 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	0a9b      	lsrs	r3, r3, #10
 8002724:	f003 0307 	and.w	r3, r3, #7
 8002728:	4903      	ldr	r1, [pc, #12]	@ (8002738 <HAL_RCC_GetPCLK1Freq+0x24>)
 800272a:	5ccb      	ldrb	r3, [r1, r3]
 800272c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002730:	4618      	mov	r0, r3
 8002732:	bd80      	pop	{r7, pc}
 8002734:	40023800 	.word	0x40023800
 8002738:	08010300 	.word	0x08010300

0800273c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002740:	f7ff ffdc 	bl	80026fc <HAL_RCC_GetHCLKFreq>
 8002744:	4602      	mov	r2, r0
 8002746:	4b05      	ldr	r3, [pc, #20]	@ (800275c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	0b5b      	lsrs	r3, r3, #13
 800274c:	f003 0307 	and.w	r3, r3, #7
 8002750:	4903      	ldr	r1, [pc, #12]	@ (8002760 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002752:	5ccb      	ldrb	r3, [r1, r3]
 8002754:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002758:	4618      	mov	r0, r3
 800275a:	bd80      	pop	{r7, pc}
 800275c:	40023800 	.word	0x40023800
 8002760:	08010300 	.word	0x08010300

08002764 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002764:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002768:	b0ae      	sub	sp, #184	@ 0xb8
 800276a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800276c:	2300      	movs	r3, #0
 800276e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002772:	2300      	movs	r3, #0
 8002774:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002778:	2300      	movs	r3, #0
 800277a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800277e:	2300      	movs	r3, #0
 8002780:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002784:	2300      	movs	r3, #0
 8002786:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800278a:	4bcb      	ldr	r3, [pc, #812]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x354>)
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	f003 030c 	and.w	r3, r3, #12
 8002792:	2b0c      	cmp	r3, #12
 8002794:	f200 8206 	bhi.w	8002ba4 <HAL_RCC_GetSysClockFreq+0x440>
 8002798:	a201      	add	r2, pc, #4	@ (adr r2, 80027a0 <HAL_RCC_GetSysClockFreq+0x3c>)
 800279a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800279e:	bf00      	nop
 80027a0:	080027d5 	.word	0x080027d5
 80027a4:	08002ba5 	.word	0x08002ba5
 80027a8:	08002ba5 	.word	0x08002ba5
 80027ac:	08002ba5 	.word	0x08002ba5
 80027b0:	080027dd 	.word	0x080027dd
 80027b4:	08002ba5 	.word	0x08002ba5
 80027b8:	08002ba5 	.word	0x08002ba5
 80027bc:	08002ba5 	.word	0x08002ba5
 80027c0:	080027e5 	.word	0x080027e5
 80027c4:	08002ba5 	.word	0x08002ba5
 80027c8:	08002ba5 	.word	0x08002ba5
 80027cc:	08002ba5 	.word	0x08002ba5
 80027d0:	080029d5 	.word	0x080029d5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80027d4:	4bb9      	ldr	r3, [pc, #740]	@ (8002abc <HAL_RCC_GetSysClockFreq+0x358>)
 80027d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80027da:	e1e7      	b.n	8002bac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80027dc:	4bb8      	ldr	r3, [pc, #736]	@ (8002ac0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80027de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80027e2:	e1e3      	b.n	8002bac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027e4:	4bb4      	ldr	r3, [pc, #720]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x354>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027f0:	4bb1      	ldr	r3, [pc, #708]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x354>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d071      	beq.n	80028e0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027fc:	4bae      	ldr	r3, [pc, #696]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x354>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	099b      	lsrs	r3, r3, #6
 8002802:	2200      	movs	r2, #0
 8002804:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002808:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800280c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002810:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002814:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002818:	2300      	movs	r3, #0
 800281a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800281e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002822:	4622      	mov	r2, r4
 8002824:	462b      	mov	r3, r5
 8002826:	f04f 0000 	mov.w	r0, #0
 800282a:	f04f 0100 	mov.w	r1, #0
 800282e:	0159      	lsls	r1, r3, #5
 8002830:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002834:	0150      	lsls	r0, r2, #5
 8002836:	4602      	mov	r2, r0
 8002838:	460b      	mov	r3, r1
 800283a:	4621      	mov	r1, r4
 800283c:	1a51      	subs	r1, r2, r1
 800283e:	6439      	str	r1, [r7, #64]	@ 0x40
 8002840:	4629      	mov	r1, r5
 8002842:	eb63 0301 	sbc.w	r3, r3, r1
 8002846:	647b      	str	r3, [r7, #68]	@ 0x44
 8002848:	f04f 0200 	mov.w	r2, #0
 800284c:	f04f 0300 	mov.w	r3, #0
 8002850:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002854:	4649      	mov	r1, r9
 8002856:	018b      	lsls	r3, r1, #6
 8002858:	4641      	mov	r1, r8
 800285a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800285e:	4641      	mov	r1, r8
 8002860:	018a      	lsls	r2, r1, #6
 8002862:	4641      	mov	r1, r8
 8002864:	1a51      	subs	r1, r2, r1
 8002866:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002868:	4649      	mov	r1, r9
 800286a:	eb63 0301 	sbc.w	r3, r3, r1
 800286e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002870:	f04f 0200 	mov.w	r2, #0
 8002874:	f04f 0300 	mov.w	r3, #0
 8002878:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800287c:	4649      	mov	r1, r9
 800287e:	00cb      	lsls	r3, r1, #3
 8002880:	4641      	mov	r1, r8
 8002882:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002886:	4641      	mov	r1, r8
 8002888:	00ca      	lsls	r2, r1, #3
 800288a:	4610      	mov	r0, r2
 800288c:	4619      	mov	r1, r3
 800288e:	4603      	mov	r3, r0
 8002890:	4622      	mov	r2, r4
 8002892:	189b      	adds	r3, r3, r2
 8002894:	633b      	str	r3, [r7, #48]	@ 0x30
 8002896:	462b      	mov	r3, r5
 8002898:	460a      	mov	r2, r1
 800289a:	eb42 0303 	adc.w	r3, r2, r3
 800289e:	637b      	str	r3, [r7, #52]	@ 0x34
 80028a0:	f04f 0200 	mov.w	r2, #0
 80028a4:	f04f 0300 	mov.w	r3, #0
 80028a8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80028ac:	4629      	mov	r1, r5
 80028ae:	024b      	lsls	r3, r1, #9
 80028b0:	4621      	mov	r1, r4
 80028b2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80028b6:	4621      	mov	r1, r4
 80028b8:	024a      	lsls	r2, r1, #9
 80028ba:	4610      	mov	r0, r2
 80028bc:	4619      	mov	r1, r3
 80028be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80028c2:	2200      	movs	r2, #0
 80028c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80028c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80028cc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80028d0:	f7fe f956 	bl	8000b80 <__aeabi_uldivmod>
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4613      	mov	r3, r2
 80028da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80028de:	e067      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028e0:	4b75      	ldr	r3, [pc, #468]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x354>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	099b      	lsrs	r3, r3, #6
 80028e6:	2200      	movs	r2, #0
 80028e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80028ec:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80028f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80028f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80028fa:	2300      	movs	r3, #0
 80028fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80028fe:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002902:	4622      	mov	r2, r4
 8002904:	462b      	mov	r3, r5
 8002906:	f04f 0000 	mov.w	r0, #0
 800290a:	f04f 0100 	mov.w	r1, #0
 800290e:	0159      	lsls	r1, r3, #5
 8002910:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002914:	0150      	lsls	r0, r2, #5
 8002916:	4602      	mov	r2, r0
 8002918:	460b      	mov	r3, r1
 800291a:	4621      	mov	r1, r4
 800291c:	1a51      	subs	r1, r2, r1
 800291e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002920:	4629      	mov	r1, r5
 8002922:	eb63 0301 	sbc.w	r3, r3, r1
 8002926:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002928:	f04f 0200 	mov.w	r2, #0
 800292c:	f04f 0300 	mov.w	r3, #0
 8002930:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002934:	4649      	mov	r1, r9
 8002936:	018b      	lsls	r3, r1, #6
 8002938:	4641      	mov	r1, r8
 800293a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800293e:	4641      	mov	r1, r8
 8002940:	018a      	lsls	r2, r1, #6
 8002942:	4641      	mov	r1, r8
 8002944:	ebb2 0a01 	subs.w	sl, r2, r1
 8002948:	4649      	mov	r1, r9
 800294a:	eb63 0b01 	sbc.w	fp, r3, r1
 800294e:	f04f 0200 	mov.w	r2, #0
 8002952:	f04f 0300 	mov.w	r3, #0
 8002956:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800295a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800295e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002962:	4692      	mov	sl, r2
 8002964:	469b      	mov	fp, r3
 8002966:	4623      	mov	r3, r4
 8002968:	eb1a 0303 	adds.w	r3, sl, r3
 800296c:	623b      	str	r3, [r7, #32]
 800296e:	462b      	mov	r3, r5
 8002970:	eb4b 0303 	adc.w	r3, fp, r3
 8002974:	627b      	str	r3, [r7, #36]	@ 0x24
 8002976:	f04f 0200 	mov.w	r2, #0
 800297a:	f04f 0300 	mov.w	r3, #0
 800297e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002982:	4629      	mov	r1, r5
 8002984:	028b      	lsls	r3, r1, #10
 8002986:	4621      	mov	r1, r4
 8002988:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800298c:	4621      	mov	r1, r4
 800298e:	028a      	lsls	r2, r1, #10
 8002990:	4610      	mov	r0, r2
 8002992:	4619      	mov	r1, r3
 8002994:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002998:	2200      	movs	r2, #0
 800299a:	673b      	str	r3, [r7, #112]	@ 0x70
 800299c:	677a      	str	r2, [r7, #116]	@ 0x74
 800299e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80029a2:	f7fe f8ed 	bl	8000b80 <__aeabi_uldivmod>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4613      	mov	r3, r2
 80029ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80029b0:	4b41      	ldr	r3, [pc, #260]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x354>)
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	0c1b      	lsrs	r3, r3, #16
 80029b6:	f003 0303 	and.w	r3, r3, #3
 80029ba:	3301      	adds	r3, #1
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80029c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80029c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80029ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80029d2:	e0eb      	b.n	8002bac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029d4:	4b38      	ldr	r3, [pc, #224]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x354>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029e0:	4b35      	ldr	r3, [pc, #212]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x354>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d06b      	beq.n	8002ac4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029ec:	4b32      	ldr	r3, [pc, #200]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x354>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	099b      	lsrs	r3, r3, #6
 80029f2:	2200      	movs	r2, #0
 80029f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80029f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80029f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80029fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8002a00:	2300      	movs	r3, #0
 8002a02:	667b      	str	r3, [r7, #100]	@ 0x64
 8002a04:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002a08:	4622      	mov	r2, r4
 8002a0a:	462b      	mov	r3, r5
 8002a0c:	f04f 0000 	mov.w	r0, #0
 8002a10:	f04f 0100 	mov.w	r1, #0
 8002a14:	0159      	lsls	r1, r3, #5
 8002a16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a1a:	0150      	lsls	r0, r2, #5
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	460b      	mov	r3, r1
 8002a20:	4621      	mov	r1, r4
 8002a22:	1a51      	subs	r1, r2, r1
 8002a24:	61b9      	str	r1, [r7, #24]
 8002a26:	4629      	mov	r1, r5
 8002a28:	eb63 0301 	sbc.w	r3, r3, r1
 8002a2c:	61fb      	str	r3, [r7, #28]
 8002a2e:	f04f 0200 	mov.w	r2, #0
 8002a32:	f04f 0300 	mov.w	r3, #0
 8002a36:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002a3a:	4659      	mov	r1, fp
 8002a3c:	018b      	lsls	r3, r1, #6
 8002a3e:	4651      	mov	r1, sl
 8002a40:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a44:	4651      	mov	r1, sl
 8002a46:	018a      	lsls	r2, r1, #6
 8002a48:	4651      	mov	r1, sl
 8002a4a:	ebb2 0801 	subs.w	r8, r2, r1
 8002a4e:	4659      	mov	r1, fp
 8002a50:	eb63 0901 	sbc.w	r9, r3, r1
 8002a54:	f04f 0200 	mov.w	r2, #0
 8002a58:	f04f 0300 	mov.w	r3, #0
 8002a5c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a60:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a64:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a68:	4690      	mov	r8, r2
 8002a6a:	4699      	mov	r9, r3
 8002a6c:	4623      	mov	r3, r4
 8002a6e:	eb18 0303 	adds.w	r3, r8, r3
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	462b      	mov	r3, r5
 8002a76:	eb49 0303 	adc.w	r3, r9, r3
 8002a7a:	617b      	str	r3, [r7, #20]
 8002a7c:	f04f 0200 	mov.w	r2, #0
 8002a80:	f04f 0300 	mov.w	r3, #0
 8002a84:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002a88:	4629      	mov	r1, r5
 8002a8a:	024b      	lsls	r3, r1, #9
 8002a8c:	4621      	mov	r1, r4
 8002a8e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a92:	4621      	mov	r1, r4
 8002a94:	024a      	lsls	r2, r1, #9
 8002a96:	4610      	mov	r0, r2
 8002a98:	4619      	mov	r1, r3
 8002a9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002aa2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002aa4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002aa8:	f7fe f86a 	bl	8000b80 <__aeabi_uldivmod>
 8002aac:	4602      	mov	r2, r0
 8002aae:	460b      	mov	r3, r1
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ab6:	e065      	b.n	8002b84 <HAL_RCC_GetSysClockFreq+0x420>
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	00f42400 	.word	0x00f42400
 8002ac0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ac4:	4b3d      	ldr	r3, [pc, #244]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x458>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	099b      	lsrs	r3, r3, #6
 8002aca:	2200      	movs	r2, #0
 8002acc:	4618      	mov	r0, r3
 8002ace:	4611      	mov	r1, r2
 8002ad0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ad4:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ada:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002ade:	4642      	mov	r2, r8
 8002ae0:	464b      	mov	r3, r9
 8002ae2:	f04f 0000 	mov.w	r0, #0
 8002ae6:	f04f 0100 	mov.w	r1, #0
 8002aea:	0159      	lsls	r1, r3, #5
 8002aec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002af0:	0150      	lsls	r0, r2, #5
 8002af2:	4602      	mov	r2, r0
 8002af4:	460b      	mov	r3, r1
 8002af6:	4641      	mov	r1, r8
 8002af8:	1a51      	subs	r1, r2, r1
 8002afa:	60b9      	str	r1, [r7, #8]
 8002afc:	4649      	mov	r1, r9
 8002afe:	eb63 0301 	sbc.w	r3, r3, r1
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	f04f 0200 	mov.w	r2, #0
 8002b08:	f04f 0300 	mov.w	r3, #0
 8002b0c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002b10:	4659      	mov	r1, fp
 8002b12:	018b      	lsls	r3, r1, #6
 8002b14:	4651      	mov	r1, sl
 8002b16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b1a:	4651      	mov	r1, sl
 8002b1c:	018a      	lsls	r2, r1, #6
 8002b1e:	4651      	mov	r1, sl
 8002b20:	1a54      	subs	r4, r2, r1
 8002b22:	4659      	mov	r1, fp
 8002b24:	eb63 0501 	sbc.w	r5, r3, r1
 8002b28:	f04f 0200 	mov.w	r2, #0
 8002b2c:	f04f 0300 	mov.w	r3, #0
 8002b30:	00eb      	lsls	r3, r5, #3
 8002b32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b36:	00e2      	lsls	r2, r4, #3
 8002b38:	4614      	mov	r4, r2
 8002b3a:	461d      	mov	r5, r3
 8002b3c:	4643      	mov	r3, r8
 8002b3e:	18e3      	adds	r3, r4, r3
 8002b40:	603b      	str	r3, [r7, #0]
 8002b42:	464b      	mov	r3, r9
 8002b44:	eb45 0303 	adc.w	r3, r5, r3
 8002b48:	607b      	str	r3, [r7, #4]
 8002b4a:	f04f 0200 	mov.w	r2, #0
 8002b4e:	f04f 0300 	mov.w	r3, #0
 8002b52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b56:	4629      	mov	r1, r5
 8002b58:	028b      	lsls	r3, r1, #10
 8002b5a:	4621      	mov	r1, r4
 8002b5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b60:	4621      	mov	r1, r4
 8002b62:	028a      	lsls	r2, r1, #10
 8002b64:	4610      	mov	r0, r2
 8002b66:	4619      	mov	r1, r3
 8002b68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b70:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002b72:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002b76:	f7fe f803 	bl	8000b80 <__aeabi_uldivmod>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	4613      	mov	r3, r2
 8002b80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002b84:	4b0d      	ldr	r3, [pc, #52]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x458>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	0f1b      	lsrs	r3, r3, #28
 8002b8a:	f003 0307 	and.w	r3, r3, #7
 8002b8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002b92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002b96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ba2:	e003      	b.n	8002bac <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ba4:	4b06      	ldr	r3, [pc, #24]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002ba6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002baa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	37b8      	adds	r7, #184	@ 0xb8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bba:	bf00      	nop
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	00f42400 	.word	0x00f42400

08002bc4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e28d      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 8083 	beq.w	8002cea <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002be4:	4b94      	ldr	r3, [pc, #592]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f003 030c 	and.w	r3, r3, #12
 8002bec:	2b04      	cmp	r3, #4
 8002bee:	d019      	beq.n	8002c24 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002bf0:	4b91      	ldr	r3, [pc, #580]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f003 030c 	and.w	r3, r3, #12
        || \
 8002bf8:	2b08      	cmp	r3, #8
 8002bfa:	d106      	bne.n	8002c0a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002bfc:	4b8e      	ldr	r3, [pc, #568]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c08:	d00c      	beq.n	8002c24 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c0a:	4b8b      	ldr	r3, [pc, #556]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002c12:	2b0c      	cmp	r3, #12
 8002c14:	d112      	bne.n	8002c3c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c16:	4b88      	ldr	r3, [pc, #544]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c22:	d10b      	bne.n	8002c3c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c24:	4b84      	ldr	r3, [pc, #528]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d05b      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x124>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d157      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e25a      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c44:	d106      	bne.n	8002c54 <HAL_RCC_OscConfig+0x90>
 8002c46:	4b7c      	ldr	r3, [pc, #496]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a7b      	ldr	r2, [pc, #492]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c50:	6013      	str	r3, [r2, #0]
 8002c52:	e01d      	b.n	8002c90 <HAL_RCC_OscConfig+0xcc>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c5c:	d10c      	bne.n	8002c78 <HAL_RCC_OscConfig+0xb4>
 8002c5e:	4b76      	ldr	r3, [pc, #472]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a75      	ldr	r2, [pc, #468]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c68:	6013      	str	r3, [r2, #0]
 8002c6a:	4b73      	ldr	r3, [pc, #460]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a72      	ldr	r2, [pc, #456]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c74:	6013      	str	r3, [r2, #0]
 8002c76:	e00b      	b.n	8002c90 <HAL_RCC_OscConfig+0xcc>
 8002c78:	4b6f      	ldr	r3, [pc, #444]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a6e      	ldr	r2, [pc, #440]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c82:	6013      	str	r3, [r2, #0]
 8002c84:	4b6c      	ldr	r3, [pc, #432]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a6b      	ldr	r2, [pc, #428]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002c8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d013      	beq.n	8002cc0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c98:	f7ff f9aa 	bl	8001ff0 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca0:	f7ff f9a6 	bl	8001ff0 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b64      	cmp	r3, #100	@ 0x64
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e21f      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cb2:	4b61      	ldr	r3, [pc, #388]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d0f0      	beq.n	8002ca0 <HAL_RCC_OscConfig+0xdc>
 8002cbe:	e014      	b.n	8002cea <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc0:	f7ff f996 	bl	8001ff0 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cc6:	e008      	b.n	8002cda <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc8:	f7ff f992 	bl	8001ff0 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b64      	cmp	r3, #100	@ 0x64
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e20b      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cda:	4b57      	ldr	r3, [pc, #348]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1f0      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x104>
 8002ce6:	e000      	b.n	8002cea <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d06f      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002cf6:	4b50      	ldr	r3, [pc, #320]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f003 030c 	and.w	r3, r3, #12
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d017      	beq.n	8002d32 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002d02:	4b4d      	ldr	r3, [pc, #308]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f003 030c 	and.w	r3, r3, #12
        || \
 8002d0a:	2b08      	cmp	r3, #8
 8002d0c:	d105      	bne.n	8002d1a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002d0e:	4b4a      	ldr	r3, [pc, #296]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00b      	beq.n	8002d32 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d1a:	4b47      	ldr	r3, [pc, #284]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002d22:	2b0c      	cmp	r3, #12
 8002d24:	d11c      	bne.n	8002d60 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d26:	4b44      	ldr	r3, [pc, #272]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d116      	bne.n	8002d60 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d32:	4b41      	ldr	r3, [pc, #260]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d005      	beq.n	8002d4a <HAL_RCC_OscConfig+0x186>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d001      	beq.n	8002d4a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e1d3      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d4a:	4b3b      	ldr	r3, [pc, #236]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	4937      	ldr	r1, [pc, #220]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d5e:	e03a      	b.n	8002dd6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d020      	beq.n	8002daa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d68:	4b34      	ldr	r3, [pc, #208]	@ (8002e3c <HAL_RCC_OscConfig+0x278>)
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6e:	f7ff f93f 	bl	8001ff0 <HAL_GetTick>
 8002d72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d74:	e008      	b.n	8002d88 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d76:	f7ff f93b 	bl	8001ff0 <HAL_GetTick>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d901      	bls.n	8002d88 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e1b4      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d88:	4b2b      	ldr	r3, [pc, #172]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0302 	and.w	r3, r3, #2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d0f0      	beq.n	8002d76 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d94:	4b28      	ldr	r3, [pc, #160]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	691b      	ldr	r3, [r3, #16]
 8002da0:	00db      	lsls	r3, r3, #3
 8002da2:	4925      	ldr	r1, [pc, #148]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002da4:	4313      	orrs	r3, r2
 8002da6:	600b      	str	r3, [r1, #0]
 8002da8:	e015      	b.n	8002dd6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002daa:	4b24      	ldr	r3, [pc, #144]	@ (8002e3c <HAL_RCC_OscConfig+0x278>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db0:	f7ff f91e 	bl	8001ff0 <HAL_GetTick>
 8002db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002db6:	e008      	b.n	8002dca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002db8:	f7ff f91a 	bl	8001ff0 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e193      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dca:	4b1b      	ldr	r3, [pc, #108]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1f0      	bne.n	8002db8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d036      	beq.n	8002e50 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d016      	beq.n	8002e18 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dea:	4b15      	ldr	r3, [pc, #84]	@ (8002e40 <HAL_RCC_OscConfig+0x27c>)
 8002dec:	2201      	movs	r2, #1
 8002dee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df0:	f7ff f8fe 	bl	8001ff0 <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002df6:	e008      	b.n	8002e0a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002df8:	f7ff f8fa 	bl	8001ff0 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e173      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002e0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e0e:	f003 0302 	and.w	r3, r3, #2
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d0f0      	beq.n	8002df8 <HAL_RCC_OscConfig+0x234>
 8002e16:	e01b      	b.n	8002e50 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e18:	4b09      	ldr	r3, [pc, #36]	@ (8002e40 <HAL_RCC_OscConfig+0x27c>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e1e:	f7ff f8e7 	bl	8001ff0 <HAL_GetTick>
 8002e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e24:	e00e      	b.n	8002e44 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e26:	f7ff f8e3 	bl	8001ff0 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d907      	bls.n	8002e44 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002e34:	2303      	movs	r3, #3
 8002e36:	e15c      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
 8002e38:	40023800 	.word	0x40023800
 8002e3c:	42470000 	.word	0x42470000
 8002e40:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e44:	4b8a      	ldr	r3, [pc, #552]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002e46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e48:	f003 0302 	and.w	r3, r3, #2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d1ea      	bne.n	8002e26 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0304 	and.w	r3, r3, #4
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f000 8097 	beq.w	8002f8c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e62:	4b83      	ldr	r3, [pc, #524]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10f      	bne.n	8002e8e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e6e:	2300      	movs	r3, #0
 8002e70:	60bb      	str	r3, [r7, #8]
 8002e72:	4b7f      	ldr	r3, [pc, #508]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e76:	4a7e      	ldr	r2, [pc, #504]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002e78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e7e:	4b7c      	ldr	r3, [pc, #496]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e86:	60bb      	str	r3, [r7, #8]
 8002e88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e8e:	4b79      	ldr	r3, [pc, #484]	@ (8003074 <HAL_RCC_OscConfig+0x4b0>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d118      	bne.n	8002ecc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e9a:	4b76      	ldr	r3, [pc, #472]	@ (8003074 <HAL_RCC_OscConfig+0x4b0>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a75      	ldr	r2, [pc, #468]	@ (8003074 <HAL_RCC_OscConfig+0x4b0>)
 8002ea0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ea4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ea6:	f7ff f8a3 	bl	8001ff0 <HAL_GetTick>
 8002eaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eac:	e008      	b.n	8002ec0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eae:	f7ff f89f 	bl	8001ff0 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e118      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ec0:	4b6c      	ldr	r3, [pc, #432]	@ (8003074 <HAL_RCC_OscConfig+0x4b0>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d0f0      	beq.n	8002eae <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d106      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x31e>
 8002ed4:	4b66      	ldr	r3, [pc, #408]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002ed6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ed8:	4a65      	ldr	r2, [pc, #404]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002eda:	f043 0301 	orr.w	r3, r3, #1
 8002ede:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ee0:	e01c      	b.n	8002f1c <HAL_RCC_OscConfig+0x358>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	2b05      	cmp	r3, #5
 8002ee8:	d10c      	bne.n	8002f04 <HAL_RCC_OscConfig+0x340>
 8002eea:	4b61      	ldr	r3, [pc, #388]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eee:	4a60      	ldr	r2, [pc, #384]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002ef0:	f043 0304 	orr.w	r3, r3, #4
 8002ef4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ef6:	4b5e      	ldr	r3, [pc, #376]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002efa:	4a5d      	ldr	r2, [pc, #372]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002efc:	f043 0301 	orr.w	r3, r3, #1
 8002f00:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f02:	e00b      	b.n	8002f1c <HAL_RCC_OscConfig+0x358>
 8002f04:	4b5a      	ldr	r3, [pc, #360]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002f06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f08:	4a59      	ldr	r2, [pc, #356]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002f0a:	f023 0301 	bic.w	r3, r3, #1
 8002f0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f10:	4b57      	ldr	r3, [pc, #348]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002f12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f14:	4a56      	ldr	r2, [pc, #344]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002f16:	f023 0304 	bic.w	r3, r3, #4
 8002f1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d015      	beq.n	8002f50 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f24:	f7ff f864 	bl	8001ff0 <HAL_GetTick>
 8002f28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f2a:	e00a      	b.n	8002f42 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f2c:	f7ff f860 	bl	8001ff0 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e0d7      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f42:	4b4b      	ldr	r3, [pc, #300]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0ee      	beq.n	8002f2c <HAL_RCC_OscConfig+0x368>
 8002f4e:	e014      	b.n	8002f7a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f50:	f7ff f84e 	bl	8001ff0 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f56:	e00a      	b.n	8002f6e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f58:	f7ff f84a 	bl	8001ff0 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e0c1      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f6e:	4b40      	ldr	r3, [pc, #256]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1ee      	bne.n	8002f58 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f7a:	7dfb      	ldrb	r3, [r7, #23]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d105      	bne.n	8002f8c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f80:	4b3b      	ldr	r3, [pc, #236]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f84:	4a3a      	ldr	r2, [pc, #232]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002f86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f8a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	f000 80ad 	beq.w	80030f0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f96:	4b36      	ldr	r3, [pc, #216]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f003 030c 	and.w	r3, r3, #12
 8002f9e:	2b08      	cmp	r3, #8
 8002fa0:	d060      	beq.n	8003064 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d145      	bne.n	8003036 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002faa:	4b33      	ldr	r3, [pc, #204]	@ (8003078 <HAL_RCC_OscConfig+0x4b4>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb0:	f7ff f81e 	bl	8001ff0 <HAL_GetTick>
 8002fb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fb6:	e008      	b.n	8002fca <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fb8:	f7ff f81a 	bl	8001ff0 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e093      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fca:	4b29      	ldr	r3, [pc, #164]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d1f0      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	69da      	ldr	r2, [r3, #28]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a1b      	ldr	r3, [r3, #32]
 8002fde:	431a      	orrs	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe4:	019b      	lsls	r3, r3, #6
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fec:	085b      	lsrs	r3, r3, #1
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	041b      	lsls	r3, r3, #16
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff8:	061b      	lsls	r3, r3, #24
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003000:	071b      	lsls	r3, r3, #28
 8003002:	491b      	ldr	r1, [pc, #108]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8003004:	4313      	orrs	r3, r2
 8003006:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003008:	4b1b      	ldr	r3, [pc, #108]	@ (8003078 <HAL_RCC_OscConfig+0x4b4>)
 800300a:	2201      	movs	r2, #1
 800300c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800300e:	f7fe ffef 	bl	8001ff0 <HAL_GetTick>
 8003012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003014:	e008      	b.n	8003028 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003016:	f7fe ffeb 	bl	8001ff0 <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	2b02      	cmp	r3, #2
 8003022:	d901      	bls.n	8003028 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e064      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003028:	4b11      	ldr	r3, [pc, #68]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d0f0      	beq.n	8003016 <HAL_RCC_OscConfig+0x452>
 8003034:	e05c      	b.n	80030f0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003036:	4b10      	ldr	r3, [pc, #64]	@ (8003078 <HAL_RCC_OscConfig+0x4b4>)
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303c:	f7fe ffd8 	bl	8001ff0 <HAL_GetTick>
 8003040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003042:	e008      	b.n	8003056 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003044:	f7fe ffd4 	bl	8001ff0 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e04d      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003056:	4b06      	ldr	r3, [pc, #24]	@ (8003070 <HAL_RCC_OscConfig+0x4ac>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1f0      	bne.n	8003044 <HAL_RCC_OscConfig+0x480>
 8003062:	e045      	b.n	80030f0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d107      	bne.n	800307c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e040      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
 8003070:	40023800 	.word	0x40023800
 8003074:	40007000 	.word	0x40007000
 8003078:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800307c:	4b1f      	ldr	r3, [pc, #124]	@ (80030fc <HAL_RCC_OscConfig+0x538>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d030      	beq.n	80030ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003094:	429a      	cmp	r2, r3
 8003096:	d129      	bne.n	80030ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d122      	bne.n	80030ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030a6:	68fa      	ldr	r2, [r7, #12]
 80030a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80030ac:	4013      	ands	r3, r2
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d119      	bne.n	80030ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c2:	085b      	lsrs	r3, r3, #1
 80030c4:	3b01      	subs	r3, #1
 80030c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d10f      	bne.n	80030ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030d8:	429a      	cmp	r2, r3
 80030da:	d107      	bne.n	80030ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d001      	beq.n	80030f0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e000      	b.n	80030f2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	40023800 	.word	0x40023800

08003100 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d101      	bne.n	8003112 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e042      	b.n	8003198 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003118:	b2db      	uxtb	r3, r3
 800311a:	2b00      	cmp	r3, #0
 800311c:	d106      	bne.n	800312c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7fe fe48 	bl	8001dbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2224      	movs	r2, #36	@ 0x24
 8003130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68da      	ldr	r2, [r3, #12]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003142:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f000 f82b 	bl	80031a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	691a      	ldr	r2, [r3, #16]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003158:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	695a      	ldr	r2, [r3, #20]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003168:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68da      	ldr	r2, [r3, #12]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003178:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2220      	movs	r2, #32
 8003184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2220      	movs	r2, #32
 800318c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3708      	adds	r7, #8
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031a4:	b0c0      	sub	sp, #256	@ 0x100
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	691b      	ldr	r3, [r3, #16]
 80031b4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80031b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031bc:	68d9      	ldr	r1, [r3, #12]
 80031be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	ea40 0301 	orr.w	r3, r0, r1
 80031c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80031ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ce:	689a      	ldr	r2, [r3, #8]
 80031d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	431a      	orrs	r2, r3
 80031d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031dc:	695b      	ldr	r3, [r3, #20]
 80031de:	431a      	orrs	r2, r3
 80031e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80031ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80031f8:	f021 010c 	bic.w	r1, r1, #12
 80031fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003206:	430b      	orrs	r3, r1
 8003208:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800320a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800321a:	6999      	ldr	r1, [r3, #24]
 800321c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	ea40 0301 	orr.w	r3, r0, r1
 8003226:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	4b8f      	ldr	r3, [pc, #572]	@ (800346c <UART_SetConfig+0x2cc>)
 8003230:	429a      	cmp	r2, r3
 8003232:	d005      	beq.n	8003240 <UART_SetConfig+0xa0>
 8003234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	4b8d      	ldr	r3, [pc, #564]	@ (8003470 <UART_SetConfig+0x2d0>)
 800323c:	429a      	cmp	r2, r3
 800323e:	d104      	bne.n	800324a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003240:	f7ff fa7c 	bl	800273c <HAL_RCC_GetPCLK2Freq>
 8003244:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003248:	e003      	b.n	8003252 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800324a:	f7ff fa63 	bl	8002714 <HAL_RCC_GetPCLK1Freq>
 800324e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003256:	69db      	ldr	r3, [r3, #28]
 8003258:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800325c:	f040 810c 	bne.w	8003478 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003260:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003264:	2200      	movs	r2, #0
 8003266:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800326a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800326e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003272:	4622      	mov	r2, r4
 8003274:	462b      	mov	r3, r5
 8003276:	1891      	adds	r1, r2, r2
 8003278:	65b9      	str	r1, [r7, #88]	@ 0x58
 800327a:	415b      	adcs	r3, r3
 800327c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800327e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003282:	4621      	mov	r1, r4
 8003284:	eb12 0801 	adds.w	r8, r2, r1
 8003288:	4629      	mov	r1, r5
 800328a:	eb43 0901 	adc.w	r9, r3, r1
 800328e:	f04f 0200 	mov.w	r2, #0
 8003292:	f04f 0300 	mov.w	r3, #0
 8003296:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800329a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800329e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032a2:	4690      	mov	r8, r2
 80032a4:	4699      	mov	r9, r3
 80032a6:	4623      	mov	r3, r4
 80032a8:	eb18 0303 	adds.w	r3, r8, r3
 80032ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80032b0:	462b      	mov	r3, r5
 80032b2:	eb49 0303 	adc.w	r3, r9, r3
 80032b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80032ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80032c6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80032ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80032ce:	460b      	mov	r3, r1
 80032d0:	18db      	adds	r3, r3, r3
 80032d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80032d4:	4613      	mov	r3, r2
 80032d6:	eb42 0303 	adc.w	r3, r2, r3
 80032da:	657b      	str	r3, [r7, #84]	@ 0x54
 80032dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80032e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80032e4:	f7fd fc4c 	bl	8000b80 <__aeabi_uldivmod>
 80032e8:	4602      	mov	r2, r0
 80032ea:	460b      	mov	r3, r1
 80032ec:	4b61      	ldr	r3, [pc, #388]	@ (8003474 <UART_SetConfig+0x2d4>)
 80032ee:	fba3 2302 	umull	r2, r3, r3, r2
 80032f2:	095b      	lsrs	r3, r3, #5
 80032f4:	011c      	lsls	r4, r3, #4
 80032f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032fa:	2200      	movs	r2, #0
 80032fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003300:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003304:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003308:	4642      	mov	r2, r8
 800330a:	464b      	mov	r3, r9
 800330c:	1891      	adds	r1, r2, r2
 800330e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003310:	415b      	adcs	r3, r3
 8003312:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003314:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003318:	4641      	mov	r1, r8
 800331a:	eb12 0a01 	adds.w	sl, r2, r1
 800331e:	4649      	mov	r1, r9
 8003320:	eb43 0b01 	adc.w	fp, r3, r1
 8003324:	f04f 0200 	mov.w	r2, #0
 8003328:	f04f 0300 	mov.w	r3, #0
 800332c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003330:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003334:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003338:	4692      	mov	sl, r2
 800333a:	469b      	mov	fp, r3
 800333c:	4643      	mov	r3, r8
 800333e:	eb1a 0303 	adds.w	r3, sl, r3
 8003342:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003346:	464b      	mov	r3, r9
 8003348:	eb4b 0303 	adc.w	r3, fp, r3
 800334c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	2200      	movs	r2, #0
 8003358:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800335c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003360:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003364:	460b      	mov	r3, r1
 8003366:	18db      	adds	r3, r3, r3
 8003368:	643b      	str	r3, [r7, #64]	@ 0x40
 800336a:	4613      	mov	r3, r2
 800336c:	eb42 0303 	adc.w	r3, r2, r3
 8003370:	647b      	str	r3, [r7, #68]	@ 0x44
 8003372:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003376:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800337a:	f7fd fc01 	bl	8000b80 <__aeabi_uldivmod>
 800337e:	4602      	mov	r2, r0
 8003380:	460b      	mov	r3, r1
 8003382:	4611      	mov	r1, r2
 8003384:	4b3b      	ldr	r3, [pc, #236]	@ (8003474 <UART_SetConfig+0x2d4>)
 8003386:	fba3 2301 	umull	r2, r3, r3, r1
 800338a:	095b      	lsrs	r3, r3, #5
 800338c:	2264      	movs	r2, #100	@ 0x64
 800338e:	fb02 f303 	mul.w	r3, r2, r3
 8003392:	1acb      	subs	r3, r1, r3
 8003394:	00db      	lsls	r3, r3, #3
 8003396:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800339a:	4b36      	ldr	r3, [pc, #216]	@ (8003474 <UART_SetConfig+0x2d4>)
 800339c:	fba3 2302 	umull	r2, r3, r3, r2
 80033a0:	095b      	lsrs	r3, r3, #5
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80033a8:	441c      	add	r4, r3
 80033aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033ae:	2200      	movs	r2, #0
 80033b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80033b4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80033b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80033bc:	4642      	mov	r2, r8
 80033be:	464b      	mov	r3, r9
 80033c0:	1891      	adds	r1, r2, r2
 80033c2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80033c4:	415b      	adcs	r3, r3
 80033c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80033cc:	4641      	mov	r1, r8
 80033ce:	1851      	adds	r1, r2, r1
 80033d0:	6339      	str	r1, [r7, #48]	@ 0x30
 80033d2:	4649      	mov	r1, r9
 80033d4:	414b      	adcs	r3, r1
 80033d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80033d8:	f04f 0200 	mov.w	r2, #0
 80033dc:	f04f 0300 	mov.w	r3, #0
 80033e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80033e4:	4659      	mov	r1, fp
 80033e6:	00cb      	lsls	r3, r1, #3
 80033e8:	4651      	mov	r1, sl
 80033ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033ee:	4651      	mov	r1, sl
 80033f0:	00ca      	lsls	r2, r1, #3
 80033f2:	4610      	mov	r0, r2
 80033f4:	4619      	mov	r1, r3
 80033f6:	4603      	mov	r3, r0
 80033f8:	4642      	mov	r2, r8
 80033fa:	189b      	adds	r3, r3, r2
 80033fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003400:	464b      	mov	r3, r9
 8003402:	460a      	mov	r2, r1
 8003404:	eb42 0303 	adc.w	r3, r2, r3
 8003408:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800340c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003418:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800341c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003420:	460b      	mov	r3, r1
 8003422:	18db      	adds	r3, r3, r3
 8003424:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003426:	4613      	mov	r3, r2
 8003428:	eb42 0303 	adc.w	r3, r2, r3
 800342c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800342e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003432:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003436:	f7fd fba3 	bl	8000b80 <__aeabi_uldivmod>
 800343a:	4602      	mov	r2, r0
 800343c:	460b      	mov	r3, r1
 800343e:	4b0d      	ldr	r3, [pc, #52]	@ (8003474 <UART_SetConfig+0x2d4>)
 8003440:	fba3 1302 	umull	r1, r3, r3, r2
 8003444:	095b      	lsrs	r3, r3, #5
 8003446:	2164      	movs	r1, #100	@ 0x64
 8003448:	fb01 f303 	mul.w	r3, r1, r3
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	00db      	lsls	r3, r3, #3
 8003450:	3332      	adds	r3, #50	@ 0x32
 8003452:	4a08      	ldr	r2, [pc, #32]	@ (8003474 <UART_SetConfig+0x2d4>)
 8003454:	fba2 2303 	umull	r2, r3, r2, r3
 8003458:	095b      	lsrs	r3, r3, #5
 800345a:	f003 0207 	and.w	r2, r3, #7
 800345e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4422      	add	r2, r4
 8003466:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003468:	e106      	b.n	8003678 <UART_SetConfig+0x4d8>
 800346a:	bf00      	nop
 800346c:	40011000 	.word	0x40011000
 8003470:	40011400 	.word	0x40011400
 8003474:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800347c:	2200      	movs	r2, #0
 800347e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003482:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003486:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800348a:	4642      	mov	r2, r8
 800348c:	464b      	mov	r3, r9
 800348e:	1891      	adds	r1, r2, r2
 8003490:	6239      	str	r1, [r7, #32]
 8003492:	415b      	adcs	r3, r3
 8003494:	627b      	str	r3, [r7, #36]	@ 0x24
 8003496:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800349a:	4641      	mov	r1, r8
 800349c:	1854      	adds	r4, r2, r1
 800349e:	4649      	mov	r1, r9
 80034a0:	eb43 0501 	adc.w	r5, r3, r1
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	f04f 0300 	mov.w	r3, #0
 80034ac:	00eb      	lsls	r3, r5, #3
 80034ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034b2:	00e2      	lsls	r2, r4, #3
 80034b4:	4614      	mov	r4, r2
 80034b6:	461d      	mov	r5, r3
 80034b8:	4643      	mov	r3, r8
 80034ba:	18e3      	adds	r3, r4, r3
 80034bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80034c0:	464b      	mov	r3, r9
 80034c2:	eb45 0303 	adc.w	r3, r5, r3
 80034c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80034ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80034d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80034da:	f04f 0200 	mov.w	r2, #0
 80034de:	f04f 0300 	mov.w	r3, #0
 80034e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80034e6:	4629      	mov	r1, r5
 80034e8:	008b      	lsls	r3, r1, #2
 80034ea:	4621      	mov	r1, r4
 80034ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034f0:	4621      	mov	r1, r4
 80034f2:	008a      	lsls	r2, r1, #2
 80034f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80034f8:	f7fd fb42 	bl	8000b80 <__aeabi_uldivmod>
 80034fc:	4602      	mov	r2, r0
 80034fe:	460b      	mov	r3, r1
 8003500:	4b60      	ldr	r3, [pc, #384]	@ (8003684 <UART_SetConfig+0x4e4>)
 8003502:	fba3 2302 	umull	r2, r3, r3, r2
 8003506:	095b      	lsrs	r3, r3, #5
 8003508:	011c      	lsls	r4, r3, #4
 800350a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800350e:	2200      	movs	r2, #0
 8003510:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003514:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003518:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800351c:	4642      	mov	r2, r8
 800351e:	464b      	mov	r3, r9
 8003520:	1891      	adds	r1, r2, r2
 8003522:	61b9      	str	r1, [r7, #24]
 8003524:	415b      	adcs	r3, r3
 8003526:	61fb      	str	r3, [r7, #28]
 8003528:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800352c:	4641      	mov	r1, r8
 800352e:	1851      	adds	r1, r2, r1
 8003530:	6139      	str	r1, [r7, #16]
 8003532:	4649      	mov	r1, r9
 8003534:	414b      	adcs	r3, r1
 8003536:	617b      	str	r3, [r7, #20]
 8003538:	f04f 0200 	mov.w	r2, #0
 800353c:	f04f 0300 	mov.w	r3, #0
 8003540:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003544:	4659      	mov	r1, fp
 8003546:	00cb      	lsls	r3, r1, #3
 8003548:	4651      	mov	r1, sl
 800354a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800354e:	4651      	mov	r1, sl
 8003550:	00ca      	lsls	r2, r1, #3
 8003552:	4610      	mov	r0, r2
 8003554:	4619      	mov	r1, r3
 8003556:	4603      	mov	r3, r0
 8003558:	4642      	mov	r2, r8
 800355a:	189b      	adds	r3, r3, r2
 800355c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003560:	464b      	mov	r3, r9
 8003562:	460a      	mov	r2, r1
 8003564:	eb42 0303 	adc.w	r3, r2, r3
 8003568:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800356c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003576:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003578:	f04f 0200 	mov.w	r2, #0
 800357c:	f04f 0300 	mov.w	r3, #0
 8003580:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003584:	4649      	mov	r1, r9
 8003586:	008b      	lsls	r3, r1, #2
 8003588:	4641      	mov	r1, r8
 800358a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800358e:	4641      	mov	r1, r8
 8003590:	008a      	lsls	r2, r1, #2
 8003592:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003596:	f7fd faf3 	bl	8000b80 <__aeabi_uldivmod>
 800359a:	4602      	mov	r2, r0
 800359c:	460b      	mov	r3, r1
 800359e:	4611      	mov	r1, r2
 80035a0:	4b38      	ldr	r3, [pc, #224]	@ (8003684 <UART_SetConfig+0x4e4>)
 80035a2:	fba3 2301 	umull	r2, r3, r3, r1
 80035a6:	095b      	lsrs	r3, r3, #5
 80035a8:	2264      	movs	r2, #100	@ 0x64
 80035aa:	fb02 f303 	mul.w	r3, r2, r3
 80035ae:	1acb      	subs	r3, r1, r3
 80035b0:	011b      	lsls	r3, r3, #4
 80035b2:	3332      	adds	r3, #50	@ 0x32
 80035b4:	4a33      	ldr	r2, [pc, #204]	@ (8003684 <UART_SetConfig+0x4e4>)
 80035b6:	fba2 2303 	umull	r2, r3, r2, r3
 80035ba:	095b      	lsrs	r3, r3, #5
 80035bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035c0:	441c      	add	r4, r3
 80035c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035c6:	2200      	movs	r2, #0
 80035c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80035ca:	677a      	str	r2, [r7, #116]	@ 0x74
 80035cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80035d0:	4642      	mov	r2, r8
 80035d2:	464b      	mov	r3, r9
 80035d4:	1891      	adds	r1, r2, r2
 80035d6:	60b9      	str	r1, [r7, #8]
 80035d8:	415b      	adcs	r3, r3
 80035da:	60fb      	str	r3, [r7, #12]
 80035dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035e0:	4641      	mov	r1, r8
 80035e2:	1851      	adds	r1, r2, r1
 80035e4:	6039      	str	r1, [r7, #0]
 80035e6:	4649      	mov	r1, r9
 80035e8:	414b      	adcs	r3, r1
 80035ea:	607b      	str	r3, [r7, #4]
 80035ec:	f04f 0200 	mov.w	r2, #0
 80035f0:	f04f 0300 	mov.w	r3, #0
 80035f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80035f8:	4659      	mov	r1, fp
 80035fa:	00cb      	lsls	r3, r1, #3
 80035fc:	4651      	mov	r1, sl
 80035fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003602:	4651      	mov	r1, sl
 8003604:	00ca      	lsls	r2, r1, #3
 8003606:	4610      	mov	r0, r2
 8003608:	4619      	mov	r1, r3
 800360a:	4603      	mov	r3, r0
 800360c:	4642      	mov	r2, r8
 800360e:	189b      	adds	r3, r3, r2
 8003610:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003612:	464b      	mov	r3, r9
 8003614:	460a      	mov	r2, r1
 8003616:	eb42 0303 	adc.w	r3, r2, r3
 800361a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800361c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	663b      	str	r3, [r7, #96]	@ 0x60
 8003626:	667a      	str	r2, [r7, #100]	@ 0x64
 8003628:	f04f 0200 	mov.w	r2, #0
 800362c:	f04f 0300 	mov.w	r3, #0
 8003630:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003634:	4649      	mov	r1, r9
 8003636:	008b      	lsls	r3, r1, #2
 8003638:	4641      	mov	r1, r8
 800363a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800363e:	4641      	mov	r1, r8
 8003640:	008a      	lsls	r2, r1, #2
 8003642:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003646:	f7fd fa9b 	bl	8000b80 <__aeabi_uldivmod>
 800364a:	4602      	mov	r2, r0
 800364c:	460b      	mov	r3, r1
 800364e:	4b0d      	ldr	r3, [pc, #52]	@ (8003684 <UART_SetConfig+0x4e4>)
 8003650:	fba3 1302 	umull	r1, r3, r3, r2
 8003654:	095b      	lsrs	r3, r3, #5
 8003656:	2164      	movs	r1, #100	@ 0x64
 8003658:	fb01 f303 	mul.w	r3, r1, r3
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	3332      	adds	r3, #50	@ 0x32
 8003662:	4a08      	ldr	r2, [pc, #32]	@ (8003684 <UART_SetConfig+0x4e4>)
 8003664:	fba2 2303 	umull	r2, r3, r2, r3
 8003668:	095b      	lsrs	r3, r3, #5
 800366a:	f003 020f 	and.w	r2, r3, #15
 800366e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4422      	add	r2, r4
 8003676:	609a      	str	r2, [r3, #8]
}
 8003678:	bf00      	nop
 800367a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800367e:	46bd      	mov	sp, r7
 8003680:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003684:	51eb851f 	.word	0x51eb851f

08003688 <memset>:
 8003688:	4402      	add	r2, r0
 800368a:	4603      	mov	r3, r0
 800368c:	4293      	cmp	r3, r2
 800368e:	d100      	bne.n	8003692 <memset+0xa>
 8003690:	4770      	bx	lr
 8003692:	f803 1b01 	strb.w	r1, [r3], #1
 8003696:	e7f9      	b.n	800368c <memset+0x4>

08003698 <__errno>:
 8003698:	4b01      	ldr	r3, [pc, #4]	@ (80036a0 <__errno+0x8>)
 800369a:	6818      	ldr	r0, [r3, #0]
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	2000000c 	.word	0x2000000c

080036a4 <__libc_init_array>:
 80036a4:	b570      	push	{r4, r5, r6, lr}
 80036a6:	4d0d      	ldr	r5, [pc, #52]	@ (80036dc <__libc_init_array+0x38>)
 80036a8:	4c0d      	ldr	r4, [pc, #52]	@ (80036e0 <__libc_init_array+0x3c>)
 80036aa:	1b64      	subs	r4, r4, r5
 80036ac:	10a4      	asrs	r4, r4, #2
 80036ae:	2600      	movs	r6, #0
 80036b0:	42a6      	cmp	r6, r4
 80036b2:	d109      	bne.n	80036c8 <__libc_init_array+0x24>
 80036b4:	4d0b      	ldr	r5, [pc, #44]	@ (80036e4 <__libc_init_array+0x40>)
 80036b6:	4c0c      	ldr	r4, [pc, #48]	@ (80036e8 <__libc_init_array+0x44>)
 80036b8:	f000 ff78 	bl	80045ac <_init>
 80036bc:	1b64      	subs	r4, r4, r5
 80036be:	10a4      	asrs	r4, r4, #2
 80036c0:	2600      	movs	r6, #0
 80036c2:	42a6      	cmp	r6, r4
 80036c4:	d105      	bne.n	80036d2 <__libc_init_array+0x2e>
 80036c6:	bd70      	pop	{r4, r5, r6, pc}
 80036c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80036cc:	4798      	blx	r3
 80036ce:	3601      	adds	r6, #1
 80036d0:	e7ee      	b.n	80036b0 <__libc_init_array+0xc>
 80036d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80036d6:	4798      	blx	r3
 80036d8:	3601      	adds	r6, #1
 80036da:	e7f2      	b.n	80036c2 <__libc_init_array+0x1e>
 80036dc:	08010350 	.word	0x08010350
 80036e0:	08010350 	.word	0x08010350
 80036e4:	08010350 	.word	0x08010350
 80036e8:	08010354 	.word	0x08010354

080036ec <pow>:
 80036ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ee:	ed2d 8b02 	vpush	{d8}
 80036f2:	eeb0 8a40 	vmov.f32	s16, s0
 80036f6:	eef0 8a60 	vmov.f32	s17, s1
 80036fa:	ec55 4b11 	vmov	r4, r5, d1
 80036fe:	f000 f873 	bl	80037e8 <__ieee754_pow>
 8003702:	4622      	mov	r2, r4
 8003704:	462b      	mov	r3, r5
 8003706:	4620      	mov	r0, r4
 8003708:	4629      	mov	r1, r5
 800370a:	ec57 6b10 	vmov	r6, r7, d0
 800370e:	f7fd f9d1 	bl	8000ab4 <__aeabi_dcmpun>
 8003712:	2800      	cmp	r0, #0
 8003714:	d13b      	bne.n	800378e <pow+0xa2>
 8003716:	ec51 0b18 	vmov	r0, r1, d8
 800371a:	2200      	movs	r2, #0
 800371c:	2300      	movs	r3, #0
 800371e:	f7fd f997 	bl	8000a50 <__aeabi_dcmpeq>
 8003722:	b1b8      	cbz	r0, 8003754 <pow+0x68>
 8003724:	2200      	movs	r2, #0
 8003726:	2300      	movs	r3, #0
 8003728:	4620      	mov	r0, r4
 800372a:	4629      	mov	r1, r5
 800372c:	f7fd f990 	bl	8000a50 <__aeabi_dcmpeq>
 8003730:	2800      	cmp	r0, #0
 8003732:	d146      	bne.n	80037c2 <pow+0xd6>
 8003734:	ec45 4b10 	vmov	d0, r4, r5
 8003738:	f000 f848 	bl	80037cc <finite>
 800373c:	b338      	cbz	r0, 800378e <pow+0xa2>
 800373e:	2200      	movs	r2, #0
 8003740:	2300      	movs	r3, #0
 8003742:	4620      	mov	r0, r4
 8003744:	4629      	mov	r1, r5
 8003746:	f7fd f98d 	bl	8000a64 <__aeabi_dcmplt>
 800374a:	b300      	cbz	r0, 800378e <pow+0xa2>
 800374c:	f7ff ffa4 	bl	8003698 <__errno>
 8003750:	2322      	movs	r3, #34	@ 0x22
 8003752:	e01b      	b.n	800378c <pow+0xa0>
 8003754:	ec47 6b10 	vmov	d0, r6, r7
 8003758:	f000 f838 	bl	80037cc <finite>
 800375c:	b9e0      	cbnz	r0, 8003798 <pow+0xac>
 800375e:	eeb0 0a48 	vmov.f32	s0, s16
 8003762:	eef0 0a68 	vmov.f32	s1, s17
 8003766:	f000 f831 	bl	80037cc <finite>
 800376a:	b1a8      	cbz	r0, 8003798 <pow+0xac>
 800376c:	ec45 4b10 	vmov	d0, r4, r5
 8003770:	f000 f82c 	bl	80037cc <finite>
 8003774:	b180      	cbz	r0, 8003798 <pow+0xac>
 8003776:	4632      	mov	r2, r6
 8003778:	463b      	mov	r3, r7
 800377a:	4630      	mov	r0, r6
 800377c:	4639      	mov	r1, r7
 800377e:	f7fd f999 	bl	8000ab4 <__aeabi_dcmpun>
 8003782:	2800      	cmp	r0, #0
 8003784:	d0e2      	beq.n	800374c <pow+0x60>
 8003786:	f7ff ff87 	bl	8003698 <__errno>
 800378a:	2321      	movs	r3, #33	@ 0x21
 800378c:	6003      	str	r3, [r0, #0]
 800378e:	ecbd 8b02 	vpop	{d8}
 8003792:	ec47 6b10 	vmov	d0, r6, r7
 8003796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003798:	2200      	movs	r2, #0
 800379a:	2300      	movs	r3, #0
 800379c:	4630      	mov	r0, r6
 800379e:	4639      	mov	r1, r7
 80037a0:	f7fd f956 	bl	8000a50 <__aeabi_dcmpeq>
 80037a4:	2800      	cmp	r0, #0
 80037a6:	d0f2      	beq.n	800378e <pow+0xa2>
 80037a8:	eeb0 0a48 	vmov.f32	s0, s16
 80037ac:	eef0 0a68 	vmov.f32	s1, s17
 80037b0:	f000 f80c 	bl	80037cc <finite>
 80037b4:	2800      	cmp	r0, #0
 80037b6:	d0ea      	beq.n	800378e <pow+0xa2>
 80037b8:	ec45 4b10 	vmov	d0, r4, r5
 80037bc:	f000 f806 	bl	80037cc <finite>
 80037c0:	e7c3      	b.n	800374a <pow+0x5e>
 80037c2:	4f01      	ldr	r7, [pc, #4]	@ (80037c8 <pow+0xdc>)
 80037c4:	2600      	movs	r6, #0
 80037c6:	e7e2      	b.n	800378e <pow+0xa2>
 80037c8:	3ff00000 	.word	0x3ff00000

080037cc <finite>:
 80037cc:	b082      	sub	sp, #8
 80037ce:	ed8d 0b00 	vstr	d0, [sp]
 80037d2:	9801      	ldr	r0, [sp, #4]
 80037d4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80037d8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80037dc:	0fc0      	lsrs	r0, r0, #31
 80037de:	b002      	add	sp, #8
 80037e0:	4770      	bx	lr
 80037e2:	0000      	movs	r0, r0
 80037e4:	0000      	movs	r0, r0
	...

080037e8 <__ieee754_pow>:
 80037e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037ec:	b091      	sub	sp, #68	@ 0x44
 80037ee:	ed8d 1b00 	vstr	d1, [sp]
 80037f2:	e9dd 1900 	ldrd	r1, r9, [sp]
 80037f6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80037fa:	ea5a 0001 	orrs.w	r0, sl, r1
 80037fe:	ec57 6b10 	vmov	r6, r7, d0
 8003802:	d113      	bne.n	800382c <__ieee754_pow+0x44>
 8003804:	19b3      	adds	r3, r6, r6
 8003806:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800380a:	4152      	adcs	r2, r2
 800380c:	4298      	cmp	r0, r3
 800380e:	4b9a      	ldr	r3, [pc, #616]	@ (8003a78 <__ieee754_pow+0x290>)
 8003810:	4193      	sbcs	r3, r2
 8003812:	f080 84ee 	bcs.w	80041f2 <__ieee754_pow+0xa0a>
 8003816:	e9dd 2300 	ldrd	r2, r3, [sp]
 800381a:	4630      	mov	r0, r6
 800381c:	4639      	mov	r1, r7
 800381e:	f7fc fcf9 	bl	8000214 <__adddf3>
 8003822:	ec41 0b10 	vmov	d0, r0, r1
 8003826:	b011      	add	sp, #68	@ 0x44
 8003828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800382c:	4a93      	ldr	r2, [pc, #588]	@ (8003a7c <__ieee754_pow+0x294>)
 800382e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8003832:	4295      	cmp	r5, r2
 8003834:	46b8      	mov	r8, r7
 8003836:	4633      	mov	r3, r6
 8003838:	d80a      	bhi.n	8003850 <__ieee754_pow+0x68>
 800383a:	d104      	bne.n	8003846 <__ieee754_pow+0x5e>
 800383c:	2e00      	cmp	r6, #0
 800383e:	d1ea      	bne.n	8003816 <__ieee754_pow+0x2e>
 8003840:	45aa      	cmp	sl, r5
 8003842:	d8e8      	bhi.n	8003816 <__ieee754_pow+0x2e>
 8003844:	e001      	b.n	800384a <__ieee754_pow+0x62>
 8003846:	4592      	cmp	sl, r2
 8003848:	d802      	bhi.n	8003850 <__ieee754_pow+0x68>
 800384a:	4592      	cmp	sl, r2
 800384c:	d10f      	bne.n	800386e <__ieee754_pow+0x86>
 800384e:	b171      	cbz	r1, 800386e <__ieee754_pow+0x86>
 8003850:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8003854:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8003858:	ea58 0803 	orrs.w	r8, r8, r3
 800385c:	d1db      	bne.n	8003816 <__ieee754_pow+0x2e>
 800385e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8003862:	18db      	adds	r3, r3, r3
 8003864:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8003868:	4152      	adcs	r2, r2
 800386a:	4598      	cmp	r8, r3
 800386c:	e7cf      	b.n	800380e <__ieee754_pow+0x26>
 800386e:	f1b8 0f00 	cmp.w	r8, #0
 8003872:	46ab      	mov	fp, r5
 8003874:	da43      	bge.n	80038fe <__ieee754_pow+0x116>
 8003876:	4a82      	ldr	r2, [pc, #520]	@ (8003a80 <__ieee754_pow+0x298>)
 8003878:	4592      	cmp	sl, r2
 800387a:	d856      	bhi.n	800392a <__ieee754_pow+0x142>
 800387c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8003880:	4592      	cmp	sl, r2
 8003882:	f240 84c5 	bls.w	8004210 <__ieee754_pow+0xa28>
 8003886:	ea4f 522a 	mov.w	r2, sl, asr #20
 800388a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800388e:	2a14      	cmp	r2, #20
 8003890:	dd18      	ble.n	80038c4 <__ieee754_pow+0xdc>
 8003892:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8003896:	fa21 f402 	lsr.w	r4, r1, r2
 800389a:	fa04 f202 	lsl.w	r2, r4, r2
 800389e:	428a      	cmp	r2, r1
 80038a0:	f040 84b6 	bne.w	8004210 <__ieee754_pow+0xa28>
 80038a4:	f004 0401 	and.w	r4, r4, #1
 80038a8:	f1c4 0402 	rsb	r4, r4, #2
 80038ac:	2900      	cmp	r1, #0
 80038ae:	d159      	bne.n	8003964 <__ieee754_pow+0x17c>
 80038b0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80038b4:	d148      	bne.n	8003948 <__ieee754_pow+0x160>
 80038b6:	4632      	mov	r2, r6
 80038b8:	463b      	mov	r3, r7
 80038ba:	4630      	mov	r0, r6
 80038bc:	4639      	mov	r1, r7
 80038be:	f7fc fe5f 	bl	8000580 <__aeabi_dmul>
 80038c2:	e7ae      	b.n	8003822 <__ieee754_pow+0x3a>
 80038c4:	2900      	cmp	r1, #0
 80038c6:	d14c      	bne.n	8003962 <__ieee754_pow+0x17a>
 80038c8:	f1c2 0214 	rsb	r2, r2, #20
 80038cc:	fa4a f402 	asr.w	r4, sl, r2
 80038d0:	fa04 f202 	lsl.w	r2, r4, r2
 80038d4:	4552      	cmp	r2, sl
 80038d6:	f040 8498 	bne.w	800420a <__ieee754_pow+0xa22>
 80038da:	f004 0401 	and.w	r4, r4, #1
 80038de:	f1c4 0402 	rsb	r4, r4, #2
 80038e2:	4a68      	ldr	r2, [pc, #416]	@ (8003a84 <__ieee754_pow+0x29c>)
 80038e4:	4592      	cmp	sl, r2
 80038e6:	d1e3      	bne.n	80038b0 <__ieee754_pow+0xc8>
 80038e8:	f1b9 0f00 	cmp.w	r9, #0
 80038ec:	f280 8489 	bge.w	8004202 <__ieee754_pow+0xa1a>
 80038f0:	4964      	ldr	r1, [pc, #400]	@ (8003a84 <__ieee754_pow+0x29c>)
 80038f2:	4632      	mov	r2, r6
 80038f4:	463b      	mov	r3, r7
 80038f6:	2000      	movs	r0, #0
 80038f8:	f7fc ff6c 	bl	80007d4 <__aeabi_ddiv>
 80038fc:	e791      	b.n	8003822 <__ieee754_pow+0x3a>
 80038fe:	2400      	movs	r4, #0
 8003900:	bb81      	cbnz	r1, 8003964 <__ieee754_pow+0x17c>
 8003902:	4a5e      	ldr	r2, [pc, #376]	@ (8003a7c <__ieee754_pow+0x294>)
 8003904:	4592      	cmp	sl, r2
 8003906:	d1ec      	bne.n	80038e2 <__ieee754_pow+0xfa>
 8003908:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800390c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8003910:	431a      	orrs	r2, r3
 8003912:	f000 846e 	beq.w	80041f2 <__ieee754_pow+0xa0a>
 8003916:	4b5c      	ldr	r3, [pc, #368]	@ (8003a88 <__ieee754_pow+0x2a0>)
 8003918:	429d      	cmp	r5, r3
 800391a:	d908      	bls.n	800392e <__ieee754_pow+0x146>
 800391c:	f1b9 0f00 	cmp.w	r9, #0
 8003920:	f280 846b 	bge.w	80041fa <__ieee754_pow+0xa12>
 8003924:	2000      	movs	r0, #0
 8003926:	2100      	movs	r1, #0
 8003928:	e77b      	b.n	8003822 <__ieee754_pow+0x3a>
 800392a:	2402      	movs	r4, #2
 800392c:	e7e8      	b.n	8003900 <__ieee754_pow+0x118>
 800392e:	f1b9 0f00 	cmp.w	r9, #0
 8003932:	f04f 0000 	mov.w	r0, #0
 8003936:	f04f 0100 	mov.w	r1, #0
 800393a:	f6bf af72 	bge.w	8003822 <__ieee754_pow+0x3a>
 800393e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8003942:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8003946:	e76c      	b.n	8003822 <__ieee754_pow+0x3a>
 8003948:	4a50      	ldr	r2, [pc, #320]	@ (8003a8c <__ieee754_pow+0x2a4>)
 800394a:	4591      	cmp	r9, r2
 800394c:	d10a      	bne.n	8003964 <__ieee754_pow+0x17c>
 800394e:	f1b8 0f00 	cmp.w	r8, #0
 8003952:	db07      	blt.n	8003964 <__ieee754_pow+0x17c>
 8003954:	ec47 6b10 	vmov	d0, r6, r7
 8003958:	b011      	add	sp, #68	@ 0x44
 800395a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800395e:	f000 bd4f 	b.w	8004400 <__ieee754_sqrt>
 8003962:	2400      	movs	r4, #0
 8003964:	ec47 6b10 	vmov	d0, r6, r7
 8003968:	9302      	str	r3, [sp, #8]
 800396a:	f000 fc87 	bl	800427c <fabs>
 800396e:	9b02      	ldr	r3, [sp, #8]
 8003970:	ec51 0b10 	vmov	r0, r1, d0
 8003974:	bb43      	cbnz	r3, 80039c8 <__ieee754_pow+0x1e0>
 8003976:	4b43      	ldr	r3, [pc, #268]	@ (8003a84 <__ieee754_pow+0x29c>)
 8003978:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800397c:	429a      	cmp	r2, r3
 800397e:	d000      	beq.n	8003982 <__ieee754_pow+0x19a>
 8003980:	bb15      	cbnz	r5, 80039c8 <__ieee754_pow+0x1e0>
 8003982:	f1b9 0f00 	cmp.w	r9, #0
 8003986:	da05      	bge.n	8003994 <__ieee754_pow+0x1ac>
 8003988:	4602      	mov	r2, r0
 800398a:	460b      	mov	r3, r1
 800398c:	2000      	movs	r0, #0
 800398e:	493d      	ldr	r1, [pc, #244]	@ (8003a84 <__ieee754_pow+0x29c>)
 8003990:	f7fc ff20 	bl	80007d4 <__aeabi_ddiv>
 8003994:	f1b8 0f00 	cmp.w	r8, #0
 8003998:	f6bf af43 	bge.w	8003822 <__ieee754_pow+0x3a>
 800399c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80039a0:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80039a4:	4325      	orrs	r5, r4
 80039a6:	d108      	bne.n	80039ba <__ieee754_pow+0x1d2>
 80039a8:	4602      	mov	r2, r0
 80039aa:	460b      	mov	r3, r1
 80039ac:	4610      	mov	r0, r2
 80039ae:	4619      	mov	r1, r3
 80039b0:	f7fc fc2e 	bl	8000210 <__aeabi_dsub>
 80039b4:	4602      	mov	r2, r0
 80039b6:	460b      	mov	r3, r1
 80039b8:	e79e      	b.n	80038f8 <__ieee754_pow+0x110>
 80039ba:	2c01      	cmp	r4, #1
 80039bc:	f47f af31 	bne.w	8003822 <__ieee754_pow+0x3a>
 80039c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80039c4:	4619      	mov	r1, r3
 80039c6:	e72c      	b.n	8003822 <__ieee754_pow+0x3a>
 80039c8:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 80039cc:	3b01      	subs	r3, #1
 80039ce:	ea53 0204 	orrs.w	r2, r3, r4
 80039d2:	d102      	bne.n	80039da <__ieee754_pow+0x1f2>
 80039d4:	4632      	mov	r2, r6
 80039d6:	463b      	mov	r3, r7
 80039d8:	e7e8      	b.n	80039ac <__ieee754_pow+0x1c4>
 80039da:	3c01      	subs	r4, #1
 80039dc:	431c      	orrs	r4, r3
 80039de:	d016      	beq.n	8003a0e <__ieee754_pow+0x226>
 80039e0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8003a68 <__ieee754_pow+0x280>
 80039e4:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80039e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80039ec:	f240 8110 	bls.w	8003c10 <__ieee754_pow+0x428>
 80039f0:	4b27      	ldr	r3, [pc, #156]	@ (8003a90 <__ieee754_pow+0x2a8>)
 80039f2:	459a      	cmp	sl, r3
 80039f4:	4b24      	ldr	r3, [pc, #144]	@ (8003a88 <__ieee754_pow+0x2a0>)
 80039f6:	d916      	bls.n	8003a26 <__ieee754_pow+0x23e>
 80039f8:	429d      	cmp	r5, r3
 80039fa:	d80b      	bhi.n	8003a14 <__ieee754_pow+0x22c>
 80039fc:	f1b9 0f00 	cmp.w	r9, #0
 8003a00:	da0b      	bge.n	8003a1a <__ieee754_pow+0x232>
 8003a02:	2000      	movs	r0, #0
 8003a04:	b011      	add	sp, #68	@ 0x44
 8003a06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a0a:	f000 bcf1 	b.w	80043f0 <__math_oflow>
 8003a0e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8003a70 <__ieee754_pow+0x288>
 8003a12:	e7e7      	b.n	80039e4 <__ieee754_pow+0x1fc>
 8003a14:	f1b9 0f00 	cmp.w	r9, #0
 8003a18:	dcf3      	bgt.n	8003a02 <__ieee754_pow+0x21a>
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	b011      	add	sp, #68	@ 0x44
 8003a1e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a22:	f000 bcdd 	b.w	80043e0 <__math_uflow>
 8003a26:	429d      	cmp	r5, r3
 8003a28:	d20c      	bcs.n	8003a44 <__ieee754_pow+0x25c>
 8003a2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	2300      	movs	r3, #0
 8003a32:	f7fd f817 	bl	8000a64 <__aeabi_dcmplt>
 8003a36:	3800      	subs	r0, #0
 8003a38:	bf18      	it	ne
 8003a3a:	2001      	movne	r0, #1
 8003a3c:	f1b9 0f00 	cmp.w	r9, #0
 8003a40:	daec      	bge.n	8003a1c <__ieee754_pow+0x234>
 8003a42:	e7df      	b.n	8003a04 <__ieee754_pow+0x21c>
 8003a44:	4b0f      	ldr	r3, [pc, #60]	@ (8003a84 <__ieee754_pow+0x29c>)
 8003a46:	429d      	cmp	r5, r3
 8003a48:	f04f 0200 	mov.w	r2, #0
 8003a4c:	d922      	bls.n	8003a94 <__ieee754_pow+0x2ac>
 8003a4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a52:	2300      	movs	r3, #0
 8003a54:	f7fd f806 	bl	8000a64 <__aeabi_dcmplt>
 8003a58:	3800      	subs	r0, #0
 8003a5a:	bf18      	it	ne
 8003a5c:	2001      	movne	r0, #1
 8003a5e:	f1b9 0f00 	cmp.w	r9, #0
 8003a62:	dccf      	bgt.n	8003a04 <__ieee754_pow+0x21c>
 8003a64:	e7da      	b.n	8003a1c <__ieee754_pow+0x234>
 8003a66:	bf00      	nop
 8003a68:	00000000 	.word	0x00000000
 8003a6c:	3ff00000 	.word	0x3ff00000
 8003a70:	00000000 	.word	0x00000000
 8003a74:	bff00000 	.word	0xbff00000
 8003a78:	fff00000 	.word	0xfff00000
 8003a7c:	7ff00000 	.word	0x7ff00000
 8003a80:	433fffff 	.word	0x433fffff
 8003a84:	3ff00000 	.word	0x3ff00000
 8003a88:	3fefffff 	.word	0x3fefffff
 8003a8c:	3fe00000 	.word	0x3fe00000
 8003a90:	43f00000 	.word	0x43f00000
 8003a94:	4b5a      	ldr	r3, [pc, #360]	@ (8003c00 <__ieee754_pow+0x418>)
 8003a96:	f7fc fbbb 	bl	8000210 <__aeabi_dsub>
 8003a9a:	a351      	add	r3, pc, #324	@ (adr r3, 8003be0 <__ieee754_pow+0x3f8>)
 8003a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa0:	4604      	mov	r4, r0
 8003aa2:	460d      	mov	r5, r1
 8003aa4:	f7fc fd6c 	bl	8000580 <__aeabi_dmul>
 8003aa8:	a34f      	add	r3, pc, #316	@ (adr r3, 8003be8 <__ieee754_pow+0x400>)
 8003aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aae:	4606      	mov	r6, r0
 8003ab0:	460f      	mov	r7, r1
 8003ab2:	4620      	mov	r0, r4
 8003ab4:	4629      	mov	r1, r5
 8003ab6:	f7fc fd63 	bl	8000580 <__aeabi_dmul>
 8003aba:	4b52      	ldr	r3, [pc, #328]	@ (8003c04 <__ieee754_pow+0x41c>)
 8003abc:	4682      	mov	sl, r0
 8003abe:	468b      	mov	fp, r1
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	4620      	mov	r0, r4
 8003ac4:	4629      	mov	r1, r5
 8003ac6:	f7fc fd5b 	bl	8000580 <__aeabi_dmul>
 8003aca:	4602      	mov	r2, r0
 8003acc:	460b      	mov	r3, r1
 8003ace:	a148      	add	r1, pc, #288	@ (adr r1, 8003bf0 <__ieee754_pow+0x408>)
 8003ad0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ad4:	f7fc fb9c 	bl	8000210 <__aeabi_dsub>
 8003ad8:	4622      	mov	r2, r4
 8003ada:	462b      	mov	r3, r5
 8003adc:	f7fc fd50 	bl	8000580 <__aeabi_dmul>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	2000      	movs	r0, #0
 8003ae6:	4948      	ldr	r1, [pc, #288]	@ (8003c08 <__ieee754_pow+0x420>)
 8003ae8:	f7fc fb92 	bl	8000210 <__aeabi_dsub>
 8003aec:	4622      	mov	r2, r4
 8003aee:	4680      	mov	r8, r0
 8003af0:	4689      	mov	r9, r1
 8003af2:	462b      	mov	r3, r5
 8003af4:	4620      	mov	r0, r4
 8003af6:	4629      	mov	r1, r5
 8003af8:	f7fc fd42 	bl	8000580 <__aeabi_dmul>
 8003afc:	4602      	mov	r2, r0
 8003afe:	460b      	mov	r3, r1
 8003b00:	4640      	mov	r0, r8
 8003b02:	4649      	mov	r1, r9
 8003b04:	f7fc fd3c 	bl	8000580 <__aeabi_dmul>
 8003b08:	a33b      	add	r3, pc, #236	@ (adr r3, 8003bf8 <__ieee754_pow+0x410>)
 8003b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b0e:	f7fc fd37 	bl	8000580 <__aeabi_dmul>
 8003b12:	4602      	mov	r2, r0
 8003b14:	460b      	mov	r3, r1
 8003b16:	4650      	mov	r0, sl
 8003b18:	4659      	mov	r1, fp
 8003b1a:	f7fc fb79 	bl	8000210 <__aeabi_dsub>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	460b      	mov	r3, r1
 8003b22:	4680      	mov	r8, r0
 8003b24:	4689      	mov	r9, r1
 8003b26:	4630      	mov	r0, r6
 8003b28:	4639      	mov	r1, r7
 8003b2a:	f7fc fb73 	bl	8000214 <__adddf3>
 8003b2e:	2400      	movs	r4, #0
 8003b30:	4632      	mov	r2, r6
 8003b32:	463b      	mov	r3, r7
 8003b34:	4620      	mov	r0, r4
 8003b36:	460d      	mov	r5, r1
 8003b38:	f7fc fb6a 	bl	8000210 <__aeabi_dsub>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	460b      	mov	r3, r1
 8003b40:	4640      	mov	r0, r8
 8003b42:	4649      	mov	r1, r9
 8003b44:	f7fc fb64 	bl	8000210 <__aeabi_dsub>
 8003b48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b4c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003b50:	2300      	movs	r3, #0
 8003b52:	9304      	str	r3, [sp, #16]
 8003b54:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8003b58:	4606      	mov	r6, r0
 8003b5a:	460f      	mov	r7, r1
 8003b5c:	465b      	mov	r3, fp
 8003b5e:	4652      	mov	r2, sl
 8003b60:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003b64:	f7fc fb54 	bl	8000210 <__aeabi_dsub>
 8003b68:	4622      	mov	r2, r4
 8003b6a:	462b      	mov	r3, r5
 8003b6c:	f7fc fd08 	bl	8000580 <__aeabi_dmul>
 8003b70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b74:	4680      	mov	r8, r0
 8003b76:	4689      	mov	r9, r1
 8003b78:	4630      	mov	r0, r6
 8003b7a:	4639      	mov	r1, r7
 8003b7c:	f7fc fd00 	bl	8000580 <__aeabi_dmul>
 8003b80:	4602      	mov	r2, r0
 8003b82:	460b      	mov	r3, r1
 8003b84:	4640      	mov	r0, r8
 8003b86:	4649      	mov	r1, r9
 8003b88:	f7fc fb44 	bl	8000214 <__adddf3>
 8003b8c:	465b      	mov	r3, fp
 8003b8e:	4606      	mov	r6, r0
 8003b90:	460f      	mov	r7, r1
 8003b92:	4652      	mov	r2, sl
 8003b94:	4620      	mov	r0, r4
 8003b96:	4629      	mov	r1, r5
 8003b98:	f7fc fcf2 	bl	8000580 <__aeabi_dmul>
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	4680      	mov	r8, r0
 8003ba2:	4689      	mov	r9, r1
 8003ba4:	4630      	mov	r0, r6
 8003ba6:	4639      	mov	r1, r7
 8003ba8:	f7fc fb34 	bl	8000214 <__adddf3>
 8003bac:	4b17      	ldr	r3, [pc, #92]	@ (8003c0c <__ieee754_pow+0x424>)
 8003bae:	4299      	cmp	r1, r3
 8003bb0:	4604      	mov	r4, r0
 8003bb2:	460d      	mov	r5, r1
 8003bb4:	468b      	mov	fp, r1
 8003bb6:	f340 820b 	ble.w	8003fd0 <__ieee754_pow+0x7e8>
 8003bba:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8003bbe:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8003bc2:	4303      	orrs	r3, r0
 8003bc4:	f000 81ea 	beq.w	8003f9c <__ieee754_pow+0x7b4>
 8003bc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	2300      	movs	r3, #0
 8003bd0:	f7fc ff48 	bl	8000a64 <__aeabi_dcmplt>
 8003bd4:	3800      	subs	r0, #0
 8003bd6:	bf18      	it	ne
 8003bd8:	2001      	movne	r0, #1
 8003bda:	e713      	b.n	8003a04 <__ieee754_pow+0x21c>
 8003bdc:	f3af 8000 	nop.w
 8003be0:	60000000 	.word	0x60000000
 8003be4:	3ff71547 	.word	0x3ff71547
 8003be8:	f85ddf44 	.word	0xf85ddf44
 8003bec:	3e54ae0b 	.word	0x3e54ae0b
 8003bf0:	55555555 	.word	0x55555555
 8003bf4:	3fd55555 	.word	0x3fd55555
 8003bf8:	652b82fe 	.word	0x652b82fe
 8003bfc:	3ff71547 	.word	0x3ff71547
 8003c00:	3ff00000 	.word	0x3ff00000
 8003c04:	3fd00000 	.word	0x3fd00000
 8003c08:	3fe00000 	.word	0x3fe00000
 8003c0c:	408fffff 	.word	0x408fffff
 8003c10:	4bd5      	ldr	r3, [pc, #852]	@ (8003f68 <__ieee754_pow+0x780>)
 8003c12:	ea08 0303 	and.w	r3, r8, r3
 8003c16:	2200      	movs	r2, #0
 8003c18:	b92b      	cbnz	r3, 8003c26 <__ieee754_pow+0x43e>
 8003c1a:	4bd4      	ldr	r3, [pc, #848]	@ (8003f6c <__ieee754_pow+0x784>)
 8003c1c:	f7fc fcb0 	bl	8000580 <__aeabi_dmul>
 8003c20:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8003c24:	468b      	mov	fp, r1
 8003c26:	ea4f 532b 	mov.w	r3, fp, asr #20
 8003c2a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8003c2e:	4413      	add	r3, r2
 8003c30:	930a      	str	r3, [sp, #40]	@ 0x28
 8003c32:	4bcf      	ldr	r3, [pc, #828]	@ (8003f70 <__ieee754_pow+0x788>)
 8003c34:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8003c38:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8003c3c:	459b      	cmp	fp, r3
 8003c3e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8003c42:	dd08      	ble.n	8003c56 <__ieee754_pow+0x46e>
 8003c44:	4bcb      	ldr	r3, [pc, #812]	@ (8003f74 <__ieee754_pow+0x78c>)
 8003c46:	459b      	cmp	fp, r3
 8003c48:	f340 81a5 	ble.w	8003f96 <__ieee754_pow+0x7ae>
 8003c4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003c4e:	3301      	adds	r3, #1
 8003c50:	930a      	str	r3, [sp, #40]	@ 0x28
 8003c52:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8003c56:	f04f 0a00 	mov.w	sl, #0
 8003c5a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8003c5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003c60:	4bc5      	ldr	r3, [pc, #788]	@ (8003f78 <__ieee754_pow+0x790>)
 8003c62:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003c66:	ed93 7b00 	vldr	d7, [r3]
 8003c6a:	4629      	mov	r1, r5
 8003c6c:	ec53 2b17 	vmov	r2, r3, d7
 8003c70:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003c74:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003c78:	f7fc faca 	bl	8000210 <__aeabi_dsub>
 8003c7c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003c80:	4606      	mov	r6, r0
 8003c82:	460f      	mov	r7, r1
 8003c84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003c88:	f7fc fac4 	bl	8000214 <__adddf3>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	2000      	movs	r0, #0
 8003c92:	49ba      	ldr	r1, [pc, #744]	@ (8003f7c <__ieee754_pow+0x794>)
 8003c94:	f7fc fd9e 	bl	80007d4 <__aeabi_ddiv>
 8003c98:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	460b      	mov	r3, r1
 8003ca0:	4630      	mov	r0, r6
 8003ca2:	4639      	mov	r1, r7
 8003ca4:	f7fc fc6c 	bl	8000580 <__aeabi_dmul>
 8003ca8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003cac:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8003cb0:	106d      	asrs	r5, r5, #1
 8003cb2:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8003cb6:	f04f 0b00 	mov.w	fp, #0
 8003cba:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8003cbe:	4661      	mov	r1, ip
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8003cc6:	4658      	mov	r0, fp
 8003cc8:	46e1      	mov	r9, ip
 8003cca:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8003cce:	4614      	mov	r4, r2
 8003cd0:	461d      	mov	r5, r3
 8003cd2:	f7fc fc55 	bl	8000580 <__aeabi_dmul>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4630      	mov	r0, r6
 8003cdc:	4639      	mov	r1, r7
 8003cde:	f7fc fa97 	bl	8000210 <__aeabi_dsub>
 8003ce2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003ce6:	4606      	mov	r6, r0
 8003ce8:	460f      	mov	r7, r1
 8003cea:	4620      	mov	r0, r4
 8003cec:	4629      	mov	r1, r5
 8003cee:	f7fc fa8f 	bl	8000210 <__aeabi_dsub>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003cfa:	f7fc fa89 	bl	8000210 <__aeabi_dsub>
 8003cfe:	465a      	mov	r2, fp
 8003d00:	464b      	mov	r3, r9
 8003d02:	f7fc fc3d 	bl	8000580 <__aeabi_dmul>
 8003d06:	4602      	mov	r2, r0
 8003d08:	460b      	mov	r3, r1
 8003d0a:	4630      	mov	r0, r6
 8003d0c:	4639      	mov	r1, r7
 8003d0e:	f7fc fa7f 	bl	8000210 <__aeabi_dsub>
 8003d12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8003d16:	f7fc fc33 	bl	8000580 <__aeabi_dmul>
 8003d1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003d22:	4610      	mov	r0, r2
 8003d24:	4619      	mov	r1, r3
 8003d26:	f7fc fc2b 	bl	8000580 <__aeabi_dmul>
 8003d2a:	a37d      	add	r3, pc, #500	@ (adr r3, 8003f20 <__ieee754_pow+0x738>)
 8003d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d30:	4604      	mov	r4, r0
 8003d32:	460d      	mov	r5, r1
 8003d34:	f7fc fc24 	bl	8000580 <__aeabi_dmul>
 8003d38:	a37b      	add	r3, pc, #492	@ (adr r3, 8003f28 <__ieee754_pow+0x740>)
 8003d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d3e:	f7fc fa69 	bl	8000214 <__adddf3>
 8003d42:	4622      	mov	r2, r4
 8003d44:	462b      	mov	r3, r5
 8003d46:	f7fc fc1b 	bl	8000580 <__aeabi_dmul>
 8003d4a:	a379      	add	r3, pc, #484	@ (adr r3, 8003f30 <__ieee754_pow+0x748>)
 8003d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d50:	f7fc fa60 	bl	8000214 <__adddf3>
 8003d54:	4622      	mov	r2, r4
 8003d56:	462b      	mov	r3, r5
 8003d58:	f7fc fc12 	bl	8000580 <__aeabi_dmul>
 8003d5c:	a376      	add	r3, pc, #472	@ (adr r3, 8003f38 <__ieee754_pow+0x750>)
 8003d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d62:	f7fc fa57 	bl	8000214 <__adddf3>
 8003d66:	4622      	mov	r2, r4
 8003d68:	462b      	mov	r3, r5
 8003d6a:	f7fc fc09 	bl	8000580 <__aeabi_dmul>
 8003d6e:	a374      	add	r3, pc, #464	@ (adr r3, 8003f40 <__ieee754_pow+0x758>)
 8003d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d74:	f7fc fa4e 	bl	8000214 <__adddf3>
 8003d78:	4622      	mov	r2, r4
 8003d7a:	462b      	mov	r3, r5
 8003d7c:	f7fc fc00 	bl	8000580 <__aeabi_dmul>
 8003d80:	a371      	add	r3, pc, #452	@ (adr r3, 8003f48 <__ieee754_pow+0x760>)
 8003d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d86:	f7fc fa45 	bl	8000214 <__adddf3>
 8003d8a:	4622      	mov	r2, r4
 8003d8c:	4606      	mov	r6, r0
 8003d8e:	460f      	mov	r7, r1
 8003d90:	462b      	mov	r3, r5
 8003d92:	4620      	mov	r0, r4
 8003d94:	4629      	mov	r1, r5
 8003d96:	f7fc fbf3 	bl	8000580 <__aeabi_dmul>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	460b      	mov	r3, r1
 8003d9e:	4630      	mov	r0, r6
 8003da0:	4639      	mov	r1, r7
 8003da2:	f7fc fbed 	bl	8000580 <__aeabi_dmul>
 8003da6:	465a      	mov	r2, fp
 8003da8:	4604      	mov	r4, r0
 8003daa:	460d      	mov	r5, r1
 8003dac:	464b      	mov	r3, r9
 8003dae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003db2:	f7fc fa2f 	bl	8000214 <__adddf3>
 8003db6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003dba:	f7fc fbe1 	bl	8000580 <__aeabi_dmul>
 8003dbe:	4622      	mov	r2, r4
 8003dc0:	462b      	mov	r3, r5
 8003dc2:	f7fc fa27 	bl	8000214 <__adddf3>
 8003dc6:	465a      	mov	r2, fp
 8003dc8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003dcc:	464b      	mov	r3, r9
 8003dce:	4658      	mov	r0, fp
 8003dd0:	4649      	mov	r1, r9
 8003dd2:	f7fc fbd5 	bl	8000580 <__aeabi_dmul>
 8003dd6:	4b6a      	ldr	r3, [pc, #424]	@ (8003f80 <__ieee754_pow+0x798>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	4606      	mov	r6, r0
 8003ddc:	460f      	mov	r7, r1
 8003dde:	f7fc fa19 	bl	8000214 <__adddf3>
 8003de2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003de6:	f7fc fa15 	bl	8000214 <__adddf3>
 8003dea:	46d8      	mov	r8, fp
 8003dec:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8003df0:	460d      	mov	r5, r1
 8003df2:	465a      	mov	r2, fp
 8003df4:	460b      	mov	r3, r1
 8003df6:	4640      	mov	r0, r8
 8003df8:	4649      	mov	r1, r9
 8003dfa:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8003dfe:	f7fc fbbf 	bl	8000580 <__aeabi_dmul>
 8003e02:	465c      	mov	r4, fp
 8003e04:	4680      	mov	r8, r0
 8003e06:	4689      	mov	r9, r1
 8003e08:	4b5d      	ldr	r3, [pc, #372]	@ (8003f80 <__ieee754_pow+0x798>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	4620      	mov	r0, r4
 8003e0e:	4629      	mov	r1, r5
 8003e10:	f7fc f9fe 	bl	8000210 <__aeabi_dsub>
 8003e14:	4632      	mov	r2, r6
 8003e16:	463b      	mov	r3, r7
 8003e18:	f7fc f9fa 	bl	8000210 <__aeabi_dsub>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	460b      	mov	r3, r1
 8003e20:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003e24:	f7fc f9f4 	bl	8000210 <__aeabi_dsub>
 8003e28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e2c:	f7fc fba8 	bl	8000580 <__aeabi_dmul>
 8003e30:	4622      	mov	r2, r4
 8003e32:	4606      	mov	r6, r0
 8003e34:	460f      	mov	r7, r1
 8003e36:	462b      	mov	r3, r5
 8003e38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003e3c:	f7fc fba0 	bl	8000580 <__aeabi_dmul>
 8003e40:	4602      	mov	r2, r0
 8003e42:	460b      	mov	r3, r1
 8003e44:	4630      	mov	r0, r6
 8003e46:	4639      	mov	r1, r7
 8003e48:	f7fc f9e4 	bl	8000214 <__adddf3>
 8003e4c:	4606      	mov	r6, r0
 8003e4e:	460f      	mov	r7, r1
 8003e50:	4602      	mov	r2, r0
 8003e52:	460b      	mov	r3, r1
 8003e54:	4640      	mov	r0, r8
 8003e56:	4649      	mov	r1, r9
 8003e58:	f7fc f9dc 	bl	8000214 <__adddf3>
 8003e5c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8003e60:	a33b      	add	r3, pc, #236	@ (adr r3, 8003f50 <__ieee754_pow+0x768>)
 8003e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e66:	4658      	mov	r0, fp
 8003e68:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8003e6c:	460d      	mov	r5, r1
 8003e6e:	f7fc fb87 	bl	8000580 <__aeabi_dmul>
 8003e72:	465c      	mov	r4, fp
 8003e74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003e78:	4642      	mov	r2, r8
 8003e7a:	464b      	mov	r3, r9
 8003e7c:	4620      	mov	r0, r4
 8003e7e:	4629      	mov	r1, r5
 8003e80:	f7fc f9c6 	bl	8000210 <__aeabi_dsub>
 8003e84:	4602      	mov	r2, r0
 8003e86:	460b      	mov	r3, r1
 8003e88:	4630      	mov	r0, r6
 8003e8a:	4639      	mov	r1, r7
 8003e8c:	f7fc f9c0 	bl	8000210 <__aeabi_dsub>
 8003e90:	a331      	add	r3, pc, #196	@ (adr r3, 8003f58 <__ieee754_pow+0x770>)
 8003e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e96:	f7fc fb73 	bl	8000580 <__aeabi_dmul>
 8003e9a:	a331      	add	r3, pc, #196	@ (adr r3, 8003f60 <__ieee754_pow+0x778>)
 8003e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea0:	4606      	mov	r6, r0
 8003ea2:	460f      	mov	r7, r1
 8003ea4:	4620      	mov	r0, r4
 8003ea6:	4629      	mov	r1, r5
 8003ea8:	f7fc fb6a 	bl	8000580 <__aeabi_dmul>
 8003eac:	4602      	mov	r2, r0
 8003eae:	460b      	mov	r3, r1
 8003eb0:	4630      	mov	r0, r6
 8003eb2:	4639      	mov	r1, r7
 8003eb4:	f7fc f9ae 	bl	8000214 <__adddf3>
 8003eb8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003eba:	4b32      	ldr	r3, [pc, #200]	@ (8003f84 <__ieee754_pow+0x79c>)
 8003ebc:	4413      	add	r3, r2
 8003ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec2:	f7fc f9a7 	bl	8000214 <__adddf3>
 8003ec6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003eca:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8003ecc:	f7fc faee 	bl	80004ac <__aeabi_i2d>
 8003ed0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003ed2:	4b2d      	ldr	r3, [pc, #180]	@ (8003f88 <__ieee754_pow+0x7a0>)
 8003ed4:	4413      	add	r3, r2
 8003ed6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003eda:	4606      	mov	r6, r0
 8003edc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003ee0:	460f      	mov	r7, r1
 8003ee2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ee6:	f7fc f995 	bl	8000214 <__adddf3>
 8003eea:	4642      	mov	r2, r8
 8003eec:	464b      	mov	r3, r9
 8003eee:	f7fc f991 	bl	8000214 <__adddf3>
 8003ef2:	4632      	mov	r2, r6
 8003ef4:	463b      	mov	r3, r7
 8003ef6:	f7fc f98d 	bl	8000214 <__adddf3>
 8003efa:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8003efe:	4632      	mov	r2, r6
 8003f00:	463b      	mov	r3, r7
 8003f02:	4658      	mov	r0, fp
 8003f04:	460d      	mov	r5, r1
 8003f06:	f7fc f983 	bl	8000210 <__aeabi_dsub>
 8003f0a:	4642      	mov	r2, r8
 8003f0c:	464b      	mov	r3, r9
 8003f0e:	f7fc f97f 	bl	8000210 <__aeabi_dsub>
 8003f12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003f16:	f7fc f97b 	bl	8000210 <__aeabi_dsub>
 8003f1a:	465c      	mov	r4, fp
 8003f1c:	e036      	b.n	8003f8c <__ieee754_pow+0x7a4>
 8003f1e:	bf00      	nop
 8003f20:	4a454eef 	.word	0x4a454eef
 8003f24:	3fca7e28 	.word	0x3fca7e28
 8003f28:	93c9db65 	.word	0x93c9db65
 8003f2c:	3fcd864a 	.word	0x3fcd864a
 8003f30:	a91d4101 	.word	0xa91d4101
 8003f34:	3fd17460 	.word	0x3fd17460
 8003f38:	518f264d 	.word	0x518f264d
 8003f3c:	3fd55555 	.word	0x3fd55555
 8003f40:	db6fabff 	.word	0xdb6fabff
 8003f44:	3fdb6db6 	.word	0x3fdb6db6
 8003f48:	33333303 	.word	0x33333303
 8003f4c:	3fe33333 	.word	0x3fe33333
 8003f50:	e0000000 	.word	0xe0000000
 8003f54:	3feec709 	.word	0x3feec709
 8003f58:	dc3a03fd 	.word	0xdc3a03fd
 8003f5c:	3feec709 	.word	0x3feec709
 8003f60:	145b01f5 	.word	0x145b01f5
 8003f64:	be3e2fe0 	.word	0xbe3e2fe0
 8003f68:	7ff00000 	.word	0x7ff00000
 8003f6c:	43400000 	.word	0x43400000
 8003f70:	0003988e 	.word	0x0003988e
 8003f74:	000bb679 	.word	0x000bb679
 8003f78:	08010328 	.word	0x08010328
 8003f7c:	3ff00000 	.word	0x3ff00000
 8003f80:	40080000 	.word	0x40080000
 8003f84:	08010308 	.word	0x08010308
 8003f88:	08010318 	.word	0x08010318
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	460b      	mov	r3, r1
 8003f90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f94:	e5d6      	b.n	8003b44 <__ieee754_pow+0x35c>
 8003f96:	f04f 0a01 	mov.w	sl, #1
 8003f9a:	e65e      	b.n	8003c5a <__ieee754_pow+0x472>
 8003f9c:	a3b5      	add	r3, pc, #724	@ (adr r3, 8004274 <__ieee754_pow+0xa8c>)
 8003f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa2:	4630      	mov	r0, r6
 8003fa4:	4639      	mov	r1, r7
 8003fa6:	f7fc f935 	bl	8000214 <__adddf3>
 8003faa:	4642      	mov	r2, r8
 8003fac:	e9cd 0100 	strd	r0, r1, [sp]
 8003fb0:	464b      	mov	r3, r9
 8003fb2:	4620      	mov	r0, r4
 8003fb4:	4629      	mov	r1, r5
 8003fb6:	f7fc f92b 	bl	8000210 <__aeabi_dsub>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003fc2:	f7fc fd6d 	bl	8000aa0 <__aeabi_dcmpgt>
 8003fc6:	2800      	cmp	r0, #0
 8003fc8:	f47f adfe 	bne.w	8003bc8 <__ieee754_pow+0x3e0>
 8003fcc:	4ba2      	ldr	r3, [pc, #648]	@ (8004258 <__ieee754_pow+0xa70>)
 8003fce:	e022      	b.n	8004016 <__ieee754_pow+0x82e>
 8003fd0:	4ca2      	ldr	r4, [pc, #648]	@ (800425c <__ieee754_pow+0xa74>)
 8003fd2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003fd6:	42a3      	cmp	r3, r4
 8003fd8:	d919      	bls.n	800400e <__ieee754_pow+0x826>
 8003fda:	4ba1      	ldr	r3, [pc, #644]	@ (8004260 <__ieee754_pow+0xa78>)
 8003fdc:	440b      	add	r3, r1
 8003fde:	4303      	orrs	r3, r0
 8003fe0:	d009      	beq.n	8003ff6 <__ieee754_pow+0x80e>
 8003fe2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	2300      	movs	r3, #0
 8003fea:	f7fc fd3b 	bl	8000a64 <__aeabi_dcmplt>
 8003fee:	3800      	subs	r0, #0
 8003ff0:	bf18      	it	ne
 8003ff2:	2001      	movne	r0, #1
 8003ff4:	e512      	b.n	8003a1c <__ieee754_pow+0x234>
 8003ff6:	4642      	mov	r2, r8
 8003ff8:	464b      	mov	r3, r9
 8003ffa:	f7fc f909 	bl	8000210 <__aeabi_dsub>
 8003ffe:	4632      	mov	r2, r6
 8004000:	463b      	mov	r3, r7
 8004002:	f7fc fd43 	bl	8000a8c <__aeabi_dcmpge>
 8004006:	2800      	cmp	r0, #0
 8004008:	d1eb      	bne.n	8003fe2 <__ieee754_pow+0x7fa>
 800400a:	4b96      	ldr	r3, [pc, #600]	@ (8004264 <__ieee754_pow+0xa7c>)
 800400c:	e003      	b.n	8004016 <__ieee754_pow+0x82e>
 800400e:	4a96      	ldr	r2, [pc, #600]	@ (8004268 <__ieee754_pow+0xa80>)
 8004010:	4293      	cmp	r3, r2
 8004012:	f240 80e7 	bls.w	80041e4 <__ieee754_pow+0x9fc>
 8004016:	151b      	asrs	r3, r3, #20
 8004018:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800401c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8004020:	fa4a fa03 	asr.w	sl, sl, r3
 8004024:	44da      	add	sl, fp
 8004026:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800402a:	4890      	ldr	r0, [pc, #576]	@ (800426c <__ieee754_pow+0xa84>)
 800402c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8004030:	4108      	asrs	r0, r1
 8004032:	ea00 030a 	and.w	r3, r0, sl
 8004036:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800403a:	f1c1 0114 	rsb	r1, r1, #20
 800403e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8004042:	fa4a fa01 	asr.w	sl, sl, r1
 8004046:	f1bb 0f00 	cmp.w	fp, #0
 800404a:	4640      	mov	r0, r8
 800404c:	4649      	mov	r1, r9
 800404e:	f04f 0200 	mov.w	r2, #0
 8004052:	bfb8      	it	lt
 8004054:	f1ca 0a00 	rsblt	sl, sl, #0
 8004058:	f7fc f8da 	bl	8000210 <__aeabi_dsub>
 800405c:	4680      	mov	r8, r0
 800405e:	4689      	mov	r9, r1
 8004060:	4632      	mov	r2, r6
 8004062:	463b      	mov	r3, r7
 8004064:	4640      	mov	r0, r8
 8004066:	4649      	mov	r1, r9
 8004068:	f7fc f8d4 	bl	8000214 <__adddf3>
 800406c:	2400      	movs	r4, #0
 800406e:	a36a      	add	r3, pc, #424	@ (adr r3, 8004218 <__ieee754_pow+0xa30>)
 8004070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004074:	4620      	mov	r0, r4
 8004076:	460d      	mov	r5, r1
 8004078:	f7fc fa82 	bl	8000580 <__aeabi_dmul>
 800407c:	4642      	mov	r2, r8
 800407e:	e9cd 0100 	strd	r0, r1, [sp]
 8004082:	464b      	mov	r3, r9
 8004084:	4620      	mov	r0, r4
 8004086:	4629      	mov	r1, r5
 8004088:	f7fc f8c2 	bl	8000210 <__aeabi_dsub>
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	4630      	mov	r0, r6
 8004092:	4639      	mov	r1, r7
 8004094:	f7fc f8bc 	bl	8000210 <__aeabi_dsub>
 8004098:	a361      	add	r3, pc, #388	@ (adr r3, 8004220 <__ieee754_pow+0xa38>)
 800409a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800409e:	f7fc fa6f 	bl	8000580 <__aeabi_dmul>
 80040a2:	a361      	add	r3, pc, #388	@ (adr r3, 8004228 <__ieee754_pow+0xa40>)
 80040a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a8:	4680      	mov	r8, r0
 80040aa:	4689      	mov	r9, r1
 80040ac:	4620      	mov	r0, r4
 80040ae:	4629      	mov	r1, r5
 80040b0:	f7fc fa66 	bl	8000580 <__aeabi_dmul>
 80040b4:	4602      	mov	r2, r0
 80040b6:	460b      	mov	r3, r1
 80040b8:	4640      	mov	r0, r8
 80040ba:	4649      	mov	r1, r9
 80040bc:	f7fc f8aa 	bl	8000214 <__adddf3>
 80040c0:	4604      	mov	r4, r0
 80040c2:	460d      	mov	r5, r1
 80040c4:	4602      	mov	r2, r0
 80040c6:	460b      	mov	r3, r1
 80040c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80040cc:	f7fc f8a2 	bl	8000214 <__adddf3>
 80040d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80040d4:	4680      	mov	r8, r0
 80040d6:	4689      	mov	r9, r1
 80040d8:	f7fc f89a 	bl	8000210 <__aeabi_dsub>
 80040dc:	4602      	mov	r2, r0
 80040de:	460b      	mov	r3, r1
 80040e0:	4620      	mov	r0, r4
 80040e2:	4629      	mov	r1, r5
 80040e4:	f7fc f894 	bl	8000210 <__aeabi_dsub>
 80040e8:	4642      	mov	r2, r8
 80040ea:	4606      	mov	r6, r0
 80040ec:	460f      	mov	r7, r1
 80040ee:	464b      	mov	r3, r9
 80040f0:	4640      	mov	r0, r8
 80040f2:	4649      	mov	r1, r9
 80040f4:	f7fc fa44 	bl	8000580 <__aeabi_dmul>
 80040f8:	a34d      	add	r3, pc, #308	@ (adr r3, 8004230 <__ieee754_pow+0xa48>)
 80040fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fe:	4604      	mov	r4, r0
 8004100:	460d      	mov	r5, r1
 8004102:	f7fc fa3d 	bl	8000580 <__aeabi_dmul>
 8004106:	a34c      	add	r3, pc, #304	@ (adr r3, 8004238 <__ieee754_pow+0xa50>)
 8004108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410c:	f7fc f880 	bl	8000210 <__aeabi_dsub>
 8004110:	4622      	mov	r2, r4
 8004112:	462b      	mov	r3, r5
 8004114:	f7fc fa34 	bl	8000580 <__aeabi_dmul>
 8004118:	a349      	add	r3, pc, #292	@ (adr r3, 8004240 <__ieee754_pow+0xa58>)
 800411a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800411e:	f7fc f879 	bl	8000214 <__adddf3>
 8004122:	4622      	mov	r2, r4
 8004124:	462b      	mov	r3, r5
 8004126:	f7fc fa2b 	bl	8000580 <__aeabi_dmul>
 800412a:	a347      	add	r3, pc, #284	@ (adr r3, 8004248 <__ieee754_pow+0xa60>)
 800412c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004130:	f7fc f86e 	bl	8000210 <__aeabi_dsub>
 8004134:	4622      	mov	r2, r4
 8004136:	462b      	mov	r3, r5
 8004138:	f7fc fa22 	bl	8000580 <__aeabi_dmul>
 800413c:	a344      	add	r3, pc, #272	@ (adr r3, 8004250 <__ieee754_pow+0xa68>)
 800413e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004142:	f7fc f867 	bl	8000214 <__adddf3>
 8004146:	4622      	mov	r2, r4
 8004148:	462b      	mov	r3, r5
 800414a:	f7fc fa19 	bl	8000580 <__aeabi_dmul>
 800414e:	4602      	mov	r2, r0
 8004150:	460b      	mov	r3, r1
 8004152:	4640      	mov	r0, r8
 8004154:	4649      	mov	r1, r9
 8004156:	f7fc f85b 	bl	8000210 <__aeabi_dsub>
 800415a:	4604      	mov	r4, r0
 800415c:	460d      	mov	r5, r1
 800415e:	4602      	mov	r2, r0
 8004160:	460b      	mov	r3, r1
 8004162:	4640      	mov	r0, r8
 8004164:	4649      	mov	r1, r9
 8004166:	f7fc fa0b 	bl	8000580 <__aeabi_dmul>
 800416a:	2200      	movs	r2, #0
 800416c:	e9cd 0100 	strd	r0, r1, [sp]
 8004170:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004174:	4620      	mov	r0, r4
 8004176:	4629      	mov	r1, r5
 8004178:	f7fc f84a 	bl	8000210 <__aeabi_dsub>
 800417c:	4602      	mov	r2, r0
 800417e:	460b      	mov	r3, r1
 8004180:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004184:	f7fc fb26 	bl	80007d4 <__aeabi_ddiv>
 8004188:	4632      	mov	r2, r6
 800418a:	4604      	mov	r4, r0
 800418c:	460d      	mov	r5, r1
 800418e:	463b      	mov	r3, r7
 8004190:	4640      	mov	r0, r8
 8004192:	4649      	mov	r1, r9
 8004194:	f7fc f9f4 	bl	8000580 <__aeabi_dmul>
 8004198:	4632      	mov	r2, r6
 800419a:	463b      	mov	r3, r7
 800419c:	f7fc f83a 	bl	8000214 <__adddf3>
 80041a0:	4602      	mov	r2, r0
 80041a2:	460b      	mov	r3, r1
 80041a4:	4620      	mov	r0, r4
 80041a6:	4629      	mov	r1, r5
 80041a8:	f7fc f832 	bl	8000210 <__aeabi_dsub>
 80041ac:	4642      	mov	r2, r8
 80041ae:	464b      	mov	r3, r9
 80041b0:	f7fc f82e 	bl	8000210 <__aeabi_dsub>
 80041b4:	460b      	mov	r3, r1
 80041b6:	4602      	mov	r2, r0
 80041b8:	492d      	ldr	r1, [pc, #180]	@ (8004270 <__ieee754_pow+0xa88>)
 80041ba:	2000      	movs	r0, #0
 80041bc:	f7fc f828 	bl	8000210 <__aeabi_dsub>
 80041c0:	ec41 0b10 	vmov	d0, r0, r1
 80041c4:	ee10 3a90 	vmov	r3, s1
 80041c8:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80041cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041d0:	da0b      	bge.n	80041ea <__ieee754_pow+0xa02>
 80041d2:	4650      	mov	r0, sl
 80041d4:	f000 f85c 	bl	8004290 <scalbn>
 80041d8:	ec51 0b10 	vmov	r0, r1, d0
 80041dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80041e0:	f7ff bb6d 	b.w	80038be <__ieee754_pow+0xd6>
 80041e4:	f8dd a010 	ldr.w	sl, [sp, #16]
 80041e8:	e73a      	b.n	8004060 <__ieee754_pow+0x878>
 80041ea:	ec51 0b10 	vmov	r0, r1, d0
 80041ee:	4619      	mov	r1, r3
 80041f0:	e7f4      	b.n	80041dc <__ieee754_pow+0x9f4>
 80041f2:	491f      	ldr	r1, [pc, #124]	@ (8004270 <__ieee754_pow+0xa88>)
 80041f4:	2000      	movs	r0, #0
 80041f6:	f7ff bb14 	b.w	8003822 <__ieee754_pow+0x3a>
 80041fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80041fe:	f7ff bb10 	b.w	8003822 <__ieee754_pow+0x3a>
 8004202:	4630      	mov	r0, r6
 8004204:	4639      	mov	r1, r7
 8004206:	f7ff bb0c 	b.w	8003822 <__ieee754_pow+0x3a>
 800420a:	460c      	mov	r4, r1
 800420c:	f7ff bb69 	b.w	80038e2 <__ieee754_pow+0xfa>
 8004210:	2400      	movs	r4, #0
 8004212:	f7ff bb4b 	b.w	80038ac <__ieee754_pow+0xc4>
 8004216:	bf00      	nop
 8004218:	00000000 	.word	0x00000000
 800421c:	3fe62e43 	.word	0x3fe62e43
 8004220:	fefa39ef 	.word	0xfefa39ef
 8004224:	3fe62e42 	.word	0x3fe62e42
 8004228:	0ca86c39 	.word	0x0ca86c39
 800422c:	be205c61 	.word	0xbe205c61
 8004230:	72bea4d0 	.word	0x72bea4d0
 8004234:	3e663769 	.word	0x3e663769
 8004238:	c5d26bf1 	.word	0xc5d26bf1
 800423c:	3ebbbd41 	.word	0x3ebbbd41
 8004240:	af25de2c 	.word	0xaf25de2c
 8004244:	3f11566a 	.word	0x3f11566a
 8004248:	16bebd93 	.word	0x16bebd93
 800424c:	3f66c16c 	.word	0x3f66c16c
 8004250:	5555553e 	.word	0x5555553e
 8004254:	3fc55555 	.word	0x3fc55555
 8004258:	40900000 	.word	0x40900000
 800425c:	4090cbff 	.word	0x4090cbff
 8004260:	3f6f3400 	.word	0x3f6f3400
 8004264:	4090cc00 	.word	0x4090cc00
 8004268:	3fe00000 	.word	0x3fe00000
 800426c:	fff00000 	.word	0xfff00000
 8004270:	3ff00000 	.word	0x3ff00000
 8004274:	652b82fe 	.word	0x652b82fe
 8004278:	3c971547 	.word	0x3c971547

0800427c <fabs>:
 800427c:	ec51 0b10 	vmov	r0, r1, d0
 8004280:	4602      	mov	r2, r0
 8004282:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004286:	ec43 2b10 	vmov	d0, r2, r3
 800428a:	4770      	bx	lr
 800428c:	0000      	movs	r0, r0
	...

08004290 <scalbn>:
 8004290:	b570      	push	{r4, r5, r6, lr}
 8004292:	ec55 4b10 	vmov	r4, r5, d0
 8004296:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800429a:	4606      	mov	r6, r0
 800429c:	462b      	mov	r3, r5
 800429e:	b991      	cbnz	r1, 80042c6 <scalbn+0x36>
 80042a0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80042a4:	4323      	orrs	r3, r4
 80042a6:	d03b      	beq.n	8004320 <scalbn+0x90>
 80042a8:	4b33      	ldr	r3, [pc, #204]	@ (8004378 <scalbn+0xe8>)
 80042aa:	4620      	mov	r0, r4
 80042ac:	4629      	mov	r1, r5
 80042ae:	2200      	movs	r2, #0
 80042b0:	f7fc f966 	bl	8000580 <__aeabi_dmul>
 80042b4:	4b31      	ldr	r3, [pc, #196]	@ (800437c <scalbn+0xec>)
 80042b6:	429e      	cmp	r6, r3
 80042b8:	4604      	mov	r4, r0
 80042ba:	460d      	mov	r5, r1
 80042bc:	da0f      	bge.n	80042de <scalbn+0x4e>
 80042be:	a326      	add	r3, pc, #152	@ (adr r3, 8004358 <scalbn+0xc8>)
 80042c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c4:	e01e      	b.n	8004304 <scalbn+0x74>
 80042c6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80042ca:	4291      	cmp	r1, r2
 80042cc:	d10b      	bne.n	80042e6 <scalbn+0x56>
 80042ce:	4622      	mov	r2, r4
 80042d0:	4620      	mov	r0, r4
 80042d2:	4629      	mov	r1, r5
 80042d4:	f7fb ff9e 	bl	8000214 <__adddf3>
 80042d8:	4604      	mov	r4, r0
 80042da:	460d      	mov	r5, r1
 80042dc:	e020      	b.n	8004320 <scalbn+0x90>
 80042de:	460b      	mov	r3, r1
 80042e0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80042e4:	3936      	subs	r1, #54	@ 0x36
 80042e6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80042ea:	4296      	cmp	r6, r2
 80042ec:	dd0d      	ble.n	800430a <scalbn+0x7a>
 80042ee:	2d00      	cmp	r5, #0
 80042f0:	a11b      	add	r1, pc, #108	@ (adr r1, 8004360 <scalbn+0xd0>)
 80042f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80042f6:	da02      	bge.n	80042fe <scalbn+0x6e>
 80042f8:	a11b      	add	r1, pc, #108	@ (adr r1, 8004368 <scalbn+0xd8>)
 80042fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80042fe:	a318      	add	r3, pc, #96	@ (adr r3, 8004360 <scalbn+0xd0>)
 8004300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004304:	f7fc f93c 	bl	8000580 <__aeabi_dmul>
 8004308:	e7e6      	b.n	80042d8 <scalbn+0x48>
 800430a:	1872      	adds	r2, r6, r1
 800430c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8004310:	428a      	cmp	r2, r1
 8004312:	dcec      	bgt.n	80042ee <scalbn+0x5e>
 8004314:	2a00      	cmp	r2, #0
 8004316:	dd06      	ble.n	8004326 <scalbn+0x96>
 8004318:	f36f 531e 	bfc	r3, #20, #11
 800431c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004320:	ec45 4b10 	vmov	d0, r4, r5
 8004324:	bd70      	pop	{r4, r5, r6, pc}
 8004326:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800432a:	da08      	bge.n	800433e <scalbn+0xae>
 800432c:	2d00      	cmp	r5, #0
 800432e:	a10a      	add	r1, pc, #40	@ (adr r1, 8004358 <scalbn+0xc8>)
 8004330:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004334:	dac3      	bge.n	80042be <scalbn+0x2e>
 8004336:	a10e      	add	r1, pc, #56	@ (adr r1, 8004370 <scalbn+0xe0>)
 8004338:	e9d1 0100 	ldrd	r0, r1, [r1]
 800433c:	e7bf      	b.n	80042be <scalbn+0x2e>
 800433e:	3236      	adds	r2, #54	@ 0x36
 8004340:	f36f 531e 	bfc	r3, #20, #11
 8004344:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004348:	4620      	mov	r0, r4
 800434a:	4b0d      	ldr	r3, [pc, #52]	@ (8004380 <scalbn+0xf0>)
 800434c:	4629      	mov	r1, r5
 800434e:	2200      	movs	r2, #0
 8004350:	e7d8      	b.n	8004304 <scalbn+0x74>
 8004352:	bf00      	nop
 8004354:	f3af 8000 	nop.w
 8004358:	c2f8f359 	.word	0xc2f8f359
 800435c:	01a56e1f 	.word	0x01a56e1f
 8004360:	8800759c 	.word	0x8800759c
 8004364:	7e37e43c 	.word	0x7e37e43c
 8004368:	8800759c 	.word	0x8800759c
 800436c:	fe37e43c 	.word	0xfe37e43c
 8004370:	c2f8f359 	.word	0xc2f8f359
 8004374:	81a56e1f 	.word	0x81a56e1f
 8004378:	43500000 	.word	0x43500000
 800437c:	ffff3cb0 	.word	0xffff3cb0
 8004380:	3c900000 	.word	0x3c900000

08004384 <with_errno>:
 8004384:	b510      	push	{r4, lr}
 8004386:	ed2d 8b02 	vpush	{d8}
 800438a:	eeb0 8a40 	vmov.f32	s16, s0
 800438e:	eef0 8a60 	vmov.f32	s17, s1
 8004392:	4604      	mov	r4, r0
 8004394:	f7ff f980 	bl	8003698 <__errno>
 8004398:	eeb0 0a48 	vmov.f32	s0, s16
 800439c:	eef0 0a68 	vmov.f32	s1, s17
 80043a0:	ecbd 8b02 	vpop	{d8}
 80043a4:	6004      	str	r4, [r0, #0]
 80043a6:	bd10      	pop	{r4, pc}

080043a8 <xflow>:
 80043a8:	4603      	mov	r3, r0
 80043aa:	b507      	push	{r0, r1, r2, lr}
 80043ac:	ec51 0b10 	vmov	r0, r1, d0
 80043b0:	b183      	cbz	r3, 80043d4 <xflow+0x2c>
 80043b2:	4602      	mov	r2, r0
 80043b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80043b8:	e9cd 2300 	strd	r2, r3, [sp]
 80043bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80043c0:	f7fc f8de 	bl	8000580 <__aeabi_dmul>
 80043c4:	ec41 0b10 	vmov	d0, r0, r1
 80043c8:	2022      	movs	r0, #34	@ 0x22
 80043ca:	b003      	add	sp, #12
 80043cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80043d0:	f7ff bfd8 	b.w	8004384 <with_errno>
 80043d4:	4602      	mov	r2, r0
 80043d6:	460b      	mov	r3, r1
 80043d8:	e7ee      	b.n	80043b8 <xflow+0x10>
 80043da:	0000      	movs	r0, r0
 80043dc:	0000      	movs	r0, r0
	...

080043e0 <__math_uflow>:
 80043e0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80043e8 <__math_uflow+0x8>
 80043e4:	f7ff bfe0 	b.w	80043a8 <xflow>
 80043e8:	00000000 	.word	0x00000000
 80043ec:	10000000 	.word	0x10000000

080043f0 <__math_oflow>:
 80043f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80043f8 <__math_oflow+0x8>
 80043f4:	f7ff bfd8 	b.w	80043a8 <xflow>
 80043f8:	00000000 	.word	0x00000000
 80043fc:	70000000 	.word	0x70000000

08004400 <__ieee754_sqrt>:
 8004400:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004404:	4a66      	ldr	r2, [pc, #408]	@ (80045a0 <__ieee754_sqrt+0x1a0>)
 8004406:	ec55 4b10 	vmov	r4, r5, d0
 800440a:	43aa      	bics	r2, r5
 800440c:	462b      	mov	r3, r5
 800440e:	4621      	mov	r1, r4
 8004410:	d110      	bne.n	8004434 <__ieee754_sqrt+0x34>
 8004412:	4622      	mov	r2, r4
 8004414:	4620      	mov	r0, r4
 8004416:	4629      	mov	r1, r5
 8004418:	f7fc f8b2 	bl	8000580 <__aeabi_dmul>
 800441c:	4602      	mov	r2, r0
 800441e:	460b      	mov	r3, r1
 8004420:	4620      	mov	r0, r4
 8004422:	4629      	mov	r1, r5
 8004424:	f7fb fef6 	bl	8000214 <__adddf3>
 8004428:	4604      	mov	r4, r0
 800442a:	460d      	mov	r5, r1
 800442c:	ec45 4b10 	vmov	d0, r4, r5
 8004430:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004434:	2d00      	cmp	r5, #0
 8004436:	dc0e      	bgt.n	8004456 <__ieee754_sqrt+0x56>
 8004438:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800443c:	4322      	orrs	r2, r4
 800443e:	d0f5      	beq.n	800442c <__ieee754_sqrt+0x2c>
 8004440:	b19d      	cbz	r5, 800446a <__ieee754_sqrt+0x6a>
 8004442:	4622      	mov	r2, r4
 8004444:	4620      	mov	r0, r4
 8004446:	4629      	mov	r1, r5
 8004448:	f7fb fee2 	bl	8000210 <__aeabi_dsub>
 800444c:	4602      	mov	r2, r0
 800444e:	460b      	mov	r3, r1
 8004450:	f7fc f9c0 	bl	80007d4 <__aeabi_ddiv>
 8004454:	e7e8      	b.n	8004428 <__ieee754_sqrt+0x28>
 8004456:	152a      	asrs	r2, r5, #20
 8004458:	d115      	bne.n	8004486 <__ieee754_sqrt+0x86>
 800445a:	2000      	movs	r0, #0
 800445c:	e009      	b.n	8004472 <__ieee754_sqrt+0x72>
 800445e:	0acb      	lsrs	r3, r1, #11
 8004460:	3a15      	subs	r2, #21
 8004462:	0549      	lsls	r1, r1, #21
 8004464:	2b00      	cmp	r3, #0
 8004466:	d0fa      	beq.n	800445e <__ieee754_sqrt+0x5e>
 8004468:	e7f7      	b.n	800445a <__ieee754_sqrt+0x5a>
 800446a:	462a      	mov	r2, r5
 800446c:	e7fa      	b.n	8004464 <__ieee754_sqrt+0x64>
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	3001      	adds	r0, #1
 8004472:	02dc      	lsls	r4, r3, #11
 8004474:	d5fb      	bpl.n	800446e <__ieee754_sqrt+0x6e>
 8004476:	1e44      	subs	r4, r0, #1
 8004478:	1b12      	subs	r2, r2, r4
 800447a:	f1c0 0420 	rsb	r4, r0, #32
 800447e:	fa21 f404 	lsr.w	r4, r1, r4
 8004482:	4323      	orrs	r3, r4
 8004484:	4081      	lsls	r1, r0
 8004486:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800448a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800448e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004492:	07d2      	lsls	r2, r2, #31
 8004494:	bf5c      	itt	pl
 8004496:	005b      	lslpl	r3, r3, #1
 8004498:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800449c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80044a0:	bf58      	it	pl
 80044a2:	0049      	lslpl	r1, r1, #1
 80044a4:	2600      	movs	r6, #0
 80044a6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80044aa:	107f      	asrs	r7, r7, #1
 80044ac:	0049      	lsls	r1, r1, #1
 80044ae:	2016      	movs	r0, #22
 80044b0:	4632      	mov	r2, r6
 80044b2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80044b6:	1915      	adds	r5, r2, r4
 80044b8:	429d      	cmp	r5, r3
 80044ba:	bfde      	ittt	le
 80044bc:	192a      	addle	r2, r5, r4
 80044be:	1b5b      	suble	r3, r3, r5
 80044c0:	1936      	addle	r6, r6, r4
 80044c2:	0fcd      	lsrs	r5, r1, #31
 80044c4:	3801      	subs	r0, #1
 80044c6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80044ca:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80044ce:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80044d2:	d1f0      	bne.n	80044b6 <__ieee754_sqrt+0xb6>
 80044d4:	4605      	mov	r5, r0
 80044d6:	2420      	movs	r4, #32
 80044d8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80044dc:	4293      	cmp	r3, r2
 80044de:	eb0c 0e00 	add.w	lr, ip, r0
 80044e2:	dc02      	bgt.n	80044ea <__ieee754_sqrt+0xea>
 80044e4:	d113      	bne.n	800450e <__ieee754_sqrt+0x10e>
 80044e6:	458e      	cmp	lr, r1
 80044e8:	d811      	bhi.n	800450e <__ieee754_sqrt+0x10e>
 80044ea:	f1be 0f00 	cmp.w	lr, #0
 80044ee:	eb0e 000c 	add.w	r0, lr, ip
 80044f2:	da3f      	bge.n	8004574 <__ieee754_sqrt+0x174>
 80044f4:	2800      	cmp	r0, #0
 80044f6:	db3d      	blt.n	8004574 <__ieee754_sqrt+0x174>
 80044f8:	f102 0801 	add.w	r8, r2, #1
 80044fc:	1a9b      	subs	r3, r3, r2
 80044fe:	458e      	cmp	lr, r1
 8004500:	bf88      	it	hi
 8004502:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8004506:	eba1 010e 	sub.w	r1, r1, lr
 800450a:	4465      	add	r5, ip
 800450c:	4642      	mov	r2, r8
 800450e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8004512:	3c01      	subs	r4, #1
 8004514:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8004518:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800451c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8004520:	d1dc      	bne.n	80044dc <__ieee754_sqrt+0xdc>
 8004522:	4319      	orrs	r1, r3
 8004524:	d01b      	beq.n	800455e <__ieee754_sqrt+0x15e>
 8004526:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80045a4 <__ieee754_sqrt+0x1a4>
 800452a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80045a8 <__ieee754_sqrt+0x1a8>
 800452e:	e9da 0100 	ldrd	r0, r1, [sl]
 8004532:	e9db 2300 	ldrd	r2, r3, [fp]
 8004536:	f7fb fe6b 	bl	8000210 <__aeabi_dsub>
 800453a:	e9da 8900 	ldrd	r8, r9, [sl]
 800453e:	4602      	mov	r2, r0
 8004540:	460b      	mov	r3, r1
 8004542:	4640      	mov	r0, r8
 8004544:	4649      	mov	r1, r9
 8004546:	f7fc fa97 	bl	8000a78 <__aeabi_dcmple>
 800454a:	b140      	cbz	r0, 800455e <__ieee754_sqrt+0x15e>
 800454c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004550:	e9da 0100 	ldrd	r0, r1, [sl]
 8004554:	e9db 2300 	ldrd	r2, r3, [fp]
 8004558:	d10e      	bne.n	8004578 <__ieee754_sqrt+0x178>
 800455a:	3601      	adds	r6, #1
 800455c:	4625      	mov	r5, r4
 800455e:	1073      	asrs	r3, r6, #1
 8004560:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8004564:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8004568:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800456c:	086b      	lsrs	r3, r5, #1
 800456e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8004572:	e759      	b.n	8004428 <__ieee754_sqrt+0x28>
 8004574:	4690      	mov	r8, r2
 8004576:	e7c1      	b.n	80044fc <__ieee754_sqrt+0xfc>
 8004578:	f7fb fe4c 	bl	8000214 <__adddf3>
 800457c:	e9da 8900 	ldrd	r8, r9, [sl]
 8004580:	4602      	mov	r2, r0
 8004582:	460b      	mov	r3, r1
 8004584:	4640      	mov	r0, r8
 8004586:	4649      	mov	r1, r9
 8004588:	f7fc fa6c 	bl	8000a64 <__aeabi_dcmplt>
 800458c:	b120      	cbz	r0, 8004598 <__ieee754_sqrt+0x198>
 800458e:	1cab      	adds	r3, r5, #2
 8004590:	bf08      	it	eq
 8004592:	3601      	addeq	r6, #1
 8004594:	3502      	adds	r5, #2
 8004596:	e7e2      	b.n	800455e <__ieee754_sqrt+0x15e>
 8004598:	1c6b      	adds	r3, r5, #1
 800459a:	f023 0501 	bic.w	r5, r3, #1
 800459e:	e7de      	b.n	800455e <__ieee754_sqrt+0x15e>
 80045a0:	7ff00000 	.word	0x7ff00000
 80045a4:	08010340 	.word	0x08010340
 80045a8:	08010338 	.word	0x08010338

080045ac <_init>:
 80045ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ae:	bf00      	nop
 80045b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045b2:	bc08      	pop	{r3}
 80045b4:	469e      	mov	lr, r3
 80045b6:	4770      	bx	lr

080045b8 <_fini>:
 80045b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ba:	bf00      	nop
 80045bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045be:	bc08      	pop	{r3}
 80045c0:	469e      	mov	lr, r3
 80045c2:	4770      	bx	lr
