SAM:1+GAM:3
.p 16
.i 4
.o 7
i0*~i1*~i2+~i0*~i2*~i3+~i0*i1*~i3+~i0*i1*~i2*i3
~i0*i2*~i3+~i1*~i2*~i3
i0*~i1*~i2+~i1*~i2*~i3+~i0*i2*i3+~i0*i1*~i2*i3+~i0*~i1*i2
i0*~i1*~i2+~i0*i1*~i3+~i0*i1*~i2*i3+~i0*~i1*i2
~i0*i2*~i3+~i1*~i2*~i3+~i0*i1*~i2*i3+~i0*~i1*i2
~i0*~i2*~i3+~i0*i2*i3+~i1*~i2+~i0*~i1*i2
~i0*i1*~i3+~i0*i2*i3+~i1*~i2+~i0*i1*~i2*i3
--------------------------
SAT COUNT: 52 INDIVIDUO: 4 GERACAO: 0
SAT COUNT: 0 INDIVIDUO: 2 GERACAO: 12354
--------------------------
Circuit max depth: 13
AND: 12
OR: 5
NOT: 5
NAND: 9
NOR: 9
XOR: 10
XNOR: 10
TOTAL GATES: 60
((((((i0 AND ((NOT i1) AND (NOT i1))) OR ((((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2))) NOR (i1 XOR i0)) XNOR (i0 AND i1))) NAND (((i1 XOR i0) AND i2) AND ((NOT i1) OR ((i1 XOR i0) AND i2)))) NAND (((((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2))) NOR (i1 XOR i0)) XNOR (i0 AND i1)) OR (NOT (((NOT i1) XNOR ((i1 XOR i0) AND i2)) NAND (i3 OR (i1 NAND i1)))))) NOR (((i1 NAND i1) XNOR i0) XOR ((NOT (i2 AND (i3 OR (i1 NAND i1)))) NOR (i0 AND i1)))) NOR (NOT ((i2 AND (i3 OR (i1 NAND i1))) NAND (i3 OR (i1 NAND i1)))))

(((NOT (i2 AND (i3 OR (i1 NAND i1)))) NOR (i0 AND i1)) XNOR (((((NOT i1) AND (NOT i1)) XOR ((i1 XOR i0) AND i2)) AND ((NOT ((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2)))) AND (NOT ((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2)))))) XOR (((NOT i1) OR ((i1 XOR i0) AND i2)) NAND (i2 OR ((NOT i1) XNOR ((i1 XOR i0) AND i2))))))

((((((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2))) NOR (i1 XOR i0)) NOR (i2 AND (i3 OR (i1 NAND i1)))) AND (((NOT i1) XNOR ((i1 XOR i0) AND i2)) NAND (i3 OR (i1 NAND i1)))) XNOR i0)

(((i1 NAND i1) XNOR i0) XOR ((NOT (i2 AND (i3 OR (i1 NAND i1)))) NOR (i0 AND i1)))

(((((((((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2))) NOR (i1 XOR i0)) NOR (i2 AND (i3 OR (i1 NAND i1)))) AND (((NOT i1) XNOR ((i1 XOR i0) AND i2)) NAND (i3 OR (i1 NAND i1)))) XNOR i0) AND (((i0 AND ((NOT i1) AND (NOT i1))) XOR i1) XOR ((((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2))) NOR (i1 XOR i0)) XOR (((((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2))) NOR (i1 XOR i0)) XNOR (i0 AND i1)) XNOR (((NOT i1) XNOR ((i1 XOR i0) AND i2)) NAND (i3 OR (i1 NAND i1))))))) NOR (((NOT (i2 AND (i3 OR (i1 NAND i1)))) NOR (i0 AND i1)) XNOR (((((NOT i1) AND (NOT i1)) XOR ((i1 XOR i0) AND i2)) AND ((NOT ((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2)))) AND (NOT ((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2)))))) XOR (((NOT i1) OR ((i1 XOR i0) AND i2)) NAND (i2 OR ((NOT i1) XNOR ((i1 XOR i0) AND i2))))))) NAND ((((((((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2))) NOR (i1 XOR i0)) NOR (i2 AND (i3 OR (i1 NAND i1)))) AND (((NOT i1) XNOR ((i1 XOR i0) AND i2)) NAND (i3 OR (i1 NAND i1)))) XNOR i0) AND (((i0 AND ((NOT i1) AND (NOT i1))) XOR i1) XOR ((((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2))) NOR (i1 XOR i0)) XOR (((((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2))) NOR (i1 XOR i0)) XNOR (i0 AND i1)) XNOR (((NOT i1) XNOR ((i1 XOR i0) AND i2)) NAND (i3 OR (i1 NAND i1))))))) NOR (((NOT (i2 AND (i3 OR (i1 NAND i1)))) NOR (i0 AND i1)) XNOR (((((NOT i1) AND (NOT i1)) XOR ((i1 XOR i0) AND i2)) AND ((NOT ((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2)))) AND (NOT ((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2)))))) XOR (((NOT i1) OR ((i1 XOR i0) AND i2)) NAND (i2 OR ((NOT i1) XNOR ((i1 XOR i0) AND i2))))))))

(i0 XNOR (((((i0 AND ((NOT i1) AND (NOT i1))) XOR i1) XOR ((((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2))) NOR (i1 XOR i0)) XOR (((((i0 AND ((NOT i1) AND (NOT i1))) XNOR (((i1 XOR i0) XOR i3) NOR ((i1 XOR i0) AND i2))) NOR (i1 XOR i0)) XNOR (i0 AND i1)) XNOR (((NOT i1) XNOR ((i1 XOR i0) AND i2)) NAND (i3 OR (i1 NAND i1)))))) XNOR (((NOT i1) AND (NOT i1)) XOR ((i1 XOR i0) AND i2))) NOR (((i2 AND (i3 OR (i1 NAND i1))) NAND (i3 OR (i1 NAND i1))) NAND (i1 XOR i0))))

((((((NOT (i2 AND (i3 OR (i1 NAND i1)))) AND ((i1 XOR i0) XOR (i2 AND (i3 OR (i1 NAND i1))))) XNOR (((NOT i1) XNOR ((i1 XOR i0) AND i2)) NAND (i3 OR (i1 NAND i1)))) XOR (((i1 XOR i0) XOR i3) NOR i3)) AND (((i2 AND (i3 OR (i1 NAND i1))) NAND (i3 OR (i1 NAND i1))) NAND (i1 XOR i0))) NAND (i2 OR ((NOT i1) XNOR ((i1 XOR i0) AND i2))))

--------------------------
NUM GATES: 60 INDIVIDUO: 2 GERACAO: 0
NUM GATES: 32 INDIVIDUO: 3 GERACAO: 25000
NUM GATES: 28 INDIVIDUO: 0 GERACAO: 50000
NUM GATES: 28 INDIVIDUO: 0 GERACAO: 75000
NUM GATES: 27 INDIVIDUO: 2 GERACAO: 100000
NUM GATES: 27 INDIVIDUO: 1 GERACAO: 125000
NUM GATES: 26 INDIVIDUO: 2 GERACAO: 150000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 175000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 200000
NUM GATES: 26 INDIVIDUO: 2 GERACAO: 225000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 250000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 275000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 300000
NUM GATES: 26 INDIVIDUO: 2 GERACAO: 325000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 350000
NUM GATES: 26 INDIVIDUO: 1 GERACAO: 375000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 400000
NUM GATES: 26 INDIVIDUO: 4 GERACAO: 425000
NUM GATES: 26 INDIVIDUO: 2 GERACAO: 450000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 475000
NUM GATES: 26 INDIVIDUO: 4 GERACAO: 500000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 525000
NUM GATES: 26 INDIVIDUO: 1 GERACAO: 550000
NUM GATES: 26 INDIVIDUO: 4 GERACAO: 575000
NUM GATES: 26 INDIVIDUO: 4 GERACAO: 600000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 625000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 650000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 675000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 700000
NUM GATES: 26 INDIVIDUO: 1 GERACAO: 725000
NUM GATES: 26 INDIVIDUO: 2 GERACAO: 750000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 775000
NUM GATES: 26 INDIVIDUO: 2 GERACAO: 800000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 825000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 850000
NUM GATES: 26 INDIVIDUO: 2 GERACAO: 875000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 900000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 925000
NUM GATES: 26 INDIVIDUO: 4 GERACAO: 950000
NUM GATES: 26 INDIVIDUO: 2 GERACAO: 975000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1000000
NUM GATES: 26 INDIVIDUO: 4 GERACAO: 1025000
NUM GATES: 26 INDIVIDUO: 2 GERACAO: 1050000
NUM GATES: 26 INDIVIDUO: 3 GERACAO: 1075000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1100000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1125000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1150000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1175000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1200000
NUM GATES: 26 INDIVIDUO: 2 GERACAO: 1225000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1250000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1275000
NUM GATES: 26 INDIVIDUO: 4 GERACAO: 1300000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1325000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1350000
NUM GATES: 26 INDIVIDUO: 4 GERACAO: 1375000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1400000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1425000
NUM GATES: 26 INDIVIDUO: 2 GERACAO: 1450000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1475000
NUM GATES: 26 INDIVIDUO: 2 GERACAO: 1500000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1525000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1550000
NUM GATES: 26 INDIVIDUO: 3 GERACAO: 1575000
NUM GATES: 26 INDIVIDUO: 0 GERACAO: 1587646
--------------------------
Circuit max depth: 11
AND: 4
OR: 2
NOT: 2
NAND: 5
NOR: 3
XOR: 3
XNOR: 7
TOTAL GATES: 26
(((NOT (i0 XNOR i1)) NAND ((NOT (i0 XNOR i1)) XOR ((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) NOR ((i0 NAND (i0 XNOR i1)) NAND i2)))) NAND (((NOT (i0 XNOR i1)) XOR ((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) NOR ((i0 NAND (i0 XNOR i1)) NAND i2))) XNOR (((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) XNOR i0) AND ((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))))))

(((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) NOR ((i0 NAND (i0 XNOR i1)) NAND i2)) XNOR ((((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) XNOR i0) AND (NOT i3)) XOR ((i0 NAND (i0 XNOR i1)) NAND i2)))

((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) XNOR i0)

((NOT (i0 XNOR i1)) XOR ((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) NOR ((i0 NAND (i0 XNOR i1)) NAND i2)))

((((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) NOR ((i0 NAND (i0 XNOR i1)) NAND i2)) XNOR ((((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) XNOR i0) AND (NOT i3)) XOR ((i0 NAND (i0 XNOR i1)) NAND i2))) OR (((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) XNOR i0) AND ((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0)))))

(i0 XNOR ((((((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) XNOR i0) AND (NOT i3)) XOR ((i0 NAND (i0 XNOR i1)) NAND i2)) AND (NOT i3)) NOR ((NOT (i0 XNOR i1)) NAND ((NOT (i0 XNOR i1)) XOR ((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) NOR ((i0 NAND (i0 XNOR i1)) NAND i2))))))

((((NOT (i0 XNOR i1)) XOR ((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) NOR ((i0 NAND (i0 XNOR i1)) NAND i2))) XNOR (((((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))) NOR (i2 AND (i3 OR i0))) XNOR i0) AND ((i2 AND (i3 OR i0)) XNOR (i1 XOR (i3 OR i0))))) NAND (i0 XNOR (i3 OR i0)))

TOTAL TIME: 288.080000 seconds
