Analysis & Synthesis report for adc_test
Sun Oct 17 20:50:58 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component
 13. Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated
 14. Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p
 15. Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p
 16. Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram
 17. Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_ual:rs_dgwp
 18. Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14
 19. Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_val:ws_dgrp
 20. Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17
 21. Source assignments for features:feat_block|multiplier:mult_1|altsquare:altsquare_component|altsquare_qrg:auto_generated
 22. Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component
 23. Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated
 24. Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p
 25. Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p
 26. Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram
 27. Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
 28. Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12
 29. Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
 30. Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15
 31. Parameter Settings for User Entity Instance: clock_proc:clock_1|clock_proc_0002:clock_proc_inst|altera_pll:altera_pll_i
 32. Parameter Settings for User Entity Instance: fifo_large:fifo_1|dcfifo:dcfifo_component
 33. Parameter Settings for User Entity Instance: features:feat_block|multiplier:mult_1|altsquare:altsquare_component
 34. Parameter Settings for User Entity Instance: features:feat_block|adder:add_1|lpm_add_sub:LPM_ADD_SUB_component
 35. Parameter Settings for User Entity Instance: features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component
 36. dcfifo Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "features:feat_block|adder:add_1"
 38. Port Connectivity Checks: "clock_proc:clock_1"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Oct 17 20:50:58 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; adc_test                                    ;
; Top-level Entity Name           ; adc_test                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 26                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; adc_test           ; adc_test           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library    ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+------------+
; adc_test.vhd                     ; yes             ; User VHDL File               ; F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd                               ;            ;
; test_pll/test_pll_0002.v         ; yes             ; User Verilog HDL File        ; F:/Academic/Semester 7/EDL/ADC_test/test_pll/test_pll_0002.v                   ; test_pll   ;
; fifo_large.vhd                   ; yes             ; User Wizard-Generated File   ; F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd                             ;            ;
; clock_proc.vhd                   ; yes             ; User Wizard-Generated File   ; F:/Academic/Semester 7/EDL/ADC_test/clock_proc.vhd                             ; clock_proc ;
; clock_proc/clock_proc_0002.v     ; yes             ; User Verilog HDL File        ; F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v               ; clock_proc ;
; features.vhd                     ; yes             ; User VHDL File               ; F:/Academic/Semester 7/EDL/ADC_test/features.vhd                               ;            ;
; fifo_small.vhd                   ; yes             ; User Wizard-Generated File   ; F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd                             ;            ;
; multiplier.vhd                   ; yes             ; User Wizard-Generated File   ; F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd                             ;            ;
; adder.vhd                        ; yes             ; User Wizard-Generated File   ; F:/Academic/Semester 7/EDL/ADC_test/adder.vhd                                  ;            ;
; altera_pll.v                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v            ;            ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf              ;            ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc         ;            ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;            ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc            ;            ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc       ;            ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc            ;            ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc          ;            ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc             ;            ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;            ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc         ;            ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;            ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc          ;            ;
; db/dcfifo_nnl1.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf                         ;            ;
; db/a_graycounter_qh6.tdf         ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_qh6.tdf                   ;            ;
; db/a_graycounter_mvb.tdf         ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_mvb.tdf                   ;            ;
; db/altsyncram_eia1.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf                     ;            ;
; db/decode_s07.tdf                ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/decode_s07.tdf                          ;            ;
; db/mux_cr7.tdf                   ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/mux_cr7.tdf                             ;            ;
; db/alt_synch_pipe_ual.tdf        ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_ual.tdf                  ;            ;
; db/dffpipe_f09.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_f09.tdf                         ;            ;
; db/alt_synch_pipe_val.tdf        ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_val.tdf                  ;            ;
; db/dffpipe_g09.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_g09.tdf                         ;            ;
; db/cmpr_e06.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/cmpr_e06.tdf                            ;            ;
; altsquare.tdf                    ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsquare.tdf           ;            ;
; db/altsquare_qrg.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/altsquare_qrg.tdf                       ;            ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;            ;
; addcore.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc             ;            ;
; look_add.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc            ;            ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc            ;            ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc            ;            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;            ;
; db/add_sub_ivj.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/add_sub_ivj.tdf                         ;            ;
; db/dcfifo_khl1.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf                         ;            ;
; db/a_graycounter_dg6.tdf         ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_dg6.tdf                   ;            ;
; db/a_graycounter_9ub.tdf         ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_9ub.tdf                   ;            ;
; db/altsyncram_kfa1.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf                     ;            ;
; db/alt_synch_pipe_h9l.tdf        ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_h9l.tdf                  ;            ;
; db/dffpipe_2v8.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_2v8.tdf                         ;            ;
; db/alt_synch_pipe_i9l.tdf        ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_i9l.tdf                  ;            ;
; db/dffpipe_3v8.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_3v8.tdf                         ;            ;
; db/cmpr_1v5.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/Academic/Semester 7/EDL/ADC_test/db/cmpr_1v5.tdf                            ;            ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimate of Logic utilization (ALMs needed) ; 0      ;
;                                             ;        ;
; Combinational ALUT usage for logic          ; 0      ;
;     -- 7 input functions                    ; 0      ;
;     -- 6 input functions                    ; 0      ;
;     -- 5 input functions                    ; 0      ;
;     -- 4 input functions                    ; 0      ;
;     -- <=3 input functions                  ; 0      ;
;                                             ;        ;
; Dedicated logic registers                   ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 26     ;
;                                             ;        ;
; Total DSP Blocks                            ; 0      ;
;                                             ;        ;
; Maximum fan-out node                        ; interr ;
; Maximum fan-out                             ; 1      ;
; Total fan-out                               ; 26     ;
; Average fan-out                             ; 0.50   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |adc_test                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 26   ; 0            ; |adc_test           ; adc_test    ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |adc_test|clock_proc:clock_1                    ; clock_proc.vhd  ;
; Altera ; LPM_ADD_SUB  ; 20.1    ; N/A          ; N/A          ; |adc_test|features:feat_block|adder:add_1       ; adder.vhd       ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |adc_test|features:feat_block|fifo_small:fifo_2 ; fifo_small.vhd  ;
; Altera ; LPM_MULT     ; 20.1    ; N/A          ; N/A          ; |adc_test|features:feat_block|multiplier:mult_1 ; multiplier.vhd  ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |adc_test|fifo_large:fifo_1                     ; fifo_large.vhd  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                                           ; Reason for Removal ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|out_address_reg_b[0]                                      ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|address_reg_b[0]                                          ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|addr_store_b[0]                                           ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[0..8]                                          ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[0..8]                                                  ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[0..8]                                                  ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0..8] ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0..8] ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0..8] ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0..8] ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a0                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a1                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a2                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a3                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a4                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a5                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a6                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a7                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a8                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|parity9                            ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|sub_parity10a[0,1]                 ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a0                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a1                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a2                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a3                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a4                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a5                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a6                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a7                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a8                         ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|parity6                            ; Lost fanout        ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|sub_parity7a[0,1]                  ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0..14]                                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0..14]                                                                     ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0..14]                                                                     ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[0..14]                    ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[0..14]                    ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[0..14]                    ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[0..14]                    ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a0                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a1                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a2                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a3                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a4                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a5                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a6                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a7                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a8                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a9                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a10                                            ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a11                                            ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a12                                            ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a13                                            ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a14                                            ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|parity9                                                ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|sub_parity10a[0..2]                                    ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a0                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a1                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a2                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a3                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a4                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a5                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a6                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a7                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a8                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a9                                             ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a10                                            ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a11                                            ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a12                                            ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a13                                            ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a14                                            ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|parity6                                                ; Lost fanout        ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|sub_parity7a[0..2]                                     ; Lost fanout        ;
; Total Number of Removed Registers = 233                                                                                                                 ;                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                      ; Reason for Removal ; Registers Removed due to This Register                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------+
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|out_address_reg_b[0] ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|address_reg_b[0],                  ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|addr_store_b[0],                   ;
;                                                                                                                    ;                    ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[8],                             ;
;                                                                                                                    ;                    ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a8, ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a13,                    ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a14                     ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[7]        ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[7],                             ;
;                                                                                                                    ;                    ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a7  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[6]        ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[6],                             ;
;                                                                                                                    ;                    ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a6  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[5]        ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[5],                             ;
;                                                                                                                    ;                    ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a5  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[4]        ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[4],                             ;
;                                                                                                                    ;                    ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a4  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[3]        ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[3],                             ;
;                                                                                                                    ;                    ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a3  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[2]        ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[2],                             ;
;                                                                                                                    ;                    ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a2  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[1]        ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[1],                             ;
;                                                                                                                    ;                    ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a1  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|delayed_wrptr_g[0]        ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|wrptr_g[0],                             ;
;                                                                                                                    ;                    ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p|counter8a0  ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                            ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8],                                                 ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a8                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                            ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7],                                                 ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a7                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                            ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6],                                                 ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a6                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                            ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5],                                                 ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a5                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                            ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4],                                                 ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a4                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                            ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3],                                                 ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a3                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                            ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2],                                                 ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a2                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                            ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1],                                                 ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a1                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                            ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0],                                                 ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a0                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[14]                           ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[14],                                                ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a14                     ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[13]                           ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[13],                                                ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a13                     ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[12]                           ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[12],                                                ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a12                     ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[11]                           ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[11],                                                ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a11                     ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                           ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10],                                                ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a10                     ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                            ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9],                                                 ;
;                                                                                                                    ;                    ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a9                      ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[8]                ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a8  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[7]                ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a7  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[6]                ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a6  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[5]                ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a5  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[4]                ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a4  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[3]                ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a3  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[2]                ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a2  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[1]                ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a1  ;
; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|rdptr_g[0]                ; Lost Fanouts       ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a0  ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[12]                                   ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a12                     ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[11]                                   ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a11                     ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                   ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a10                     ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                    ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a9                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                    ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a8                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                    ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a7                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                    ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a6                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                    ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a5                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                    ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a4                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                    ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a3                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                    ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a2                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                    ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a1                      ;
; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                    ; Lost Fanouts       ; fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a0                      ;
+--------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------+
; Assignment                      ; Value ; From ; To              ;
+---------------------------------+-------+------+-----------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -               ;
+---------------------------------+-------+------+-----------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------+
; Assignment                            ; Value ; From ; To                                   ;
+---------------------------------------+-------+------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                              ;
+---------------------------------------+-------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_ual:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_val:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for features:feat_block|multiplier:mult_1|altsquare:altsquare_component|altsquare_qrg:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_proc:clock_1|clock_proc_0002:clock_proc_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                  ;
; fractional_vco_multiplier            ; false                  ; String                                                  ;
; pll_type                             ; General                ; String                                                  ;
; pll_subtype                          ; General                ; String                                                  ;
; number_of_clocks                     ; 1                      ; Signed Integer                                          ;
; operation_mode                       ; direct                 ; String                                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                                          ;
; data_rate                            ; 0                      ; Signed Integer                                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                          ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                                                  ;
; phase_shift0                         ; 0 ps                   ; String                                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                  ;
; phase_shift1                         ; 0 ps                   ; String                                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                  ;
; phase_shift2                         ; 0 ps                   ; String                                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                  ;
; phase_shift3                         ; 0 ps                   ; String                                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                  ;
; phase_shift4                         ; 0 ps                   ; String                                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                  ;
; phase_shift5                         ; 0 ps                   ; String                                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                  ;
; phase_shift6                         ; 0 ps                   ; String                                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                  ;
; phase_shift7                         ; 0 ps                   ; String                                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                  ;
; phase_shift8                         ; 0 ps                   ; String                                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                  ;
; phase_shift9                         ; 0 ps                   ; String                                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                  ;
; phase_shift10                        ; 0 ps                   ; String                                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                  ;
; phase_shift11                        ; 0 ps                   ; String                                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                  ;
; phase_shift12                        ; 0 ps                   ; String                                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                  ;
; phase_shift13                        ; 0 ps                   ; String                                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                  ;
; phase_shift14                        ; 0 ps                   ; String                                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                  ;
; phase_shift15                        ; 0 ps                   ; String                                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                  ;
; phase_shift16                        ; 0 ps                   ; String                                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                  ;
; phase_shift17                        ; 0 ps                   ; String                                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                                          ;
; clock_name_0                         ;                        ; String                                                  ;
; clock_name_1                         ;                        ; String                                                  ;
; clock_name_2                         ;                        ; String                                                  ;
; clock_name_3                         ;                        ; String                                                  ;
; clock_name_4                         ;                        ; String                                                  ;
; clock_name_5                         ;                        ; String                                                  ;
; clock_name_6                         ;                        ; String                                                  ;
; clock_name_7                         ;                        ; String                                                  ;
; clock_name_8                         ;                        ; String                                                  ;
; clock_name_global_0                  ; false                  ; String                                                  ;
; clock_name_global_1                  ; false                  ; String                                                  ;
; clock_name_global_2                  ; false                  ; String                                                  ;
; clock_name_global_3                  ; false                  ; String                                                  ;
; clock_name_global_4                  ; false                  ; String                                                  ;
; clock_name_global_5                  ; false                  ; String                                                  ;
; clock_name_global_6                  ; false                  ; String                                                  ;
; clock_name_global_7                  ; false                  ; String                                                  ;
; clock_name_global_8                  ; false                  ; String                                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                          ;
; m_cnt_bypass_en                      ; false                  ; String                                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                          ;
; n_cnt_bypass_en                      ; false                  ; String                                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                                          ;
; pll_slf_rst                          ; false                  ; String                                                  ;
; pll_bw_sel                           ; low                    ; String                                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                  ;
+--------------------------------------+------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_large:fifo_1|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------+
; Parameter Name          ; Value       ; Type                                           ;
+-------------------------+-------------+------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                        ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTH               ; 8           ; Signed Integer                                 ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                 ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                        ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                        ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                        ;
; USE_EAB                 ; ON          ; Untyped                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                        ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                        ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                        ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                 ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                        ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                        ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                        ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                        ;
; CBXI_PARAMETER          ; dcfifo_nnl1 ; Untyped                                        ;
+-------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: features:feat_block|multiplier:mult_1|altsquare:altsquare_component ;
+------------------+---------------+-------------------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                                          ;
+------------------+---------------+-------------------------------------------------------------------------------+
; DATA_WIDTH       ; 8             ; Signed Integer                                                                ;
; PIPELINE         ; 1             ; Signed Integer                                                                ;
; REPRESENTATION   ; UNSIGNED      ; Untyped                                                                       ;
; RESULT_ALIGNMENT ; MSB           ; Untyped                                                                       ;
; RESULT_WIDTH     ; 16            ; Signed Integer                                                                ;
; CBXI_PARAMETER   ; altsquare_qrg ; Untyped                                                                       ;
+------------------+---------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: features:feat_block|adder:add_1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                 ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                 ;
; CBXI_PARAMETER         ; add_sub_ivj ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_khl1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                               ;
+----------------------------+---------------------------------------------------------------+
; Name                       ; Value                                                         ;
+----------------------------+---------------------------------------------------------------+
; Number of entity instances ; 2                                                             ;
; Entity Instance            ; fifo_large:fifo_1|dcfifo:dcfifo_component                     ;
;     -- FIFO Type           ; Dual Clock                                                    ;
;     -- LPM_WIDTH           ; 8                                                             ;
;     -- LPM_NUMWORDS        ; 16384                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                           ;
;     -- USE_EAB             ; ON                                                            ;
; Entity Instance            ; features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                    ;
;     -- LPM_WIDTH           ; 8                                                             ;
;     -- LPM_NUMWORDS        ; 256                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                           ;
;     -- USE_EAB             ; ON                                                            ;
+----------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "features:feat_block|adder:add_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_proc:clock_1"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 26                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Oct 17 20:50:46 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adc_test -c adc_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 1 entities, in source file adc_test.vhd
    Info (12022): Found design unit 1: adc_test_package File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 4
    Info (12022): Found design unit 2: adc_test-intr File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 69
    Info (12023): Found entity 1: adc_test File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file test_pll.vhd
    Info (12022): Found design unit 1: test_pll-rtl File: F:/Academic/Semester 7/EDL/ADC_test/test_pll.vhd Line: 20
    Info (12023): Found entity 1: test_pll File: F:/Academic/Semester 7/EDL/ADC_test/test_pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file test_pll/test_pll_0002.v
    Info (12023): Found entity 1: test_pll_0002 File: F:/Academic/Semester 7/EDL/ADC_test/test_pll/test_pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file fifo_test.vhd
    Info (12022): Found design unit 1: fifo_test-SYN File: F:/Academic/Semester 7/EDL/ADC_test/fifo_test.vhd Line: 58
    Info (12023): Found entity 1: fifo_test File: F:/Academic/Semester 7/EDL/ADC_test/fifo_test.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fifo_large.vhd
    Info (12022): Found design unit 1: fifo_large-SYN File: F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd Line: 58
    Info (12023): Found entity 1: fifo_large File: F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file clock_proc.vhd
    Info (12022): Found design unit 1: clock_proc-rtl File: F:/Academic/Semester 7/EDL/ADC_test/clock_proc.vhd Line: 20
    Info (12023): Found entity 1: clock_proc File: F:/Academic/Semester 7/EDL/ADC_test/clock_proc.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clock_proc/clock_proc_0002.v
    Info (12023): Found entity 1: clock_proc_0002 File: F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v Line: 2
Info (12021): Found 3 design units, including 1 entities, in source file features.vhd
    Info (12022): Found design unit 1: features_package File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 4
    Info (12022): Found design unit 2: features-feat File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 64
    Info (12023): Found entity 1: features File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file fifo_small.vhd
    Info (12022): Found design unit 1: fifo_small-SYN File: F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd Line: 58
    Info (12023): Found entity 1: fifo_small File: F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file multiplier.vhd
    Info (12022): Found design unit 1: multiplier-SYN File: F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd Line: 53
    Info (12023): Found entity 1: multiplier File: F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-SYN File: F:/Academic/Semester 7/EDL/ADC_test/adder.vhd Line: 55
    Info (12023): Found entity 1: adder File: F:/Academic/Semester 7/EDL/ADC_test/adder.vhd Line: 43
Info (12127): Elaborating entity "adc_test" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at adc_test.vhd(58): used implicit default value for signal "o_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at adc_test.vhd(77): object "locked" assigned a value but never read File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 77
Warning (10492): VHDL Process Statement warning at adc_test.vhd(106): signal "rdempty" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 106
Warning (10492): VHDL Process Statement warning at adc_test.vhd(110): signal "wrfull" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 110
Warning (10631): VHDL Process Statement warning at adc_test.vhd(102): inferring latch(es) for signal or variable "flag", which holds its previous value in one or more paths through the process File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 102
Info (10041): Inferred latch for "flag" at adc_test.vhd(102) File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 102
Info (12128): Elaborating entity "clock_proc" for hierarchy "clock_proc:clock_1" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 84
Info (12128): Elaborating entity "clock_proc_0002" for hierarchy "clock_proc:clock_1|clock_proc_0002:clock_proc_inst" File: F:/Academic/Semester 7/EDL/ADC_test/clock_proc.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "clock_proc:clock_1|clock_proc_0002:clock_proc_inst|altera_pll:altera_pll_i" File: F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clock_proc:clock_1|clock_proc_0002:clock_proc_inst|altera_pll:altera_pll_i" File: F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v Line: 85
Info (12133): Instantiated megafunction "clock_proc:clock_1|clock_proc_0002:clock_proc_inst|altera_pll:altera_pll_i" with the following parameter: File: F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "fifo_large" for hierarchy "fifo_large:fifo_1" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 90
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_large:fifo_1|dcfifo:dcfifo_component" File: F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd Line: 97
Info (12130): Elaborated megafunction instantiation "fifo_large:fifo_1|dcfifo:dcfifo_component" File: F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd Line: 97
Info (12133): Instantiated megafunction "fifo_large:fifo_1|dcfifo:dcfifo_component" with the following parameter: File: F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf
    Info (12023): Found entity 1: dcfifo_nnl1 File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_nnl1" for hierarchy "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qh6.tdf
    Info (12023): Found entity 1: a_graycounter_qh6 File: F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_qh6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_qh6" for hierarchy "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_qh6:rdptr_g1p" File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mvb.tdf
    Info (12023): Found entity 1: a_graycounter_mvb File: F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_mvb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_mvb" for hierarchy "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_mvb:wrptr_g1p" File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eia1.tdf
    Info (12023): Found entity 1: altsyncram_eia1 File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_eia1" for hierarchy "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram" File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s07.tdf
    Info (12023): Found entity 1: decode_s07 File: F:/Academic/Semester 7/EDL/ADC_test/db/decode_s07.tdf Line: 23
Info (12128): Elaborating entity "decode_s07" for hierarchy "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|decode_s07:decode12" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_cr7.tdf
    Info (12023): Found entity 1: mux_cr7 File: F:/Academic/Semester 7/EDL/ADC_test/db/mux_cr7.tdf Line: 23
Info (12128): Elaborating entity "mux_cr7" for hierarchy "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|mux_cr7:mux13" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ual File: F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_ual.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_ual" for hierarchy "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_ual:rs_dgwp" File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09 File: F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_f09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14" File: F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_ual.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_val.tdf
    Info (12023): Found entity 1: alt_synch_pipe_val File: F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_val.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_val" for hierarchy "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_val:ws_dgrp" File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf
    Info (12023): Found entity 1: dffpipe_g09 File: F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_g09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_g09" for hierarchy "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17" File: F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_val.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e06.tdf
    Info (12023): Found entity 1: cmpr_e06 File: F:/Academic/Semester 7/EDL/ADC_test/db/cmpr_e06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_e06" for hierarchy "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_e06:rdempty_eq_comp" File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf Line: 60
Info (12128): Elaborating entity "features" for hierarchy "features:feat_block" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 94
Warning (10541): VHDL Signal Declaration warning at features.vhd(58): used implicit default value for signal "o_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at features.vhd(84): object "cout" assigned a value but never read File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 84
Warning (10492): VHDL Process Statement warning at features.vhd(111): signal "rdreq" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 111
Warning (10492): VHDL Process Statement warning at features.vhd(114): signal "rdempty" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 114
Warning (10492): VHDL Process Statement warning at features.vhd(114): signal "data_ready" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 114
Warning (10492): VHDL Process Statement warning at features.vhd(122): signal "wrfull" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 122
Warning (10631): VHDL Process Statement warning at features.vhd(105): inferring latch(es) for signal or variable "data_req", which holds its previous value in one or more paths through the process File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 105
Warning (10631): VHDL Process Statement warning at features.vhd(105): inferring latch(es) for signal or variable "wrreq", which holds its previous value in one or more paths through the process File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 105
Warning (10631): VHDL Process Statement warning at features.vhd(105): inferring latch(es) for signal or variable "rdreq", which holds its previous value in one or more paths through the process File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 105
Info (10041): Inferred latch for "rdreq" at features.vhd(105) File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 105
Info (10041): Inferred latch for "wrreq" at features.vhd(105) File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 105
Info (10041): Inferred latch for "data_req" at features.vhd(105) File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 105
Info (12128): Elaborating entity "multiplier" for hierarchy "features:feat_block|multiplier:mult_1" File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 88
Info (12128): Elaborating entity "altsquare" for hierarchy "features:feat_block|multiplier:mult_1|altsquare:altsquare_component" File: F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd Line: 78
Info (12130): Elaborated megafunction instantiation "features:feat_block|multiplier:mult_1|altsquare:altsquare_component" File: F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd Line: 78
Info (12133): Instantiated megafunction "features:feat_block|multiplier:mult_1|altsquare:altsquare_component" with the following parameter: File: F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd Line: 78
    Info (12134): Parameter "data_width" = "8"
    Info (12134): Parameter "lpm_type" = "ALTSQUARE"
    Info (12134): Parameter "pipeline" = "1"
    Info (12134): Parameter "representation" = "UNSIGNED"
    Info (12134): Parameter "result_alignment" = "MSB"
    Info (12134): Parameter "result_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsquare_qrg.tdf
    Info (12023): Found entity 1: altsquare_qrg File: F:/Academic/Semester 7/EDL/ADC_test/db/altsquare_qrg.tdf Line: 27
Info (12128): Elaborating entity "altsquare_qrg" for hierarchy "features:feat_block|multiplier:mult_1|altsquare:altsquare_component|altsquare_qrg:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsquare.tdf Line: 52
Info (12128): Elaborating entity "adder" for hierarchy "features:feat_block|adder:add_1" File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 91
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "features:feat_block|adder:add_1|lpm_add_sub:LPM_ADD_SUB_component" File: F:/Academic/Semester 7/EDL/ADC_test/adder.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "features:feat_block|adder:add_1|lpm_add_sub:LPM_ADD_SUB_component" File: F:/Academic/Semester 7/EDL/ADC_test/adder.vhd Line: 84
Info (12133): Instantiated megafunction "features:feat_block|adder:add_1|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: F:/Academic/Semester 7/EDL/ADC_test/adder.vhd Line: 84
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ivj.tdf
    Info (12023): Found entity 1: add_sub_ivj File: F:/Academic/Semester 7/EDL/ADC_test/db/add_sub_ivj.tdf Line: 23
Info (12128): Elaborating entity "add_sub_ivj" for hierarchy "features:feat_block|adder:add_1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ivj:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "fifo_small" for hierarchy "features:feat_block|fifo_small:fifo_2" File: F:/Academic/Semester 7/EDL/ADC_test/features.vhd Line: 98
Info (12128): Elaborating entity "dcfifo" for hierarchy "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component" File: F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd Line: 97
Info (12130): Elaborated megafunction instantiation "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component" File: F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd Line: 97
Info (12133): Instantiated megafunction "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component" with the following parameter: File: F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_khl1.tdf
    Info (12023): Found entity 1: dcfifo_khl1 File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_khl1" for hierarchy "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_dg6.tdf
    Info (12023): Found entity 1: a_graycounter_dg6 File: F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_dg6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_dg6" for hierarchy "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p" File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9ub.tdf
    Info (12023): Found entity 1: a_graycounter_9ub File: F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_9ub.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_9ub" for hierarchy "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p" File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kfa1.tdf
    Info (12023): Found entity 1: altsyncram_kfa1 File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kfa1" for hierarchy "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram" File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_h9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp" File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_2v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12" File: F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_h9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_i9l File: F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_i9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_i9l" for hierarchy "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp" File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8 File: F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_3v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15" File: F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_i9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: F:/Academic/Semester 7/EDL/ADC_test/db/cmpr_1v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|cmpr_1v5:rdempty_eq_comp" File: F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf Line: 60
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[0]" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf Line: 41
        Warning (14320): Synthesized away node "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[1]" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf Line: 73
        Warning (14320): Synthesized away node "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[2]" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf Line: 105
        Warning (14320): Synthesized away node "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[3]" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf Line: 137
        Warning (14320): Synthesized away node "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[4]" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf Line: 169
        Warning (14320): Synthesized away node "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[5]" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf Line: 201
        Warning (14320): Synthesized away node "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[6]" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf Line: 233
        Warning (14320): Synthesized away node "features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|q_b[7]" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf Line: 265
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a0" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 51
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a1" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 83
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a2" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 115
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a3" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 147
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a4" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 179
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a5" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 211
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a6" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 243
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a7" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 275
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a8" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 307
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a9" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 339
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a10" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 371
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a11" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 403
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a12" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 435
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a13" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 467
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a14" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 499
        Warning (14320): Synthesized away node "fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a15" File: F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf Line: 531
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "clock_proc:clock_1|clock_proc_0002:clock_proc_inst|altera_pll:altera_pll_i|outclk_wire[0]" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_data[0]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 58
    Warning (13410): Pin "o_data[1]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 58
    Warning (13410): Pin "o_data[2]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 58
    Warning (13410): Pin "o_data[3]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 58
    Warning (13410): Pin "o_data[4]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 58
    Warning (13410): Pin "o_data[5]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 58
    Warning (13410): Pin "o_data[6]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 58
    Warning (13410): Pin "o_data[7]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 58
    Warning (13410): Pin "fifo_out[0]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 59
    Warning (13410): Pin "fifo_out[1]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 59
    Warning (13410): Pin "fifo_out[2]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 59
    Warning (13410): Pin "fifo_out[3]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 59
    Warning (13410): Pin "fifo_out[4]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 59
    Warning (13410): Pin "fifo_out[5]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 59
    Warning (13410): Pin "fifo_out[6]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 59
    Warning (13410): Pin "fifo_out[7]" is stuck at GND File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 59
Info (17049): 233 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "test_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity test_pll -sip test_pll.sip -library lib_test_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity test_pll -sip test_pll.sip -library lib_test_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity test_pll -sip test_pll.sip -library lib_test_pll was ignored
Warning (20013): Ignored 317 assignments for entity "test_pll_0002" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "interr" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 53
    Warning (15610): No output dependent on input pin "i_data[0]" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 56
    Warning (15610): No output dependent on input pin "i_data[1]" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 56
    Warning (15610): No output dependent on input pin "i_data[2]" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 56
    Warning (15610): No output dependent on input pin "i_data[3]" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 56
    Warning (15610): No output dependent on input pin "i_data[4]" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 56
    Warning (15610): No output dependent on input pin "i_data[5]" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 56
    Warning (15610): No output dependent on input pin "i_data[6]" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 56
    Warning (15610): No output dependent on input pin "i_data[7]" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 56
    Warning (15610): No output dependent on input pin "refclk" File: F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd Line: 57
Info (21057): Implemented 26 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 16 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Sun Oct 17 20:50:58 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23


