
---------- Begin Simulation Statistics ----------
simSeconds                                   0.145611                       # Number of seconds simulated (Second)
simTicks                                 145611339250                       # Number of ticks simulated (Tick)
finalTick                                145611339250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1878.88                       # Real time elapsed on the host (Second)
hostTickRate                                 77498936                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    7712668                       # Number of bytes of host memory used (Byte)
simInsts                                     95766264                       # Number of instructions simulated (Count)
simOps                                      173076634                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    50970                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      92117                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       582445358                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      198258778                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1233                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     198390344                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  3426                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            96077931                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           697279                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                473                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          582011392                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.340870                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.267252                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                525659882     90.32%     90.32% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 15010776      2.58%     92.90% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 10258299      1.76%     94.66% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  5301419      0.91%     95.57% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  7423627      1.28%     96.85% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  7145823      1.23%     98.07% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2967329      0.51%     98.58% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  2222780      0.38%     98.97% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  6021457      1.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            582011392                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 124242      1.06%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   128      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   139      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   53      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  27      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           868063      7.39%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%      8.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead               1001955      8.53%     16.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite              3000933     25.54%     42.52% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          5752396     48.96%     91.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite         1000189      8.51%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass     11025513      5.56%      5.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     76758417     38.69%     44.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          270      0.00%     44.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         3087      0.00%     44.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      5506136      2.78%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          484      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1659      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        22556      0.01%     47.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           68      0.00%     47.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         4831      0.00%     47.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         3691      0.00%     47.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     47.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     47.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1373      0.00%     47.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     47.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     47.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     47.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     10508999      5.30%     52.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     52.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           24      0.00%     52.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3013514      1.52%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           18      0.00%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      4004530      2.02%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      5689616      2.87%     58.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite     12563089      6.33%     65.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     38778419     19.55%     84.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     30504050     15.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     198390344                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.340616                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           11748127                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.059217                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               782093743                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              153157791                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       86994304                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                208449890                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites               141180457                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses       100110123                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   91023650                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                   108089308                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        198367949                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     44463321                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    22395                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          87527177                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       9169506                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    43063856                       # Number of stores executed (Count)
system.cpu0.numRate                          0.340578                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1862                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         433966                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   56274734                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    102182074                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                             10.350033                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                        10.350033                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.096618                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.096618                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 156205147                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 53599775                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   96163291                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  66599437                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   51757122                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  47817997                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                105886835                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      44229554                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     43073014                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       504326                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       503305                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups               10225459                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted         10166155                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9096                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             7067332                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                7063654                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999480                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  16699                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                21                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9840                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5564                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4276                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          875                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       80240550                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            760                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8824                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    571439571                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.178815                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.011149                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      544945093     95.36%     95.36% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        8488283      1.49%     96.85% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        2934489      0.51%     97.36% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        2854735      0.50%     97.86% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        4047221      0.71%     98.57% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         522196      0.09%     98.66% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          73664      0.01%     98.67% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         572360      0.10%     98.77% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        7001530      1.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    571439571                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            56274734                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             102182074                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   30200241                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     19152315                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        348                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   6628752                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  59062701                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   71089288                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 7700                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        11759      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     48930035     47.89%     47.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          256      0.00%     47.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2822      0.00%     47.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      5503208      5.39%     53.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     53.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     53.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     53.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     53.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     53.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     53.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         1114      0.00%     53.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        11847      0.01%     53.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     53.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         3136      0.00%     53.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3020      0.00%     53.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     53.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          541      0.00%     53.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     53.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     53.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     10504510     10.28%     63.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     63.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3006778      2.94%     66.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     66.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      4002286      3.92%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       635908      0.62%     71.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      1543812      1.51%     72.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     18516407     18.12%     90.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      9504114      9.30%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    102182074                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      7001530                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     36461825                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         36461825                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     41705651                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        41705651                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data     12289726                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total       12289726                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data     12545748                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total      12545748                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 488869900990                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 488869900990                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 488869900990                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 488869900990                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     48751551                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     48751551                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     54251399                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     54251399                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.252089                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.252089                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.231252                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.231252                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 39778.746979                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 39778.746979                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 38966.979170                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 38966.979170                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     30716970                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          373                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       692017                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     44.387595                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    93.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks      1251997                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total          1251997                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      9409150                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      9409150                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      9409150                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      9409150                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      2880576                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      2880576                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      3130580                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      3130580                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 281488036240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 281488036240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 304402068240                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 304402068240                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.059087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.059087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.057705                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.057705                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 97719.357601                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 97719.357601                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 97235.038951                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 97235.038951                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               3129453                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          133                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          133                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       828000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       828000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          174                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          174                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.235632                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.235632                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 20195.121951                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 20195.121951                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      2019501                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      2019501                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.235632                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.235632                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 49256.121951                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 49256.121951                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          174                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          174                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          174                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          174                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     27602891                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       27602891                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data     11100871                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total     11100871                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 375393132000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 375393132000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     38703762                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     38703762                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.286816                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.286816                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 33816.547548                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 33816.547548                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      9409123                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      9409123                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1691748                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1691748                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data 168608105500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 168608105500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.043710                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.043710                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 99665.024283                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 99665.024283                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data      5243826                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total      5243826                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data       256022                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total       256022                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data      5499848                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total      5499848                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.046551                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.046551                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data       250004                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total       250004                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data  22914032000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total  22914032000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 91654.661525                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 91654.661525                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      8858934                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       8858934                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data      1188855                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total      1188855                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data 113476768990                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total 113476768990                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     10047789                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     10047789                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.118320                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.118320                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 95450.470402                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 95450.470402                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           27                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           27                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data      1188828                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total      1188828                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data 112879930740                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total 112879930740                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.118317                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.118317                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 94950.599027                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 94950.599027                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.570711                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            44836581                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           3130544                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             14.322297                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             170250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1023.570711                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999581                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999581                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          124                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          898                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         111634038                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        111634038                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 6579114                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            546278946                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 21366747                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              6774923                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles               1011662                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             6310304                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1189                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             209626794                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5580                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          13991319                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     113195581                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                   10225459                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           7085917                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    566999884                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                2025656                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 943                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         6365                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 13837496                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 5651                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         582011392                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.421794                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.676005                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               542264992     93.17%     93.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 2479706      0.43%     93.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 1599222      0.27%     93.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1516112      0.26%     94.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 7175228      1.23%     95.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 1682036      0.29%     95.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 1619715      0.28%     95.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  962285      0.17%     96.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                22712096      3.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           582011392                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.017556                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.194345                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     13833486                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         13833486                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     13833486                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        13833486                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         4010                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           4010                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         4010                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          4010                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    264153249                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    264153249                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    264153249                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    264153249                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     13837496                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     13837496                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     13837496                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     13837496                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000290                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000290                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000290                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000290                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 65873.628180                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 65873.628180                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 65873.628180                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 65873.628180                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         2010                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           134                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2683                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2683                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          801                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          801                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          801                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          801                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3209                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3209                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3209                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3209                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    208700499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    208700499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    208700499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    208700499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000232                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000232                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000232                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000232                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 65035.992209                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 65035.992209                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 65035.992209                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 65035.992209                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2683                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     13833486                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       13833486                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         4010                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         4010                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    264153249                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    264153249                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     13837496                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     13837496                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000290                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000290                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 65873.628180                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 65873.628180                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          801                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          801                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3209                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3209                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    208700499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    208700499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000232                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000232                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 65035.992209                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 65035.992209                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          510.900983                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            13836694                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3208                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           4313.183915                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              85250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   510.900983                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.997853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.997853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          116                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           87                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          308                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          27678200                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         27678200                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                  1011662                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  45100523                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                46581090                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             198260011                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 888                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                44229554                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               43073014                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  561                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     2089                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                46660987                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           314                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2946                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7696                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10642                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               198111377                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              187104427                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                104199779                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                143153308                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.321239                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.727889                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                       9594                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               25077239                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  68                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                314                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores              32025088                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                241260                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          18652323                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            83.391009                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          153.967537                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               7873941     42.21%     42.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19             2499920     13.40%     55.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             1349029      7.23%     62.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39             1381364      7.41%     70.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              951760      5.10%     75.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              279474      1.50%     76.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69              246631      1.32%     78.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              117075      0.63%     78.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               50054      0.27%     79.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               46759      0.25%     79.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             41316      0.22%     79.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             81035      0.43%     79.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             93019      0.50%     80.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139            129908      0.70%     81.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149            106098      0.57%     81.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             17936      0.10%     81.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             29366      0.16%     82.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             10062      0.05%     82.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             22905      0.12%     82.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              3904      0.02%     82.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              1171      0.01%     82.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               702      0.00%     82.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               750      0.00%     82.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               711      0.00%     82.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              1570      0.01%     82.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             15834      0.08%     82.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             37766      0.20%     82.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            179132      0.96%     83.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             37914      0.20%     83.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            257285      1.38%     85.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         2787932     14.95%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1971                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            18652323                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               44214077                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               43063885                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    31261                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                    18783                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               13838488                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1278                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles               1011662                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 9718810                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              119403344                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          9326                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 23576180                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            428292070                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             198840216                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              2753866                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               3913659                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               1602231                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             421468043                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          242795192                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  604216514                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               156541947                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 96435761                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            141766356                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps               101028827                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    269                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                246                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 52093069                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       733827203                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      375417365                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                56274734                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 102182074                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2397                       # Number of system calls (Count)
system.cpu1.numCycles                       533335373                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      166406590                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     347                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     166509411                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   205                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            95512343                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            27227                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                190                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          533321887                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.312212                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.211886                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                484942140     90.93%     90.93% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 13838872      2.59%     93.52% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  8769081      1.64%     95.17% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  4456371      0.84%     96.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  5975575      1.12%     97.12% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  6090020      1.14%     98.27% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2602077      0.49%     98.75% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1383606      0.26%     99.01% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  5264145      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            533321887                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 113683      1.02%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.02% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd           232094      2.09%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead               1000069      9.01%     12.13% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite              2999942     27.03%     39.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead          5750769     51.82%     90.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite         1000029      9.01%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass     11000406      6.61%      6.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     62979342     37.82%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           26      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          308      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      2500083      1.50%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           12      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu           64      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           26      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           16      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           18      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      4500020      2.70%     48.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     48.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     48.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     48.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     48.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     48.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      4000001      2.40%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      5921915      3.56%     54.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite     12500592      7.51%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     32607098     19.58%     81.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite     30499452     18.32%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     166509411                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.312204                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                           11096586                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.066642                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               706128191                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              138919014                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       73401559                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                171309305                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               123000274                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        81999022                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   77403246                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    89202345                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        166508621                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     38528871                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      786                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          81528795                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       5790816                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    42999924                       # Number of stores executed (Count)
system.cpu1.numRate                          0.312202                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             57                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          13486                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1268608                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   39491530                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     70894560                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             13.505057                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        13.505057                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.074046                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.074046                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                 134840589                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 43400315                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   71999844                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  51499638                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   28953246                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  39721150                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 93111353                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      38422125                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     43001115                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       500678                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       500783                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                6792555                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          6791498                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              324                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             6370891                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                6370707                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999971                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    298                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            244                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                40                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             204                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           39                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts       79761118                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            157                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              273                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    522820116                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.135600                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.806371                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      500050414     95.64%     95.64% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        8822510      1.69%     97.33% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        2855776      0.55%     97.88% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        2526612      0.48%     98.36% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        4079797      0.78%     99.14% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         901829      0.17%     99.31% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          66931      0.01%     99.33% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         579233      0.11%     99.44% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        2937014      0.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    522820116                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            39491530                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              70894560                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   24421628                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     13420949                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   3290104                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  41000340                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   51474498                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  118                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          246      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     35472230     50.04%     50.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           26      0.00%     50.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          296      0.00%     50.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      2500031      3.53%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           10      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           20      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           14      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     53.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      4500000      6.35%     59.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      4000000      5.64%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       920837      1.30%     66.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      1500589      2.12%     68.97% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead     12500112     17.63%     86.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      9500090     13.40%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     70894560                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      2937014                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     32760408                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         32760408                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     37996491                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        37996491                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data     10161442                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total       10161442                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data     10425207                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total      10425207                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 318824685495                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 318824685495                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 318824685495                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 318824685495                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     42921850                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     42921850                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     48421698                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     48421698                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.236743                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.236743                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.215300                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.215300                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 31375.929272                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 31375.929272                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 30582.096403                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 30582.096403                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     19650639                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets           78                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       552266                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     35.581837                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets           26                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks      1249956                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total          1249956                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      7660909                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      7660909                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      7660909                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      7660909                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      2500533                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      2500533                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      2750537                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      2750537                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data 248058131245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 248058131245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data 271154287245                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 271154287245                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.058258                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.058258                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.056804                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.056804                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 99202.102610                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 99202.102610                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 98582.308562                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 98582.308562                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               2749369                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      2743250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      2743250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 65315.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 65315.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      5565000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      5565000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data       132500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total       132500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     23947360                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       23947360                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      8973840                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      8973840                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 205458579000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 205458579000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     32921200                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     32921200                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.272585                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.272585                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 22895.279947                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 22895.279947                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      7660909                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      7660909                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data      1312931                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total      1312931                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data 135285825750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total 135285825750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.039881                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.039881                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 103041.078130                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 103041.078130                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data      5236083                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total      5236083                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data       263765                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total       263765                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data      5499848                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total      5499848                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.047959                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.047959                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data       250004                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total       250004                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data  23096156000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total  23096156000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 92383.145870                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 92383.145870                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      8813048                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       8813048                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data      1187602                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total      1187602                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data 113366106495                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total 113366106495                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data     10000650                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     10000650                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118752                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118752                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 95457.995604                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 95457.995604                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data      1187602                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total      1187602                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data 112772305495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total 112772305495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118752                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118752                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 94957.995604                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 94957.995604                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1021.330282                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            40747129                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           2750539                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             14.814234                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          317162750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1021.330282                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.997393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.997393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          99594115                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         99594115                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 5882421                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            502041639                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 18664826                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              5732711                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles               1000290                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             5620602                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   55                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             177659964                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  298                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          12415657                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      96001444                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    6792555                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           6371045                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    519905889                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                2000682                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.cacheLines                 12411767                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  118                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         533321887                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.400158                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.627057                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               498042216     93.38%     93.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 2552644      0.48%     93.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 1513992      0.28%     94.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 1182060      0.22%     94.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 6972684      1.31%     95.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 1490253      0.28%     95.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 1427347      0.27%     96.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  745657      0.14%     96.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                19395034      3.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           533321887                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.012736                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.180002                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     12411588                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         12411588                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     12411588                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        12411588                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          179                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            179                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          179                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           179                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      7914500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      7914500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      7914500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      7914500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     12411767                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     12411767                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     12411767                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     12411767                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 44215.083799                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 44215.083799                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 44215.083799                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 44215.083799                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                6                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           40                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           40                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           40                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           40                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          139                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          139                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          139                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          139                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      5577000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      5577000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      5577000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      5577000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 40122.302158                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 40122.302158                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 40122.302158                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 40122.302158                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     6                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     12411588                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       12411588                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          179                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          179                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      7914500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      7914500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     12411767                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     12411767                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 44215.083799                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 44215.083799                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           40                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           40                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          139                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          139                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      5577000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      5577000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 40122.302158                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 40122.302158                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          123.676596                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            12411727                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               139                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                 89293                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          317158750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   123.676596                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.241556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.241556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          129                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          129                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.251953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          24823673                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         24823673                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                  1000290                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   9552249                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                47066021                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             166406937                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  25                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                38422125                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               43001115                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  118                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      236                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                47271758                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           133                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          232                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 365                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               166400567                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              155400581                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 80580295                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                100174902                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.291375                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.804396                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        262                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads               25001171                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  8                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores              32000436                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                106531                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          12920957                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            66.275439                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          143.387089                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               4507017     34.88%     34.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19             2919636     22.60%     57.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29             1119006      8.66%     66.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39             1802928     13.95%     80.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              532042      4.12%     84.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               44217      0.34%     84.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               20975      0.16%     84.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               14375      0.11%     84.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               39056      0.30%     85.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               51124      0.40%     85.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             51276      0.40%     85.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             93862      0.73%     86.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             87347      0.68%     87.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             61545      0.48%     87.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             58447      0.45%     88.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             24419      0.19%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              4732      0.04%     88.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              2761      0.02%     88.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              1628      0.01%     88.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              1414      0.01%     88.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              1625      0.01%     88.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              1382      0.01%     88.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               851      0.01%     88.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               869      0.01%     88.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              1076      0.01%     88.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259              1203      0.01%     88.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269              7498      0.06%     88.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             32352      0.25%     88.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             23785      0.18%     89.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             20600      0.16%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows         1391909     10.77%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1925                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            12920957                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               38421398                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               42999924                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                    24604                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                    18586                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               12411767                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       20                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  11960344000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  11960344000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  11960344000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 133650995250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  11960344000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles               1000290                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 8590589                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               80621434                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           956                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 20438767                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            422669851                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             166909102                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               937852                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                706028                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                   936                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             420672064                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          205506626                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  514446779                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               134994668                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 72251127                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            105484167                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps               100022387                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     19                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 45280729                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       657538676                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      311813211                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                39491530                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  70894560                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   824                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1003                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    83                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   120                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2030                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  824                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1003                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   83                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  120                       # number of overall hits (Count)
system.l2.overallHits::total                     2030                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2369                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data             3129325                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  52                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data             2750208                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 5881954                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2369                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data            3129325                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 52                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data            2750208                       # number of overall misses (Count)
system.l2.overallMisses::total                5881954                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      201876250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data   301902010500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        4751500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data   268906679750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       571015318000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     201876250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data  301902010500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       4751500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data  268906679750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      571015318000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              3193                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           3130328                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               135                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data           2750328                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               5883984                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             3193                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          3130328                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              135                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data          2750328                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              5883984                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.741935                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.999680                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.385185                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999956                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999655                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.741935                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.999680                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.385185                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999956                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999655                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 85215.808358                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 96475.121791                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst        91375                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 97776.851696                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    97079.187971                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 85215.808358                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 96475.121791                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst        91375                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 97776.851696                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   97079.187971                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2501490                       # number of writebacks (Count)
system.l2.writebacks::total                   2501490                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    21                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   21                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2359                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data         3129324                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              42                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data         2750208                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             5881933                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2359                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data        3129324                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             42                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data        2750208                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            5881933                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    189189000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data 286255291750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      3720500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data 255155639750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   541603841000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    189189000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data 286255291750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      3720500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data 255155639750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  541603841000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.738804                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.999679                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.311111                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999956                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999651                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.738804                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.999679                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.311111                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999956                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999651                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 80198.813056                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 91475.121064                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 88583.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 92776.851696                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 92079.226506                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 80198.813056                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 91475.121064                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 88583.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 92776.851696                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 92079.226506                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        5849543                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            824                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             83                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                907                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2369                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           52                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2421                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    201876250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      4751500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    206627750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         3193                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          135                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3328                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.741935                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.385185                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.727464                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 85215.808358                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst        91375                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85348.099959                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst           10                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           10                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             20                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2359                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           42                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2401                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    189189000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      3720500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    192909500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.738804                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.311111                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.721454                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 80198.813056                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 88583.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 80345.481050                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               126                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   137                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data         1188639                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data         1187573                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             2376212                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data 111957959250                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data 111852941250                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   223810900500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data       1188765                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data       1187584                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           2376349                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999894                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999991                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999942                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 94190.043613                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 94186.160556                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 94188.102955                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data      1188639                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data      1187573                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         2376212                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data 106014764250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data 105915076250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 211929840500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999894                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999991                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999942                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 89190.043613                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 89186.160556                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 89188.102955                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           877                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           109                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               986                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data      1940686                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data      1562635                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3503321                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data 189944051250                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data 157053738500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 346997789750                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data      1941563                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data      1562744                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3504307                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.999548                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999930                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999719                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 97874.695469                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 100505.708947                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 99048.243010                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data      1940685                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data      1562635                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3503320                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data 180240527500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data 149240563500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 329481091000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.999548                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999930                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999718                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 92874.695017                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 95505.708947                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 94048.243095                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               57                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data               13                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   70                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu0.data           57                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data           13                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               70                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         2488                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2488                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2488                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2488                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2501953                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2501953                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2501953                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2501953                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32588.640243                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11764845                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    5882311                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.000038                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       80000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.411917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       19.946380                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    17637.891582                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.332857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data    14929.057507                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000609                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.538266                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.455599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.994526                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  327                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2670                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                27372                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2399                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  100001247                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 100001247                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   5002980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      4716.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples   6258623.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples        84.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples   5500416.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000534054000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       297210                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       297210                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            18360192                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            4729091                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     5881932                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2501490                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  11763864                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  5002980                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     25                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       7.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5              11763864                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5              5002980                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1043619                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1222295                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1366429                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 1454774                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                 1298220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                 1296642                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                 1229041                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                 1108617                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  578058                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  507994                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                 321160                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                 247202                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                  45323                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                  44343                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     69                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  69480                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  85849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 185293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 268187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 307996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 319530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 321145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 309159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 302196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 301890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 300115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 298989                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 299168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 300687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 304504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 304945                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 300803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 307287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                 108266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   4352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   2122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    501                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       297210                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      37.263470                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     34.107868                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    102.150444                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       297150     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           46      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           13      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::53248-54271            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        297210                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       297210                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.833044                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.778018                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.420420                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           203685     68.53%     68.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17            13844      4.66%     73.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            41912     14.10%     87.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             8319      2.80%     90.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20            25704      8.65%     98.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             2544      0.86%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              106      0.04%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               87      0.03%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24              932      0.31%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               58      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               10      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        297210                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     800                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               376443648                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            160095360                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2585263276.46560669                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1099470417.78890848                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  145611259500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      17368.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       150912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data    200275936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         2688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data    176013312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    160094368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 1036402.801988513442                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 1375414421.923188209534                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 18460.100798777592                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 1208788497.562012434006                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1099463605.132661342621                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         4716                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data      6258648                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst           84                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data      5500416                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      5002980                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst    201834500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data 333375412500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      4279000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data 299411879500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3338563842500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     42797.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     53266.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     50940.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     54434.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    667315.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       150912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data    200276736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         2688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data    176013312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      376443648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       150912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         2688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       153600                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    160095360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    160095360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         2358                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data      3129324                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst           42                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data      2750208                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         5881932                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2501490                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2501490                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       1036403                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data    1375419916                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         18460                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data    1208788498                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2585263276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      1036403                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        18460                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1054863                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1099470418                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1099470418                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1099470418                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      1036403                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data   1375419916                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        18460                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data   1208788498                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3684733694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             11763839                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             5002949                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       735338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       735554                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       735234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       735042                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       735548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       735542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       735372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       735339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       735292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       735152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       735038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       735024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       735022                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       735108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       735034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       735200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       312754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       312990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       312924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       312624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       312686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       312802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       312728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       312721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       312640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       312538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       312552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       312548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       312538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       312600                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       312616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       312688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            397716625500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           23527678000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       632993405500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                33808.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           53808.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             5890070                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            4302675                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            50.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      6574043                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    81.614498                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    71.813315                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    65.003790                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-63        53968      0.82%      0.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127      5945750     90.44%     91.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        96427      1.47%     92.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255       146713      2.23%     94.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319       200086      3.04%     98.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383        48565      0.74%     98.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447        15546      0.24%     98.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511        20890      0.32%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575        46098      0.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      6574043                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             376442848                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          160094368                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2585.257782                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1099.463605                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   23.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               16.16                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.87                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               60.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy             0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19129486750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8243400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 118238452500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3505720                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501490                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3346135                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                47                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2376212                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2376212                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3505720                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     17611536                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     17611536                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17611536                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    536539008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    536539008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536539008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               47                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5881979                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5881979    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5881979                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy         22976356500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        29866347750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11729604                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5848681                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            3508019                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      5003443                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2689                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          6724922                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              117                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             117                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           2376411                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          2376411                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3348                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3504672                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         9084                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      9390459                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          280                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      8250289                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               17650112                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       376000                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    280468800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         9024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port    256018176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               536872000                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         5850037                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 160123968                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          11734091                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000368                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.020040                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                11729974     99.96%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3918      0.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     199      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            11734091                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 145611339250                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4193835750                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2408988                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2347927997                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            106740                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy        2062914748                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      11766059                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5882479                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         1103                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            2090                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1906                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          184                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
