/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.36
Hash     : c0b6b2d
Date     : Jul 25 2024
Type     : Engineering
Log Time   : Thu Jul 25 06:58:35 2024 GMT

INFO: Created design: GJC4_updated. Project type: rtl
INFO: Target device: 1VG28
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/23july/EDA-3088/./rtl/GJC4_updated.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: GJC4_updated
INFO: ANL: ##################################################
INFO: ANL: Design didn't change: GJC4_updated, skipping analysis.
INFO: ANL: Top Modules: GJC4_updated

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: GJC4_updated
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Design didn't change: GJC4_updated, skipping synthesis.
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/23july/EDA-3088/./sim/co_sim_tb/co_sim_GJC4_updated.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/23july/EDA-3088/./rtl/GJC4_updated.v
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: GJC4_updated
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_GJC4_updated -I../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/23july/EDA-3088/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/23july/EDA-3088/./sim/co_sim_tb -y ../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/23july/EDA-3088/./sim/co_sim_tb/co_sim_GJC4_updated.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/23july/EDA-3088/./rtl/GJC4_updated.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/23july/EDA-3088/GJC4_updated/run_1/synth_1_1/synthesis/GJC4_updated_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_FAB.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_FAB.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
 ... done, ELABORATING DESIGN
0.05 seconds.
 ... done, 0.02 seconds.
RUNNING FUNCTORS
 -F cprop ...
 ... Iteration detected 81 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 328 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 328 dangling signals and 4 events.
 ... done
CALCULATING ISLANDS
 ... done, 0.01CODE GENERATION
 seconds.
 ... invoking target_design
 ... done, 0.01 seconds.STATISTICS
lex_string: add_count=5214 hit_count=31591

Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg23cdb52a9" -f"/tmp/ivrlg3cdb52a9" -p"/tmp/ivrli3cdb52a9" |/nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh3cdb52a9" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_25_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.
Data Matched: Actual output: 0, Netlist Output 0, Time: 10000 
Data Matched: Actual output: 18699974212, Netlist Output 18699974212, Time: 20000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 30000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 40000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 50000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 60000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 70000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 80000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 90000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 100000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 110000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 120000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 130000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 140000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 150000 
Data Matched: Actual output: 191740791106, Netlist Output 191740791106, Time: 160000 
Data Matched: Actual output: 56992668985, Netlist Output 56992668985, Time: 170000 
Data Matched: Actual output: 234798292979, Netlist Output 234798292979, Time: 180000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 190000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 210000 
Data Mismatch: Actual output: 32021534565, Netlist Output 0, Time: 220000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 230000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 240000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 250000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 260000 
Data Matched: Actual output: 262710799420, Netlist Output 262710799420, Time: 270000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 280000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 290000 
Data Matched: Actual output: 273074602246, Netlist Output 273074602246, Time: 300000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 310000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 320000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 330000 
Data Matched: Actual output: 53662957600, Netlist Output 53662957600, Time: 340000 
Data Matched: Actual output: 68780784392, Netlist Output 68780784392, Time: 350000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 360000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 370000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 380000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 390000 
Data Matched: Actual output: 15027353076, Netlist Output 15027353076, Time: 400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 410000 
Data Matched: Actual output: 11422522174, Netlist Output 11422522174, Time: 420000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 430000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 440000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 450000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 460000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 470000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 480000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 490000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 500000 
Data Matched: Actual output: 60509981886, Netlist Output 60509981886, Time: 510000 
Data Matched: Actual output: 9868172650, Netlist Output 9868172650, Time: 520000 
Data Matched: Actual output: 257505384122, Netlist Output 257505384122, Time: 530000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 540000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 550000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 560000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 570000 
Data Matched: Actual output: 65794764034, Netlist Output 65794764034, Time: 580000 
Data Matched: Actual output: 137060823192, Netlist Output 137060823192, Time: 590000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 610000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 620000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 630000 
Data Mismatch: Actual output: 265450142569, Netlist Output 0, Time: 640000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 650000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 660000 
Data Mismatch: Actual output: 46933398400, Netlist Output 0, Time: 670000 
Data Matched: Actual output: 258742396864, Netlist Output 258742396864, Time: 680000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 690000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 700000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 710000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 720000 
Data Matched: Actual output: 28012285728, Netlist Output 28012285728, Time: 730000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 740000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 750000 
Data Matched: Actual output: 15760479924, Netlist Output 15760479924, Time: 760000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 770000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 780000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 790000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 800000 
Data Matched: Actual output: 14823963816, Netlist Output 14823963816, Time: 810000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 820000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 830000 
Data Matched: Actual output: 265086793211, Netlist Output 265086793211, Time: 840000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 850000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 860000 
Data Matched: Actual output: 8440322080, Netlist Output 8440322080, Time: 870000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 880000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 890000 
Data Matched: Actual output: 37326642750, Netlist Output 37326642750, Time: 900000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 910000 
Data Matched: Actual output: 18716811068, Netlist Output 18716811068, Time: 920000 
Data Matched: Actual output: 270770137767, Netlist Output 270770137767, Time: 930000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 940000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 950000 
Data Mismatch: Actual output: 126709157650, Netlist Output 0, Time: 960000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 970000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 980000 
Data Matched: Actual output: 11421744411, Netlist Output 11421744411, Time: 990000 
Data Matched: Actual output: 185419293300, Netlist Output 185419293300, Time: 1000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 1010000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 1010000 
4 comparison(s) mismatched
ERROR: SIM: Simulation Failed
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/23july/EDA-3088/./sim/co_sim_tb/co_sim_GJC4_updated.v:48: $finish called at 1220000 (1ps)
INFO: SGT: Gate simulation for design: GJC4_updated had ended
