// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/*
 * Copyright 2020-2021 TQ-Systems GmbH
 */

/dts-v1/;

#include "imx8mm-tqma8mxml.dtsi"
#include <dt-bindings/net/ti-dp83867.h>

/ {
	model = "TQ-Systems i.MX8MM TQMa8MxML on MBa8Mx";
	compatible = "tq,imx8mm-mba8mx", "tq,imx8mm-tqma8mxml", "fsl,imx8mm";

	aliases {
		mmc0 = &usdhc3;
		mmc1 = &usdhc2;
		/delete-property/ mmc2;
	};

	chosen {
		bootargs = "console=ttymxc2,115200 earlycon=ec_imx6q,0x30880000,115200";
		stdout-path = &uart3;
	};

	reg_usbotg1_vbus: regulator-usbotg1-vbus {
		compatible = "regulator-fixed";
		regulator-name = "USBOTG1_VBUS";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usbotg1_vbus>;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	phy-reset-gpios = <&expander2 7 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@e {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0xe>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			enet-phy-lane-no-swap;
			/* LED0: Link, LED2: activity */
			ti,led-function = <0x0100>;
			/* active low, LED0/2 driven by phy */
			ti,led-ctrl = <0x1010>;
		};
	};
};

&iomuxc {
	/*
	 * Pad Control Register
	 *
	 * | 0  | 0    | 0   | 0   | 0x   | 00x |
	 * | PE | HYS  | PUE | ODE | FSEL | DSE |
	 *
	 * PE: Pull Resistors Enable
	 * HYS: Hysteresis Enable
	 *
	 * PUE:
	 * 0 — Select pull-down resistors
	 * 1 — Select pull-up resistors
	 *
	 * ODE: Open Drain Enable
	 *
	 * FSEL:
	 * 0x - Select slow slew rate (SR=1)
	 * 1x — Select fast slew rate (SR=0)
	 *
	 * DSE:
	 * 00x — Drive strength x1
	 * 10x — Drive strength x2
	 * 01x — Drive strength x4
	 * 11x — Drive strength x6
	 *
	 * GPIO: 0x84 [HYS|slow|x2] (no pull up)
	 * UART: 0x16 [fast|x6] (no pull up)
	 * USDHC: 0x1d4 [PE|HYS|PUE|fast|x2]
	 * USDHC100: 0x1d4 [PE|HYS|PUE|fast|x2]
	 * USDHC200: 0x1d4 [PE|HYS|PUE|fast|x2]
	 * ENET_MDIO: 0x2 [slow|x4] (no pull up)
	 * ENET_TX: 0x16 [fast|x6] (no pull up)
	 * ENET_RX: 0x90 [HYS|fast|x1] (no pull up)
	 * ENET_GPIO: 0x10 [fast|x1] (no pull up)
	 */

	pinctrl_fec1: fec1grp {
		fsl,pins = <
			MX8MM_IOMUXC_ENET_MDC_ENET1_MDC		0x40000002
			MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO	0x40000002
			MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x14
			MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x14
			MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x14
			MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x14
			MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x90
			MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x90
			MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x90
			MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x90
			MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x14
			MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x90
			MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x90
			MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x14
			MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22	0x10
		>;
	};

	pinctrl_gpiobutton: gpiobuttongrp {
		fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO05_GPIO1_IO5	0x84
			MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7	0x84
			MX8MM_IOMUXC_SD1_CLK_GPIO2_IO0		0x84
		>;
	};

	pinctrl_gpioled: gpioledgrp {
		fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0	0x84
			MX8MM_IOMUXC_NAND_DQS_GPIO3_IO14	0x84
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL		0x40000004
			MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA		0x40000004
		>;
	};

	pinctrl_i2c2_gpio: i2c2gpiogrp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C2_SCL_GPIO5_IO16	0x40000004
			MX8MM_IOMUXC_I2C2_SDA_GPIO5_IO17	0x40000004
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL		0x40000004
			MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA		0x40000004
		>;
	};

	pinctrl_i2c3_gpio: i2c3gpiogrp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C3_SCL_GPIO5_IO18	0x40000004
			MX8MM_IOMUXC_I2C3_SDA_GPIO5_IO19	0x40000004
		>;
	};

	pinctrl_reg_usbotg1_vbus: regusbotg1vbusgrp {
		fsl,pins = <
			/* PWR */
			MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12	0x84
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX	0x16
			MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX	0x16
		>;
	};

	pinctrl_usbotg1: usbotg1grp {
		fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO13_USB1_OTG_OC	0x84
			MX8MM_IOMUXC_GPIO1_IO10_USB1_OTG_ID	0x84
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2grpgpio {
		fsl,pins = <
			MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12	0x84
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x1d4
			MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
			MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d4
			MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d4
			MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d4
			MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d4
			MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x84
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
		fsl,pins = <
			MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x1d4
			MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
			MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d4
			MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d4
			MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d4
			MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d4
			MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x84
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
		fsl,pins = <
			MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x1d4
			MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
			MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d4
			MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d4
			MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d4
			MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d4
			MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x84
		>;
	};
};

&i2c1 {
	expander0: gpio@23 {
		compatible = "nxp,pca9555";
		reg = <0x23>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	expander1: gpio@24 {
		compatible = "nxp,pca9555";
		reg = <0x24>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	expander2: gpio@27 {
		compatible = "nxp,pca9555";
		reg = <0x27>;
		gpio-controller;
		#gpio-cells = <2>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_gpio>;
	scl-gpios = <&gpio5 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio5 17 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";

	eeprom3: eeprom@57 {
		compatible = "nxp,se97b", "atmel,24c02";
		reg = <0x57>;
		pagesize = <16>;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_gpio>;
	scl-gpios = <&gpio5 18 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio5 19 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};

/* console */
&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1>;
	vbus-supply = <&reg_usbotg1_vbus>;
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
	power-active-high;
	over-current-active-low;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	power-active-high;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	disable-wp;
	no-mmc;
	no-sdio;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";
};
