0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/ALU_Control/ALU_Control.sim/sim_1/synth/timing/xsim/ALU_control_tb_time_synth.v,1556004672,verilog,C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/ALU_Control/ALU_Control.srcs/sim_1/new/ALU_control_tb.vhd,,,\ALU_Control\,,,,,,,,
C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/ALU_Control/ALU_Control.srcs/sim_1/new/ALU_control_tb.vhd,1555988637,vhdl,,,,alu_control_tb,,,,,,,,
