
UART_DRIVER_DEV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001390  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08001524  08001524  00002524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001568  08001568  0000303c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001568  08001568  0000303c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001568  08001568  0000303c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001568  08001568  00002568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800156c  0800156c  0000256c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000003c  20000000  08001570  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000303c  2**0
                  CONTENTS
 10 .bss          0000017c  2000003c  2000003c  0000303c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001b8  200001b8  0000303c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000478d  00000000  00000000  0000306c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000efd  00000000  00000000  000077f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 000012cf  00000000  00000000  000086f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000380  00000000  00000000  000099c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000334  00000000  00000000  00009d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001df58  00000000  00000000  0000a07c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000053de  00000000  00000000  00027fd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000b71ba  00000000  00000000  0002d3b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000e456c  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00000744  00000000  00000000  000e45b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006b  00000000  00000000  000e4cf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000003c 	.word	0x2000003c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800150c 	.word	0x0800150c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000040 	.word	0x20000040
 80001d0:	0800150c 	.word	0x0800150c

080001d4 <str_len>:
char DMArxBuff[RX_BUF_SIZE];
volatile uint16_t rxWr = 0 , txIdx =0;


int str_len(char *str)
{
 80001d4:	4602      	mov	r2, r0
	uint8_t i = 0 , len = 0;

	for(i = 0 ; str[i] != '\0' ;i++)
 80001d6:	7800      	ldrb	r0, [r0, #0]
 80001d8:	b128      	cbz	r0, 80001e6 <str_len+0x12>
	uint8_t i = 0 , len = 0;
 80001da:	2000      	movs	r0, #0
	{
		len++;
 80001dc:	3001      	adds	r0, #1
 80001de:	b2c0      	uxtb	r0, r0
	for(i = 0 ; str[i] != '\0' ;i++)
 80001e0:	5c13      	ldrb	r3, [r2, r0]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d1fa      	bne.n	80001dc <str_len+0x8>
	}
	return len;
}
 80001e6:	4770      	bx	lr

080001e8 <EVL_UART_Receive_DMA>:

void EVL_UART_Receive_DMA(USART_TypeDef *uart){
 80001e8:	2300      	movs	r3, #0

	IRQn_Type irq;

	switch ((uint32_t)uart)
 80001ea:	4a21      	ldr	r2, [pc, #132]	@ (8000270 <EVL_UART_Receive_DMA+0x88>)
 80001ec:	4290      	cmp	r0, r2
 80001ee:	d01c      	beq.n	800022a <EVL_UART_Receive_DMA+0x42>
 80001f0:	f502 4270 	add.w	r2, r2, #61440	@ 0xf000
 80001f4:	4290      	cmp	r0, r2
 80001f6:	d130      	bne.n	800025a <EVL_UART_Receive_DMA+0x72>
			uart->CR3 |= USART_CR3_DMAR; //dma enable transmit the data
			DMA1_Channel3->CCR |= DMA_CCR_EN;
			break;}
		case ((uint32_t)USART1):{
			irq = DMA1_Channel5_IRQn;
			DMA1_Channel5->CCR &= ~DMA_CCR_EN; //disable
 80001f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000274 <EVL_UART_Receive_DMA+0x8c>)
 80001fa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80001fc:	f022 0201 	bic.w	r2, r2, #1
 8000200:	659a      	str	r2, [r3, #88]	@ 0x58
			DMA1_Channel5->CPAR = (uint32_t)&uart->RDR; //base address
 8000202:	4a1d      	ldr	r2, [pc, #116]	@ (8000278 <EVL_UART_Receive_DMA+0x90>)
 8000204:	661a      	str	r2, [r3, #96]	@ 0x60
			DMA1_Channel5->CMAR = (uint32_t)u1Rx_dma_buff;
 8000206:	4a1d      	ldr	r2, [pc, #116]	@ (800027c <EVL_UART_Receive_DMA+0x94>)
 8000208:	665a      	str	r2, [r3, #100]	@ 0x64
			DMA1_Channel5->CNDTR = SIZE;
 800020a:	2232      	movs	r2, #50	@ 0x32
 800020c:	65da      	str	r2, [r3, #92]	@ 0x5c
			DMA1_Channel5->CCR =
 800020e:	f242 0282 	movw	r2, #8322	@ 0x2082
 8000212:	659a      	str	r2, [r3, #88]	@ 0x58
					DMA_CCR_MINC      |   // Memory increment
					DMA_CCR_TCIE      |   // Transfer complete interrupt
					DMA_CCR_PL_1      |   // High priority
					0;                    // Peripheral → Memory (DIR = 0)
			uart->CR3 |= USART_CR3_DMAR; //dma enable transmit the data
 8000214:	491a      	ldr	r1, [pc, #104]	@ (8000280 <EVL_UART_Receive_DMA+0x98>)
 8000216:	688a      	ldr	r2, [r1, #8]
 8000218:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800021c:	608a      	str	r2, [r1, #8]
			DMA1_Channel5->CCR |= DMA_CCR_EN;
 800021e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000220:	f042 0201 	orr.w	r2, r2, #1
 8000224:	659a      	str	r2, [r3, #88]	@ 0x58
			irq = DMA1_Channel5_IRQn;
 8000226:	230f      	movs	r3, #15
			break;}
 8000228:	e017      	b.n	800025a <EVL_UART_Receive_DMA+0x72>
			DMA1_Channel3->CCR &= ~DMA_CCR_EN; //disable
 800022a:	4b12      	ldr	r3, [pc, #72]	@ (8000274 <EVL_UART_Receive_DMA+0x8c>)
 800022c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800022e:	f022 0201 	bic.w	r2, r2, #1
 8000232:	631a      	str	r2, [r3, #48]	@ 0x30
			DMA1_Channel3->CPAR = (uint32_t)&uart->RDR; //base address
 8000234:	4a13      	ldr	r2, [pc, #76]	@ (8000284 <EVL_UART_Receive_DMA+0x9c>)
 8000236:	639a      	str	r2, [r3, #56]	@ 0x38
			DMA1_Channel3->CMAR = (uint32_t)u3Rx_dma_buff;
 8000238:	4a13      	ldr	r2, [pc, #76]	@ (8000288 <EVL_UART_Receive_DMA+0xa0>)
 800023a:	63da      	str	r2, [r3, #60]	@ 0x3c
			DMA1_Channel3->CNDTR = SIZE;
 800023c:	2232      	movs	r2, #50	@ 0x32
 800023e:	635a      	str	r2, [r3, #52]	@ 0x34
			DMA1_Channel3->CCR =
 8000240:	f242 0282 	movw	r2, #8322	@ 0x2082
 8000244:	631a      	str	r2, [r3, #48]	@ 0x30
			uart->CR3 |= USART_CR3_DMAR; //dma enable transmit the data
 8000246:	490a      	ldr	r1, [pc, #40]	@ (8000270 <EVL_UART_Receive_DMA+0x88>)
 8000248:	688a      	ldr	r2, [r1, #8]
 800024a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800024e:	608a      	str	r2, [r1, #8]
			DMA1_Channel3->CCR |= DMA_CCR_EN;
 8000250:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000252:	f042 0201 	orr.w	r2, r2, #1
 8000256:	631a      	str	r2, [r3, #48]	@ 0x30
			irq = DMA1_Channel3_IRQn;
 8000258:	230d      	movs	r3, #13
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800025a:	490c      	ldr	r1, [pc, #48]	@ (800028c <EVL_UART_Receive_DMA+0xa4>)
 800025c:	18ca      	adds	r2, r1, r3
 800025e:	2010      	movs	r0, #16
 8000260:	f882 0300 	strb.w	r0, [r2, #768]	@ 0x300
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000264:	b2db      	uxtb	r3, r3
 8000266:	2201      	movs	r2, #1
 8000268:	fa02 f303 	lsl.w	r3, r2, r3
 800026c:	600b      	str	r3, [r1, #0]
		default: break;
	}

	NVIC_SetPriority(irq,1);
	NVIC_EnableIRQ(irq);
}
 800026e:	4770      	bx	lr
 8000270:	40004800 	.word	0x40004800
 8000274:	40020000 	.word	0x40020000
 8000278:	40013824 	.word	0x40013824
 800027c:	20000180 	.word	0x20000180
 8000280:	40013800 	.word	0x40013800
 8000284:	40004824 	.word	0x40004824
 8000288:	2000014c 	.word	0x2000014c
 800028c:	e000e100 	.word	0xe000e100

08000290 <EVL_UART_Transmit_DMA>:

void EVL_UART_Transmit_DMA(USART_TypeDef *uart,char Data[]){
 8000290:	b510      	push	{r4, lr}
 8000292:	4602      	mov	r2, r0
 8000294:	4608      	mov	r0, r1

	//assign the tx into buffer
	IRQn_Type irq;

	switch((uint32_t)uart){
 8000296:	4922      	ldr	r1, [pc, #136]	@ (8000320 <EVL_UART_Transmit_DMA+0x90>)
 8000298:	428a      	cmp	r2, r1
 800029a:	d027      	beq.n	80002ec <EVL_UART_Transmit_DMA+0x5c>
 800029c:	2300      	movs	r3, #0
 800029e:	f501 4170 	add.w	r1, r1, #61440	@ 0xf000
 80002a2:	428a      	cmp	r2, r1
 80002a4:	d117      	bne.n	80002d6 <EVL_UART_Transmit_DMA+0x46>
		case (uint32_t)USART1:{
			irq = DMA1_Channel4_IRQn;
			DMA1_Channel4->CCR &= ~DMA_CCR_EN; //ccr disable
 80002a6:	4c1f      	ldr	r4, [pc, #124]	@ (8000324 <EVL_UART_Transmit_DMA+0x94>)
 80002a8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80002aa:	f023 0301 	bic.w	r3, r3, #1
 80002ae:	6463      	str	r3, [r4, #68]	@ 0x44
			DMA1_Channel4->CPAR = (uint32_t)&uart->TDR; //uart base address storing
 80002b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000328 <EVL_UART_Transmit_DMA+0x98>)
 80002b2:	64e3      	str	r3, [r4, #76]	@ 0x4c
			DMA1_Channel4->CMAR = (uint32_t)Data; //buffer store
 80002b4:	6520      	str	r0, [r4, #80]	@ 0x50
			DMA1_Channel4->CNDTR = str_len(Data); //number of bytes to send
 80002b6:	f7ff ff8d 	bl	80001d4 <str_len>
 80002ba:	64a0      	str	r0, [r4, #72]	@ 0x48
			DMA1_Channel4->CCR =
 80002bc:	f242 0392 	movw	r3, #8338	@ 0x2092
 80002c0:	6463      	str	r3, [r4, #68]	@ 0x44
					DMA_CCR_MINC      |   // Memory increment
				    DMA_CCR_DIR       |   // Memory → Peripheral
				    DMA_CCR_TCIE      |   // Transfer complete interrupt
				    DMA_CCR_PL_1;         // High priority
			uart->CR3 |= USART_CR3_DMAT; //dma enable transmit the data
 80002c2:	4a1a      	ldr	r2, [pc, #104]	@ (800032c <EVL_UART_Transmit_DMA+0x9c>)
 80002c4:	6893      	ldr	r3, [r2, #8]
 80002c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80002ca:	6093      	str	r3, [r2, #8]
			DMA1_Channel4->CCR |= DMA_CCR_EN; //atlast dma ccr enable
 80002cc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80002ce:	f043 0301 	orr.w	r3, r3, #1
 80002d2:	6463      	str	r3, [r4, #68]	@ 0x44
			irq = DMA1_Channel4_IRQn;
 80002d4:	230e      	movs	r3, #14
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d6:	4916      	ldr	r1, [pc, #88]	@ (8000330 <EVL_UART_Transmit_DMA+0xa0>)
 80002d8:	18ca      	adds	r2, r1, r3
 80002da:	2010      	movs	r0, #16
 80002dc:	f882 0300 	strb.w	r0, [r2, #768]	@ 0x300
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002e0:	b2db      	uxtb	r3, r3
 80002e2:	2201      	movs	r2, #1
 80002e4:	fa02 f303 	lsl.w	r3, r2, r3
 80002e8:	600b      	str	r3, [r1, #0]
	}

	NVIC_SetPriority(irq,1);
	NVIC_EnableIRQ(irq);

}
 80002ea:	bd10      	pop	{r4, pc}
			DMA1_Channel2->CCR &= ~DMA_CCR_EN; //ccr disable
 80002ec:	4c0d      	ldr	r4, [pc, #52]	@ (8000324 <EVL_UART_Transmit_DMA+0x94>)
 80002ee:	69e3      	ldr	r3, [r4, #28]
 80002f0:	f023 0301 	bic.w	r3, r3, #1
 80002f4:	61e3      	str	r3, [r4, #28]
			DMA1_Channel2->CPAR = (uint32_t)&uart->TDR; //uart base address storing
 80002f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000334 <EVL_UART_Transmit_DMA+0xa4>)
 80002f8:	6263      	str	r3, [r4, #36]	@ 0x24
			DMA1_Channel2->CMAR = (uint32_t)Data; //buffer store
 80002fa:	62a0      	str	r0, [r4, #40]	@ 0x28
			DMA1_Channel2->CNDTR = str_len(Data); //number of bytes to send
 80002fc:	f7ff ff6a 	bl	80001d4 <str_len>
 8000300:	6220      	str	r0, [r4, #32]
			DMA1_Channel2->CCR =
 8000302:	f242 0392 	movw	r3, #8338	@ 0x2092
 8000306:	61e3      	str	r3, [r4, #28]
		    uart->CR3 |= USART_CR3_DMAT; //dma enable transmit the data
 8000308:	4a05      	ldr	r2, [pc, #20]	@ (8000320 <EVL_UART_Transmit_DMA+0x90>)
 800030a:	6893      	ldr	r3, [r2, #8]
 800030c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000310:	6093      	str	r3, [r2, #8]
		    DMA1_Channel2->CCR |= DMA_CCR_EN; //atlast dma ccr enable
 8000312:	69e3      	ldr	r3, [r4, #28]
 8000314:	f043 0301 	orr.w	r3, r3, #1
 8000318:	61e3      	str	r3, [r4, #28]
			irq = DMA1_Channel2_IRQn;
 800031a:	230c      	movs	r3, #12
			break;}
 800031c:	e7db      	b.n	80002d6 <EVL_UART_Transmit_DMA+0x46>
 800031e:	bf00      	nop
 8000320:	40004800 	.word	0x40004800
 8000324:	40020000 	.word	0x40020000
 8000328:	40013828 	.word	0x40013828
 800032c:	40013800 	.word	0x40013800
 8000330:	e000e100 	.word	0xe000e100
 8000334:	40004828 	.word	0x40004828

08000338 <DMA1_Channel2_IRQHandler>:

void DMA1_Channel2_IRQHandler(void)
{
  if(DMA1->ISR & DMA_ISR_TCIF2)
 8000338:	4b05      	ldr	r3, [pc, #20]	@ (8000350 <DMA1_Channel2_IRQHandler+0x18>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	f013 0f20 	tst.w	r3, #32
 8000340:	d004      	beq.n	800034c <DMA1_Channel2_IRQHandler+0x14>
  {
	  DMA1->IFCR |= DMA_IFCR_CTCIF2;
 8000342:	4a03      	ldr	r2, [pc, #12]	@ (8000350 <DMA1_Channel2_IRQHandler+0x18>)
 8000344:	6853      	ldr	r3, [r2, #4]
 8000346:	f043 0320 	orr.w	r3, r3, #32
 800034a:	6053      	str	r3, [r2, #4]
  }
}
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	40020000 	.word	0x40020000

08000354 <DMA1_Channel3_IRQHandler>:

void DMA1_Channel3_IRQHandler(void)
{
    if (DMA1->ISR & DMA_ISR_TCIF3)
 8000354:	4b05      	ldr	r3, [pc, #20]	@ (800036c <DMA1_Channel3_IRQHandler+0x18>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800035c:	d004      	beq.n	8000368 <DMA1_Channel3_IRQHandler+0x14>
    {
        DMA1->IFCR |= DMA_IFCR_CTCIF3;   // Clear flag
 800035e:	4a03      	ldr	r2, [pc, #12]	@ (800036c <DMA1_Channel3_IRQHandler+0x18>)
 8000360:	6853      	ldr	r3, [r2, #4]
 8000362:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000366:	6053      	str	r3, [r2, #4]
    }
}
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	40020000 	.word	0x40020000

08000370 <DMA1_Channel4_IRQHandler>:

void DMA1_Channel4_IRQHandler(void)
{
  if(DMA1->ISR & DMA_ISR_TCIF4) //TC COMPLETE AND 4	 DENOTING THE CHANNEL
 8000370:	4b05      	ldr	r3, [pc, #20]	@ (8000388 <DMA1_Channel4_IRQHandler+0x18>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8000378:	d004      	beq.n	8000384 <DMA1_Channel4_IRQHandler+0x14>
  {
	  DMA1->IFCR |= DMA_IFCR_CTCIF4; //clear flag CTCIF4: Transfer complete flag clear for channel 4
 800037a:	4a03      	ldr	r2, [pc, #12]	@ (8000388 <DMA1_Channel4_IRQHandler+0x18>)
 800037c:	6853      	ldr	r3, [r2, #4]
 800037e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000382:	6053      	str	r3, [r2, #4]
  }
}
 8000384:	4770      	bx	lr
 8000386:	bf00      	nop
 8000388:	40020000 	.word	0x40020000

0800038c <DMA1_Channel5_IRQHandler>:

void DMA1_Channel5_IRQHandler(void)
{
    if (DMA1->ISR & DMA_ISR_TCIF5)
 800038c:	4b05      	ldr	r3, [pc, #20]	@ (80003a4 <DMA1_Channel5_IRQHandler+0x18>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000394:	d004      	beq.n	80003a0 <DMA1_Channel5_IRQHandler+0x14>
    {
        DMA1->IFCR |= DMA_IFCR_CTCIF5;   // Clear flag
 8000396:	4a03      	ldr	r2, [pc, #12]	@ (80003a4 <DMA1_Channel5_IRQHandler+0x18>)
 8000398:	6853      	ldr	r3, [r2, #4]
 800039a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800039e:	6053      	str	r3, [r2, #4]
    }
}
 80003a0:	4770      	bx	lr
 80003a2:	bf00      	nop
 80003a4:	40020000 	.word	0x40020000

080003a8 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
	/* TXE interrupt */
	if ((USART1->ISR & USART_ISR_TXE) && (USART1->CR1 & USART_CR1_TXEIE)) //TXE = 1,TXEIE = 1
 80003a8:	4b2d      	ldr	r3, [pc, #180]	@ (8000460 <USART1_IRQHandler+0xb8>)
 80003aa:	69db      	ldr	r3, [r3, #28]
 80003ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80003b0:	d017      	beq.n	80003e2 <USART1_IRQHandler+0x3a>
 80003b2:	4b2b      	ldr	r3, [pc, #172]	@ (8000460 <USART1_IRQHandler+0xb8>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80003ba:	d012      	beq.n	80003e2 <USART1_IRQHandler+0x3a>
	{
		if (u1tx_iter < u1_tx_len)
 80003bc:	4b29      	ldr	r3, [pc, #164]	@ (8000464 <USART1_IRQHandler+0xbc>)
 80003be:	881a      	ldrh	r2, [r3, #0]
 80003c0:	b292      	uxth	r2, r2
 80003c2:	4b29      	ldr	r3, [pc, #164]	@ (8000468 <USART1_IRQHandler+0xc0>)
 80003c4:	881b      	ldrh	r3, [r3, #0]
 80003c6:	b29b      	uxth	r3, r3
 80003c8:	429a      	cmp	r2, r3
 80003ca:	d23f      	bcs.n	800044c <USART1_IRQHandler+0xa4>
		{
			USART1->TDR = u1Tx_Buff[u1tx_iter++];   // Load next byte
 80003cc:	4b27      	ldr	r3, [pc, #156]	@ (800046c <USART1_IRQHandler+0xc4>)
 80003ce:	6818      	ldr	r0, [r3, #0]
 80003d0:	4924      	ldr	r1, [pc, #144]	@ (8000464 <USART1_IRQHandler+0xbc>)
 80003d2:	880b      	ldrh	r3, [r1, #0]
 80003d4:	b29b      	uxth	r3, r3
 80003d6:	1c5a      	adds	r2, r3, #1
 80003d8:	b292      	uxth	r2, r2
 80003da:	800a      	strh	r2, [r1, #0]
 80003dc:	5cc2      	ldrb	r2, [r0, r3]
 80003de:	4b20      	ldr	r3, [pc, #128]	@ (8000460 <USART1_IRQHandler+0xb8>)
 80003e0:	851a      	strh	r2, [r3, #40]	@ 0x28
		}

	}

	/* TC interrupt control */
	if ((USART1->ISR & USART_ISR_TC) && (USART1->CR1 & USART_CR1_TCIE)) //TC-1,
 80003e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000460 <USART1_IRQHandler+0xb8>)
 80003e4:	69db      	ldr	r3, [r3, #28]
 80003e6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80003ea:	d00d      	beq.n	8000408 <USART1_IRQHandler+0x60>
 80003ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000460 <USART1_IRQHandler+0xb8>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80003f4:	d008      	beq.n	8000408 <USART1_IRQHandler+0x60>
	{
		USART1->ICR |= USART_ICR_TCCF;       // Clear TC flag
 80003f6:	4b1a      	ldr	r3, [pc, #104]	@ (8000460 <USART1_IRQHandler+0xb8>)
 80003f8:	6a1a      	ldr	r2, [r3, #32]
 80003fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80003fe:	621a      	str	r2, [r3, #32]

		USART1->CR1 &= ~USART_CR1_TCIE;      // Disable TC interrupt
 8000400:	681a      	ldr	r2, [r3, #0]
 8000402:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000406:	601a      	str	r2, [r3, #0]
	        // Transmission fully completed
	}

	//* RXIE interrupt */
    if (USART1->ISR & USART_ISR_RXNE )
 8000408:	4b15      	ldr	r3, [pc, #84]	@ (8000460 <USART1_IRQHandler+0xb8>)
 800040a:	69db      	ldr	r3, [r3, #28]
 800040c:	f013 0f20 	tst.w	r3, #32
 8000410:	d01b      	beq.n	800044a <USART1_IRQHandler+0xa2>
    {
    	if(u1rx_iter < SIZE){
 8000412:	4b17      	ldr	r3, [pc, #92]	@ (8000470 <USART1_IRQHandler+0xc8>)
 8000414:	881b      	ldrh	r3, [r3, #0]
 8000416:	b29b      	uxth	r3, r3
 8000418:	2b31      	cmp	r3, #49	@ 0x31
 800041a:	d816      	bhi.n	800044a <USART1_IRQHandler+0xa2>
			u1Rx_Buff[u1rx_iter++] = USART1->RDR;
 800041c:	4b10      	ldr	r3, [pc, #64]	@ (8000460 <USART1_IRQHandler+0xb8>)
 800041e:	8c98      	ldrh	r0, [r3, #36]	@ 0x24
 8000420:	4a13      	ldr	r2, [pc, #76]	@ (8000470 <USART1_IRQHandler+0xc8>)
 8000422:	8813      	ldrh	r3, [r2, #0]
 8000424:	b29b      	uxth	r3, r3
 8000426:	1c59      	adds	r1, r3, #1
 8000428:	b289      	uxth	r1, r1
 800042a:	8011      	strh	r1, [r2, #0]
 800042c:	4911      	ldr	r1, [pc, #68]	@ (8000474 <USART1_IRQHandler+0xcc>)
 800042e:	54c8      	strb	r0, [r1, r3]

			if((u1rx_iter >= 2) && u1Rx_Buff[u1rx_iter - 2] == 0x0D && u1Rx_Buff[u1rx_iter - 1] == 0x0A)
 8000430:	8813      	ldrh	r3, [r2, #0]
 8000432:	b29b      	uxth	r3, r3
 8000434:	2b01      	cmp	r3, #1
 8000436:	d908      	bls.n	800044a <USART1_IRQHandler+0xa2>
 8000438:	8813      	ldrh	r3, [r2, #0]
 800043a:	fa11 f383 	uxtah	r3, r1, r3
 800043e:	f813 3c02 	ldrb.w	r3, [r3, #-2]
 8000442:	2b0d      	cmp	r3, #13
 8000444:	bf04      	itt	eq
 8000446:	4b0a      	ldreq	r3, [pc, #40]	@ (8000470 <USART1_IRQHandler+0xc8>)
 8000448:	881b      	ldrheq	r3, [r3, #0]
				//USART1->CR1 &= ~USART_CR1_RXNEIE;  // Stop the interrupt tx mode
			}
    	}
    }

}
 800044a:	4770      	bx	lr
			USART1->CR1 &= ~USART_CR1_TXEIE;  // Stop the interrupt tx mode
 800044c:	4b04      	ldr	r3, [pc, #16]	@ (8000460 <USART1_IRQHandler+0xb8>)
 800044e:	681a      	ldr	r2, [r3, #0]
 8000450:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000454:	601a      	str	r2, [r3, #0]
			USART1->CR1 |= USART_CR1_TCIE;   // Enable TC interrupt
 8000456:	681a      	ldr	r2, [r3, #0]
 8000458:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800045c:	601a      	str	r2, [r3, #0]
 800045e:	e7c0      	b.n	80003e2 <USART1_IRQHandler+0x3a>
 8000460:	40013800 	.word	0x40013800
 8000464:	20000110 	.word	0x20000110
 8000468:	2000010e 	.word	0x2000010e
 800046c:	20000114 	.word	0x20000114
 8000470:	20000112 	.word	0x20000112
 8000474:	20000118 	.word	0x20000118

08000478 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
    /* TXE interrupt */
    if ((USART3->ISR & USART_ISR_TXE) && (USART3->CR1 & USART_CR1_TXEIE))
 8000478:	4b32      	ldr	r3, [pc, #200]	@ (8000544 <USART3_IRQHandler+0xcc>)
 800047a:	69db      	ldr	r3, [r3, #28]
 800047c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8000480:	d017      	beq.n	80004b2 <USART3_IRQHandler+0x3a>
 8000482:	4b30      	ldr	r3, [pc, #192]	@ (8000544 <USART3_IRQHandler+0xcc>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800048a:	d012      	beq.n	80004b2 <USART3_IRQHandler+0x3a>
    {
        if (u3tx_iter < u3_tx_len)
 800048c:	4b2e      	ldr	r3, [pc, #184]	@ (8000548 <USART3_IRQHandler+0xd0>)
 800048e:	881a      	ldrh	r2, [r3, #0]
 8000490:	b292      	uxth	r2, r2
 8000492:	4b2e      	ldr	r3, [pc, #184]	@ (800054c <USART3_IRQHandler+0xd4>)
 8000494:	881b      	ldrh	r3, [r3, #0]
 8000496:	b29b      	uxth	r3, r3
 8000498:	429a      	cmp	r2, r3
 800049a:	d23d      	bcs.n	8000518 <USART3_IRQHandler+0xa0>
        {
            USART3->TDR = u3Tx_Buff[u3tx_iter++];   // Load next byte
 800049c:	4b2c      	ldr	r3, [pc, #176]	@ (8000550 <USART3_IRQHandler+0xd8>)
 800049e:	6818      	ldr	r0, [r3, #0]
 80004a0:	4929      	ldr	r1, [pc, #164]	@ (8000548 <USART3_IRQHandler+0xd0>)
 80004a2:	880b      	ldrh	r3, [r1, #0]
 80004a4:	b29b      	uxth	r3, r3
 80004a6:	1c5a      	adds	r2, r3, #1
 80004a8:	b292      	uxth	r2, r2
 80004aa:	800a      	strh	r2, [r1, #0]
 80004ac:	5cc2      	ldrb	r2, [r0, r3]
 80004ae:	4b25      	ldr	r3, [pc, #148]	@ (8000544 <USART3_IRQHandler+0xcc>)
 80004b0:	851a      	strh	r2, [r3, #40]	@ 0x28
            USART3->CR1 |= USART_CR1_TCIE;   // Enable TC interrupt
        }
    }

    /* TC interrupt */
    if ((USART3->ISR & USART_ISR_TC) && (USART3->CR1 & USART_CR1_TCIE))
 80004b2:	4b24      	ldr	r3, [pc, #144]	@ (8000544 <USART3_IRQHandler+0xcc>)
 80004b4:	69db      	ldr	r3, [r3, #28]
 80004b6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80004ba:	d00d      	beq.n	80004d8 <USART3_IRQHandler+0x60>
 80004bc:	4b21      	ldr	r3, [pc, #132]	@ (8000544 <USART3_IRQHandler+0xcc>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80004c4:	d008      	beq.n	80004d8 <USART3_IRQHandler+0x60>
    {
        USART3->ICR |= USART_ICR_TCCF;       // Clear TC flag
 80004c6:	4b1f      	ldr	r3, [pc, #124]	@ (8000544 <USART3_IRQHandler+0xcc>)
 80004c8:	6a1a      	ldr	r2, [r3, #32]
 80004ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80004ce:	621a      	str	r2, [r3, #32]
        USART3->CR1 &= ~USART_CR1_TCIE;      // Disable TC interrupt
 80004d0:	681a      	ldr	r2, [r3, #0]
 80004d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80004d6:	601a      	str	r2, [r3, #0]
        // Transmission fully completed
    }

    //* RXIE interrupt */
    //EVL_UART_Transmit(USART2, "outside\r\n");
    if (USART3->ISR & USART_ISR_RXNE)
 80004d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000544 <USART3_IRQHandler+0xcc>)
 80004da:	69db      	ldr	r3, [r3, #28]
 80004dc:	f013 0f20 	tst.w	r3, #32
 80004e0:	d019      	beq.n	8000516 <USART3_IRQHandler+0x9e>
    {
    	//EVL_UART_Transmit(USART2, "inside\r\n");
    	if(u3rx_iter < SIZE){
 80004e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000554 <USART3_IRQHandler+0xdc>)
 80004e4:	881b      	ldrh	r3, [r3, #0]
 80004e6:	b29b      	uxth	r3, r3
 80004e8:	2b31      	cmp	r3, #49	@ 0x31
 80004ea:	d814      	bhi.n	8000516 <USART3_IRQHandler+0x9e>
			u3Rx_Buff[u3rx_iter++] = USART3->RDR;
 80004ec:	4b15      	ldr	r3, [pc, #84]	@ (8000544 <USART3_IRQHandler+0xcc>)
 80004ee:	8c98      	ldrh	r0, [r3, #36]	@ 0x24
 80004f0:	4a18      	ldr	r2, [pc, #96]	@ (8000554 <USART3_IRQHandler+0xdc>)
 80004f2:	8813      	ldrh	r3, [r2, #0]
 80004f4:	b29b      	uxth	r3, r3
 80004f6:	1c59      	adds	r1, r3, #1
 80004f8:	b289      	uxth	r1, r1
 80004fa:	8011      	strh	r1, [r2, #0]
 80004fc:	4916      	ldr	r1, [pc, #88]	@ (8000558 <USART3_IRQHandler+0xe0>)
 80004fe:	54c8      	strb	r0, [r1, r3]

			if((u3rx_iter >= 2)&& u3Rx_Buff[u3rx_iter - 2] == 0x0D && u3Rx_Buff[u3rx_iter - 1] == 0x0A)
 8000500:	8813      	ldrh	r3, [r2, #0]
 8000502:	b29b      	uxth	r3, r3
 8000504:	2b01      	cmp	r3, #1
 8000506:	d906      	bls.n	8000516 <USART3_IRQHandler+0x9e>
 8000508:	8813      	ldrh	r3, [r2, #0]
 800050a:	fa11 f383 	uxtah	r3, r1, r3
 800050e:	f813 3c02 	ldrb.w	r3, [r3, #-2]
 8000512:	2b0d      	cmp	r3, #13
 8000514:	d00a      	beq.n	800052c <USART3_IRQHandler+0xb4>
				u3rx_iter = 0;
			}
    	}
    }

}
 8000516:	4770      	bx	lr
            USART3->CR1 &= ~USART_CR1_TXEIE;  // Disable TXE interrupt
 8000518:	4b0a      	ldr	r3, [pc, #40]	@ (8000544 <USART3_IRQHandler+0xcc>)
 800051a:	681a      	ldr	r2, [r3, #0]
 800051c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000520:	601a      	str	r2, [r3, #0]
            USART3->CR1 |= USART_CR1_TCIE;   // Enable TC interrupt
 8000522:	681a      	ldr	r2, [r3, #0]
 8000524:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000528:	601a      	str	r2, [r3, #0]
 800052a:	e7c2      	b.n	80004b2 <USART3_IRQHandler+0x3a>
			if((u3rx_iter >= 2)&& u3Rx_Buff[u3rx_iter - 2] == 0x0D && u3Rx_Buff[u3rx_iter - 1] == 0x0A)
 800052c:	4b09      	ldr	r3, [pc, #36]	@ (8000554 <USART3_IRQHandler+0xdc>)
 800052e:	881b      	ldrh	r3, [r3, #0]
 8000530:	fa11 f383 	uxtah	r3, r1, r3
 8000534:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8000538:	2b0a      	cmp	r3, #10
 800053a:	d1ec      	bne.n	8000516 <USART3_IRQHandler+0x9e>
				u3rx_iter = 0;
 800053c:	4b05      	ldr	r3, [pc, #20]	@ (8000554 <USART3_IRQHandler+0xdc>)
 800053e:	2200      	movs	r2, #0
 8000540:	801a      	strh	r2, [r3, #0]
}
 8000542:	e7e8      	b.n	8000516 <USART3_IRQHandler+0x9e>
 8000544:	40004800 	.word	0x40004800
 8000548:	200000d4 	.word	0x200000d4
 800054c:	200000d2 	.word	0x200000d2
 8000550:	200000d8 	.word	0x200000d8
 8000554:	200000d6 	.word	0x200000d6
 8000558:	200000dc 	.word	0x200000dc

0800055c <UART4_IRQHandler>:

void UART4_IRQHandler(void)
{
	/* TXE interrupt */
	if ((UART4->ISR & USART_ISR_TXE) && (UART4->CR1 & USART_CR1_TXEIE))
 800055c:	4b32      	ldr	r3, [pc, #200]	@ (8000628 <UART4_IRQHandler+0xcc>)
 800055e:	69db      	ldr	r3, [r3, #28]
 8000560:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8000564:	d017      	beq.n	8000596 <UART4_IRQHandler+0x3a>
 8000566:	4b30      	ldr	r3, [pc, #192]	@ (8000628 <UART4_IRQHandler+0xcc>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800056e:	d012      	beq.n	8000596 <UART4_IRQHandler+0x3a>
	    {
	        if (u4tx_iter < u4_tx_len)
 8000570:	4b2e      	ldr	r3, [pc, #184]	@ (800062c <UART4_IRQHandler+0xd0>)
 8000572:	881a      	ldrh	r2, [r3, #0]
 8000574:	b292      	uxth	r2, r2
 8000576:	4b2e      	ldr	r3, [pc, #184]	@ (8000630 <UART4_IRQHandler+0xd4>)
 8000578:	881b      	ldrh	r3, [r3, #0]
 800057a:	b29b      	uxth	r3, r3
 800057c:	429a      	cmp	r2, r3
 800057e:	d23d      	bcs.n	80005fc <UART4_IRQHandler+0xa0>
	        {
	        	UART4->TDR = u4Tx_Buff[u4tx_iter++];   // Load next byte
 8000580:	4b2c      	ldr	r3, [pc, #176]	@ (8000634 <UART4_IRQHandler+0xd8>)
 8000582:	6818      	ldr	r0, [r3, #0]
 8000584:	4929      	ldr	r1, [pc, #164]	@ (800062c <UART4_IRQHandler+0xd0>)
 8000586:	880b      	ldrh	r3, [r1, #0]
 8000588:	b29b      	uxth	r3, r3
 800058a:	1c5a      	adds	r2, r3, #1
 800058c:	b292      	uxth	r2, r2
 800058e:	800a      	strh	r2, [r1, #0]
 8000590:	5cc2      	ldrb	r2, [r0, r3]
 8000592:	4b25      	ldr	r3, [pc, #148]	@ (8000628 <UART4_IRQHandler+0xcc>)
 8000594:	851a      	strh	r2, [r3, #40]	@ 0x28
	        	UART4->CR1 |= USART_CR1_TCIE;   // Enable TC interrupt
	        }
	    }

	    /* TC interrupt */
	    if ((UART4->ISR & USART_ISR_TC) && (UART4->CR1 & USART_CR1_TCIE))
 8000596:	4b24      	ldr	r3, [pc, #144]	@ (8000628 <UART4_IRQHandler+0xcc>)
 8000598:	69db      	ldr	r3, [r3, #28]
 800059a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800059e:	d00d      	beq.n	80005bc <UART4_IRQHandler+0x60>
 80005a0:	4b21      	ldr	r3, [pc, #132]	@ (8000628 <UART4_IRQHandler+0xcc>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80005a8:	d008      	beq.n	80005bc <UART4_IRQHandler+0x60>
	    {
	    	UART4->ICR |= USART_ICR_TCCF;       // Clear TC flag
 80005aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000628 <UART4_IRQHandler+0xcc>)
 80005ac:	6a1a      	ldr	r2, [r3, #32]
 80005ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80005b2:	621a      	str	r2, [r3, #32]
	    	UART4->CR1 &= ~USART_CR1_TCIE;      // Disable TC interrupt
 80005b4:	681a      	ldr	r2, [r3, #0]
 80005b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80005ba:	601a      	str	r2, [r3, #0]
	        // Transmission fully completed
	    }

	    //* RXIE interrupt */
	    //EVL_UART_Transmit(USART2, "outside\r\n");
	    if (UART4->ISR & USART_ISR_RXNE)
 80005bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000628 <UART4_IRQHandler+0xcc>)
 80005be:	69db      	ldr	r3, [r3, #28]
 80005c0:	f013 0f20 	tst.w	r3, #32
 80005c4:	d019      	beq.n	80005fa <UART4_IRQHandler+0x9e>
	    {
	    	//EVL_UART_Transmit(USART2, "inside\r\n");
	    	if(u4rx_iter < SIZE){
 80005c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000638 <UART4_IRQHandler+0xdc>)
 80005c8:	881b      	ldrh	r3, [r3, #0]
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	2b31      	cmp	r3, #49	@ 0x31
 80005ce:	d814      	bhi.n	80005fa <UART4_IRQHandler+0x9e>
				u4Rx_Buff[u4rx_iter++] = UART4->RDR;
 80005d0:	4b15      	ldr	r3, [pc, #84]	@ (8000628 <UART4_IRQHandler+0xcc>)
 80005d2:	8c98      	ldrh	r0, [r3, #36]	@ 0x24
 80005d4:	4a18      	ldr	r2, [pc, #96]	@ (8000638 <UART4_IRQHandler+0xdc>)
 80005d6:	8813      	ldrh	r3, [r2, #0]
 80005d8:	b29b      	uxth	r3, r3
 80005da:	1c59      	adds	r1, r3, #1
 80005dc:	b289      	uxth	r1, r1
 80005de:	8011      	strh	r1, [r2, #0]
 80005e0:	4916      	ldr	r1, [pc, #88]	@ (800063c <UART4_IRQHandler+0xe0>)
 80005e2:	54c8      	strb	r0, [r1, r3]

				if((u4rx_iter >= 2)&& u4Rx_Buff[u4rx_iter - 2] == 0x0D && u4Rx_Buff[u4rx_iter - 1] == 0x0A)
 80005e4:	8813      	ldrh	r3, [r2, #0]
 80005e6:	b29b      	uxth	r3, r3
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	d906      	bls.n	80005fa <UART4_IRQHandler+0x9e>
 80005ec:	8813      	ldrh	r3, [r2, #0]
 80005ee:	fa11 f383 	uxtah	r3, r1, r3
 80005f2:	f813 3c02 	ldrb.w	r3, [r3, #-2]
 80005f6:	2b0d      	cmp	r3, #13
 80005f8:	d00a      	beq.n	8000610 <UART4_IRQHandler+0xb4>
					u4rx_iter = 0;
				}
	    	}
	    }

}
 80005fa:	4770      	bx	lr
	        	UART4->CR1 &= ~USART_CR1_TXEIE;  // Disable TXE interrupt
 80005fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000628 <UART4_IRQHandler+0xcc>)
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000604:	601a      	str	r2, [r3, #0]
	        	UART4->CR1 |= USART_CR1_TCIE;   // Enable TC interrupt
 8000606:	681a      	ldr	r2, [r3, #0]
 8000608:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800060c:	601a      	str	r2, [r3, #0]
 800060e:	e7c2      	b.n	8000596 <UART4_IRQHandler+0x3a>
				if((u4rx_iter >= 2)&& u4Rx_Buff[u4rx_iter - 2] == 0x0D && u4Rx_Buff[u4rx_iter - 1] == 0x0A)
 8000610:	4b09      	ldr	r3, [pc, #36]	@ (8000638 <UART4_IRQHandler+0xdc>)
 8000612:	881b      	ldrh	r3, [r3, #0]
 8000614:	fa11 f383 	uxtah	r3, r1, r3
 8000618:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800061c:	2b0a      	cmp	r3, #10
 800061e:	d1ec      	bne.n	80005fa <UART4_IRQHandler+0x9e>
					u4rx_iter = 0;
 8000620:	4b05      	ldr	r3, [pc, #20]	@ (8000638 <UART4_IRQHandler+0xdc>)
 8000622:	2200      	movs	r2, #0
 8000624:	801a      	strh	r2, [r3, #0]
}
 8000626:	e7e8      	b.n	80005fa <UART4_IRQHandler+0x9e>
 8000628:	40004c00 	.word	0x40004c00
 800062c:	20000098 	.word	0x20000098
 8000630:	20000096 	.word	0x20000096
 8000634:	2000009c 	.word	0x2000009c
 8000638:	2000009a 	.word	0x2000009a
 800063c:	200000a0 	.word	0x200000a0

08000640 <UART5_IRQHandler>:

void UART5_IRQHandler(void)
{
		/* TXE interrupt */
		if ((UART5->ISR & USART_ISR_TXE) && (UART5->CR1 & USART_CR1_TXEIE))
 8000640:	4b32      	ldr	r3, [pc, #200]	@ (800070c <UART5_IRQHandler+0xcc>)
 8000642:	69db      	ldr	r3, [r3, #28]
 8000644:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8000648:	d017      	beq.n	800067a <UART5_IRQHandler+0x3a>
 800064a:	4b30      	ldr	r3, [pc, #192]	@ (800070c <UART5_IRQHandler+0xcc>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8000652:	d012      	beq.n	800067a <UART5_IRQHandler+0x3a>
		{
		        if (u5tx_iter < u5_tx_len)
 8000654:	4b2e      	ldr	r3, [pc, #184]	@ (8000710 <UART5_IRQHandler+0xd0>)
 8000656:	881a      	ldrh	r2, [r3, #0]
 8000658:	b292      	uxth	r2, r2
 800065a:	4b2e      	ldr	r3, [pc, #184]	@ (8000714 <UART5_IRQHandler+0xd4>)
 800065c:	881b      	ldrh	r3, [r3, #0]
 800065e:	b29b      	uxth	r3, r3
 8000660:	429a      	cmp	r2, r3
 8000662:	d23d      	bcs.n	80006e0 <UART5_IRQHandler+0xa0>
		        {
		        	UART5->TDR = u5Tx_Buff[u5tx_iter++];   // Load next byte
 8000664:	4b2c      	ldr	r3, [pc, #176]	@ (8000718 <UART5_IRQHandler+0xd8>)
 8000666:	6818      	ldr	r0, [r3, #0]
 8000668:	4929      	ldr	r1, [pc, #164]	@ (8000710 <UART5_IRQHandler+0xd0>)
 800066a:	880b      	ldrh	r3, [r1, #0]
 800066c:	b29b      	uxth	r3, r3
 800066e:	1c5a      	adds	r2, r3, #1
 8000670:	b292      	uxth	r2, r2
 8000672:	800a      	strh	r2, [r1, #0]
 8000674:	5cc2      	ldrb	r2, [r0, r3]
 8000676:	4b25      	ldr	r3, [pc, #148]	@ (800070c <UART5_IRQHandler+0xcc>)
 8000678:	851a      	strh	r2, [r3, #40]	@ 0x28
		        	UART5->CR1 |= USART_CR1_TCIE;   // Enable TC interrupt
		        }
		    }

		    /* TC interrupt */
		    if ((UART5->ISR & USART_ISR_TC) && (UART5->CR1 & USART_CR1_TCIE))
 800067a:	4b24      	ldr	r3, [pc, #144]	@ (800070c <UART5_IRQHandler+0xcc>)
 800067c:	69db      	ldr	r3, [r3, #28]
 800067e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8000682:	d00d      	beq.n	80006a0 <UART5_IRQHandler+0x60>
 8000684:	4b21      	ldr	r3, [pc, #132]	@ (800070c <UART5_IRQHandler+0xcc>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800068c:	d008      	beq.n	80006a0 <UART5_IRQHandler+0x60>
		    {
		    	UART5->ICR |= USART_ICR_TCCF;       // Clear TC flag
 800068e:	4b1f      	ldr	r3, [pc, #124]	@ (800070c <UART5_IRQHandler+0xcc>)
 8000690:	6a1a      	ldr	r2, [r3, #32]
 8000692:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000696:	621a      	str	r2, [r3, #32]
		    	UART5->CR1 &= ~USART_CR1_TCIE;      // Disable TC interrupt
 8000698:	681a      	ldr	r2, [r3, #0]
 800069a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800069e:	601a      	str	r2, [r3, #0]
		        // Transmission fully completed
		    }

		    //* RXIE interrupt */
		    //EVL_UART_Transmit(USART2, "outside\r\n");
		    if (UART5->ISR & USART_ISR_RXNE)
 80006a0:	4b1a      	ldr	r3, [pc, #104]	@ (800070c <UART5_IRQHandler+0xcc>)
 80006a2:	69db      	ldr	r3, [r3, #28]
 80006a4:	f013 0f20 	tst.w	r3, #32
 80006a8:	d019      	beq.n	80006de <UART5_IRQHandler+0x9e>
		    {
		    	//EVL_UART_Transmit(USART2, "inside\r\n");
		    	if(u5rx_iter < SIZE){
 80006aa:	4b1c      	ldr	r3, [pc, #112]	@ (800071c <UART5_IRQHandler+0xdc>)
 80006ac:	881b      	ldrh	r3, [r3, #0]
 80006ae:	b29b      	uxth	r3, r3
 80006b0:	2b31      	cmp	r3, #49	@ 0x31
 80006b2:	d814      	bhi.n	80006de <UART5_IRQHandler+0x9e>
					u5Rx_Buff[u5rx_iter++] = UART5->RDR;
 80006b4:	4b15      	ldr	r3, [pc, #84]	@ (800070c <UART5_IRQHandler+0xcc>)
 80006b6:	8c98      	ldrh	r0, [r3, #36]	@ 0x24
 80006b8:	4a18      	ldr	r2, [pc, #96]	@ (800071c <UART5_IRQHandler+0xdc>)
 80006ba:	8813      	ldrh	r3, [r2, #0]
 80006bc:	b29b      	uxth	r3, r3
 80006be:	1c59      	adds	r1, r3, #1
 80006c0:	b289      	uxth	r1, r1
 80006c2:	8011      	strh	r1, [r2, #0]
 80006c4:	4916      	ldr	r1, [pc, #88]	@ (8000720 <UART5_IRQHandler+0xe0>)
 80006c6:	54c8      	strb	r0, [r1, r3]

					if((u5rx_iter >= 2)&& u5Rx_Buff[u5rx_iter - 2] == 0x0D && u5Rx_Buff[u5rx_iter - 1] == 0x0A)
 80006c8:	8813      	ldrh	r3, [r2, #0]
 80006ca:	b29b      	uxth	r3, r3
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d906      	bls.n	80006de <UART5_IRQHandler+0x9e>
 80006d0:	8813      	ldrh	r3, [r2, #0]
 80006d2:	fa11 f383 	uxtah	r3, r1, r3
 80006d6:	f813 3c02 	ldrb.w	r3, [r3, #-2]
 80006da:	2b0d      	cmp	r3, #13
 80006dc:	d00a      	beq.n	80006f4 <UART5_IRQHandler+0xb4>
					}
		    	}
		    }


}
 80006de:	4770      	bx	lr
		        	UART5->CR1 &= ~USART_CR1_TXEIE;  // Disable TXE interrupt
 80006e0:	4b0a      	ldr	r3, [pc, #40]	@ (800070c <UART5_IRQHandler+0xcc>)
 80006e2:	681a      	ldr	r2, [r3, #0]
 80006e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80006e8:	601a      	str	r2, [r3, #0]
		        	UART5->CR1 |= USART_CR1_TCIE;   // Enable TC interrupt
 80006ea:	681a      	ldr	r2, [r3, #0]
 80006ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80006f0:	601a      	str	r2, [r3, #0]
 80006f2:	e7c2      	b.n	800067a <UART5_IRQHandler+0x3a>
					if((u5rx_iter >= 2)&& u5Rx_Buff[u5rx_iter - 2] == 0x0D && u5Rx_Buff[u5rx_iter - 1] == 0x0A)
 80006f4:	4b09      	ldr	r3, [pc, #36]	@ (800071c <UART5_IRQHandler+0xdc>)
 80006f6:	881b      	ldrh	r3, [r3, #0]
 80006f8:	fa11 f383 	uxtah	r3, r1, r3
 80006fc:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8000700:	2b0a      	cmp	r3, #10
 8000702:	d1ec      	bne.n	80006de <UART5_IRQHandler+0x9e>
						u5rx_iter = 0;
 8000704:	4b05      	ldr	r3, [pc, #20]	@ (800071c <UART5_IRQHandler+0xdc>)
 8000706:	2200      	movs	r2, #0
 8000708:	801a      	strh	r2, [r3, #0]
}
 800070a:	e7e8      	b.n	80006de <UART5_IRQHandler+0x9e>
 800070c:	40005000 	.word	0x40005000
 8000710:	2000005a 	.word	0x2000005a
 8000714:	20000058 	.word	0x20000058
 8000718:	20000060 	.word	0x20000060
 800071c:	2000005c 	.word	0x2000005c
 8000720:	20000064 	.word	0x20000064

08000724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000724:	b500      	push	{lr}
 8000726:	b091      	sub	sp, #68	@ 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000728:	2224      	movs	r2, #36	@ 0x24
 800072a:	2100      	movs	r1, #0
 800072c:	a807      	add	r0, sp, #28
 800072e:	f000 fec1 	bl	80014b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000732:	2300      	movs	r3, #0
 8000734:	9301      	str	r3, [sp, #4]
 8000736:	9302      	str	r3, [sp, #8]
 8000738:	9303      	str	r3, [sp, #12]
 800073a:	9304      	str	r3, [sp, #16]
 800073c:	9305      	str	r3, [sp, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800073e:	2302      	movs	r3, #2
 8000740:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000742:	2201      	movs	r2, #1
 8000744:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000746:	2210      	movs	r2, #16
 8000748:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800074a:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800074c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000750:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000752:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000756:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000758:	a806      	add	r0, sp, #24
 800075a:	f000 facd 	bl	8000cf8 <HAL_RCC_OscConfig>
 800075e:	b978      	cbnz	r0, 8000780 <SystemClock_Config+0x5c>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000760:	230f      	movs	r3, #15
 8000762:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000764:	2302      	movs	r3, #2
 8000766:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000768:	2300      	movs	r3, #0
 800076a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800076c:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800076e:	9305      	str	r3, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000770:	2101      	movs	r1, #1
 8000772:	a801      	add	r0, sp, #4
 8000774:	f000 fdd4 	bl	8001320 <HAL_RCC_ClockConfig>
 8000778:	b920      	cbnz	r0, 8000784 <SystemClock_Config+0x60>
  {
    Error_Handler();
  }
}
 800077a:	b011      	add	sp, #68	@ 0x44
 800077c:	f85d fb04 	ldr.w	pc, [sp], #4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000780:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000782:	e7fe      	b.n	8000782 <SystemClock_Config+0x5e>
 8000784:	b672      	cpsid	i
 8000786:	e7fe      	b.n	8000786 <SystemClock_Config+0x62>

08000788 <EVL_UART_GPIO_Init>:
{
 8000788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800078a:	f8bd 5014 	ldrh.w	r5, [sp, #20]
	if(Mode == 0x02){
 800078e:	2a02      	cmp	r2, #2
 8000790:	d01a      	beq.n	80007c8 <EVL_UART_GPIO_Init+0x40>
	if(gpio == GPIOA){
 8000792:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8000796:	d033      	beq.n	8000800 <EVL_UART_GPIO_Init+0x78>
	}else if(gpio == GPIOB){
 8000798:	4a9e      	ldr	r2, [pc, #632]	@ (8000a14 <EVL_UART_GPIO_Init+0x28c>)
 800079a:	4290      	cmp	r0, r2
 800079c:	d07e      	beq.n	800089c <EVL_UART_GPIO_Init+0x114>
	}else if(gpio == GPIOC){
 800079e:	4a9e      	ldr	r2, [pc, #632]	@ (8000a18 <EVL_UART_GPIO_Init+0x290>)
 80007a0:	4290      	cmp	r0, r2
 80007a2:	f000 8081 	beq.w	80008a8 <EVL_UART_GPIO_Init+0x120>
	}else if(gpio == GPIOD){
 80007a6:	4a9d      	ldr	r2, [pc, #628]	@ (8000a1c <EVL_UART_GPIO_Init+0x294>)
 80007a8:	4290      	cmp	r0, r2
 80007aa:	f000 8083 	beq.w	80008b4 <EVL_UART_GPIO_Init+0x12c>
	}else if(gpio == GPIOE) {
 80007ae:	4a9c      	ldr	r2, [pc, #624]	@ (8000a20 <EVL_UART_GPIO_Init+0x298>)
 80007b0:	4290      	cmp	r0, r2
 80007b2:	f000 8085 	beq.w	80008c0 <EVL_UART_GPIO_Init+0x138>
	}else if(gpio == GPIOF){
 80007b6:	4a9b      	ldr	r2, [pc, #620]	@ (8000a24 <EVL_UART_GPIO_Init+0x29c>)
 80007b8:	4290      	cmp	r0, r2
 80007ba:	d126      	bne.n	800080a <EVL_UART_GPIO_Init+0x82>
		RCC->AHBENR |= RCC_AHBENR_GPIOFEN;
 80007bc:	4c9a      	ldr	r4, [pc, #616]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 80007be:	6962      	ldr	r2, [r4, #20]
 80007c0:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80007c4:	6162      	str	r2, [r4, #20]
 80007c6:	e020      	b.n	800080a <EVL_UART_GPIO_Init+0x82>
		switch((uint32_t)uart)
 80007c8:	4a98      	ldr	r2, [pc, #608]	@ (8000a2c <EVL_UART_GPIO_Init+0x2a4>)
 80007ca:	4291      	cmp	r1, r2
 80007cc:	d012      	beq.n	80007f4 <EVL_UART_GPIO_Init+0x6c>
 80007ce:	d808      	bhi.n	80007e2 <EVL_UART_GPIO_Init+0x5a>
 80007d0:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 80007d4:	4291      	cmp	r1, r2
 80007d6:	d007      	beq.n	80007e8 <EVL_UART_GPIO_Init+0x60>
 80007d8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80007dc:	4291      	cmp	r1, r2
 80007de:	d1d8      	bne.n	8000792 <EVL_UART_GPIO_Init+0xa>
 80007e0:	e002      	b.n	80007e8 <EVL_UART_GPIO_Init+0x60>
 80007e2:	4a93      	ldr	r2, [pc, #588]	@ (8000a30 <EVL_UART_GPIO_Init+0x2a8>)
 80007e4:	4291      	cmp	r1, r2
 80007e6:	d1d4      	bne.n	8000792 <EVL_UART_GPIO_Init+0xa>
			case (uint32_t)USART3:RCC->AHBENR |= RCC_AHBENR_DMA1EN;break;
 80007e8:	4c8f      	ldr	r4, [pc, #572]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 80007ea:	6962      	ldr	r2, [r4, #20]
 80007ec:	f042 0201 	orr.w	r2, r2, #1
 80007f0:	6162      	str	r2, [r4, #20]
 80007f2:	e7ce      	b.n	8000792 <EVL_UART_GPIO_Init+0xa>
			case (uint32_t)UART4:RCC->AHBENR |= RCC_AHBENR_DMA2EN; break;
 80007f4:	4c8c      	ldr	r4, [pc, #560]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 80007f6:	6962      	ldr	r2, [r4, #20]
 80007f8:	f042 0202 	orr.w	r2, r2, #2
 80007fc:	6162      	str	r2, [r4, #20]
 80007fe:	e7c8      	b.n	8000792 <EVL_UART_GPIO_Init+0xa>
		RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000800:	4c89      	ldr	r4, [pc, #548]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 8000802:	6962      	ldr	r2, [r4, #20]
 8000804:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000808:	6162      	str	r2, [r4, #20]
	if(uart == USART1){
 800080a:	4a89      	ldr	r2, [pc, #548]	@ (8000a30 <EVL_UART_GPIO_Init+0x2a8>)
 800080c:	4291      	cmp	r1, r2
 800080e:	d05d      	beq.n	80008cc <EVL_UART_GPIO_Init+0x144>
	}else if(uart == USART2){
 8000810:	4a88      	ldr	r2, [pc, #544]	@ (8000a34 <EVL_UART_GPIO_Init+0x2ac>)
 8000812:	4291      	cmp	r1, r2
 8000814:	f000 80af 	beq.w	8000976 <EVL_UART_GPIO_Init+0x1ee>
	}else if(uart == USART3){
 8000818:	4a87      	ldr	r2, [pc, #540]	@ (8000a38 <EVL_UART_GPIO_Init+0x2b0>)
 800081a:	4291      	cmp	r1, r2
 800081c:	f000 80b1 	beq.w	8000982 <EVL_UART_GPIO_Init+0x1fa>
	}else if(uart == UART4){
 8000820:	4a82      	ldr	r2, [pc, #520]	@ (8000a2c <EVL_UART_GPIO_Init+0x2a4>)
 8000822:	4291      	cmp	r1, r2
 8000824:	f000 80b3 	beq.w	800098e <EVL_UART_GPIO_Init+0x206>
	}else if(uart == UART5){
 8000828:	4a84      	ldr	r2, [pc, #528]	@ (8000a3c <EVL_UART_GPIO_Init+0x2b4>)
 800082a:	4291      	cmp	r1, r2
 800082c:	d153      	bne.n	80008d6 <EVL_UART_GPIO_Init+0x14e>
		RCC->AHBENR |= RCC_AHBENR_GPIODEN;
 800082e:	f502 32e0 	add.w	r2, r2, #114688	@ 0x1c000
 8000832:	6954      	ldr	r4, [r2, #20]
 8000834:	f444 1480 	orr.w	r4, r4, #1048576	@ 0x100000
 8000838:	6154      	str	r4, [r2, #20]
		RCC->APB1ENR |= RCC_APB1ENR_UART5EN;
 800083a:	69d4      	ldr	r4, [r2, #28]
 800083c:	f444 1480 	orr.w	r4, r4, #1048576	@ 0x100000
 8000840:	61d4      	str	r4, [r2, #28]
	if(((uart == UART5)) && (RCC->AHBENR & RCC_AHBENR_GPIOCEN) && (RCC->AHBENR & RCC_AHBENR_GPIODEN))
 8000842:	6952      	ldr	r2, [r2, #20]
 8000844:	f412 2f00 	tst.w	r2, #524288	@ 0x80000
 8000848:	d045      	beq.n	80008d6 <EVL_UART_GPIO_Init+0x14e>
 800084a:	4a77      	ldr	r2, [pc, #476]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 800084c:	6952      	ldr	r2, [r2, #20]
 800084e:	f412 1f80 	tst.w	r2, #1048576	@ 0x100000
 8000852:	d040      	beq.n	80008d6 <EVL_UART_GPIO_Init+0x14e>
		GPIOC->MODER &= ~(3U << (12 * 2));
 8000854:	4b70      	ldr	r3, [pc, #448]	@ (8000a18 <EVL_UART_GPIO_Init+0x290>)
 8000856:	681a      	ldr	r2, [r3, #0]
 8000858:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800085c:	601a      	str	r2, [r3, #0]
		GPIOC->MODER |=  (2U << (12 * 2));
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8000864:	601a      	str	r2, [r3, #0]
		GPIOC->AFR[1] &= ~(0xF << ((12 - 8) * 4));
 8000866:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000868:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 800086c:	625a      	str	r2, [r3, #36]	@ 0x24
		GPIOC->AFR[1] |=  (5U  << ((12 - 8) * 4));
 800086e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000870:	f442 22a0 	orr.w	r2, r2, #327680	@ 0x50000
 8000874:	625a      	str	r2, [r3, #36]	@ 0x24
		GPIOD->MODER &= ~(3U << (2 * 2));
 8000876:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8000880:	601a      	str	r2, [r3, #0]
		GPIOD->MODER |=  (2U << (2 * 2));
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	f042 0220 	orr.w	r2, r2, #32
 8000888:	601a      	str	r2, [r3, #0]
		GPIOD->AFR[0] &= ~(0xF << (2 * 4));
 800088a:	6a1a      	ldr	r2, [r3, #32]
 800088c:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 8000890:	621a      	str	r2, [r3, #32]
		GPIOD->AFR[0] |=  (5U  << (2 * 4));
 8000892:	6a1a      	ldr	r2, [r3, #32]
 8000894:	f442 62a0 	orr.w	r2, r2, #1280	@ 0x500
 8000898:	621a      	str	r2, [r3, #32]
 800089a:	e09e      	b.n	80009da <EVL_UART_GPIO_Init+0x252>
		RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 800089c:	4c62      	ldr	r4, [pc, #392]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 800089e:	6962      	ldr	r2, [r4, #20]
 80008a0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80008a4:	6162      	str	r2, [r4, #20]
 80008a6:	e7b0      	b.n	800080a <EVL_UART_GPIO_Init+0x82>
		RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 80008a8:	4c5f      	ldr	r4, [pc, #380]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 80008aa:	6962      	ldr	r2, [r4, #20]
 80008ac:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80008b0:	6162      	str	r2, [r4, #20]
 80008b2:	e7aa      	b.n	800080a <EVL_UART_GPIO_Init+0x82>
		RCC->AHBENR |= RCC_AHBENR_GPIODEN;
 80008b4:	4c5c      	ldr	r4, [pc, #368]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 80008b6:	6962      	ldr	r2, [r4, #20]
 80008b8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80008bc:	6162      	str	r2, [r4, #20]
 80008be:	e7a4      	b.n	800080a <EVL_UART_GPIO_Init+0x82>
		RCC->AHBENR |= RCC_AHBENR_GPIOEEN;
 80008c0:	4c59      	ldr	r4, [pc, #356]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 80008c2:	6962      	ldr	r2, [r4, #20]
 80008c4:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 80008c8:	6162      	str	r2, [r4, #20]
 80008ca:	e79e      	b.n	800080a <EVL_UART_GPIO_Init+0x82>
		RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 80008cc:	4c56      	ldr	r4, [pc, #344]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 80008ce:	69a2      	ldr	r2, [r4, #24]
 80008d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80008d4:	61a2      	str	r2, [r4, #24]
		gpio->MODER &= ~(3U << (tx_pin * 2));
 80008d6:	6806      	ldr	r6, [r0, #0]
 80008d8:	005c      	lsls	r4, r3, #1
 80008da:	f04f 0c03 	mov.w	ip, #3
 80008de:	fa0c f204 	lsl.w	r2, ip, r4
 80008e2:	ea26 0602 	bic.w	r6, r6, r2
 80008e6:	6006      	str	r6, [r0, #0]
		gpio->MODER |= (2U << (tx_pin * 2));
 80008e8:	6806      	ldr	r6, [r0, #0]
 80008ea:	f04f 0e02 	mov.w	lr, #2
 80008ee:	fa0e f404 	lsl.w	r4, lr, r4
 80008f2:	4334      	orrs	r4, r6
 80008f4:	6004      	str	r4, [r0, #0]
		gpio->MODER &= ~(3U << (rx_pin * 2));
 80008f6:	6804      	ldr	r4, [r0, #0]
 80008f8:	006e      	lsls	r6, r5, #1
 80008fa:	fa0c fc06 	lsl.w	ip, ip, r6
 80008fe:	ea6f 070c 	mvn.w	r7, ip
 8000902:	ea24 040c 	bic.w	r4, r4, ip
 8000906:	6004      	str	r4, [r0, #0]
		gpio->MODER |= (2U << (rx_pin * 2));
 8000908:	6804      	ldr	r4, [r0, #0]
 800090a:	fa0e fe06 	lsl.w	lr, lr, r6
 800090e:	ea4e 0404 	orr.w	r4, lr, r4
 8000912:	6004      	str	r4, [r0, #0]
		gpio->OSPEEDR &= ~((3U << (tx_pin * 2)) | (3U << (rx_pin * 2)));
 8000914:	6884      	ldr	r4, [r0, #8]
 8000916:	ea42 020c 	orr.w	r2, r2, ip
 800091a:	ea24 0402 	bic.w	r4, r4, r2
 800091e:	6084      	str	r4, [r0, #8]
		gpio->OSPEEDR |=  ((3U << (tx_pin * 2)) | (3U << (rx_pin * 2)));
 8000920:	6884      	ldr	r4, [r0, #8]
 8000922:	4322      	orrs	r2, r4
 8000924:	6082      	str	r2, [r0, #8]
		if ((uart == USART1 ) || (uart == USART2)) //AF7
 8000926:	4a42      	ldr	r2, [pc, #264]	@ (8000a30 <EVL_UART_GPIO_Init+0x2a8>)
 8000928:	4291      	cmp	r1, r2
 800092a:	d036      	beq.n	800099a <EVL_UART_GPIO_Init+0x212>
 800092c:	f5a2 4274 	sub.w	r2, r2, #62464	@ 0xf400
 8000930:	4291      	cmp	r1, r2
 8000932:	d032      	beq.n	800099a <EVL_UART_GPIO_Init+0x212>
		}else if(uart == USART3){
 8000934:	4a40      	ldr	r2, [pc, #256]	@ (8000a38 <EVL_UART_GPIO_Init+0x2b0>)
 8000936:	4291      	cmp	r1, r2
 8000938:	d050      	beq.n	80009dc <EVL_UART_GPIO_Init+0x254>
		else if(uart == UART4) //AF5 pc10 , 11
 800093a:	4a3c      	ldr	r2, [pc, #240]	@ (8000a2c <EVL_UART_GPIO_Init+0x2a4>)
 800093c:	4291      	cmp	r1, r2
 800093e:	d144      	bne.n	80009ca <EVL_UART_GPIO_Init+0x242>
			gpio->AFR[1] &= ~(0xF << ((tx_pin - 8) * 4));
 8000940:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8000942:	3b08      	subs	r3, #8
 8000944:	009b      	lsls	r3, r3, #2
 8000946:	210f      	movs	r1, #15
 8000948:	fa01 f403 	lsl.w	r4, r1, r3
 800094c:	ea22 0204 	bic.w	r2, r2, r4
 8000950:	6242      	str	r2, [r0, #36]	@ 0x24
			gpio->AFR[1] |= (5U << ((tx_pin - 8) * 4));
 8000952:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 8000954:	2205      	movs	r2, #5
 8000956:	fa02 f303 	lsl.w	r3, r2, r3
 800095a:	4323      	orrs	r3, r4
 800095c:	6243      	str	r3, [r0, #36]	@ 0x24
			gpio->AFR[1] &= ~(0xF << ((rx_pin - 8) * 4));
 800095e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000960:	3d08      	subs	r5, #8
 8000962:	00ad      	lsls	r5, r5, #2
 8000964:	40a9      	lsls	r1, r5
 8000966:	ea23 0301 	bic.w	r3, r3, r1
 800096a:	6243      	str	r3, [r0, #36]	@ 0x24
			gpio->AFR[1] |= (5U << ((rx_pin - 8) * 4));
 800096c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800096e:	40aa      	lsls	r2, r5
 8000970:	431a      	orrs	r2, r3
 8000972:	6242      	str	r2, [r0, #36]	@ 0x24
 8000974:	e029      	b.n	80009ca <EVL_UART_GPIO_Init+0x242>
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8000976:	4c2c      	ldr	r4, [pc, #176]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 8000978:	69e2      	ldr	r2, [r4, #28]
 800097a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800097e:	61e2      	str	r2, [r4, #28]
 8000980:	e7a9      	b.n	80008d6 <EVL_UART_GPIO_Init+0x14e>
		RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 8000982:	4c29      	ldr	r4, [pc, #164]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 8000984:	69e2      	ldr	r2, [r4, #28]
 8000986:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800098a:	61e2      	str	r2, [r4, #28]
 800098c:	e7a3      	b.n	80008d6 <EVL_UART_GPIO_Init+0x14e>
		RCC->APB1ENR |= RCC_APB1ENR_UART4EN;
 800098e:	4c26      	ldr	r4, [pc, #152]	@ (8000a28 <EVL_UART_GPIO_Init+0x2a0>)
 8000990:	69e2      	ldr	r2, [r4, #28]
 8000992:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8000996:	61e2      	str	r2, [r4, #28]
 8000998:	e79d      	b.n	80008d6 <EVL_UART_GPIO_Init+0x14e>
			gpio->AFR[0] &= ~(0xF << (tx_pin * 4)); //clear
 800099a:	6a02      	ldr	r2, [r0, #32]
 800099c:	009b      	lsls	r3, r3, #2
 800099e:	210f      	movs	r1, #15
 80009a0:	fa01 f403 	lsl.w	r4, r1, r3
 80009a4:	ea22 0204 	bic.w	r2, r2, r4
 80009a8:	6202      	str	r2, [r0, #32]
			gpio->AFR[0] |= (7U << (tx_pin * 4)); //set
 80009aa:	6a04      	ldr	r4, [r0, #32]
 80009ac:	2207      	movs	r2, #7
 80009ae:	fa02 f303 	lsl.w	r3, r2, r3
 80009b2:	4323      	orrs	r3, r4
 80009b4:	6203      	str	r3, [r0, #32]
			gpio->AFR[0] &= ~(0xF << (rx_pin * 4)); //clear
 80009b6:	6a03      	ldr	r3, [r0, #32]
 80009b8:	00ad      	lsls	r5, r5, #2
 80009ba:	40a9      	lsls	r1, r5
 80009bc:	ea23 0301 	bic.w	r3, r3, r1
 80009c0:	6203      	str	r3, [r0, #32]
			gpio->AFR[0] |= (7U << (rx_pin * 4)); //set
 80009c2:	6a03      	ldr	r3, [r0, #32]
 80009c4:	40aa      	lsls	r2, r5
 80009c6:	431a      	orrs	r2, r3
 80009c8:	6202      	str	r2, [r0, #32]
		gpio->PUPDR &= ~(3U << (rx_pin * 2));
 80009ca:	68c3      	ldr	r3, [r0, #12]
 80009cc:	403b      	ands	r3, r7
 80009ce:	60c3      	str	r3, [r0, #12]
		gpio->PUPDR |= (1U << (rx_pin * 2));
 80009d0:	68c2      	ldr	r2, [r0, #12]
 80009d2:	2301      	movs	r3, #1
 80009d4:	40b3      	lsls	r3, r6
 80009d6:	4313      	orrs	r3, r2
 80009d8:	60c3      	str	r3, [r0, #12]
}
 80009da:	bdf0      	pop	{r4, r5, r6, r7, pc}
			gpio->AFR[1] &= ~(0xF << ((tx_pin - 8)* 4));
 80009dc:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 80009de:	3b08      	subs	r3, #8
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	210f      	movs	r1, #15
 80009e4:	fa01 f403 	lsl.w	r4, r1, r3
 80009e8:	ea22 0204 	bic.w	r2, r2, r4
 80009ec:	6242      	str	r2, [r0, #36]	@ 0x24
			gpio->AFR[1] |= (7U << ((tx_pin - 8) * 4));
 80009ee:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 80009f0:	2207      	movs	r2, #7
 80009f2:	fa02 f303 	lsl.w	r3, r2, r3
 80009f6:	4323      	orrs	r3, r4
 80009f8:	6243      	str	r3, [r0, #36]	@ 0x24
			gpio->AFR[1] &= ~(0xF << ((rx_pin - 8)* 4));
 80009fa:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80009fc:	3d08      	subs	r5, #8
 80009fe:	00ad      	lsls	r5, r5, #2
 8000a00:	40a9      	lsls	r1, r5
 8000a02:	ea23 0301 	bic.w	r3, r3, r1
 8000a06:	6243      	str	r3, [r0, #36]	@ 0x24
			gpio->AFR[1] |= (7U << ((rx_pin - 8) * 4));
 8000a08:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8000a0a:	40aa      	lsls	r2, r5
 8000a0c:	431a      	orrs	r2, r3
 8000a0e:	6242      	str	r2, [r0, #36]	@ 0x24
 8000a10:	e7db      	b.n	80009ca <EVL_UART_GPIO_Init+0x242>
 8000a12:	bf00      	nop
 8000a14:	48000400 	.word	0x48000400
 8000a18:	48000800 	.word	0x48000800
 8000a1c:	48000c00 	.word	0x48000c00
 8000a20:	48001000 	.word	0x48001000
 8000a24:	48001400 	.word	0x48001400
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	40004c00 	.word	0x40004c00
 8000a30:	40013800 	.word	0x40013800
 8000a34:	40004400 	.word	0x40004400
 8000a38:	40004800 	.word	0x40004800
 8000a3c:	40005000 	.word	0x40005000

08000a40 <EVL_UART_Init>:
	uint16_t val = (SystemCoreClock + (BaudRate/2))/BaudRate;
 8000a40:	4b0b      	ldr	r3, [pc, #44]	@ (8000a70 <EVL_UART_Init+0x30>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8000a48:	fbb3 f2f2 	udiv	r2, r3, r2
	uart->CR1 = 0x00; //clear all . by default 8bits data
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	6003      	str	r3, [r0, #0]
	uart->BRR = 0x0000;
 8000a50:	60c3      	str	r3, [r0, #12]
	uart->BRR = val;
 8000a52:	b292      	uxth	r2, r2
 8000a54:	60c2      	str	r2, [r0, #12]
	uart->CR1 |= USART_CR1_RE;
 8000a56:	6803      	ldr	r3, [r0, #0]
 8000a58:	f043 0304 	orr.w	r3, r3, #4
 8000a5c:	6003      	str	r3, [r0, #0]
	uart->CR1 |= USART_CR1_TE;
 8000a5e:	6803      	ldr	r3, [r0, #0]
 8000a60:	f043 0308 	orr.w	r3, r3, #8
 8000a64:	6003      	str	r3, [r0, #0]
	uart->CR1 |= USART_CR1_UE;//uart enable
 8000a66:	6803      	ldr	r3, [r0, #0]
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	6003      	str	r3, [r0, #0]
}
 8000a6e:	4770      	bx	lr
 8000a70:	20000030 	.word	0x20000030

08000a74 <EVL_UART_Transmit>:
void EVL_UART_Transmit(USART_TypeDef *uart,char *Data){
 8000a74:	468c      	mov	ip, r1
	while(Data[i] != '\0')
 8000a76:	7809      	ldrb	r1, [r1, #0]
 8000a78:	b159      	cbz	r1, 8000a92 <EVL_UART_Transmit+0x1e>
	uint8_t i = 0;
 8000a7a:	2200      	movs	r2, #0
		while(!(uart->ISR & USART_ISR_TXE)); //wait for tc set indicates tc completed.. 1 , 0
 8000a7c:	69c3      	ldr	r3, [r0, #28]
 8000a7e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8000a82:	d0fb      	beq.n	8000a7c <EVL_UART_Transmit+0x8>
		uart->TDR = Data[i]; //LOAD THE DATA
 8000a84:	8501      	strh	r1, [r0, #40]	@ 0x28
		i++;
 8000a86:	3201      	adds	r2, #1
 8000a88:	b2d2      	uxtb	r2, r2
	while(Data[i] != '\0')
 8000a8a:	f81c 1002 	ldrb.w	r1, [ip, r2]
 8000a8e:	2900      	cmp	r1, #0
 8000a90:	d1f4      	bne.n	8000a7c <EVL_UART_Transmit+0x8>
	while (!(uart->ISR & USART_ISR_TC));  // TC flag (Transmission Complete)
 8000a92:	69c3      	ldr	r3, [r0, #28]
 8000a94:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8000a98:	d0fb      	beq.n	8000a92 <EVL_UART_Transmit+0x1e>
}
 8000a9a:	4770      	bx	lr

08000a9c <main>:
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
	SystemClock_Config();
 8000aa0:	f7ff fe40 	bl	8000724 <SystemClock_Config>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa4:	4b2b      	ldr	r3, [pc, #172]	@ (8000b54 <main+0xb8>)
 8000aa6:	695a      	ldr	r2, [r3, #20]
 8000aa8:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000aac:	615a      	str	r2, [r3, #20]
 8000aae:	695b      	ldr	r3, [r3, #20]
 8000ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ab4:	9303      	str	r3, [sp, #12]
 8000ab6:	9b03      	ldr	r3, [sp, #12]
    EVL_UART_GPIO_Init(GPIOA,USART2,Interrupt,2,3); //PA2,PA3
 8000ab8:	4d27      	ldr	r5, [pc, #156]	@ (8000b58 <main+0xbc>)
 8000aba:	2303      	movs	r3, #3
 8000abc:	9300      	str	r3, [sp, #0]
 8000abe:	2302      	movs	r3, #2
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	4629      	mov	r1, r5
 8000ac4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac8:	f7ff fe5e 	bl	8000788 <EVL_UART_GPIO_Init>
    EVL_UART_Init(USART2,FullDuplex,9600,8,0,Bit1);
 8000acc:	2701      	movs	r7, #1
 8000ace:	9701      	str	r7, [sp, #4]
 8000ad0:	2400      	movs	r4, #0
 8000ad2:	9400      	str	r4, [sp, #0]
 8000ad4:	2308      	movs	r3, #8
 8000ad6:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000ada:	4621      	mov	r1, r4
 8000adc:	4628      	mov	r0, r5
 8000ade:	f7ff ffaf 	bl	8000a40 <EVL_UART_Init>
    EVL_UART_Transmit(USART2,"UART2 Start...!\r\n");
 8000ae2:	491e      	ldr	r1, [pc, #120]	@ (8000b5c <main+0xc0>)
 8000ae4:	4628      	mov	r0, r5
 8000ae6:	f7ff ffc5 	bl	8000a74 <EVL_UART_Transmit>
    EVL_UART_GPIO_Init(GPIOC,USART1,DMA,4,5); //PC4,PC5
 8000aea:	4e1d      	ldr	r6, [pc, #116]	@ (8000b60 <main+0xc4>)
 8000aec:	2305      	movs	r3, #5
 8000aee:	9300      	str	r3, [sp, #0]
 8000af0:	2304      	movs	r3, #4
 8000af2:	2202      	movs	r2, #2
 8000af4:	4631      	mov	r1, r6
 8000af6:	481b      	ldr	r0, [pc, #108]	@ (8000b64 <main+0xc8>)
 8000af8:	f7ff fe46 	bl	8000788 <EVL_UART_GPIO_Init>
    EVL_UART_Init(USART1,FullDuplex,115200,8,0,Bit1);
 8000afc:	9701      	str	r7, [sp, #4]
 8000afe:	9400      	str	r4, [sp, #0]
 8000b00:	2308      	movs	r3, #8
 8000b02:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b06:	4621      	mov	r1, r4
 8000b08:	4630      	mov	r0, r6
 8000b0a:	f7ff ff99 	bl	8000a40 <EVL_UART_Init>
    EVL_UART_GPIO_Init(GPIOB,USART3,DMA,10,11); //PB10,PB11
 8000b0e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8000b12:	230b      	movs	r3, #11
 8000b14:	9300      	str	r3, [sp, #0]
 8000b16:	230a      	movs	r3, #10
 8000b18:	2202      	movs	r2, #2
 8000b1a:	4629      	mov	r1, r5
 8000b1c:	4812      	ldr	r0, [pc, #72]	@ (8000b68 <main+0xcc>)
 8000b1e:	f7ff fe33 	bl	8000788 <EVL_UART_GPIO_Init>
    EVL_UART_Init(USART3,FullDuplex,115200,8,0,Bit1);
 8000b22:	9701      	str	r7, [sp, #4]
 8000b24:	9400      	str	r4, [sp, #0]
 8000b26:	2308      	movs	r3, #8
 8000b28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b2c:	4621      	mov	r1, r4
 8000b2e:	4628      	mov	r0, r5
 8000b30:	f7ff ff86 	bl	8000a40 <EVL_UART_Init>
    EVL_UART_Receive_DMA(USART3);
 8000b34:	4628      	mov	r0, r5
 8000b36:	f7ff fb57 	bl	80001e8 <EVL_UART_Receive_DMA>
    EVL_UART_Transmit_DMA(USART1,dma_u1);
 8000b3a:	490c      	ldr	r1, [pc, #48]	@ (8000b6c <main+0xd0>)
 8000b3c:	4630      	mov	r0, r6
 8000b3e:	f7ff fba7 	bl	8000290 <EVL_UART_Transmit_DMA>
    EVL_UART_Receive_DMA(USART1);
 8000b42:	4630      	mov	r0, r6
 8000b44:	f7ff fb50 	bl	80001e8 <EVL_UART_Receive_DMA>
    EVL_UART_Transmit_DMA(USART3,dma_u3);
 8000b48:	4909      	ldr	r1, [pc, #36]	@ (8000b70 <main+0xd4>)
 8000b4a:	4628      	mov	r0, r5
 8000b4c:	f7ff fba0 	bl	8000290 <EVL_UART_Transmit_DMA>
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <main+0xb4>
 8000b52:	bf00      	nop
 8000b54:	40021000 	.word	0x40021000
 8000b58:	40004400 	.word	0x40004400
 8000b5c:	08001524 	.word	0x08001524
 8000b60:	40013800 	.word	0x40013800
 8000b64:	48000800 	.word	0x48000800
 8000b68:	48000400 	.word	0x48000400
 8000b6c:	20000018 	.word	0x20000018
 8000b70:	20000000 	.word	0x20000000

08000b74 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b74:	e7fe      	b.n	8000b74 <NMI_Handler>

08000b76 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b76:	e7fe      	b.n	8000b76 <HardFault_Handler>

08000b78 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b78:	e7fe      	b.n	8000b78 <MemManage_Handler>

08000b7a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b7a:	e7fe      	b.n	8000b7a <BusFault_Handler>

08000b7c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <UsageFault_Handler>

08000b7e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b7e:	4770      	bx	lr

08000b80 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b80:	4770      	bx	lr

08000b82 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b82:	4770      	bx	lr

08000b84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b84:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b86:	f000 f85b 	bl	8000c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b8a:	bd08      	pop	{r3, pc}

08000b8c <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b8c:	4a03      	ldr	r2, [pc, #12]	@ (8000b9c <SystemInit+0x10>)
 8000b8e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000b92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b96:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b9a:	4770      	bx	lr
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ba0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bd8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ba4:	f7ff fff2 	bl	8000b8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ba8:	480c      	ldr	r0, [pc, #48]	@ (8000bdc <LoopForever+0x6>)
  ldr r1, =_edata
 8000baa:	490d      	ldr	r1, [pc, #52]	@ (8000be0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bac:	4a0d      	ldr	r2, [pc, #52]	@ (8000be4 <LoopForever+0xe>)
  movs r3, #0
 8000bae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb0:	e002      	b.n	8000bb8 <LoopCopyDataInit>

08000bb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bb6:	3304      	adds	r3, #4

08000bb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bbc:	d3f9      	bcc.n	8000bb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8000be8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bc0:	4c0a      	ldr	r4, [pc, #40]	@ (8000bec <LoopForever+0x16>)
  movs r3, #0
 8000bc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bc4:	e001      	b.n	8000bca <LoopFillZerobss>

08000bc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bc8:	3204      	adds	r2, #4

08000bca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bcc:	d3fb      	bcc.n	8000bc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bce:	f000 fc79 	bl	80014c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bd2:	f7ff ff63 	bl	8000a9c <main>

08000bd6 <LoopForever>:

LoopForever:
    b LoopForever
 8000bd6:	e7fe      	b.n	8000bd6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000bd8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000bdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be0:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8000be4:	08001570 	.word	0x08001570
  ldr r2, =_sbss
 8000be8:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 8000bec:	200001b8 	.word	0x200001b8

08000bf0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bf0:	e7fe      	b.n	8000bf0 <ADC1_2_IRQHandler>
	...

08000bf4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf4:	b510      	push	{r4, lr}
 8000bf6:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8000c34 <HAL_InitTick+0x40>)
 8000bfa:	781a      	ldrb	r2, [r3, #0]
 8000bfc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c00:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c04:	4a0c      	ldr	r2, [pc, #48]	@ (8000c38 <HAL_InitTick+0x44>)
 8000c06:	6810      	ldr	r0, [r2, #0]
 8000c08:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c0c:	f000 f860 	bl	8000cd0 <HAL_SYSTICK_Config>
 8000c10:	b968      	cbnz	r0, 8000c2e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c12:	2c0f      	cmp	r4, #15
 8000c14:	d901      	bls.n	8000c1a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000c16:	2001      	movs	r0, #1
 8000c18:	e00a      	b.n	8000c30 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	4621      	mov	r1, r4
 8000c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8000c22:	f000 f81f 	bl	8000c64 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c26:	4b05      	ldr	r3, [pc, #20]	@ (8000c3c <HAL_InitTick+0x48>)
 8000c28:	601c      	str	r4, [r3, #0]
  }
   /* Return function status */
  return HAL_OK;
 8000c2a:	2000      	movs	r0, #0
 8000c2c:	e000      	b.n	8000c30 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000c2e:	2001      	movs	r0, #1
}
 8000c30:	bd10      	pop	{r4, pc}
 8000c32:	bf00      	nop
 8000c34:	20000034 	.word	0x20000034
 8000c38:	20000030 	.word	0x20000030
 8000c3c:	20000038 	.word	0x20000038

08000c40 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c40:	4a03      	ldr	r2, [pc, #12]	@ (8000c50 <HAL_IncTick+0x10>)
 8000c42:	6811      	ldr	r1, [r2, #0]
 8000c44:	4b03      	ldr	r3, [pc, #12]	@ (8000c54 <HAL_IncTick+0x14>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	440b      	add	r3, r1
 8000c4a:	6013      	str	r3, [r2, #0]
}
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	200001b4 	.word	0x200001b4
 8000c54:	20000034 	.word	0x20000034

08000c58 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000c58:	4b01      	ldr	r3, [pc, #4]	@ (8000c60 <HAL_GetTick+0x8>)
 8000c5a:	6818      	ldr	r0, [r3, #0]
}
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	200001b4 	.word	0x200001b4

08000c64 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c64:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c66:	4b18      	ldr	r3, [pc, #96]	@ (8000cc8 <HAL_NVIC_SetPriority+0x64>)
 8000c68:	68db      	ldr	r3, [r3, #12]
 8000c6a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c6e:	f1c3 0c07 	rsb	ip, r3, #7
 8000c72:	f1bc 0f04 	cmp.w	ip, #4
 8000c76:	bf28      	it	cs
 8000c78:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c7c:	f103 0e04 	add.w	lr, r3, #4
 8000c80:	f1be 0f06 	cmp.w	lr, #6
 8000c84:	bf8c      	ite	hi
 8000c86:	3b03      	subhi	r3, #3
 8000c88:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c8a:	f04f 3eff 	mov.w	lr, #4294967295
 8000c8e:	fa0e fc0c 	lsl.w	ip, lr, ip
 8000c92:	ea21 010c 	bic.w	r1, r1, ip
 8000c96:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c98:	fa0e fe03 	lsl.w	lr, lr, r3
 8000c9c:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca0:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8000ca2:	2800      	cmp	r0, #0
 8000ca4:	db09      	blt.n	8000cba <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca6:	0109      	lsls	r1, r1, #4
 8000ca8:	b2c9      	uxtb	r1, r1
 8000caa:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000cae:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000cb2:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000cb6:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cba:	f000 000f 	and.w	r0, r0, #15
 8000cbe:	0109      	lsls	r1, r1, #4
 8000cc0:	b2c9      	uxtb	r1, r1
 8000cc2:	4b02      	ldr	r3, [pc, #8]	@ (8000ccc <HAL_NVIC_SetPriority+0x68>)
 8000cc4:	5419      	strb	r1, [r3, r0]
 8000cc6:	e7f6      	b.n	8000cb6 <HAL_NVIC_SetPriority+0x52>
 8000cc8:	e000ed00 	.word	0xe000ed00
 8000ccc:	e000ed14 	.word	0xe000ed14

08000cd0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cd0:	3801      	subs	r0, #1
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cd6:	d20b      	bcs.n	8000cf0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cd8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000cdc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cde:	4a05      	ldr	r2, [pc, #20]	@ (8000cf4 <HAL_SYSTICK_Config+0x24>)
 8000ce0:	21f0      	movs	r1, #240	@ 0xf0
 8000ce2:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ce6:	2000      	movs	r0, #0
 8000ce8:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cea:	2207      	movs	r2, #7
 8000cec:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cee:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000cf0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000cf2:	4770      	bx	lr
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cf8:	2800      	cmp	r0, #0
 8000cfa:	f000 82dd 	beq.w	80012b8 <HAL_RCC_OscConfig+0x5c0>
{
 8000cfe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000d02:	b083      	sub	sp, #12
 8000d04:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d06:	6803      	ldr	r3, [r0, #0]
 8000d08:	f013 0f01 	tst.w	r3, #1
 8000d0c:	d039      	beq.n	8000d82 <HAL_RCC_OscConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d0e:	4bc0      	ldr	r3, [pc, #768]	@ (8001010 <HAL_RCC_OscConfig+0x318>)
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	f003 030c 	and.w	r3, r3, #12
 8000d16:	2b04      	cmp	r3, #4
 8000d18:	d020      	beq.n	8000d5c <HAL_RCC_OscConfig+0x64>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d1a:	4bbd      	ldr	r3, [pc, #756]	@ (8001010 <HAL_RCC_OscConfig+0x318>)
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	f003 030c 	and.w	r3, r3, #12
 8000d22:	2b08      	cmp	r3, #8
 8000d24:	d013      	beq.n	8000d4e <HAL_RCC_OscConfig+0x56>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d26:	6863      	ldr	r3, [r4, #4]
 8000d28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d2c:	d065      	beq.n	8000dfa <HAL_RCC_OscConfig+0x102>
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8085 	bne.w	8000e3e <HAL_RCC_OscConfig+0x146>
 8000d34:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000d38:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	e05a      	b.n	8000e04 <HAL_RCC_OscConfig+0x10c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d4e:	4bb0      	ldr	r3, [pc, #704]	@ (8001010 <HAL_RCC_OscConfig+0x318>)
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000d56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d5a:	d1e4      	bne.n	8000d26 <HAL_RCC_OscConfig+0x2e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d5c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d60:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d64:	4aaa      	ldr	r2, [pc, #680]	@ (8001010 <HAL_RCC_OscConfig+0x318>)
 8000d66:	6811      	ldr	r1, [r2, #0]
 8000d68:	fa93 f3a3 	rbit	r3, r3
 8000d6c:	fab3 f383 	clz	r3, r3
 8000d70:	2201      	movs	r2, #1
 8000d72:	fa02 f303 	lsl.w	r3, r2, r3
 8000d76:	420b      	tst	r3, r1
 8000d78:	d003      	beq.n	8000d82 <HAL_RCC_OscConfig+0x8a>
 8000d7a:	6863      	ldr	r3, [r4, #4]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	f000 829d 	beq.w	80012bc <HAL_RCC_OscConfig+0x5c4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d82:	6823      	ldr	r3, [r4, #0]
 8000d84:	f013 0f02 	tst.w	r3, #2
 8000d88:	f000 80b6 	beq.w	8000ef8 <HAL_RCC_OscConfig+0x200>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d8c:	4ba0      	ldr	r3, [pc, #640]	@ (8001010 <HAL_RCC_OscConfig+0x318>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f013 0f0c 	tst.w	r3, #12
 8000d94:	f000 8091 	beq.w	8000eba <HAL_RCC_OscConfig+0x1c2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000d98:	4b9d      	ldr	r3, [pc, #628]	@ (8001010 <HAL_RCC_OscConfig+0x318>)
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f003 030c 	and.w	r3, r3, #12
 8000da0:	2b08      	cmp	r3, #8
 8000da2:	f000 8082 	beq.w	8000eaa <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000da6:	68e3      	ldr	r3, [r4, #12]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	f000 80e2 	beq.w	8000f72 <HAL_RCC_OscConfig+0x27a>
 8000dae:	2201      	movs	r2, #1
 8000db0:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000db4:	fab3 f383 	clz	r3, r3
 8000db8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000dbc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dc4:	f7ff ff48 	bl	8000c58 <HAL_GetTick>
 8000dc8:	4606      	mov	r6, r0
 8000dca:	2502      	movs	r5, #2
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dcc:	f8df 8240 	ldr.w	r8, [pc, #576]	@ 8001010 <HAL_RCC_OscConfig+0x318>
 8000dd0:	2701      	movs	r7, #1
 8000dd2:	fa95 f3a5 	rbit	r3, r5
 8000dd6:	f8d8 2000 	ldr.w	r2, [r8]
 8000dda:	fa95 f3a5 	rbit	r3, r5
 8000dde:	fab3 f383 	clz	r3, r3
 8000de2:	fa07 f303 	lsl.w	r3, r7, r3
 8000de6:	4213      	tst	r3, r2
 8000de8:	f040 80b5 	bne.w	8000f56 <HAL_RCC_OscConfig+0x25e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dec:	f7ff ff34 	bl	8000c58 <HAL_GetTick>
 8000df0:	1b80      	subs	r0, r0, r6
 8000df2:	2802      	cmp	r0, #2
 8000df4:	d9ed      	bls.n	8000dd2 <HAL_RCC_OscConfig+0xda>
          {
            return HAL_TIMEOUT;
 8000df6:	2003      	movs	r0, #3
 8000df8:	e265      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dfa:	4a85      	ldr	r2, [pc, #532]	@ (8001010 <HAL_RCC_OscConfig+0x318>)
 8000dfc:	6813      	ldr	r3, [r2, #0]
 8000dfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e02:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e04:	6863      	ldr	r3, [r4, #4]
 8000e06:	b3a3      	cbz	r3, 8000e72 <HAL_RCC_OscConfig+0x17a>
        tickstart = HAL_GetTick();
 8000e08:	f7ff ff26 	bl	8000c58 <HAL_GetTick>
 8000e0c:	4606      	mov	r6, r0
 8000e0e:	f44f 3500 	mov.w	r5, #131072	@ 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e12:	f8df 81fc 	ldr.w	r8, [pc, #508]	@ 8001010 <HAL_RCC_OscConfig+0x318>
 8000e16:	2701      	movs	r7, #1
 8000e18:	fa95 f3a5 	rbit	r3, r5
 8000e1c:	f8d8 2000 	ldr.w	r2, [r8]
 8000e20:	fa95 f3a5 	rbit	r3, r5
 8000e24:	fab3 f383 	clz	r3, r3
 8000e28:	fa07 f303 	lsl.w	r3, r7, r3
 8000e2c:	4213      	tst	r3, r2
 8000e2e:	d1a8      	bne.n	8000d82 <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e30:	f7ff ff12 	bl	8000c58 <HAL_GetTick>
 8000e34:	1b80      	subs	r0, r0, r6
 8000e36:	2864      	cmp	r0, #100	@ 0x64
 8000e38:	d9ee      	bls.n	8000e18 <HAL_RCC_OscConfig+0x120>
            return HAL_TIMEOUT;
 8000e3a:	2003      	movs	r0, #3
 8000e3c:	e243      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e42:	d009      	beq.n	8000e58 <HAL_RCC_OscConfig+0x160>
 8000e44:	4b72      	ldr	r3, [pc, #456]	@ (8001010 <HAL_RCC_OscConfig+0x318>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	e7d5      	b.n	8000e04 <HAL_RCC_OscConfig+0x10c>
 8000e58:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000e5c:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000e66:	601a      	str	r2, [r3, #0]
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	e7c8      	b.n	8000e04 <HAL_RCC_OscConfig+0x10c>
        tickstart = HAL_GetTick();
 8000e72:	f7ff fef1 	bl	8000c58 <HAL_GetTick>
 8000e76:	4606      	mov	r6, r0
 8000e78:	f44f 3500 	mov.w	r5, #131072	@ 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e7c:	f8df 8190 	ldr.w	r8, [pc, #400]	@ 8001010 <HAL_RCC_OscConfig+0x318>
 8000e80:	2701      	movs	r7, #1
 8000e82:	fa95 f3a5 	rbit	r3, r5
 8000e86:	f8d8 2000 	ldr.w	r2, [r8]
 8000e8a:	fa95 f3a5 	rbit	r3, r5
 8000e8e:	fab3 f383 	clz	r3, r3
 8000e92:	fa07 f303 	lsl.w	r3, r7, r3
 8000e96:	4213      	tst	r3, r2
 8000e98:	f43f af73 	beq.w	8000d82 <HAL_RCC_OscConfig+0x8a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e9c:	f7ff fedc 	bl	8000c58 <HAL_GetTick>
 8000ea0:	1b80      	subs	r0, r0, r6
 8000ea2:	2864      	cmp	r0, #100	@ 0x64
 8000ea4:	d9ed      	bls.n	8000e82 <HAL_RCC_OscConfig+0x18a>
            return HAL_TIMEOUT;
 8000ea6:	2003      	movs	r0, #3
 8000ea8:	e20d      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000eaa:	4b59      	ldr	r3, [pc, #356]	@ (8001010 <HAL_RCC_OscConfig+0x318>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000eb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000eb6:	f47f af76 	bne.w	8000da6 <HAL_RCC_OscConfig+0xae>
 8000eba:	2302      	movs	r3, #2
 8000ebc:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ec0:	4a53      	ldr	r2, [pc, #332]	@ (8001010 <HAL_RCC_OscConfig+0x318>)
 8000ec2:	6811      	ldr	r1, [r2, #0]
 8000ec4:	fa93 f3a3 	rbit	r3, r3
 8000ec8:	fab3 f383 	clz	r3, r3
 8000ecc:	2201      	movs	r2, #1
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	420b      	tst	r3, r1
 8000ed4:	d003      	beq.n	8000ede <HAL_RCC_OscConfig+0x1e6>
 8000ed6:	68e3      	ldr	r3, [r4, #12]
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	f040 81f1 	bne.w	80012c0 <HAL_RCC_OscConfig+0x5c8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ede:	484c      	ldr	r0, [pc, #304]	@ (8001010 <HAL_RCC_OscConfig+0x318>)
 8000ee0:	6801      	ldr	r1, [r0, #0]
 8000ee2:	22f8      	movs	r2, #248	@ 0xf8
 8000ee4:	fa92 f2a2 	rbit	r2, r2
 8000ee8:	fab2 f282 	clz	r2, r2
 8000eec:	6923      	ldr	r3, [r4, #16]
 8000eee:	4093      	lsls	r3, r2
 8000ef0:	f021 02f8 	bic.w	r2, r1, #248	@ 0xf8
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ef8:	6823      	ldr	r3, [r4, #0]
 8000efa:	f013 0f08 	tst.w	r3, #8
 8000efe:	f000 808b 	beq.w	8001018 <HAL_RCC_OscConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f02:	6963      	ldr	r3, [r4, #20]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d05a      	beq.n	8000fbe <HAL_RCC_OscConfig+0x2c6>
 8000f08:	2101      	movs	r1, #1
 8000f0a:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f0e:	fab2 f282 	clz	r2, r2
 8000f12:	4b40      	ldr	r3, [pc, #256]	@ (8001014 <HAL_RCC_OscConfig+0x31c>)
 8000f14:	4413      	add	r3, r2
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f1a:	f7ff fe9d 	bl	8000c58 <HAL_GetTick>
 8000f1e:	4606      	mov	r6, r0
 8000f20:	2502      	movs	r5, #2
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f22:	f8df 80ec 	ldr.w	r8, [pc, #236]	@ 8001010 <HAL_RCC_OscConfig+0x318>
 8000f26:	2701      	movs	r7, #1
 8000f28:	fa95 f3a5 	rbit	r3, r5
 8000f2c:	fa95 f3a5 	rbit	r3, r5
 8000f30:	fa95 f3a5 	rbit	r3, r5
 8000f34:	f8d8 2024 	ldr.w	r2, [r8, #36]	@ 0x24
 8000f38:	fa95 f3a5 	rbit	r3, r5
 8000f3c:	fab3 f383 	clz	r3, r3
 8000f40:	fa07 f303 	lsl.w	r3, r7, r3
 8000f44:	4213      	tst	r3, r2
 8000f46:	d167      	bne.n	8001018 <HAL_RCC_OscConfig+0x320>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f48:	f7ff fe86 	bl	8000c58 <HAL_GetTick>
 8000f4c:	1b80      	subs	r0, r0, r6
 8000f4e:	2802      	cmp	r0, #2
 8000f50:	d9ea      	bls.n	8000f28 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8000f52:	2003      	movs	r0, #3
 8000f54:	e1b7      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f56:	482e      	ldr	r0, [pc, #184]	@ (8001010 <HAL_RCC_OscConfig+0x318>)
 8000f58:	6801      	ldr	r1, [r0, #0]
 8000f5a:	22f8      	movs	r2, #248	@ 0xf8
 8000f5c:	fa92 f2a2 	rbit	r2, r2
 8000f60:	fab2 f282 	clz	r2, r2
 8000f64:	6923      	ldr	r3, [r4, #16]
 8000f66:	4093      	lsls	r3, r2
 8000f68:	f021 02f8 	bic.w	r2, r1, #248	@ 0xf8
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	6003      	str	r3, [r0, #0]
 8000f70:	e7c2      	b.n	8000ef8 <HAL_RCC_OscConfig+0x200>
 8000f72:	2301      	movs	r3, #1
 8000f74:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8000f78:	fab3 f383 	clz	r3, r3
 8000f7c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000f80:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000f8a:	f7ff fe65 	bl	8000c58 <HAL_GetTick>
 8000f8e:	4606      	mov	r6, r0
 8000f90:	2502      	movs	r5, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f92:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8001010 <HAL_RCC_OscConfig+0x318>
 8000f96:	2701      	movs	r7, #1
 8000f98:	fa95 f3a5 	rbit	r3, r5
 8000f9c:	f8d8 2000 	ldr.w	r2, [r8]
 8000fa0:	fa95 f3a5 	rbit	r3, r5
 8000fa4:	fab3 f383 	clz	r3, r3
 8000fa8:	fa07 f303 	lsl.w	r3, r7, r3
 8000fac:	4213      	tst	r3, r2
 8000fae:	d0a3      	beq.n	8000ef8 <HAL_RCC_OscConfig+0x200>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fb0:	f7ff fe52 	bl	8000c58 <HAL_GetTick>
 8000fb4:	1b80      	subs	r0, r0, r6
 8000fb6:	2802      	cmp	r0, #2
 8000fb8:	d9ee      	bls.n	8000f98 <HAL_RCC_OscConfig+0x2a0>
            return HAL_TIMEOUT;
 8000fba:	2003      	movs	r0, #3
 8000fbc:	e183      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fc4:	fab2 f282 	clz	r2, r2
 8000fc8:	4b12      	ldr	r3, [pc, #72]	@ (8001014 <HAL_RCC_OscConfig+0x31c>)
 8000fca:	4413      	add	r3, r2
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fd2:	f7ff fe41 	bl	8000c58 <HAL_GetTick>
 8000fd6:	4606      	mov	r6, r0
 8000fd8:	2502      	movs	r5, #2
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fda:	f8df 8034 	ldr.w	r8, [pc, #52]	@ 8001010 <HAL_RCC_OscConfig+0x318>
 8000fde:	2701      	movs	r7, #1
 8000fe0:	fa95 f3a5 	rbit	r3, r5
 8000fe4:	fa95 f3a5 	rbit	r3, r5
 8000fe8:	fa95 f3a5 	rbit	r3, r5
 8000fec:	f8d8 2024 	ldr.w	r2, [r8, #36]	@ 0x24
 8000ff0:	fa95 f3a5 	rbit	r3, r5
 8000ff4:	fab3 f383 	clz	r3, r3
 8000ff8:	fa07 f303 	lsl.w	r3, r7, r3
 8000ffc:	4213      	tst	r3, r2
 8000ffe:	d00b      	beq.n	8001018 <HAL_RCC_OscConfig+0x320>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001000:	f7ff fe2a 	bl	8000c58 <HAL_GetTick>
 8001004:	1b80      	subs	r0, r0, r6
 8001006:	2802      	cmp	r0, #2
 8001008:	d9ea      	bls.n	8000fe0 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 800100a:	2003      	movs	r0, #3
 800100c:	e15b      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
 800100e:	bf00      	nop
 8001010:	40021000 	.word	0x40021000
 8001014:	10908120 	.word	0x10908120
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001018:	6823      	ldr	r3, [r4, #0]
 800101a:	f013 0f04 	tst.w	r3, #4
 800101e:	f000 809b 	beq.w	8001158 <HAL_RCC_OscConfig+0x460>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001022:	4bad      	ldr	r3, [pc, #692]	@ (80012d8 <HAL_RCC_OscConfig+0x5e0>)
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800102a:	d122      	bne.n	8001072 <HAL_RCC_OscConfig+0x37a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800102c:	4baa      	ldr	r3, [pc, #680]	@ (80012d8 <HAL_RCC_OscConfig+0x5e0>)
 800102e:	69da      	ldr	r2, [r3, #28]
 8001030:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001034:	61da      	str	r2, [r3, #28]
 8001036:	69db      	ldr	r3, [r3, #28]
 8001038:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800103c:	9301      	str	r3, [sp, #4]
 800103e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001040:	f04f 0901 	mov.w	r9, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001044:	4ba5      	ldr	r3, [pc, #660]	@ (80012dc <HAL_RCC_OscConfig+0x5e4>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800104c:	d014      	beq.n	8001078 <HAL_RCC_OscConfig+0x380>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800104e:	68a3      	ldr	r3, [r4, #8]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d025      	beq.n	80010a0 <HAL_RCC_OscConfig+0x3a8>
 8001054:	2b00      	cmp	r3, #0
 8001056:	d148      	bne.n	80010ea <HAL_RCC_OscConfig+0x3f2>
 8001058:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800105c:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8001060:	6a1a      	ldr	r2, [r3, #32]
 8001062:	f022 0201 	bic.w	r2, r2, #1
 8001066:	621a      	str	r2, [r3, #32]
 8001068:	6a1a      	ldr	r2, [r3, #32]
 800106a:	f022 0204 	bic.w	r2, r2, #4
 800106e:	621a      	str	r2, [r3, #32]
 8001070:	e01b      	b.n	80010aa <HAL_RCC_OscConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 8001072:	f04f 0900 	mov.w	r9, #0
 8001076:	e7e5      	b.n	8001044 <HAL_RCC_OscConfig+0x34c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001078:	4a98      	ldr	r2, [pc, #608]	@ (80012dc <HAL_RCC_OscConfig+0x5e4>)
 800107a:	6813      	ldr	r3, [r2, #0]
 800107c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001080:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001082:	f7ff fde9 	bl	8000c58 <HAL_GetTick>
 8001086:	4605      	mov	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001088:	4e94      	ldr	r6, [pc, #592]	@ (80012dc <HAL_RCC_OscConfig+0x5e4>)
 800108a:	6833      	ldr	r3, [r6, #0]
 800108c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001090:	d1dd      	bne.n	800104e <HAL_RCC_OscConfig+0x356>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001092:	f7ff fde1 	bl	8000c58 <HAL_GetTick>
 8001096:	1b40      	subs	r0, r0, r5
 8001098:	2864      	cmp	r0, #100	@ 0x64
 800109a:	d9f6      	bls.n	800108a <HAL_RCC_OscConfig+0x392>
          return HAL_TIMEOUT;
 800109c:	2003      	movs	r0, #3
 800109e:	e112      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010a0:	4a8d      	ldr	r2, [pc, #564]	@ (80012d8 <HAL_RCC_OscConfig+0x5e0>)
 80010a2:	6a13      	ldr	r3, [r2, #32]
 80010a4:	f043 0301 	orr.w	r3, r3, #1
 80010a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010aa:	68a3      	ldr	r3, [r4, #8]
 80010ac:	b39b      	cbz	r3, 8001116 <HAL_RCC_OscConfig+0x41e>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ae:	f7ff fdd3 	bl	8000c58 <HAL_GetTick>
 80010b2:	4606      	mov	r6, r0
 80010b4:	2502      	movs	r5, #2
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010b6:	f8df 8220 	ldr.w	r8, [pc, #544]	@ 80012d8 <HAL_RCC_OscConfig+0x5e0>
 80010ba:	2701      	movs	r7, #1
 80010bc:	fa95 f3a5 	rbit	r3, r5
 80010c0:	fa95 f3a5 	rbit	r3, r5
 80010c4:	f8d8 2020 	ldr.w	r2, [r8, #32]
 80010c8:	fa95 f3a5 	rbit	r3, r5
 80010cc:	fab3 f383 	clz	r3, r3
 80010d0:	fa07 f303 	lsl.w	r3, r7, r3
 80010d4:	4213      	tst	r3, r2
 80010d6:	d13c      	bne.n	8001152 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010d8:	f7ff fdbe 	bl	8000c58 <HAL_GetTick>
 80010dc:	1b80      	subs	r0, r0, r6
 80010de:	f241 3388 	movw	r3, #5000	@ 0x1388
 80010e2:	4298      	cmp	r0, r3
 80010e4:	d9ea      	bls.n	80010bc <HAL_RCC_OscConfig+0x3c4>
        {
          return HAL_TIMEOUT;
 80010e6:	2003      	movs	r0, #3
 80010e8:	e0ed      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010ea:	2b05      	cmp	r3, #5
 80010ec:	d009      	beq.n	8001102 <HAL_RCC_OscConfig+0x40a>
 80010ee:	4b7a      	ldr	r3, [pc, #488]	@ (80012d8 <HAL_RCC_OscConfig+0x5e0>)
 80010f0:	6a1a      	ldr	r2, [r3, #32]
 80010f2:	f022 0201 	bic.w	r2, r2, #1
 80010f6:	621a      	str	r2, [r3, #32]
 80010f8:	6a1a      	ldr	r2, [r3, #32]
 80010fa:	f022 0204 	bic.w	r2, r2, #4
 80010fe:	621a      	str	r2, [r3, #32]
 8001100:	e7d3      	b.n	80010aa <HAL_RCC_OscConfig+0x3b2>
 8001102:	4b75      	ldr	r3, [pc, #468]	@ (80012d8 <HAL_RCC_OscConfig+0x5e0>)
 8001104:	6a1a      	ldr	r2, [r3, #32]
 8001106:	f042 0204 	orr.w	r2, r2, #4
 800110a:	621a      	str	r2, [r3, #32]
 800110c:	6a1a      	ldr	r2, [r3, #32]
 800110e:	f042 0201 	orr.w	r2, r2, #1
 8001112:	621a      	str	r2, [r3, #32]
 8001114:	e7c9      	b.n	80010aa <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001116:	f7ff fd9f 	bl	8000c58 <HAL_GetTick>
 800111a:	4606      	mov	r6, r0
 800111c:	2502      	movs	r5, #2
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800111e:	f8df 81b8 	ldr.w	r8, [pc, #440]	@ 80012d8 <HAL_RCC_OscConfig+0x5e0>
 8001122:	2701      	movs	r7, #1
 8001124:	fa95 f3a5 	rbit	r3, r5
 8001128:	fa95 f3a5 	rbit	r3, r5
 800112c:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8001130:	fa95 f3a5 	rbit	r3, r5
 8001134:	fab3 f383 	clz	r3, r3
 8001138:	fa07 f303 	lsl.w	r3, r7, r3
 800113c:	4213      	tst	r3, r2
 800113e:	d008      	beq.n	8001152 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001140:	f7ff fd8a 	bl	8000c58 <HAL_GetTick>
 8001144:	1b80      	subs	r0, r0, r6
 8001146:	f241 3388 	movw	r3, #5000	@ 0x1388
 800114a:	4298      	cmp	r0, r3
 800114c:	d9ea      	bls.n	8001124 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 800114e:	2003      	movs	r0, #3
 8001150:	e0b9      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001152:	f1b9 0f00 	cmp.w	r9, #0
 8001156:	d132      	bne.n	80011be <HAL_RCC_OscConfig+0x4c6>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001158:	69a3      	ldr	r3, [r4, #24]
 800115a:	2b00      	cmp	r3, #0
 800115c:	f000 80b2 	beq.w	80012c4 <HAL_RCC_OscConfig+0x5cc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001160:	4a5d      	ldr	r2, [pc, #372]	@ (80012d8 <HAL_RCC_OscConfig+0x5e0>)
 8001162:	6852      	ldr	r2, [r2, #4]
 8001164:	f002 020c 	and.w	r2, r2, #12
 8001168:	2a08      	cmp	r2, #8
 800116a:	f000 808f 	beq.w	800128c <HAL_RCC_OscConfig+0x594>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800116e:	2b02      	cmp	r3, #2
 8001170:	d02b      	beq.n	80011ca <HAL_RCC_OscConfig+0x4d2>
 8001172:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001176:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800117a:	fab3 f383 	clz	r3, r3
 800117e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001182:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118c:	f7ff fd64 	bl	8000c58 <HAL_GetTick>
 8001190:	4605      	mov	r5, r0
 8001192:	f04f 7400 	mov.w	r4, #33554432	@ 0x2000000
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001196:	4f50      	ldr	r7, [pc, #320]	@ (80012d8 <HAL_RCC_OscConfig+0x5e0>)
 8001198:	2601      	movs	r6, #1
 800119a:	fa94 f3a4 	rbit	r3, r4
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	fa94 f3a4 	rbit	r3, r4
 80011a4:	fab3 f383 	clz	r3, r3
 80011a8:	fa06 f303 	lsl.w	r3, r6, r3
 80011ac:	4213      	tst	r3, r2
 80011ae:	d06b      	beq.n	8001288 <HAL_RCC_OscConfig+0x590>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011b0:	f7ff fd52 	bl	8000c58 <HAL_GetTick>
 80011b4:	1b40      	subs	r0, r0, r5
 80011b6:	2802      	cmp	r0, #2
 80011b8:	d9ef      	bls.n	800119a <HAL_RCC_OscConfig+0x4a2>
          {
            return HAL_TIMEOUT;
 80011ba:	2003      	movs	r0, #3
 80011bc:	e083      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
      __HAL_RCC_PWR_CLK_DISABLE();
 80011be:	4a46      	ldr	r2, [pc, #280]	@ (80012d8 <HAL_RCC_OscConfig+0x5e0>)
 80011c0:	69d3      	ldr	r3, [r2, #28]
 80011c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80011c6:	61d3      	str	r3, [r2, #28]
 80011c8:	e7c6      	b.n	8001158 <HAL_RCC_OscConfig+0x460>
 80011ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80011ce:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80011d2:	fab3 f383 	clz	r3, r3
 80011d6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80011da:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80011e4:	f7ff fd38 	bl	8000c58 <HAL_GetTick>
 80011e8:	4606      	mov	r6, r0
 80011ea:	f04f 7500 	mov.w	r5, #33554432	@ 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011ee:	f8df 80e8 	ldr.w	r8, [pc, #232]	@ 80012d8 <HAL_RCC_OscConfig+0x5e0>
 80011f2:	2701      	movs	r7, #1
 80011f4:	fa95 f3a5 	rbit	r3, r5
 80011f8:	f8d8 2000 	ldr.w	r2, [r8]
 80011fc:	fa95 f3a5 	rbit	r3, r5
 8001200:	fab3 f383 	clz	r3, r3
 8001204:	fa07 f303 	lsl.w	r3, r7, r3
 8001208:	4213      	tst	r3, r2
 800120a:	d006      	beq.n	800121a <HAL_RCC_OscConfig+0x522>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800120c:	f7ff fd24 	bl	8000c58 <HAL_GetTick>
 8001210:	1b80      	subs	r0, r0, r6
 8001212:	2802      	cmp	r0, #2
 8001214:	d9ee      	bls.n	80011f4 <HAL_RCC_OscConfig+0x4fc>
            return HAL_TIMEOUT;
 8001216:	2003      	movs	r0, #3
 8001218:	e055      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800121a:	4a2f      	ldr	r2, [pc, #188]	@ (80012d8 <HAL_RCC_OscConfig+0x5e0>)
 800121c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800121e:	f023 030f 	bic.w	r3, r3, #15
 8001222:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001224:	430b      	orrs	r3, r1
 8001226:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001228:	6851      	ldr	r1, [r2, #4]
 800122a:	6a23      	ldr	r3, [r4, #32]
 800122c:	69e0      	ldr	r0, [r4, #28]
 800122e:	4303      	orrs	r3, r0
 8001230:	f421 1176 	bic.w	r1, r1, #4030464	@ 0x3d8000
 8001234:	430b      	orrs	r3, r1
 8001236:	6053      	str	r3, [r2, #4]
 8001238:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800123c:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001240:	fab3 f383 	clz	r3, r3
 8001244:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001248:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	2201      	movs	r2, #1
 8001250:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001252:	f7ff fd01 	bl	8000c58 <HAL_GetTick>
 8001256:	4605      	mov	r5, r0
 8001258:	f04f 7400 	mov.w	r4, #33554432	@ 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800125c:	4f1e      	ldr	r7, [pc, #120]	@ (80012d8 <HAL_RCC_OscConfig+0x5e0>)
 800125e:	2601      	movs	r6, #1
 8001260:	fa94 f3a4 	rbit	r3, r4
 8001264:	683a      	ldr	r2, [r7, #0]
 8001266:	fa94 f3a4 	rbit	r3, r4
 800126a:	fab3 f383 	clz	r3, r3
 800126e:	fa06 f303 	lsl.w	r3, r6, r3
 8001272:	4213      	tst	r3, r2
 8001274:	d106      	bne.n	8001284 <HAL_RCC_OscConfig+0x58c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001276:	f7ff fcef 	bl	8000c58 <HAL_GetTick>
 800127a:	1b40      	subs	r0, r0, r5
 800127c:	2802      	cmp	r0, #2
 800127e:	d9ef      	bls.n	8001260 <HAL_RCC_OscConfig+0x568>
            return HAL_TIMEOUT;
 8001280:	2003      	movs	r0, #3
 8001282:	e020      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
        }
      }
    }
  }

  return HAL_OK;
 8001284:	2000      	movs	r0, #0
 8001286:	e01e      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
 8001288:	2000      	movs	r0, #0
 800128a:	e01c      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800128c:	2b01      	cmp	r3, #1
 800128e:	d01d      	beq.n	80012cc <HAL_RCC_OscConfig+0x5d4>
        pll_config = RCC->CFGR;
 8001290:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <HAL_RCC_OscConfig+0x5e0>)
 8001292:	685a      	ldr	r2, [r3, #4]
        pll_config2 = RCC->CFGR2;
 8001294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001296:	f402 30c0 	and.w	r0, r2, #98304	@ 0x18000
 800129a:	69e1      	ldr	r1, [r4, #28]
 800129c:	4288      	cmp	r0, r1
 800129e:	d117      	bne.n	80012d0 <HAL_RCC_OscConfig+0x5d8>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80012a0:	f402 1270 	and.w	r2, r2, #3932160	@ 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80012a4:	6a21      	ldr	r1, [r4, #32]
 80012a6:	428a      	cmp	r2, r1
 80012a8:	d114      	bne.n	80012d4 <HAL_RCC_OscConfig+0x5dc>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80012aa:	f003 030f 	and.w	r3, r3, #15
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80012ae:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80012b0:	1a18      	subs	r0, r3, r0
 80012b2:	bf18      	it	ne
 80012b4:	2001      	movne	r0, #1
 80012b6:	e006      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
    return HAL_ERROR;
 80012b8:	2001      	movs	r0, #1
}
 80012ba:	4770      	bx	lr
        return HAL_ERROR;
 80012bc:	2001      	movs	r0, #1
 80012be:	e002      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
        return HAL_ERROR;
 80012c0:	2001      	movs	r0, #1
 80012c2:	e000      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
  return HAL_OK;
 80012c4:	2000      	movs	r0, #0
}
 80012c6:	b003      	add	sp, #12
 80012c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_ERROR;
 80012cc:	2001      	movs	r0, #1
 80012ce:	e7fa      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
          return HAL_ERROR;
 80012d0:	2001      	movs	r0, #1
 80012d2:	e7f8      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
 80012d4:	2001      	movs	r0, #1
 80012d6:	e7f6      	b.n	80012c6 <HAL_RCC_OscConfig+0x5ce>
 80012d8:	40021000 	.word	0x40021000
 80012dc:	40007000 	.word	0x40007000

080012e0 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80012e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001310 <HAL_RCC_GetSysClockFreq+0x30>)
 80012e2:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012e4:	f003 020c 	and.w	r2, r3, #12
 80012e8:	2a08      	cmp	r2, #8
 80012ea:	d001      	beq.n	80012f0 <HAL_RCC_GetSysClockFreq+0x10>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012ec:	4809      	ldr	r0, [pc, #36]	@ (8001314 <HAL_RCC_GetSysClockFreq+0x34>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80012ee:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80012f0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80012f4:	4908      	ldr	r1, [pc, #32]	@ (8001318 <HAL_RCC_GetSysClockFreq+0x38>)
 80012f6:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80012f8:	4a05      	ldr	r2, [pc, #20]	@ (8001310 <HAL_RCC_GetSysClockFreq+0x30>)
 80012fa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80012fc:	f002 020f 	and.w	r2, r2, #15
 8001300:	4906      	ldr	r1, [pc, #24]	@ (800131c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001302:	5c8a      	ldrb	r2, [r1, r2]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001304:	4b03      	ldr	r3, [pc, #12]	@ (8001314 <HAL_RCC_GetSysClockFreq+0x34>)
 8001306:	fbb3 f3f2 	udiv	r3, r3, r2
 800130a:	fb03 f000 	mul.w	r0, r3, r0
 800130e:	4770      	bx	lr
 8001310:	40021000 	.word	0x40021000
 8001314:	007a1200 	.word	0x007a1200
 8001318:	08001558 	.word	0x08001558
 800131c:	08001548 	.word	0x08001548

08001320 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001320:	2800      	cmp	r0, #0
 8001322:	f000 80b4 	beq.w	800148e <HAL_RCC_ClockConfig+0x16e>
{
 8001326:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800132a:	460d      	mov	r5, r1
 800132c:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800132e:	4b5c      	ldr	r3, [pc, #368]	@ (80014a0 <HAL_RCC_ClockConfig+0x180>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0307 	and.w	r3, r3, #7
 8001336:	428b      	cmp	r3, r1
 8001338:	d20b      	bcs.n	8001352 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800133a:	4a59      	ldr	r2, [pc, #356]	@ (80014a0 <HAL_RCC_ClockConfig+0x180>)
 800133c:	6813      	ldr	r3, [r2, #0]
 800133e:	f023 0307 	bic.w	r3, r3, #7
 8001342:	430b      	orrs	r3, r1
 8001344:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001346:	6813      	ldr	r3, [r2, #0]
 8001348:	f003 0307 	and.w	r3, r3, #7
 800134c:	428b      	cmp	r3, r1
 800134e:	f040 80a0 	bne.w	8001492 <HAL_RCC_ClockConfig+0x172>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001352:	6823      	ldr	r3, [r4, #0]
 8001354:	f013 0f02 	tst.w	r3, #2
 8001358:	d006      	beq.n	8001368 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800135a:	4a52      	ldr	r2, [pc, #328]	@ (80014a4 <HAL_RCC_ClockConfig+0x184>)
 800135c:	6853      	ldr	r3, [r2, #4]
 800135e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001362:	68a1      	ldr	r1, [r4, #8]
 8001364:	430b      	orrs	r3, r1
 8001366:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001368:	6823      	ldr	r3, [r4, #0]
 800136a:	f013 0f01 	tst.w	r3, #1
 800136e:	d04e      	beq.n	800140e <HAL_RCC_ClockConfig+0xee>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001370:	6862      	ldr	r2, [r4, #4]
 8001372:	2a01      	cmp	r2, #1
 8001374:	d029      	beq.n	80013ca <HAL_RCC_ClockConfig+0xaa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001376:	2a02      	cmp	r2, #2
 8001378:	d038      	beq.n	80013ec <HAL_RCC_ClockConfig+0xcc>
 800137a:	2302      	movs	r3, #2
 800137c:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001380:	4948      	ldr	r1, [pc, #288]	@ (80014a4 <HAL_RCC_ClockConfig+0x184>)
 8001382:	6808      	ldr	r0, [r1, #0]
 8001384:	fa93 f3a3 	rbit	r3, r3
 8001388:	fab3 f383 	clz	r3, r3
 800138c:	2101      	movs	r1, #1
 800138e:	fa01 f303 	lsl.w	r3, r1, r3
 8001392:	4203      	tst	r3, r0
 8001394:	d07f      	beq.n	8001496 <HAL_RCC_ClockConfig+0x176>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001396:	4943      	ldr	r1, [pc, #268]	@ (80014a4 <HAL_RCC_ClockConfig+0x184>)
 8001398:	684b      	ldr	r3, [r1, #4]
 800139a:	f023 0303 	bic.w	r3, r3, #3
 800139e:	4313      	orrs	r3, r2
 80013a0:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 80013a2:	f7ff fc59 	bl	8000c58 <HAL_GetTick>
 80013a6:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013a8:	4f3e      	ldr	r7, [pc, #248]	@ (80014a4 <HAL_RCC_ClockConfig+0x184>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013aa:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f003 030c 	and.w	r3, r3, #12
 80013b4:	6862      	ldr	r2, [r4, #4]
 80013b6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80013ba:	d028      	beq.n	800140e <HAL_RCC_ClockConfig+0xee>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013bc:	f7ff fc4c 	bl	8000c58 <HAL_GetTick>
 80013c0:	1b80      	subs	r0, r0, r6
 80013c2:	4540      	cmp	r0, r8
 80013c4:	d9f3      	bls.n	80013ae <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 80013c6:	2003      	movs	r0, #3
 80013c8:	e05f      	b.n	800148a <HAL_RCC_ClockConfig+0x16a>
 80013ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013ce:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d2:	4934      	ldr	r1, [pc, #208]	@ (80014a4 <HAL_RCC_ClockConfig+0x184>)
 80013d4:	6808      	ldr	r0, [r1, #0]
 80013d6:	fa93 f3a3 	rbit	r3, r3
 80013da:	fab3 f383 	clz	r3, r3
 80013de:	2101      	movs	r1, #1
 80013e0:	fa01 f303 	lsl.w	r3, r1, r3
 80013e4:	4203      	tst	r3, r0
 80013e6:	d1d6      	bne.n	8001396 <HAL_RCC_ClockConfig+0x76>
        return HAL_ERROR;
 80013e8:	2001      	movs	r0, #1
 80013ea:	e04e      	b.n	800148a <HAL_RCC_ClockConfig+0x16a>
 80013ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80013f0:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013f4:	492b      	ldr	r1, [pc, #172]	@ (80014a4 <HAL_RCC_ClockConfig+0x184>)
 80013f6:	6808      	ldr	r0, [r1, #0]
 80013f8:	fa93 f3a3 	rbit	r3, r3
 80013fc:	fab3 f383 	clz	r3, r3
 8001400:	2101      	movs	r1, #1
 8001402:	fa01 f303 	lsl.w	r3, r1, r3
 8001406:	4203      	tst	r3, r0
 8001408:	d1c5      	bne.n	8001396 <HAL_RCC_ClockConfig+0x76>
        return HAL_ERROR;
 800140a:	2001      	movs	r0, #1
 800140c:	e03d      	b.n	800148a <HAL_RCC_ClockConfig+0x16a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800140e:	4b24      	ldr	r3, [pc, #144]	@ (80014a0 <HAL_RCC_ClockConfig+0x180>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0307 	and.w	r3, r3, #7
 8001416:	42ab      	cmp	r3, r5
 8001418:	d90a      	bls.n	8001430 <HAL_RCC_ClockConfig+0x110>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800141a:	4a21      	ldr	r2, [pc, #132]	@ (80014a0 <HAL_RCC_ClockConfig+0x180>)
 800141c:	6813      	ldr	r3, [r2, #0]
 800141e:	f023 0307 	bic.w	r3, r3, #7
 8001422:	432b      	orrs	r3, r5
 8001424:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001426:	6813      	ldr	r3, [r2, #0]
 8001428:	f003 0307 	and.w	r3, r3, #7
 800142c:	42ab      	cmp	r3, r5
 800142e:	d134      	bne.n	800149a <HAL_RCC_ClockConfig+0x17a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001430:	6823      	ldr	r3, [r4, #0]
 8001432:	f013 0f04 	tst.w	r3, #4
 8001436:	d006      	beq.n	8001446 <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001438:	4a1a      	ldr	r2, [pc, #104]	@ (80014a4 <HAL_RCC_ClockConfig+0x184>)
 800143a:	6853      	ldr	r3, [r2, #4]
 800143c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001440:	68e1      	ldr	r1, [r4, #12]
 8001442:	430b      	orrs	r3, r1
 8001444:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001446:	6823      	ldr	r3, [r4, #0]
 8001448:	f013 0f08 	tst.w	r3, #8
 800144c:	d007      	beq.n	800145e <HAL_RCC_ClockConfig+0x13e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800144e:	4a15      	ldr	r2, [pc, #84]	@ (80014a4 <HAL_RCC_ClockConfig+0x184>)
 8001450:	6853      	ldr	r3, [r2, #4]
 8001452:	6921      	ldr	r1, [r4, #16]
 8001454:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8001458:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800145c:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800145e:	f7ff ff3f 	bl	80012e0 <HAL_RCC_GetSysClockFreq>
 8001462:	4b10      	ldr	r3, [pc, #64]	@ (80014a4 <HAL_RCC_ClockConfig+0x184>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	22f0      	movs	r2, #240	@ 0xf0
 8001468:	fa92 f2a2 	rbit	r2, r2
 800146c:	fab2 f282 	clz	r2, r2
 8001470:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001474:	40d3      	lsrs	r3, r2
 8001476:	4a0c      	ldr	r2, [pc, #48]	@ (80014a8 <HAL_RCC_ClockConfig+0x188>)
 8001478:	5cd3      	ldrb	r3, [r2, r3]
 800147a:	40d8      	lsrs	r0, r3
 800147c:	4b0b      	ldr	r3, [pc, #44]	@ (80014ac <HAL_RCC_ClockConfig+0x18c>)
 800147e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8001480:	4b0b      	ldr	r3, [pc, #44]	@ (80014b0 <HAL_RCC_ClockConfig+0x190>)
 8001482:	6818      	ldr	r0, [r3, #0]
 8001484:	f7ff fbb6 	bl	8000bf4 <HAL_InitTick>
  return HAL_OK;
 8001488:	2000      	movs	r0, #0
}
 800148a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 800148e:	2001      	movs	r0, #1
}
 8001490:	4770      	bx	lr
      return HAL_ERROR;
 8001492:	2001      	movs	r0, #1
 8001494:	e7f9      	b.n	800148a <HAL_RCC_ClockConfig+0x16a>
        return HAL_ERROR;
 8001496:	2001      	movs	r0, #1
 8001498:	e7f7      	b.n	800148a <HAL_RCC_ClockConfig+0x16a>
      return HAL_ERROR;
 800149a:	2001      	movs	r0, #1
 800149c:	e7f5      	b.n	800148a <HAL_RCC_ClockConfig+0x16a>
 800149e:	bf00      	nop
 80014a0:	40022000 	.word	0x40022000
 80014a4:	40021000 	.word	0x40021000
 80014a8:	08001538 	.word	0x08001538
 80014ac:	20000030 	.word	0x20000030
 80014b0:	20000038 	.word	0x20000038

080014b4 <memset>:
 80014b4:	4402      	add	r2, r0
 80014b6:	4603      	mov	r3, r0
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d100      	bne.n	80014be <memset+0xa>
 80014bc:	4770      	bx	lr
 80014be:	f803 1b01 	strb.w	r1, [r3], #1
 80014c2:	e7f9      	b.n	80014b8 <memset+0x4>

080014c4 <__libc_init_array>:
 80014c4:	b570      	push	{r4, r5, r6, lr}
 80014c6:	4d0d      	ldr	r5, [pc, #52]	@ (80014fc <__libc_init_array+0x38>)
 80014c8:	4c0d      	ldr	r4, [pc, #52]	@ (8001500 <__libc_init_array+0x3c>)
 80014ca:	1b64      	subs	r4, r4, r5
 80014cc:	10a4      	asrs	r4, r4, #2
 80014ce:	2600      	movs	r6, #0
 80014d0:	42a6      	cmp	r6, r4
 80014d2:	d109      	bne.n	80014e8 <__libc_init_array+0x24>
 80014d4:	4d0b      	ldr	r5, [pc, #44]	@ (8001504 <__libc_init_array+0x40>)
 80014d6:	4c0c      	ldr	r4, [pc, #48]	@ (8001508 <__libc_init_array+0x44>)
 80014d8:	f000 f818 	bl	800150c <_init>
 80014dc:	1b64      	subs	r4, r4, r5
 80014de:	10a4      	asrs	r4, r4, #2
 80014e0:	2600      	movs	r6, #0
 80014e2:	42a6      	cmp	r6, r4
 80014e4:	d105      	bne.n	80014f2 <__libc_init_array+0x2e>
 80014e6:	bd70      	pop	{r4, r5, r6, pc}
 80014e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80014ec:	4798      	blx	r3
 80014ee:	3601      	adds	r6, #1
 80014f0:	e7ee      	b.n	80014d0 <__libc_init_array+0xc>
 80014f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80014f6:	4798      	blx	r3
 80014f8:	3601      	adds	r6, #1
 80014fa:	e7f2      	b.n	80014e2 <__libc_init_array+0x1e>
 80014fc:	08001568 	.word	0x08001568
 8001500:	08001568 	.word	0x08001568
 8001504:	08001568 	.word	0x08001568
 8001508:	0800156c 	.word	0x0800156c

0800150c <_init>:
 800150c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800150e:	bf00      	nop
 8001510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001512:	bc08      	pop	{r3}
 8001514:	469e      	mov	lr, r3
 8001516:	4770      	bx	lr

08001518 <_fini>:
 8001518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800151a:	bf00      	nop
 800151c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800151e:	bc08      	pop	{r3}
 8001520:	469e      	mov	lr, r3
 8001522:	4770      	bx	lr
