{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475849966212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475849966212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 16:19:26 2016 " "Processing started: Fri Oct 07 16:19:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475849966212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475849966212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc -c soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc -c soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475849966212 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram4k.qip " "Tcl Script File ram4k.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram4k.qip " "set_global_assignment -name QIP_FILE ram4k.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1475849966380 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1475849966380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1475849966586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/sdram.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849966652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849966652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "T80s.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967037 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "T80s.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "T80_Reg.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80_Reg.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967040 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "T80_Reg.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80_Reg.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "T80_Pack.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80_Pack.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "T80_MCode.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80_MCode.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967049 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "T80_MCode.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80_MCode.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "T80_ALU.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80_ALU.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967054 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "T80_ALU.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80_ALU.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "T80.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967058 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "T80.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hs HS vga.v(20) " "Verilog HDL Declaration information at vga.v(20): object \"hs\" differs only in case from object \"HS\" in the same scope" {  } { { "vga.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/vga.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475849967070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vs VS vga.v(21) " "Verilog HDL Declaration information at vga.v(21): object \"vs\" differs only in case from object \"VS\" in the same scope" {  } { { "vga.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/vga.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475849967070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/vga.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boot_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file boot_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 boot_rom " "Found entity 1: boot_rom" {  } { { "boot_rom.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/boot_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgapll " "Found entity 1: vgapll" {  } { { "vgapll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/vgapll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc " "Elaborating entity \"soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1475849967229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "soc.v" "vga" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:sdram " "Elaborating entity \"sdram\" for hierarchy \"sdram:sdram\"" {  } { { "soc.v" "sdram" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s T80s:T80s " "Elaborating entity \"T80s\" for hierarchy \"T80s:T80s\"" {  } { { "soc.v" "T80s" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 T80s:T80s\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"T80s:T80s\|T80:u0\"" {  } { { "T80s.vhd" "u0" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode T80s:T80s\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"T80s:T80s\|T80:u0\|T80_MCode:mcode\"" {  } { { "T80.vhd" "mcode" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU T80s:T80s\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"T80s:T80s\|T80:u0\|T80_ALU:alu\"" {  } { { "T80.vhd" "alu" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg T80s:T80s\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"T80s:T80s\|T80:u0\|T80_Reg:Regs\"" {  } { { "T80.vhd" "Regs" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boot_rom boot_rom:boot_rom " "Elaborating entity \"boot_rom\" for hierarchy \"boot_rom:boot_rom\"" {  } { { "soc.v" "boot_rom" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram boot_rom:boot_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"boot_rom:boot_rom\|altsyncram:altsyncram_component\"" {  } { { "boot_rom.v" "altsyncram_component" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/boot_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boot_rom:boot_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"boot_rom:boot_rom\|altsyncram:altsyncram_component\"" {  } { { "boot_rom.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/boot_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boot_rom:boot_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"boot_rom:boot_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file boot_rom.hex " "Parameter \"init_file\" = \"boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967317 ""}  } { { "boot_rom.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/boot_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475849967317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09a1 " "Found entity 1: altsyncram_09a1" {  } { { "db/altsyncram_09a1.tdf" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/altsyncram_09a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_09a1 boot_rom:boot_rom\|altsyncram:altsyncram_component\|altsyncram_09a1:auto_generated " "Elaborating entity \"altsyncram_09a1\" for hierarchy \"boot_rom:boot_rom\|altsyncram:altsyncram_component\|altsyncram_09a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "soc.v" "pll" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1920 " "Parameter \"clk0_divide_by\" = \"1920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2500 " "Parameter \"clk2_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967440 ""}  } { { "pll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475849967440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgapll vgapll:vgapll " "Elaborating entity \"vgapll\" for hierarchy \"vgapll:vgapll\"" {  } { { "soc.v" "vgapll" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vgapll:vgapll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vgapll:vgapll\|altpll:altpll_component\"" {  } { { "vgapll.v" "altpll_component" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/vgapll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgapll:vgapll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vgapll:vgapll\|altpll:altpll_component\"" {  } { { "vgapll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/vgapll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgapll:vgapll\|altpll:altpll_component " "Instantiated megafunction \"vgapll:vgapll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 32 " "Parameter \"clk0_divide_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 21 " "Parameter \"clk0_multiply_by\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vgapll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vgapll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967542 ""}  } { { "vgapll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/vgapll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475849967542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vgapll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vgapll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgapll_altpll " "Found entity 1: vgapll_altpll" {  } { { "db/vgapll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/vgapll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849967621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849967621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgapll_altpll vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated " "Elaborating entity \"vgapll_altpll\" for hierarchy \"vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849967623 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "vga:vga\|vmem_rtl_0 " "Inferred dual-clock RAM node \"vga:vga\|vmem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1475849968578 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga:vga\|vmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga:vga\|vmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16000 " "Parameter NUMWORDS_A set to 16000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16000 " "Parameter NUMWORDS_B set to 16000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1475849971638 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1475849971638 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1475849971638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga\|altsyncram:vmem_rtl_0 " "Elaborated megafunction instantiation \"vga:vga\|altsyncram:vmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga\|altsyncram:vmem_rtl_0 " "Instantiated megafunction \"vga:vga\|altsyncram:vmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16000 " "Parameter \"NUMWORDS_A\" = \"16000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16000 " "Parameter \"NUMWORDS_B\" = \"16000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475849971663 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475849971663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8d1 " "Found entity 1: altsyncram_u8d1" {  } { { "db/altsyncram_u8d1.tdf" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/altsyncram_u8d1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849971737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849971737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849971809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849971809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849971878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849971878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475849971948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475849971948 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1475849972429 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "T80.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80.vhd" 982 -1 0 } } { "T80.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80.vhd" 357 -1 0 } } { "T80s.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80s.vhd" 90 -1 0 } } { "T80s.vhd" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/T80s.vhd" 89 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1475849972509 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1475849972509 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[8\] GND " "Pin \"SDRAM_A\[8\]\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|SDRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[11\] GND " "Pin \"SDRAM_A\[11\]\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|SDRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[12\] GND " "Pin \"SDRAM_A\[12\]\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|SDRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQML GND " "Pin \"SDRAM_DQML\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|SDRAM_DQML"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQMH GND " "Pin \"SDRAM_DQMH\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|SDRAM_DQMH"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[0\] GND " "Pin \"SDRAM_BA\[0\]\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|SDRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[1\] GND " "Pin \"SDRAM_BA\[1\]\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|SDRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475849978219 "|soc|VGA_B[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1475849978219 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1475849978497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1475849982531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.map.smsg " "Generated suppressed messages file C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1475849982633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1475849982964 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475849982964 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/pll.v" 102 0 0 } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 142 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1475849983066 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/pll.v" 102 0 0 } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 142 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1475849983066 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_48\[1\] " "No output dependent on input pin \"CLOCK_48\[1\]\"" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475849983265 "|soc|CLOCK_48[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1475849983265 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2491 " "Implemented 2491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1475849983266 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1475849983266 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1475849983266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2404 " "Implemented 2404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1475849983266 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1475849983266 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1475849983266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1475849983266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475849983334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 16:19:43 2016 " "Processing ended: Fri Oct 07 16:19:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475849983334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475849983334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475849983334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475849983334 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram4k.qip " "Tcl Script File ram4k.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram4k.qip " "set_global_assignment -name QIP_FILE ram4k.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1475849985712 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1475849985712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475849985714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475849985715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 16:19:44 2016 " "Processing started: Fri Oct 07 16:19:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475849985715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1475849985715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off soc -c soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off soc -c soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1475849985716 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1475849985883 ""}
{ "Info" "0" "" "Project  = soc" {  } {  } 0 0 "Project  = soc" 0 0 "Fitter" 0 0 1475849985884 ""}
{ "Info" "0" "" "Revision = soc" {  } {  } 0 0 "Revision = soc" 0 0 "Fitter" 0 0 1475849985884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1475849986122 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1475849986168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1475849986228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1475849986228 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has been set to clock1" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1475849986312 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1475849986320 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 3 -29 -2511 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of -29 degrees (-2511 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1475849986320 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1475849986320 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|wire_pll1_clk\[0\] 21 32 0 0 " "Implementing clock multiplication of 21, clock division of 32, and phase shift of 0 degrees (0 ps) for vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vgapll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/vgapll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1475849986321 ""}  } { { "db/vgapll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/vgapll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1475849986321 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1475849986427 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1475849986438 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475849986682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475849986682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475849986682 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1475849986682 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 4135 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1475849986689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 4137 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1475849986689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 4139 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1475849986689 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1475849986689 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1475849986689 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1475849986691 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1475849986694 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 61 " "No exact pin location assignment(s) for 3 pins of 61 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_48\[1\] " "Pin CLOCK_48\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_48[1] } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_48[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475849987036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[0\] " "Pin VGA_R\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475849987036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[0\] " "Pin VGA_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1475849987036 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1475849987036 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The parameters of the PLL vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 and the PLL pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 28 " "The value of the parameter \"M\" for the PLL atom pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 28" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 21 " "The value of the parameter \"M\" for the PLL atom vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 is 21" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 3 " "The value of the parameter \"N\" for the PLL atom pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 3" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 2 " "The value of the parameter \"N\" for the PLL atom vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 14354 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 14354" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 16149 " "The value of the parameter \"Min Lock Period\" for the PLL atom vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 is 16149" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 31108 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 31108" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 34996 " "The value of the parameter \"Max Lock Period\" for the PLL atom vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 is 34996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Compensate Clock pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 " "The values of the parameter \"Compensate Clock\" do not match for the PLL atoms pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Compensate Clock pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clock1 " "The value of the parameter \"Compensate Clock\" for the PLL atom pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is clock1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Compensate Clock vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 clock0 " "The value of the parameter \"Compensate Clock\" for the PLL atom vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 is clock0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M_PH\" for the PLL atom pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1475849987072 ""}  } { { "db/vgapll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/vgapll_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vgapll:vgapll|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 94 9662 10382 0} { 0 { 0 ""} 0 115 9662 10382 0}  }  } } { "db/pll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1475849987072 ""}
{ "Info" "ISTA_SDC_FOUND" "soc.sdc " "Reading SDC File: 'soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1475849987618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 41 CLOCK_27\[0\] port " "Ignored filter at soc.sdc(41): CLOCK_27\[0\] could not be matched with a port" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1475849987626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at soc.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk_27\} -period 37.037 -waveform \{ 0.000 18.500 \} \[get_ports \{CLOCK_27\[0\]\}\] " "create_clock -name \{clk_27\} -period 37.037 -waveform \{ 0.000 18.500 \} \[get_ports \{CLOCK_27\[0\]\}\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987627 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1475849987627 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987628 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -phase -28.93 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -phase -28.93 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987628 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 21 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 21 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987628 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1475849987628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 48 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at soc.sdc(48): clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1475849987629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock soc.sdc 48 Argument -source is an empty collection " "Ignored create_generated_clock at soc.sdc(48): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sdclk_pin -source \[get_pins \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] \[get_ports \{SDRAM_CLK\}\] " "create_generated_clock -name sdclk_pin -source \[get_pins \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] \[get_ports \{SDRAM_CLK\}\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987629 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1475849987629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1475849987630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 65 sdclk_pin clock " "Ignored filter at soc.sdc(65): sdclk_pin could not be matched with a clock" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1475849987630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay soc.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at soc.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987631 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1475849987631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay soc.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at soc.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987631 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1475849987631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay soc.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at soc.sdc(72): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sdclk_pin -max 1.5 \[get_ports SDRAM_*\] " "set_output_delay -clock sdclk_pin -max 1.5 \[get_ports SDRAM_*\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987631 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1475849987631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay soc.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at soc.sdc(73): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sdclk_pin -min -0.8 \[get_ports SDRAM_*\] " "set_output_delay -clock sdclk_pin -min -0.8 \[get_ports SDRAM_*\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987631 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1475849987631 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 91 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at soc.sdc(91): clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1475849987632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path soc.sdc 91 Argument <from> is an empty collection " "Ignored set_multicycle_path at soc.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sdclk_pin\}\] -to \[get_clocks \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sdclk_pin\}\] -to \[get_clocks \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup -end 2" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987632 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1475849987632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path soc.sdc 91 Argument <to> is an empty collection " "Ignored set_multicycle_path at soc.sdc(91): Argument <to> is an empty collection" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1475849987632 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1475849987633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1475849987647 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987648 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987648 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833 " "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987648 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1475849987648 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1475849987649 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   clk_div\[2\] " "   1.000   clk_div\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  CLOCK_48\[0\] " "   1.000  CLOCK_48\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   1.500 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.500 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   1.500 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.523 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   1.523 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475849987649 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1475849987649 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_48\[0\]~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_48\[0\]~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475849987836 ""}  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_48[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 4124 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475849987836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475849987836 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475849987836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475849987836 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475849987836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475849987836 ""}  } { { "db/vgapll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/vgapll_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vgapll:vgapll|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475849987836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div\[2\]  " "Automatically promoted node clk_div\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475849987836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram\|q\[0\]~0 " "Destination node sdram:sdram\|q\[0\]~0" {  } { { "sdram.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/sdram.v" 67 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram:sdram|q[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 1052 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475849987836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram\|q\[1\]~1 " "Destination node sdram:sdram\|q\[1\]~1" {  } { { "sdram.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/sdram.v" 67 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram:sdram|q[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 1053 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475849987836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram\|q\[2\]~2 " "Destination node sdram:sdram\|q\[2\]~2" {  } { { "sdram.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/sdram.v" 67 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram:sdram|q[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 1054 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475849987836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div\[2\]~0 " "Destination node clk_div\[2\]~0" {  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 128 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 1538 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475849987836 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1475849987836 ""}  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 128 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 933 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475849987836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal0~2  " "Automatically promoted node Equal0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475849987837 ""}  } { { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 1236 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475849987837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1475849988461 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1475849988464 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1475849988464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1475849988470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1475849988476 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1475849988479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1475849988480 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1475849988482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1475849988584 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1475849988587 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1475849988587 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 1 2 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1475849988599 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1475849988599 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1475849988599 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 8 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1475849988600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 7 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1475849988600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1475849988600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 0 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1475849988600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 8 5 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1475849988600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 4 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1475849988600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 1 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1475849988600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1475849988600 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1475849988600 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1475849988600 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] SDRAM_CLK~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/pll.v" 102 0 0 } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 142 0 0 } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1475849988637 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 0 " "PLL \"vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1 driven by CLOCK_48\[0\]~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_48\[0\]~inputclkctrl " "Input port INCLK\[0\] of node \"vgapll:vgapll\|altpll:altpll_component\|vgapll_altpll:auto_generated\|pll1\" is driven by CLOCK_48\[0\]~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_48\[0\]~inputclkctrl" {  } { { "db/vgapll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/vgapll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vgapll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/vgapll.v" 94 0 0 } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 149 0 0 } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 5 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1475849988644 ""}  } { { "db/vgapll_altpll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/db/vgapll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vgapll.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/vgapll.v" 94 0 0 } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 149 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1475849988644 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475849988706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1475849989651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475849990375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1475849990395 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1475849995133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475849995134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1475849995880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1475849999381 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1475849999381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475850004731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1475850004732 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1475850004732 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.60 " "Total time spent on timing analysis during the Fitter is 3.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1475850004806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1475850004885 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1475850005584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1475850005646 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1475850006421 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475850007608 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_48\[1\] 3.3-V LVTTL 141 " "Pin CLOCK_48\[1\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_48[1] } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_48[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL 30 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL 28 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL 32 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL 31 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL 33 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL 34 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL 38 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL 39 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL 58 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL 55 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL 54 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL 53 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL 52 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL 51 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL 50 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL 49 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_48\[0\] 3.3-V LVTTL 24 " "Pin CLOCK_48\[0\] uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_48[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_48\[0\]" } } } } { "soc.v" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_48[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1475850008203 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1475850008203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.fit.smsg " "Generated suppressed messages file C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1475850008511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "950 " "Peak virtual memory: 950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475850009615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 16:20:09 2016 " "Processing ended: Fri Oct 07 16:20:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475850009615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475850009615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475850009615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1475850009615 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1475850011277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475850011278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 16:20:11 2016 " "Processing started: Fri Oct 07 16:20:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475850011278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1475850011278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off soc -c soc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off soc -c soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1475850011278 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1475850012671 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1475850012708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475850013173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 16:20:13 2016 " "Processing ended: Fri Oct 07 16:20:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475850013173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475850013173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475850013173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1475850013173 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1475850013845 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram4k.qip " "Tcl Script File ram4k.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram4k.qip " "set_global_assignment -name QIP_FILE ram4k.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015064 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1475850015064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1475850015066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 16:20:14 2016 " "Processing started: Fri Oct 07 16:20:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475850015066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475850015066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc -c soc " "Command: quartus_sta soc -c soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475850015067 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1475850015171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1475850015401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1475850015448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1475850015448 ""}
{ "Info" "ISTA_SDC_FOUND" "soc.sdc " "Reading SDC File: 'soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1475850015900 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 41 CLOCK_27\[0\] port " "Ignored filter at soc.sdc(41): CLOCK_27\[0\] could not be matched with a port" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1475850015907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at soc.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk_27\} -period 37.037 -waveform \{ 0.000 18.500 \} \[get_ports \{CLOCK_27\[0\]\}\] " "create_clock -name \{clk_27\} -period 37.037 -waveform \{ 0.000 18.500 \} \[get_ports \{CLOCK_27\[0\]\}\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015908 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850015908 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015909 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -phase -28.93 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -phase -28.93 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015909 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 21 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 21 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015909 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 48 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at soc.sdc(48): clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1475850015910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock soc.sdc 48 Argument -source is an empty collection " "Ignored create_generated_clock at soc.sdc(48): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sdclk_pin -source \[get_pins \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] \[get_ports \{SDRAM_CLK\}\] " "create_generated_clock -name sdclk_pin -source \[get_pins \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] \[get_ports \{SDRAM_CLK\}\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015910 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850015910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1475850015911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 65 sdclk_pin clock " "Ignored filter at soc.sdc(65): sdclk_pin could not be matched with a clock" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1475850015913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay soc.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at soc.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015914 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850015914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay soc.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at soc.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015914 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850015914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay soc.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at soc.sdc(72): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sdclk_pin -max 1.5 \[get_ports SDRAM_*\] " "set_output_delay -clock sdclk_pin -max 1.5 \[get_ports SDRAM_*\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015914 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850015914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay soc.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at soc.sdc(73): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sdclk_pin -min -0.8 \[get_ports SDRAM_*\] " "set_output_delay -clock sdclk_pin -min -0.8 \[get_ports SDRAM_*\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015914 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850015914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 91 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at soc.sdc(91): clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1475850015915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path soc.sdc 91 Argument <from> is an empty collection " "Ignored set_multicycle_path at soc.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sdclk_pin\}\] -to \[get_clocks \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sdclk_pin\}\] -to \[get_clocks \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup -end 2" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015915 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850015915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path soc.sdc 91 Argument <to> is an empty collection " "Ignored set_multicycle_path at soc.sdc(91): Argument <to> is an empty collection" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850015915 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1475850015920 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_48\[0\] CLOCK_48\[0\] " "create_clock -period 1.000 -name CLOCK_48\[0\] CLOCK_48\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015922 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div\[2\] clk_div\[2\] " "create_clock -period 1.000 -name clk_div\[2\] clk_div\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015922 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1475850015922 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016023 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016024 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016024 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833 " "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016024 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016024 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1475850016026 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1475850016040 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1475850016216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1475850016216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.745 " "Worst-case setup slack is -12.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.745           -3584.287 clk_div\[2\]  " "  -12.745           -3584.287 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.928             -26.765 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.928             -26.765 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.497            -206.769 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.497            -206.769 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850016221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.159 " "Worst-case hold slack is -0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -0.417 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.159              -0.417 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clk_div\[2\]  " "    0.431               0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.452               0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850016236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.560 " "Worst-case recovery slack is -3.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.560            -557.296 clk_div\[2\]  " "   -3.560            -557.296 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850016245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.734 " "Worst-case removal slack is 2.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.734               0.000 clk_div\[2\]  " "    2.734               0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850016254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -688.389 clk_div\[2\]  " "   -3.201            -688.389 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CLOCK_48\[0\]  " "   -3.000              -3.000 CLOCK_48\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.678             -86.228 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.678             -86.228 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987             -14.805 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.987             -14.805 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850016260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850016260 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1475850016593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1475850016632 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1475850017561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017867 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017867 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017867 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833 " "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017867 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017867 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1475850017902 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1475850017902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.903 " "Worst-case setup slack is -11.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.903           -3353.816 clk_div\[2\]  " "  -11.903           -3353.816 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.364             -22.879 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.364             -22.879 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.113            -188.104 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.113            -188.104 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850017911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.289 " "Worst-case hold slack is -0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -0.909 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.289              -0.909 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clk_div\[2\]  " "    0.380               0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850017931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.151 " "Worst-case recovery slack is -3.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.151            -490.599 clk_div\[2\]  " "   -3.151            -490.599 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850017942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.459 " "Worst-case removal slack is 2.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.459               0.000 clk_div\[2\]  " "    2.459               0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850017955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -688.389 clk_div\[2\]  " "   -3.201            -688.389 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CLOCK_48\[0\]  " "   -3.000              -3.000 CLOCK_48\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.678             -86.228 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.678             -86.228 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987             -14.805 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.987             -14.805 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850017964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850017964 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1475850018324 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018644 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018645 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018645 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833 " "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018645 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018645 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1475850018654 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1475850018654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.025 " "Worst-case setup slack is -5.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.025           -1351.775 clk_div\[2\]  " "   -5.025           -1351.775 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.561              -8.099 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.561              -8.099 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598             -39.978 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.598             -39.978 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850018666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.069 " "Worst-case hold slack is 0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.069               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk_div\[2\]  " "    0.178               0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850018688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.027 " "Worst-case recovery slack is -1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.027            -153.821 clk_div\[2\]  " "   -1.027            -153.821 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850018702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.267 " "Worst-case removal slack is 1.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.267               0.000 clk_div\[2\]  " "    1.267               0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850018718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.582 CLOCK_48\[0\]  " "   -3.000              -3.582 CLOCK_48\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -403.000 clk_div\[2\]  " "   -1.000            -403.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500              -7.500 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.500              -7.500 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.477             -29.097 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.477             -29.097 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850018732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850018732 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1475850019563 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1475850019563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475850019813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 16:20:19 2016 " "Processing ended: Fri Oct 07 16:20:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475850019813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475850019813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475850019813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475850019813 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus II Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475850020634 ""}
