
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//printf_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012b8 <.init>:
  4012b8:	stp	x29, x30, [sp, #-16]!
  4012bc:	mov	x29, sp
  4012c0:	bl	4016b0 <ferror@plt+0x60>
  4012c4:	ldp	x29, x30, [sp], #16
  4012c8:	ret

Disassembly of section .plt:

00000000004012d0 <mbrtowc@plt-0x20>:
  4012d0:	stp	x16, x30, [sp, #-16]!
  4012d4:	adrp	x16, 419000 <ferror@plt+0x179b0>
  4012d8:	ldr	x17, [x16, #4088]
  4012dc:	add	x16, x16, #0xff8
  4012e0:	br	x17
  4012e4:	nop
  4012e8:	nop
  4012ec:	nop

00000000004012f0 <mbrtowc@plt>:
  4012f0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4012f4:	ldr	x17, [x16]
  4012f8:	add	x16, x16, #0x0
  4012fc:	br	x17

0000000000401300 <memcpy@plt>:
  401300:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401304:	ldr	x17, [x16, #8]
  401308:	add	x16, x16, #0x8
  40130c:	br	x17

0000000000401310 <_exit@plt>:
  401310:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401314:	ldr	x17, [x16, #16]
  401318:	add	x16, x16, #0x10
  40131c:	br	x17

0000000000401320 <strlen@plt>:
  401320:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401324:	ldr	x17, [x16, #24]
  401328:	add	x16, x16, #0x18
  40132c:	br	x17

0000000000401330 <exit@plt>:
  401330:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401334:	ldr	x17, [x16, #32]
  401338:	add	x16, x16, #0x20
  40133c:	br	x17

0000000000401340 <error@plt>:
  401340:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401344:	ldr	x17, [x16, #40]
  401348:	add	x16, x16, #0x28
  40134c:	br	x17

0000000000401350 <strtoimax@plt>:
  401350:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401354:	ldr	x17, [x16, #48]
  401358:	add	x16, x16, #0x30
  40135c:	br	x17

0000000000401360 <ferror_unlocked@plt>:
  401360:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401364:	ldr	x17, [x16, #56]
  401368:	add	x16, x16, #0x38
  40136c:	br	x17

0000000000401370 <__cxa_atexit@plt>:
  401370:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401374:	ldr	x17, [x16, #64]
  401378:	add	x16, x16, #0x40
  40137c:	br	x17

0000000000401380 <lseek@plt>:
  401380:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401384:	ldr	x17, [x16, #72]
  401388:	add	x16, x16, #0x48
  40138c:	br	x17

0000000000401390 <__fpending@plt>:
  401390:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401394:	ldr	x17, [x16, #80]
  401398:	add	x16, x16, #0x50
  40139c:	br	x17

00000000004013a0 <fileno@plt>:
  4013a0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4013a4:	ldr	x17, [x16, #88]
  4013a8:	add	x16, x16, #0x58
  4013ac:	br	x17

00000000004013b0 <fclose@plt>:
  4013b0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4013b4:	ldr	x17, [x16, #96]
  4013b8:	add	x16, x16, #0x60
  4013bc:	br	x17

00000000004013c0 <nl_langinfo@plt>:
  4013c0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4013c4:	ldr	x17, [x16, #104]
  4013c8:	add	x16, x16, #0x68
  4013cc:	br	x17

00000000004013d0 <malloc@plt>:
  4013d0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4013d4:	ldr	x17, [x16, #112]
  4013d8:	add	x16, x16, #0x70
  4013dc:	br	x17

00000000004013e0 <strncmp@plt>:
  4013e0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4013e4:	ldr	x17, [x16, #120]
  4013e8:	add	x16, x16, #0x78
  4013ec:	br	x17

00000000004013f0 <bindtextdomain@plt>:
  4013f0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4013f4:	ldr	x17, [x16, #128]
  4013f8:	add	x16, x16, #0x80
  4013fc:	br	x17

0000000000401400 <__libc_start_main@plt>:
  401400:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401404:	ldr	x17, [x16, #136]
  401408:	add	x16, x16, #0x88
  40140c:	br	x17

0000000000401410 <memset@plt>:
  401410:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401414:	ldr	x17, [x16, #144]
  401418:	add	x16, x16, #0x90
  40141c:	br	x17

0000000000401420 <putchar_unlocked@plt>:
  401420:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401424:	ldr	x17, [x16, #152]
  401428:	add	x16, x16, #0x98
  40142c:	br	x17

0000000000401430 <calloc@plt>:
  401430:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401434:	ldr	x17, [x16, #160]
  401438:	add	x16, x16, #0xa0
  40143c:	br	x17

0000000000401440 <realloc@plt>:
  401440:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401444:	ldr	x17, [x16, #168]
  401448:	add	x16, x16, #0xa8
  40144c:	br	x17

0000000000401450 <strrchr@plt>:
  401450:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401454:	ldr	x17, [x16, #176]
  401458:	add	x16, x16, #0xb0
  40145c:	br	x17

0000000000401460 <__gmon_start__@plt>:
  401460:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401464:	ldr	x17, [x16, #184]
  401468:	add	x16, x16, #0xb8
  40146c:	br	x17

0000000000401470 <strtoumax@plt>:
  401470:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401474:	ldr	x17, [x16, #192]
  401478:	add	x16, x16, #0xc0
  40147c:	br	x17

0000000000401480 <abort@plt>:
  401480:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401484:	ldr	x17, [x16, #200]
  401488:	add	x16, x16, #0xc8
  40148c:	br	x17

0000000000401490 <mbsinit@plt>:
  401490:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401494:	ldr	x17, [x16, #208]
  401498:	add	x16, x16, #0xd0
  40149c:	br	x17

00000000004014a0 <memcmp@plt>:
  4014a0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4014a4:	ldr	x17, [x16, #216]
  4014a8:	add	x16, x16, #0xd8
  4014ac:	br	x17

00000000004014b0 <textdomain@plt>:
  4014b0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4014b4:	ldr	x17, [x16, #224]
  4014b8:	add	x16, x16, #0xe0
  4014bc:	br	x17

00000000004014c0 <strcmp@plt>:
  4014c0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4014c4:	ldr	x17, [x16, #232]
  4014c8:	add	x16, x16, #0xe8
  4014cc:	br	x17

00000000004014d0 <iconv@plt>:
  4014d0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4014d4:	ldr	x17, [x16, #240]
  4014d8:	add	x16, x16, #0xf0
  4014dc:	br	x17

00000000004014e0 <__ctype_b_loc@plt>:
  4014e0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4014e4:	ldr	x17, [x16, #248]
  4014e8:	add	x16, x16, #0xf8
  4014ec:	br	x17

00000000004014f0 <uselocale@plt>:
  4014f0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4014f4:	ldr	x17, [x16, #256]
  4014f8:	add	x16, x16, #0x100
  4014fc:	br	x17

0000000000401500 <fseeko@plt>:
  401500:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401504:	ldr	x17, [x16, #264]
  401508:	add	x16, x16, #0x108
  40150c:	br	x17

0000000000401510 <strtold@plt>:
  401510:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401514:	ldr	x17, [x16, #272]
  401518:	add	x16, x16, #0x110
  40151c:	br	x17

0000000000401520 <free@plt>:
  401520:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401524:	ldr	x17, [x16, #280]
  401528:	add	x16, x16, #0x118
  40152c:	br	x17

0000000000401530 <__ctype_get_mb_cur_max@plt>:
  401530:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401534:	ldr	x17, [x16, #288]
  401538:	add	x16, x16, #0x120
  40153c:	br	x17

0000000000401540 <mempcpy@plt>:
  401540:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401544:	ldr	x17, [x16, #296]
  401548:	add	x16, x16, #0x128
  40154c:	br	x17

0000000000401550 <strchr@plt>:
  401550:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401554:	ldr	x17, [x16, #304]
  401558:	add	x16, x16, #0x130
  40155c:	br	x17

0000000000401560 <fwrite@plt>:
  401560:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401564:	ldr	x17, [x16, #312]
  401568:	add	x16, x16, #0x138
  40156c:	br	x17

0000000000401570 <fflush@plt>:
  401570:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401574:	ldr	x17, [x16, #320]
  401578:	add	x16, x16, #0x140
  40157c:	br	x17

0000000000401580 <iconv_open@plt>:
  401580:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401584:	ldr	x17, [x16, #328]
  401588:	add	x16, x16, #0x148
  40158c:	br	x17

0000000000401590 <vprintf@plt>:
  401590:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401594:	ldr	x17, [x16, #336]
  401598:	add	x16, x16, #0x150
  40159c:	br	x17

00000000004015a0 <fputs_unlocked@plt>:
  4015a0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4015a4:	ldr	x17, [x16, #344]
  4015a8:	add	x16, x16, #0x158
  4015ac:	br	x17

00000000004015b0 <__freading@plt>:
  4015b0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4015b4:	ldr	x17, [x16, #352]
  4015b8:	add	x16, x16, #0x160
  4015bc:	br	x17

00000000004015c0 <iswprint@plt>:
  4015c0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4015c4:	ldr	x17, [x16, #360]
  4015c8:	add	x16, x16, #0x168
  4015cc:	br	x17

00000000004015d0 <vfprintf@plt>:
  4015d0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4015d4:	ldr	x17, [x16, #368]
  4015d8:	add	x16, x16, #0x170
  4015dc:	br	x17

00000000004015e0 <printf@plt>:
  4015e0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4015e4:	ldr	x17, [x16, #376]
  4015e8:	add	x16, x16, #0x178
  4015ec:	br	x17

00000000004015f0 <__errno_location@plt>:
  4015f0:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  4015f4:	ldr	x17, [x16, #384]
  4015f8:	add	x16, x16, #0x180
  4015fc:	br	x17

0000000000401600 <getenv@plt>:
  401600:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401604:	ldr	x17, [x16, #392]
  401608:	add	x16, x16, #0x188
  40160c:	br	x17

0000000000401610 <gettext@plt>:
  401610:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401614:	ldr	x17, [x16, #400]
  401618:	add	x16, x16, #0x190
  40161c:	br	x17

0000000000401620 <newlocale@plt>:
  401620:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401624:	ldr	x17, [x16, #408]
  401628:	add	x16, x16, #0x198
  40162c:	br	x17

0000000000401630 <fprintf@plt>:
  401630:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401634:	ldr	x17, [x16, #416]
  401638:	add	x16, x16, #0x1a0
  40163c:	br	x17

0000000000401640 <setlocale@plt>:
  401640:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401644:	ldr	x17, [x16, #424]
  401648:	add	x16, x16, #0x1a8
  40164c:	br	x17

0000000000401650 <ferror@plt>:
  401650:	adrp	x16, 41a000 <ferror@plt+0x189b0>
  401654:	ldr	x17, [x16, #432]
  401658:	add	x16, x16, #0x1b0
  40165c:	br	x17

Disassembly of section .text:

0000000000401660 <.text>:
  401660:	mov	x29, #0x0                   	// #0
  401664:	mov	x30, #0x0                   	// #0
  401668:	mov	x5, x0
  40166c:	ldr	x1, [sp]
  401670:	add	x2, sp, #0x8
  401674:	mov	x6, sp
  401678:	movz	x0, #0x0, lsl #48
  40167c:	movk	x0, #0x0, lsl #32
  401680:	movk	x0, #0x40, lsl #16
  401684:	movk	x0, #0x3128
  401688:	movz	x3, #0x0, lsl #48
  40168c:	movk	x3, #0x0, lsl #32
  401690:	movk	x3, #0x40, lsl #16
  401694:	movk	x3, #0x78c8
  401698:	movz	x4, #0x0, lsl #48
  40169c:	movk	x4, #0x0, lsl #32
  4016a0:	movk	x4, #0x40, lsl #16
  4016a4:	movk	x4, #0x7948
  4016a8:	bl	401400 <__libc_start_main@plt>
  4016ac:	bl	401480 <abort@plt>
  4016b0:	adrp	x0, 419000 <ferror@plt+0x179b0>
  4016b4:	ldr	x0, [x0, #4064]
  4016b8:	cbz	x0, 4016c0 <ferror@plt+0x70>
  4016bc:	b	401460 <__gmon_start__@plt>
  4016c0:	ret
  4016c4:	stp	x29, x30, [sp, #-32]!
  4016c8:	mov	x29, sp
  4016cc:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4016d0:	add	x0, x0, #0x230
  4016d4:	str	x0, [sp, #24]
  4016d8:	ldr	x0, [sp, #24]
  4016dc:	str	x0, [sp, #24]
  4016e0:	ldr	x1, [sp, #24]
  4016e4:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4016e8:	add	x0, x0, #0x230
  4016ec:	cmp	x1, x0
  4016f0:	b.eq	40172c <ferror@plt+0xdc>  // b.none
  4016f4:	adrp	x0, 407000 <ferror@plt+0x59b0>
  4016f8:	add	x0, x0, #0x978
  4016fc:	ldr	x0, [x0]
  401700:	str	x0, [sp, #16]
  401704:	ldr	x0, [sp, #16]
  401708:	str	x0, [sp, #16]
  40170c:	ldr	x0, [sp, #16]
  401710:	cmp	x0, #0x0
  401714:	b.eq	401730 <ferror@plt+0xe0>  // b.none
  401718:	ldr	x1, [sp, #16]
  40171c:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401720:	add	x0, x0, #0x230
  401724:	blr	x1
  401728:	b	401730 <ferror@plt+0xe0>
  40172c:	nop
  401730:	ldp	x29, x30, [sp], #32
  401734:	ret
  401738:	stp	x29, x30, [sp, #-48]!
  40173c:	mov	x29, sp
  401740:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401744:	add	x0, x0, #0x230
  401748:	str	x0, [sp, #40]
  40174c:	ldr	x0, [sp, #40]
  401750:	str	x0, [sp, #40]
  401754:	ldr	x1, [sp, #40]
  401758:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  40175c:	add	x0, x0, #0x230
  401760:	sub	x0, x1, x0
  401764:	asr	x0, x0, #3
  401768:	lsr	x1, x0, #63
  40176c:	add	x0, x1, x0
  401770:	asr	x0, x0, #1
  401774:	str	x0, [sp, #32]
  401778:	ldr	x0, [sp, #32]
  40177c:	cmp	x0, #0x0
  401780:	b.eq	4017c0 <ferror@plt+0x170>  // b.none
  401784:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401788:	add	x0, x0, #0x980
  40178c:	ldr	x0, [x0]
  401790:	str	x0, [sp, #24]
  401794:	ldr	x0, [sp, #24]
  401798:	str	x0, [sp, #24]
  40179c:	ldr	x0, [sp, #24]
  4017a0:	cmp	x0, #0x0
  4017a4:	b.eq	4017c4 <ferror@plt+0x174>  // b.none
  4017a8:	ldr	x2, [sp, #24]
  4017ac:	ldr	x1, [sp, #32]
  4017b0:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4017b4:	add	x0, x0, #0x230
  4017b8:	blr	x2
  4017bc:	b	4017c4 <ferror@plt+0x174>
  4017c0:	nop
  4017c4:	ldp	x29, x30, [sp], #48
  4017c8:	ret
  4017cc:	stp	x29, x30, [sp, #-16]!
  4017d0:	mov	x29, sp
  4017d4:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4017d8:	add	x0, x0, #0x250
  4017dc:	ldrb	w0, [x0]
  4017e0:	and	x0, x0, #0xff
  4017e4:	cmp	x0, #0x0
  4017e8:	b.ne	401804 <ferror@plt+0x1b4>  // b.any
  4017ec:	bl	4016c4 <ferror@plt+0x74>
  4017f0:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4017f4:	add	x0, x0, #0x250
  4017f8:	mov	w1, #0x1                   	// #1
  4017fc:	strb	w1, [x0]
  401800:	b	401808 <ferror@plt+0x1b8>
  401804:	nop
  401808:	ldp	x29, x30, [sp], #16
  40180c:	ret
  401810:	stp	x29, x30, [sp, #-16]!
  401814:	mov	x29, sp
  401818:	bl	401738 <ferror@plt+0xe8>
  40181c:	nop
  401820:	ldp	x29, x30, [sp], #16
  401824:	ret
  401828:	sub	sp, sp, #0x10
  40182c:	strb	w0, [sp, #15]
  401830:	ldrb	w0, [sp, #15]
  401834:	add	sp, sp, #0x10
  401838:	ret
  40183c:	stp	x29, x30, [sp, #-176]!
  401840:	mov	x29, sp
  401844:	str	x0, [sp, #24]
  401848:	adrp	x0, 407000 <ferror@plt+0x59b0>
  40184c:	add	x1, x0, #0xb28
  401850:	add	x0, sp, #0x28
  401854:	ldp	x2, x3, [x1]
  401858:	stp	x2, x3, [x0]
  40185c:	ldp	x2, x3, [x1, #16]
  401860:	stp	x2, x3, [x0, #16]
  401864:	ldp	x2, x3, [x1, #32]
  401868:	stp	x2, x3, [x0, #32]
  40186c:	ldp	x2, x3, [x1, #48]
  401870:	stp	x2, x3, [x0, #48]
  401874:	ldp	x2, x3, [x1, #64]
  401878:	stp	x2, x3, [x0, #64]
  40187c:	ldp	x2, x3, [x1, #80]
  401880:	stp	x2, x3, [x0, #80]
  401884:	ldp	x2, x3, [x1, #96]
  401888:	stp	x2, x3, [x0, #96]
  40188c:	ldr	x0, [sp, #24]
  401890:	str	x0, [sp, #168]
  401894:	add	x0, sp, #0x28
  401898:	str	x0, [sp, #160]
  40189c:	b	4018ac <ferror@plt+0x25c>
  4018a0:	ldr	x0, [sp, #160]
  4018a4:	add	x0, x0, #0x10
  4018a8:	str	x0, [sp, #160]
  4018ac:	ldr	x0, [sp, #160]
  4018b0:	ldr	x0, [x0]
  4018b4:	cmp	x0, #0x0
  4018b8:	b.eq	4018d8 <ferror@plt+0x288>  // b.none
  4018bc:	ldr	x0, [sp, #160]
  4018c0:	ldr	x0, [x0]
  4018c4:	mov	x1, x0
  4018c8:	ldr	x0, [sp, #24]
  4018cc:	bl	4014c0 <strcmp@plt>
  4018d0:	cmp	w0, #0x0
  4018d4:	b.ne	4018a0 <ferror@plt+0x250>  // b.any
  4018d8:	ldr	x0, [sp, #160]
  4018dc:	ldr	x0, [x0, #8]
  4018e0:	cmp	x0, #0x0
  4018e4:	b.eq	4018f4 <ferror@plt+0x2a4>  // b.none
  4018e8:	ldr	x0, [sp, #160]
  4018ec:	ldr	x0, [x0, #8]
  4018f0:	str	x0, [sp, #168]
  4018f4:	adrp	x0, 407000 <ferror@plt+0x59b0>
  4018f8:	add	x0, x0, #0xa18
  4018fc:	bl	401610 <gettext@plt>
  401900:	mov	x3, x0
  401904:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401908:	add	x2, x0, #0xa30
  40190c:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401910:	add	x1, x0, #0xa58
  401914:	mov	x0, x3
  401918:	bl	4015e0 <printf@plt>
  40191c:	mov	x1, #0x0                   	// #0
  401920:	mov	w0, #0x5                   	// #5
  401924:	bl	401640 <setlocale@plt>
  401928:	str	x0, [sp, #152]
  40192c:	ldr	x0, [sp, #152]
  401930:	cmp	x0, #0x0
  401934:	b.eq	40197c <ferror@plt+0x32c>  // b.none
  401938:	mov	x2, #0x3                   	// #3
  40193c:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401940:	add	x1, x0, #0xa68
  401944:	ldr	x0, [sp, #152]
  401948:	bl	4013e0 <strncmp@plt>
  40194c:	cmp	w0, #0x0
  401950:	b.eq	40197c <ferror@plt+0x32c>  // b.none
  401954:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401958:	add	x0, x0, #0xa70
  40195c:	bl	401610 <gettext@plt>
  401960:	mov	x2, x0
  401964:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401968:	add	x0, x0, #0x240
  40196c:	ldr	x0, [x0]
  401970:	mov	x1, x0
  401974:	mov	x0, x2
  401978:	bl	4015a0 <fputs_unlocked@plt>
  40197c:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401980:	add	x0, x0, #0xab8
  401984:	bl	401610 <gettext@plt>
  401988:	mov	x3, x0
  40198c:	ldr	x2, [sp, #24]
  401990:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401994:	add	x1, x0, #0xa30
  401998:	mov	x0, x3
  40199c:	bl	4015e0 <printf@plt>
  4019a0:	adrp	x0, 407000 <ferror@plt+0x59b0>
  4019a4:	add	x0, x0, #0xad8
  4019a8:	bl	401610 <gettext@plt>
  4019ac:	mov	x3, x0
  4019b0:	ldr	x1, [sp, #168]
  4019b4:	ldr	x0, [sp, #24]
  4019b8:	cmp	x1, x0
  4019bc:	b.ne	4019cc <ferror@plt+0x37c>  // b.any
  4019c0:	adrp	x0, 407000 <ferror@plt+0x59b0>
  4019c4:	add	x0, x0, #0xb10
  4019c8:	b	4019d4 <ferror@plt+0x384>
  4019cc:	adrp	x0, 407000 <ferror@plt+0x59b0>
  4019d0:	add	x0, x0, #0xb20
  4019d4:	mov	x2, x0
  4019d8:	ldr	x1, [sp, #168]
  4019dc:	mov	x0, x3
  4019e0:	bl	4015e0 <printf@plt>
  4019e4:	nop
  4019e8:	ldp	x29, x30, [sp], #176
  4019ec:	ret
  4019f0:	stp	x29, x30, [sp, #-48]!
  4019f4:	mov	x29, sp
  4019f8:	str	x19, [sp, #16]
  4019fc:	str	w0, [sp, #44]
  401a00:	ldr	w0, [sp, #44]
  401a04:	cmp	w0, #0x0
  401a08:	b.eq	401a44 <ferror@plt+0x3f4>  // b.none
  401a0c:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401a10:	add	x0, x0, #0x238
  401a14:	ldr	x19, [x0]
  401a18:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401a1c:	add	x0, x0, #0xbf0
  401a20:	bl	401610 <gettext@plt>
  401a24:	mov	x1, x0
  401a28:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401a2c:	add	x0, x0, #0x270
  401a30:	ldr	x0, [x0]
  401a34:	mov	x2, x0
  401a38:	mov	x0, x19
  401a3c:	bl	401630 <fprintf@plt>
  401a40:	b	401bbc <ferror@plt+0x56c>
  401a44:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401a48:	add	x0, x0, #0xc18
  401a4c:	bl	401610 <gettext@plt>
  401a50:	mov	x3, x0
  401a54:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401a58:	add	x0, x0, #0x270
  401a5c:	ldr	x1, [x0]
  401a60:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401a64:	add	x0, x0, #0x270
  401a68:	ldr	x0, [x0]
  401a6c:	mov	x2, x0
  401a70:	mov	x0, x3
  401a74:	bl	4015e0 <printf@plt>
  401a78:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401a7c:	add	x0, x0, #0xc50
  401a80:	bl	401610 <gettext@plt>
  401a84:	mov	x2, x0
  401a88:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401a8c:	add	x0, x0, #0x240
  401a90:	ldr	x0, [x0]
  401a94:	mov	x1, x0
  401a98:	mov	x0, x2
  401a9c:	bl	4015a0 <fputs_unlocked@plt>
  401aa0:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401aa4:	add	x0, x0, #0xca0
  401aa8:	bl	401610 <gettext@plt>
  401aac:	mov	x2, x0
  401ab0:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401ab4:	add	x0, x0, #0x240
  401ab8:	ldr	x0, [x0]
  401abc:	mov	x1, x0
  401ac0:	mov	x0, x2
  401ac4:	bl	4015a0 <fputs_unlocked@plt>
  401ac8:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401acc:	add	x0, x0, #0xcd0
  401ad0:	bl	401610 <gettext@plt>
  401ad4:	mov	x2, x0
  401ad8:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401adc:	add	x0, x0, #0x240
  401ae0:	ldr	x0, [x0]
  401ae4:	mov	x1, x0
  401ae8:	mov	x0, x2
  401aec:	bl	4015a0 <fputs_unlocked@plt>
  401af0:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401af4:	add	x0, x0, #0xd08
  401af8:	bl	401610 <gettext@plt>
  401afc:	mov	x2, x0
  401b00:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401b04:	add	x0, x0, #0x240
  401b08:	ldr	x0, [x0]
  401b0c:	mov	x1, x0
  401b10:	mov	x0, x2
  401b14:	bl	4015a0 <fputs_unlocked@plt>
  401b18:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401b1c:	add	x0, x0, #0xd70
  401b20:	bl	401610 <gettext@plt>
  401b24:	mov	x2, x0
  401b28:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401b2c:	add	x0, x0, #0x240
  401b30:	ldr	x0, [x0]
  401b34:	mov	x1, x0
  401b38:	mov	x0, x2
  401b3c:	bl	4015a0 <fputs_unlocked@plt>
  401b40:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401b44:	add	x0, x0, #0xe58
  401b48:	bl	401610 <gettext@plt>
  401b4c:	mov	x2, x0
  401b50:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401b54:	add	x0, x0, #0x240
  401b58:	ldr	x0, [x0]
  401b5c:	mov	x1, x0
  401b60:	mov	x0, x2
  401b64:	bl	4015a0 <fputs_unlocked@plt>
  401b68:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401b6c:	add	x0, x0, #0xf58
  401b70:	bl	401610 <gettext@plt>
  401b74:	mov	x2, x0
  401b78:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401b7c:	add	x0, x0, #0x240
  401b80:	ldr	x0, [x0]
  401b84:	mov	x1, x0
  401b88:	mov	x0, x2
  401b8c:	bl	4015a0 <fputs_unlocked@plt>
  401b90:	adrp	x0, 408000 <ferror@plt+0x69b0>
  401b94:	add	x0, x0, #0x118
  401b98:	bl	401610 <gettext@plt>
  401b9c:	mov	x2, x0
  401ba0:	adrp	x0, 408000 <ferror@plt+0x69b0>
  401ba4:	add	x1, x0, #0x1d8
  401ba8:	mov	x0, x2
  401bac:	bl	4015e0 <printf@plt>
  401bb0:	adrp	x0, 408000 <ferror@plt+0x69b0>
  401bb4:	add	x0, x0, #0x1d8
  401bb8:	bl	40183c <ferror@plt+0x1ec>
  401bbc:	ldr	w0, [sp, #44]
  401bc0:	bl	401330 <exit@plt>
  401bc4:	stp	x29, x30, [sp, #-48]!
  401bc8:	mov	x29, sp
  401bcc:	str	x19, [sp, #16]
  401bd0:	str	x0, [sp, #40]
  401bd4:	str	x1, [sp, #32]
  401bd8:	bl	4015f0 <__errno_location@plt>
  401bdc:	ldr	w0, [x0]
  401be0:	cmp	w0, #0x0
  401be4:	b.eq	401c24 <ferror@plt+0x5d4>  // b.none
  401be8:	bl	4015f0 <__errno_location@plt>
  401bec:	ldr	w19, [x0]
  401bf0:	ldr	x0, [sp, #40]
  401bf4:	bl	4058b4 <ferror@plt+0x4264>
  401bf8:	mov	x3, x0
  401bfc:	adrp	x0, 408000 <ferror@plt+0x69b0>
  401c00:	add	x2, x0, #0x1e0
  401c04:	mov	w1, w19
  401c08:	mov	w0, #0x0                   	// #0
  401c0c:	bl	401340 <error@plt>
  401c10:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401c14:	add	x0, x0, #0x254
  401c18:	mov	w1, #0x1                   	// #1
  401c1c:	str	w1, [x0]
  401c20:	b	401cb0 <ferror@plt+0x660>
  401c24:	ldr	x0, [sp, #32]
  401c28:	ldrb	w0, [x0]
  401c2c:	cmp	w0, #0x0
  401c30:	b.eq	401cb0 <ferror@plt+0x660>  // b.none
  401c34:	ldr	x1, [sp, #40]
  401c38:	ldr	x0, [sp, #32]
  401c3c:	cmp	x1, x0
  401c40:	b.ne	401c74 <ferror@plt+0x624>  // b.any
  401c44:	adrp	x0, 408000 <ferror@plt+0x69b0>
  401c48:	add	x0, x0, #0x1e8
  401c4c:	bl	401610 <gettext@plt>
  401c50:	mov	x19, x0
  401c54:	ldr	x0, [sp, #40]
  401c58:	bl	4058b4 <ferror@plt+0x4264>
  401c5c:	mov	x3, x0
  401c60:	mov	x2, x19
  401c64:	mov	w1, #0x0                   	// #0
  401c68:	mov	w0, #0x0                   	// #0
  401c6c:	bl	401340 <error@plt>
  401c70:	b	401ca0 <ferror@plt+0x650>
  401c74:	adrp	x0, 408000 <ferror@plt+0x69b0>
  401c78:	add	x0, x0, #0x208
  401c7c:	bl	401610 <gettext@plt>
  401c80:	mov	x19, x0
  401c84:	ldr	x0, [sp, #40]
  401c88:	bl	4058b4 <ferror@plt+0x4264>
  401c8c:	mov	x3, x0
  401c90:	mov	x2, x19
  401c94:	mov	w1, #0x0                   	// #0
  401c98:	mov	w0, #0x0                   	// #0
  401c9c:	bl	401340 <error@plt>
  401ca0:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401ca4:	add	x0, x0, #0x254
  401ca8:	mov	w1, #0x1                   	// #1
  401cac:	str	w1, [x0]
  401cb0:	nop
  401cb4:	ldr	x19, [sp, #16]
  401cb8:	ldp	x29, x30, [sp], #48
  401cbc:	ret
  401cc0:	stp	x29, x30, [sp, #-64]!
  401cc4:	mov	x29, sp
  401cc8:	str	x0, [sp, #24]
  401ccc:	ldr	x0, [sp, #24]
  401cd0:	ldrb	w0, [x0]
  401cd4:	cmp	w0, #0x22
  401cd8:	b.eq	401cec <ferror@plt+0x69c>  // b.none
  401cdc:	ldr	x0, [sp, #24]
  401ce0:	ldrb	w0, [x0]
  401ce4:	cmp	w0, #0x27
  401ce8:	b.ne	401d7c <ferror@plt+0x72c>  // b.any
  401cec:	ldr	x0, [sp, #24]
  401cf0:	add	x0, x0, #0x1
  401cf4:	ldrb	w0, [x0]
  401cf8:	cmp	w0, #0x0
  401cfc:	b.eq	401d7c <ferror@plt+0x72c>  // b.none
  401d00:	ldr	x0, [sp, #24]
  401d04:	add	x0, x0, #0x1
  401d08:	str	x0, [sp, #24]
  401d0c:	ldr	x0, [sp, #24]
  401d10:	ldrb	w0, [x0]
  401d14:	strb	w0, [sp, #55]
  401d18:	ldrb	w0, [sp, #55]
  401d1c:	str	x0, [sp, #56]
  401d20:	ldr	x0, [sp, #24]
  401d24:	add	x0, x0, #0x1
  401d28:	str	x0, [sp, #24]
  401d2c:	ldr	x0, [sp, #24]
  401d30:	ldrb	w0, [x0]
  401d34:	cmp	w0, #0x0
  401d38:	b.eq	401db0 <ferror@plt+0x760>  // b.none
  401d3c:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401d40:	add	x0, x0, #0x258
  401d44:	ldrb	w0, [x0]
  401d48:	eor	w0, w0, #0x1
  401d4c:	and	w0, w0, #0xff
  401d50:	cmp	w0, #0x0
  401d54:	b.eq	401db0 <ferror@plt+0x760>  // b.none
  401d58:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401d5c:	add	x0, x0, #0xb98
  401d60:	bl	401610 <gettext@plt>
  401d64:	ldr	x3, [sp, #24]
  401d68:	mov	x2, x0
  401d6c:	mov	w1, #0x0                   	// #0
  401d70:	mov	w0, #0x0                   	// #0
  401d74:	bl	401340 <error@plt>
  401d78:	b	401db0 <ferror@plt+0x760>
  401d7c:	bl	4015f0 <__errno_location@plt>
  401d80:	str	wzr, [x0]
  401d84:	add	x0, sp, #0x28
  401d88:	mov	w2, #0x0                   	// #0
  401d8c:	mov	x1, x0
  401d90:	ldr	x0, [sp, #24]
  401d94:	bl	401350 <strtoimax@plt>
  401d98:	str	x0, [sp, #56]
  401d9c:	ldr	x0, [sp, #40]
  401da0:	mov	x1, x0
  401da4:	ldr	x0, [sp, #24]
  401da8:	bl	401bc4 <ferror@plt+0x574>
  401dac:	b	401db4 <ferror@plt+0x764>
  401db0:	nop
  401db4:	ldr	x0, [sp, #56]
  401db8:	ldp	x29, x30, [sp], #64
  401dbc:	ret
  401dc0:	stp	x29, x30, [sp, #-64]!
  401dc4:	mov	x29, sp
  401dc8:	str	x0, [sp, #24]
  401dcc:	ldr	x0, [sp, #24]
  401dd0:	ldrb	w0, [x0]
  401dd4:	cmp	w0, #0x22
  401dd8:	b.eq	401dec <ferror@plt+0x79c>  // b.none
  401ddc:	ldr	x0, [sp, #24]
  401de0:	ldrb	w0, [x0]
  401de4:	cmp	w0, #0x27
  401de8:	b.ne	401e7c <ferror@plt+0x82c>  // b.any
  401dec:	ldr	x0, [sp, #24]
  401df0:	add	x0, x0, #0x1
  401df4:	ldrb	w0, [x0]
  401df8:	cmp	w0, #0x0
  401dfc:	b.eq	401e7c <ferror@plt+0x82c>  // b.none
  401e00:	ldr	x0, [sp, #24]
  401e04:	add	x0, x0, #0x1
  401e08:	str	x0, [sp, #24]
  401e0c:	ldr	x0, [sp, #24]
  401e10:	ldrb	w0, [x0]
  401e14:	strb	w0, [sp, #55]
  401e18:	ldrb	w0, [sp, #55]
  401e1c:	str	x0, [sp, #56]
  401e20:	ldr	x0, [sp, #24]
  401e24:	add	x0, x0, #0x1
  401e28:	str	x0, [sp, #24]
  401e2c:	ldr	x0, [sp, #24]
  401e30:	ldrb	w0, [x0]
  401e34:	cmp	w0, #0x0
  401e38:	b.eq	401eb0 <ferror@plt+0x860>  // b.none
  401e3c:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401e40:	add	x0, x0, #0x258
  401e44:	ldrb	w0, [x0]
  401e48:	eor	w0, w0, #0x1
  401e4c:	and	w0, w0, #0xff
  401e50:	cmp	w0, #0x0
  401e54:	b.eq	401eb0 <ferror@plt+0x860>  // b.none
  401e58:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401e5c:	add	x0, x0, #0xb98
  401e60:	bl	401610 <gettext@plt>
  401e64:	ldr	x3, [sp, #24]
  401e68:	mov	x2, x0
  401e6c:	mov	w1, #0x0                   	// #0
  401e70:	mov	w0, #0x0                   	// #0
  401e74:	bl	401340 <error@plt>
  401e78:	b	401eb0 <ferror@plt+0x860>
  401e7c:	bl	4015f0 <__errno_location@plt>
  401e80:	str	wzr, [x0]
  401e84:	add	x0, sp, #0x28
  401e88:	mov	w2, #0x0                   	// #0
  401e8c:	mov	x1, x0
  401e90:	ldr	x0, [sp, #24]
  401e94:	bl	401470 <strtoumax@plt>
  401e98:	str	x0, [sp, #56]
  401e9c:	ldr	x0, [sp, #40]
  401ea0:	mov	x1, x0
  401ea4:	ldr	x0, [sp, #24]
  401ea8:	bl	401bc4 <ferror@plt+0x574>
  401eac:	b	401eb4 <ferror@plt+0x864>
  401eb0:	nop
  401eb4:	ldr	x0, [sp, #56]
  401eb8:	ldp	x29, x30, [sp], #64
  401ebc:	ret
  401ec0:	stp	x29, x30, [sp, #-64]!
  401ec4:	mov	x29, sp
  401ec8:	str	x0, [sp, #24]
  401ecc:	ldr	x0, [sp, #24]
  401ed0:	ldrb	w0, [x0]
  401ed4:	cmp	w0, #0x22
  401ed8:	b.eq	401eec <ferror@plt+0x89c>  // b.none
  401edc:	ldr	x0, [sp, #24]
  401ee0:	ldrb	w0, [x0]
  401ee4:	cmp	w0, #0x27
  401ee8:	b.ne	401f80 <ferror@plt+0x930>  // b.any
  401eec:	ldr	x0, [sp, #24]
  401ef0:	add	x0, x0, #0x1
  401ef4:	ldrb	w0, [x0]
  401ef8:	cmp	w0, #0x0
  401efc:	b.eq	401f80 <ferror@plt+0x930>  // b.none
  401f00:	ldr	x0, [sp, #24]
  401f04:	add	x0, x0, #0x1
  401f08:	str	x0, [sp, #24]
  401f0c:	ldr	x0, [sp, #24]
  401f10:	ldrb	w0, [x0]
  401f14:	strb	w0, [sp, #47]
  401f18:	ldrb	w0, [sp, #47]
  401f1c:	bl	40774c <ferror@plt+0x60fc>
  401f20:	str	q0, [sp, #48]
  401f24:	ldr	x0, [sp, #24]
  401f28:	add	x0, x0, #0x1
  401f2c:	str	x0, [sp, #24]
  401f30:	ldr	x0, [sp, #24]
  401f34:	ldrb	w0, [x0]
  401f38:	cmp	w0, #0x0
  401f3c:	b.eq	401fb0 <ferror@plt+0x960>  // b.none
  401f40:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  401f44:	add	x0, x0, #0x258
  401f48:	ldrb	w0, [x0]
  401f4c:	eor	w0, w0, #0x1
  401f50:	and	w0, w0, #0xff
  401f54:	cmp	w0, #0x0
  401f58:	b.eq	401fb0 <ferror@plt+0x960>  // b.none
  401f5c:	adrp	x0, 407000 <ferror@plt+0x59b0>
  401f60:	add	x0, x0, #0xb98
  401f64:	bl	401610 <gettext@plt>
  401f68:	ldr	x3, [sp, #24]
  401f6c:	mov	x2, x0
  401f70:	mov	w1, #0x0                   	// #0
  401f74:	mov	w0, #0x0                   	// #0
  401f78:	bl	401340 <error@plt>
  401f7c:	b	401fb0 <ferror@plt+0x960>
  401f80:	bl	4015f0 <__errno_location@plt>
  401f84:	str	wzr, [x0]
  401f88:	add	x0, sp, #0x20
  401f8c:	mov	x1, x0
  401f90:	ldr	x0, [sp, #24]
  401f94:	bl	403398 <ferror@plt+0x1d48>
  401f98:	str	q0, [sp, #48]
  401f9c:	ldr	x0, [sp, #32]
  401fa0:	mov	x1, x0
  401fa4:	ldr	x0, [sp, #24]
  401fa8:	bl	401bc4 <ferror@plt+0x574>
  401fac:	b	401fb4 <ferror@plt+0x964>
  401fb0:	nop
  401fb4:	ldr	q0, [sp, #48]
  401fb8:	ldp	x29, x30, [sp], #64
  401fbc:	ret
  401fc0:	stp	x29, x30, [sp, #-32]!
  401fc4:	mov	x29, sp
  401fc8:	strb	w0, [sp, #31]
  401fcc:	ldrb	w0, [sp, #31]
  401fd0:	cmp	w0, #0x76
  401fd4:	b.eq	4020b0 <ferror@plt+0xa60>  // b.none
  401fd8:	cmp	w0, #0x76
  401fdc:	b.gt	4020bc <ferror@plt+0xa6c>
  401fe0:	cmp	w0, #0x74
  401fe4:	b.eq	4020a4 <ferror@plt+0xa54>  // b.none
  401fe8:	cmp	w0, #0x74
  401fec:	b.gt	4020bc <ferror@plt+0xa6c>
  401ff0:	cmp	w0, #0x72
  401ff4:	b.eq	402098 <ferror@plt+0xa48>  // b.none
  401ff8:	cmp	w0, #0x72
  401ffc:	b.gt	4020bc <ferror@plt+0xa6c>
  402000:	cmp	w0, #0x6e
  402004:	b.eq	40208c <ferror@plt+0xa3c>  // b.none
  402008:	cmp	w0, #0x6e
  40200c:	b.gt	4020bc <ferror@plt+0xa6c>
  402010:	cmp	w0, #0x66
  402014:	b.eq	402080 <ferror@plt+0xa30>  // b.none
  402018:	cmp	w0, #0x66
  40201c:	b.gt	4020bc <ferror@plt+0xa6c>
  402020:	cmp	w0, #0x65
  402024:	b.eq	402074 <ferror@plt+0xa24>  // b.none
  402028:	cmp	w0, #0x65
  40202c:	b.gt	4020bc <ferror@plt+0xa6c>
  402030:	cmp	w0, #0x63
  402034:	b.eq	40206c <ferror@plt+0xa1c>  // b.none
  402038:	cmp	w0, #0x63
  40203c:	b.gt	4020bc <ferror@plt+0xa6c>
  402040:	cmp	w0, #0x61
  402044:	b.eq	402054 <ferror@plt+0xa04>  // b.none
  402048:	cmp	w0, #0x62
  40204c:	b.eq	402060 <ferror@plt+0xa10>  // b.none
  402050:	b	4020bc <ferror@plt+0xa6c>
  402054:	mov	w0, #0x7                   	// #7
  402058:	bl	401420 <putchar_unlocked@plt>
  40205c:	b	4020c8 <ferror@plt+0xa78>
  402060:	mov	w0, #0x8                   	// #8
  402064:	bl	401420 <putchar_unlocked@plt>
  402068:	b	4020c8 <ferror@plt+0xa78>
  40206c:	mov	w0, #0x0                   	// #0
  402070:	bl	401330 <exit@plt>
  402074:	mov	w0, #0x1b                  	// #27
  402078:	bl	401420 <putchar_unlocked@plt>
  40207c:	b	4020c8 <ferror@plt+0xa78>
  402080:	mov	w0, #0xc                   	// #12
  402084:	bl	401420 <putchar_unlocked@plt>
  402088:	b	4020c8 <ferror@plt+0xa78>
  40208c:	mov	w0, #0xa                   	// #10
  402090:	bl	401420 <putchar_unlocked@plt>
  402094:	b	4020c8 <ferror@plt+0xa78>
  402098:	mov	w0, #0xd                   	// #13
  40209c:	bl	401420 <putchar_unlocked@plt>
  4020a0:	b	4020c8 <ferror@plt+0xa78>
  4020a4:	mov	w0, #0x9                   	// #9
  4020a8:	bl	401420 <putchar_unlocked@plt>
  4020ac:	b	4020c8 <ferror@plt+0xa78>
  4020b0:	mov	w0, #0xb                   	// #11
  4020b4:	bl	401420 <putchar_unlocked@plt>
  4020b8:	b	4020c8 <ferror@plt+0xa78>
  4020bc:	ldrb	w0, [sp, #31]
  4020c0:	bl	401420 <putchar_unlocked@plt>
  4020c4:	nop
  4020c8:	nop
  4020cc:	ldp	x29, x30, [sp], #32
  4020d0:	ret
  4020d4:	stp	x29, x30, [sp, #-80]!
  4020d8:	mov	x29, sp
  4020dc:	str	x19, [sp, #16]
  4020e0:	str	x0, [sp, #40]
  4020e4:	strb	w1, [sp, #39]
  4020e8:	ldr	x0, [sp, #40]
  4020ec:	add	x0, x0, #0x1
  4020f0:	str	x0, [sp, #72]
  4020f4:	str	wzr, [sp, #68]
  4020f8:	ldr	x0, [sp, #72]
  4020fc:	ldrb	w0, [x0]
  402100:	cmp	w0, #0x78
  402104:	b.ne	402224 <ferror@plt+0xbd4>  // b.any
  402108:	str	wzr, [sp, #64]
  40210c:	ldr	x0, [sp, #72]
  402110:	add	x0, x0, #0x1
  402114:	str	x0, [sp, #72]
  402118:	b	4021b0 <ferror@plt+0xb60>
  40211c:	ldr	w0, [sp, #68]
  402120:	lsl	w1, w0, #4
  402124:	ldr	x0, [sp, #72]
  402128:	ldrb	w0, [x0]
  40212c:	cmp	w0, #0x60
  402130:	b.ls	402154 <ferror@plt+0xb04>  // b.plast
  402134:	ldr	x0, [sp, #72]
  402138:	ldrb	w0, [x0]
  40213c:	cmp	w0, #0x66
  402140:	b.hi	402154 <ferror@plt+0xb04>  // b.pmore
  402144:	ldr	x0, [sp, #72]
  402148:	ldrb	w0, [x0]
  40214c:	sub	w0, w0, #0x57
  402150:	b	402190 <ferror@plt+0xb40>
  402154:	ldr	x0, [sp, #72]
  402158:	ldrb	w0, [x0]
  40215c:	cmp	w0, #0x40
  402160:	b.ls	402184 <ferror@plt+0xb34>  // b.plast
  402164:	ldr	x0, [sp, #72]
  402168:	ldrb	w0, [x0]
  40216c:	cmp	w0, #0x46
  402170:	b.hi	402184 <ferror@plt+0xb34>  // b.pmore
  402174:	ldr	x0, [sp, #72]
  402178:	ldrb	w0, [x0]
  40217c:	sub	w0, w0, #0x37
  402180:	b	402190 <ferror@plt+0xb40>
  402184:	ldr	x0, [sp, #72]
  402188:	ldrb	w0, [x0]
  40218c:	sub	w0, w0, #0x30
  402190:	add	w0, w0, w1
  402194:	str	w0, [sp, #68]
  402198:	ldr	w0, [sp, #64]
  40219c:	add	w0, w0, #0x1
  4021a0:	str	w0, [sp, #64]
  4021a4:	ldr	x0, [sp, #72]
  4021a8:	add	x0, x0, #0x1
  4021ac:	str	x0, [sp, #72]
  4021b0:	ldr	w0, [sp, #64]
  4021b4:	cmp	w0, #0x1
  4021b8:	b.gt	4021f0 <ferror@plt+0xba0>
  4021bc:	bl	4014e0 <__ctype_b_loc@plt>
  4021c0:	ldr	x19, [x0]
  4021c4:	ldr	x0, [sp, #72]
  4021c8:	ldrb	w0, [x0]
  4021cc:	bl	401828 <ferror@plt+0x1d8>
  4021d0:	and	w0, w0, #0xff
  4021d4:	and	x0, x0, #0xff
  4021d8:	lsl	x0, x0, #1
  4021dc:	add	x0, x19, x0
  4021e0:	ldrh	w0, [x0]
  4021e4:	and	w0, w0, #0x1000
  4021e8:	cmp	w0, #0x0
  4021ec:	b.ne	40211c <ferror@plt+0xacc>  // b.any
  4021f0:	ldr	w0, [sp, #64]
  4021f4:	cmp	w0, #0x0
  4021f8:	b.ne	402218 <ferror@plt+0xbc8>  // b.any
  4021fc:	adrp	x0, 408000 <ferror@plt+0x69b0>
  402200:	add	x0, x0, #0x230
  402204:	bl	401610 <gettext@plt>
  402208:	mov	x2, x0
  40220c:	mov	w1, #0x0                   	// #0
  402210:	mov	w0, #0x1                   	// #1
  402214:	bl	401340 <error@plt>
  402218:	ldr	w0, [sp, #68]
  40221c:	bl	401420 <putchar_unlocked@plt>
  402220:	b	402564 <ferror@plt+0xf14>
  402224:	ldr	x0, [sp, #72]
  402228:	ldrb	w0, [x0]
  40222c:	cmp	w0, #0x2f
  402230:	b.ls	4022f0 <ferror@plt+0xca0>  // b.plast
  402234:	ldr	x0, [sp, #72]
  402238:	ldrb	w0, [x0]
  40223c:	cmp	w0, #0x37
  402240:	b.hi	4022f0 <ferror@plt+0xca0>  // b.pmore
  402244:	str	wzr, [sp, #64]
  402248:	ldrb	w0, [sp, #39]
  40224c:	cmp	w0, #0x0
  402250:	b.eq	40226c <ferror@plt+0xc1c>  // b.none
  402254:	ldr	x0, [sp, #72]
  402258:	ldrb	w0, [x0]
  40225c:	cmp	w0, #0x30
  402260:	b.ne	40226c <ferror@plt+0xc1c>  // b.any
  402264:	mov	w0, #0x1                   	// #1
  402268:	b	402270 <ferror@plt+0xc20>
  40226c:	mov	w0, #0x0                   	// #0
  402270:	sxtw	x0, w0
  402274:	ldr	x1, [sp, #72]
  402278:	add	x0, x1, x0
  40227c:	str	x0, [sp, #72]
  402280:	b	4022b8 <ferror@plt+0xc68>
  402284:	ldr	w0, [sp, #68]
  402288:	lsl	w1, w0, #3
  40228c:	ldr	x0, [sp, #72]
  402290:	ldrb	w0, [x0]
  402294:	sub	w0, w0, #0x30
  402298:	add	w0, w1, w0
  40229c:	str	w0, [sp, #68]
  4022a0:	ldr	w0, [sp, #64]
  4022a4:	add	w0, w0, #0x1
  4022a8:	str	w0, [sp, #64]
  4022ac:	ldr	x0, [sp, #72]
  4022b0:	add	x0, x0, #0x1
  4022b4:	str	x0, [sp, #72]
  4022b8:	ldr	w0, [sp, #64]
  4022bc:	cmp	w0, #0x2
  4022c0:	b.gt	4022e4 <ferror@plt+0xc94>
  4022c4:	ldr	x0, [sp, #72]
  4022c8:	ldrb	w0, [x0]
  4022cc:	cmp	w0, #0x2f
  4022d0:	b.ls	4022e4 <ferror@plt+0xc94>  // b.plast
  4022d4:	ldr	x0, [sp, #72]
  4022d8:	ldrb	w0, [x0]
  4022dc:	cmp	w0, #0x37
  4022e0:	b.ls	402284 <ferror@plt+0xc34>  // b.plast
  4022e4:	ldr	w0, [sp, #68]
  4022e8:	bl	401420 <putchar_unlocked@plt>
  4022ec:	b	402564 <ferror@plt+0xf14>
  4022f0:	ldr	x0, [sp, #72]
  4022f4:	ldrb	w0, [x0]
  4022f8:	cmp	w0, #0x0
  4022fc:	b.eq	402338 <ferror@plt+0xce8>  // b.none
  402300:	ldr	x0, [sp, #72]
  402304:	ldrb	w0, [x0]
  402308:	mov	w1, w0
  40230c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  402310:	add	x0, x0, #0x258
  402314:	bl	401550 <strchr@plt>
  402318:	cmp	x0, #0x0
  40231c:	b.eq	402338 <ferror@plt+0xce8>  // b.none
  402320:	ldr	x0, [sp, #72]
  402324:	add	x1, x0, #0x1
  402328:	str	x1, [sp, #72]
  40232c:	ldrb	w0, [x0]
  402330:	bl	401fc0 <ferror@plt+0x970>
  402334:	b	402564 <ferror@plt+0xf14>
  402338:	ldr	x0, [sp, #72]
  40233c:	ldrb	w0, [x0]
  402340:	cmp	w0, #0x75
  402344:	b.eq	402358 <ferror@plt+0xd08>  // b.none
  402348:	ldr	x0, [sp, #72]
  40234c:	ldrb	w0, [x0]
  402350:	cmp	w0, #0x55
  402354:	b.ne	402534 <ferror@plt+0xee4>  // b.any
  402358:	ldr	x0, [sp, #72]
  40235c:	ldrb	w0, [x0]
  402360:	strb	w0, [sp, #59]
  402364:	str	wzr, [sp, #60]
  402368:	ldrb	w0, [sp, #59]
  40236c:	cmp	w0, #0x75
  402370:	b.ne	40237c <ferror@plt+0xd2c>  // b.any
  402374:	mov	w0, #0x4                   	// #4
  402378:	b	402380 <ferror@plt+0xd30>
  40237c:	mov	w0, #0x8                   	// #8
  402380:	str	w0, [sp, #64]
  402384:	ldr	x0, [sp, #72]
  402388:	add	x0, x0, #0x1
  40238c:	str	x0, [sp, #72]
  402390:	b	402478 <ferror@plt+0xe28>
  402394:	bl	4014e0 <__ctype_b_loc@plt>
  402398:	ldr	x19, [x0]
  40239c:	ldr	x0, [sp, #72]
  4023a0:	ldrb	w0, [x0]
  4023a4:	bl	401828 <ferror@plt+0x1d8>
  4023a8:	and	w0, w0, #0xff
  4023ac:	and	x0, x0, #0xff
  4023b0:	lsl	x0, x0, #1
  4023b4:	add	x0, x19, x0
  4023b8:	ldrh	w0, [x0]
  4023bc:	and	w0, w0, #0x1000
  4023c0:	cmp	w0, #0x0
  4023c4:	b.ne	4023e4 <ferror@plt+0xd94>  // b.any
  4023c8:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4023cc:	add	x0, x0, #0x230
  4023d0:	bl	401610 <gettext@plt>
  4023d4:	mov	x2, x0
  4023d8:	mov	w1, #0x0                   	// #0
  4023dc:	mov	w0, #0x1                   	// #1
  4023e0:	bl	401340 <error@plt>
  4023e4:	ldr	w0, [sp, #60]
  4023e8:	lsl	w1, w0, #4
  4023ec:	ldr	x0, [sp, #72]
  4023f0:	ldrb	w0, [x0]
  4023f4:	cmp	w0, #0x60
  4023f8:	b.ls	40241c <ferror@plt+0xdcc>  // b.plast
  4023fc:	ldr	x0, [sp, #72]
  402400:	ldrb	w0, [x0]
  402404:	cmp	w0, #0x66
  402408:	b.hi	40241c <ferror@plt+0xdcc>  // b.pmore
  40240c:	ldr	x0, [sp, #72]
  402410:	ldrb	w0, [x0]
  402414:	sub	w0, w0, #0x57
  402418:	b	402458 <ferror@plt+0xe08>
  40241c:	ldr	x0, [sp, #72]
  402420:	ldrb	w0, [x0]
  402424:	cmp	w0, #0x40
  402428:	b.ls	40244c <ferror@plt+0xdfc>  // b.plast
  40242c:	ldr	x0, [sp, #72]
  402430:	ldrb	w0, [x0]
  402434:	cmp	w0, #0x46
  402438:	b.hi	40244c <ferror@plt+0xdfc>  // b.pmore
  40243c:	ldr	x0, [sp, #72]
  402440:	ldrb	w0, [x0]
  402444:	sub	w0, w0, #0x37
  402448:	b	402458 <ferror@plt+0xe08>
  40244c:	ldr	x0, [sp, #72]
  402450:	ldrb	w0, [x0]
  402454:	sub	w0, w0, #0x30
  402458:	add	w0, w0, w1
  40245c:	str	w0, [sp, #60]
  402460:	ldr	w0, [sp, #64]
  402464:	sub	w0, w0, #0x1
  402468:	str	w0, [sp, #64]
  40246c:	ldr	x0, [sp, #72]
  402470:	add	x0, x0, #0x1
  402474:	str	x0, [sp, #72]
  402478:	ldr	w0, [sp, #64]
  40247c:	cmp	w0, #0x0
  402480:	b.gt	402394 <ferror@plt+0xd44>
  402484:	ldr	w0, [sp, #60]
  402488:	cmp	w0, #0x9f
  40248c:	b.hi	4024b4 <ferror@plt+0xe64>  // b.pmore
  402490:	ldr	w0, [sp, #60]
  402494:	cmp	w0, #0x24
  402498:	b.eq	4024b4 <ferror@plt+0xe64>  // b.none
  40249c:	ldr	w0, [sp, #60]
  4024a0:	cmp	w0, #0x40
  4024a4:	b.eq	4024b4 <ferror@plt+0xe64>  // b.none
  4024a8:	ldr	w0, [sp, #60]
  4024ac:	cmp	w0, #0x60
  4024b0:	b.ne	4024d4 <ferror@plt+0xe84>  // b.any
  4024b4:	ldr	w1, [sp, #60]
  4024b8:	mov	w0, #0xd7ff                	// #55295
  4024bc:	cmp	w1, w0
  4024c0:	b.ls	402518 <ferror@plt+0xec8>  // b.plast
  4024c4:	ldr	w1, [sp, #60]
  4024c8:	mov	w0, #0xdfff                	// #57343
  4024cc:	cmp	w1, w0
  4024d0:	b.hi	402518 <ferror@plt+0xec8>  // b.pmore
  4024d4:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4024d8:	add	x0, x0, #0x268
  4024dc:	bl	401610 <gettext@plt>
  4024e0:	mov	x2, x0
  4024e4:	ldrb	w1, [sp, #59]
  4024e8:	ldrb	w0, [sp, #59]
  4024ec:	cmp	w0, #0x75
  4024f0:	b.ne	4024fc <ferror@plt+0xeac>  // b.any
  4024f4:	mov	w0, #0x4                   	// #4
  4024f8:	b	402500 <ferror@plt+0xeb0>
  4024fc:	mov	w0, #0x8                   	// #8
  402500:	ldr	w5, [sp, #60]
  402504:	mov	w4, w0
  402508:	mov	w3, w1
  40250c:	mov	w1, #0x0                   	// #0
  402510:	mov	w0, #0x1                   	// #1
  402514:	bl	401340 <error@plt>
  402518:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  40251c:	add	x0, x0, #0x240
  402520:	ldr	x0, [x0]
  402524:	mov	w2, #0x0                   	// #0
  402528:	ldr	w1, [sp, #60]
  40252c:	bl	405c70 <ferror@plt+0x4620>
  402530:	b	402564 <ferror@plt+0xf14>
  402534:	mov	w0, #0x5c                  	// #92
  402538:	bl	401420 <putchar_unlocked@plt>
  40253c:	ldr	x0, [sp, #72]
  402540:	ldrb	w0, [x0]
  402544:	cmp	w0, #0x0
  402548:	b.eq	402564 <ferror@plt+0xf14>  // b.none
  40254c:	ldr	x0, [sp, #72]
  402550:	ldrb	w0, [x0]
  402554:	bl	401420 <putchar_unlocked@plt>
  402558:	ldr	x0, [sp, #72]
  40255c:	add	x0, x0, #0x1
  402560:	str	x0, [sp, #72]
  402564:	ldr	x1, [sp, #72]
  402568:	ldr	x0, [sp, #40]
  40256c:	sub	x0, x1, x0
  402570:	sub	w0, w0, #0x1
  402574:	ldr	x19, [sp, #16]
  402578:	ldp	x29, x30, [sp], #80
  40257c:	ret
  402580:	stp	x29, x30, [sp, #-32]!
  402584:	mov	x29, sp
  402588:	str	x0, [sp, #24]
  40258c:	b	4025d8 <ferror@plt+0xf88>
  402590:	ldr	x0, [sp, #24]
  402594:	ldrb	w0, [x0]
  402598:	cmp	w0, #0x5c
  40259c:	b.ne	4025c0 <ferror@plt+0xf70>  // b.any
  4025a0:	mov	w1, #0x1                   	// #1
  4025a4:	ldr	x0, [sp, #24]
  4025a8:	bl	4020d4 <ferror@plt+0xa84>
  4025ac:	sxtw	x0, w0
  4025b0:	ldr	x1, [sp, #24]
  4025b4:	add	x0, x1, x0
  4025b8:	str	x0, [sp, #24]
  4025bc:	b	4025cc <ferror@plt+0xf7c>
  4025c0:	ldr	x0, [sp, #24]
  4025c4:	ldrb	w0, [x0]
  4025c8:	bl	401420 <putchar_unlocked@plt>
  4025cc:	ldr	x0, [sp, #24]
  4025d0:	add	x0, x0, #0x1
  4025d4:	str	x0, [sp, #24]
  4025d8:	ldr	x0, [sp, #24]
  4025dc:	ldrb	w0, [x0]
  4025e0:	cmp	w0, #0x0
  4025e4:	b.ne	402590 <ferror@plt+0xf40>  // b.any
  4025e8:	nop
  4025ec:	nop
  4025f0:	ldp	x29, x30, [sp], #32
  4025f4:	ret
  4025f8:	stp	x29, x30, [sp, #-128]!
  4025fc:	mov	x29, sp
  402600:	str	x0, [sp, #56]
  402604:	str	x1, [sp, #48]
  402608:	strb	w2, [sp, #47]
  40260c:	strb	w3, [sp, #46]
  402610:	str	w4, [sp, #40]
  402614:	strb	w5, [sp, #45]
  402618:	str	w6, [sp, #36]
  40261c:	str	x7, [sp, #24]
  402620:	ldrb	w0, [sp, #47]
  402624:	sub	w0, w0, #0x41
  402628:	cmp	w0, #0x37
  40262c:	cset	w1, hi  // hi = pmore
  402630:	and	w1, w1, #0xff
  402634:	cmp	w1, #0x0
  402638:	b.ne	4026b8 <ferror@plt+0x1068>  // b.any
  40263c:	mov	x1, #0x1                   	// #1
  402640:	lsl	x0, x1, x0
  402644:	mov	x1, #0x71                  	// #113
  402648:	movk	x1, #0x71, lsl #32
  40264c:	and	x1, x0, x1
  402650:	cmp	x1, #0x0
  402654:	cset	w1, ne  // ne = any
  402658:	and	w1, w1, #0xff
  40265c:	cmp	w1, #0x0
  402660:	b.ne	4026a0 <ferror@plt+0x1050>  // b.any
  402664:	mov	x1, #0x800000              	// #8388608
  402668:	movk	x1, #0x4108, lsl #32
  40266c:	movk	x1, #0x90, lsl #48
  402670:	and	x0, x0, x1
  402674:	cmp	x0, #0x0
  402678:	cset	w0, ne  // ne = any
  40267c:	and	w0, w0, #0xff
  402680:	cmp	w0, #0x0
  402684:	b.eq	4026b8 <ferror@plt+0x1068>  // b.none
  402688:	adrp	x0, 408000 <ferror@plt+0x69b0>
  40268c:	add	x0, x0, #0x298
  402690:	str	x0, [sp, #120]
  402694:	mov	x0, #0x1                   	// #1
  402698:	str	x0, [sp, #112]
  40269c:	b	4026c8 <ferror@plt+0x1078>
  4026a0:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4026a4:	add	x0, x0, #0x2a0
  4026a8:	str	x0, [sp, #120]
  4026ac:	mov	x0, #0x1                   	// #1
  4026b0:	str	x0, [sp, #112]
  4026b4:	b	4026c8 <ferror@plt+0x1078>
  4026b8:	ldr	x0, [sp, #56]
  4026bc:	str	x0, [sp, #120]
  4026c0:	str	xzr, [sp, #112]
  4026c4:	nop
  4026c8:	ldr	x1, [sp, #48]
  4026cc:	ldr	x0, [sp, #112]
  4026d0:	add	x0, x1, x0
  4026d4:	add	x0, x0, #0x2
  4026d8:	bl	40692c <ferror@plt+0x52dc>
  4026dc:	str	x0, [sp, #104]
  4026e0:	ldr	x2, [sp, #48]
  4026e4:	ldr	x1, [sp, #56]
  4026e8:	ldr	x0, [sp, #104]
  4026ec:	bl	401540 <mempcpy@plt>
  4026f0:	str	x0, [sp, #96]
  4026f4:	ldr	x2, [sp, #112]
  4026f8:	ldr	x1, [sp, #120]
  4026fc:	ldr	x0, [sp, #96]
  402700:	bl	401540 <mempcpy@plt>
  402704:	str	x0, [sp, #96]
  402708:	ldr	x0, [sp, #96]
  40270c:	add	x1, x0, #0x1
  402710:	str	x1, [sp, #96]
  402714:	ldrb	w1, [sp, #47]
  402718:	strb	w1, [x0]
  40271c:	ldr	x0, [sp, #96]
  402720:	strb	wzr, [x0]
  402724:	ldrb	w0, [sp, #47]
  402728:	cmp	w0, #0x78
  40272c:	b.eq	402880 <ferror@plt+0x1230>  // b.none
  402730:	cmp	w0, #0x78
  402734:	b.gt	402a84 <ferror@plt+0x1434>
  402738:	cmp	w0, #0x75
  40273c:	b.eq	402880 <ferror@plt+0x1230>  // b.none
  402740:	cmp	w0, #0x75
  402744:	b.gt	402a84 <ferror@plt+0x1434>
  402748:	cmp	w0, #0x73
  40274c:	b.eq	4029f8 <ferror@plt+0x13a8>  // b.none
  402750:	cmp	w0, #0x73
  402754:	b.gt	402a84 <ferror@plt+0x1434>
  402758:	cmp	w0, #0x6f
  40275c:	b.eq	402880 <ferror@plt+0x1230>  // b.none
  402760:	cmp	w0, #0x6f
  402764:	b.gt	402a84 <ferror@plt+0x1434>
  402768:	cmp	w0, #0x69
  40276c:	b.eq	4027e8 <ferror@plt+0x1198>  // b.none
  402770:	cmp	w0, #0x69
  402774:	b.gt	402a84 <ferror@plt+0x1434>
  402778:	cmp	w0, #0x67
  40277c:	b.gt	402a84 <ferror@plt+0x1434>
  402780:	cmp	w0, #0x65
  402784:	b.ge	402918 <ferror@plt+0x12c8>  // b.tcont
  402788:	cmp	w0, #0x64
  40278c:	b.eq	4027e8 <ferror@plt+0x1198>  // b.none
  402790:	cmp	w0, #0x64
  402794:	b.gt	402a84 <ferror@plt+0x1434>
  402798:	cmp	w0, #0x63
  40279c:	b.eq	4029b0 <ferror@plt+0x1360>  // b.none
  4027a0:	cmp	w0, #0x63
  4027a4:	b.gt	402a84 <ferror@plt+0x1434>
  4027a8:	cmp	w0, #0x61
  4027ac:	b.eq	402918 <ferror@plt+0x12c8>  // b.none
  4027b0:	cmp	w0, #0x61
  4027b4:	b.gt	402a84 <ferror@plt+0x1434>
  4027b8:	cmp	w0, #0x58
  4027bc:	b.eq	402880 <ferror@plt+0x1230>  // b.none
  4027c0:	cmp	w0, #0x58
  4027c4:	b.gt	402a84 <ferror@plt+0x1434>
  4027c8:	cmp	w0, #0x41
  4027cc:	b.eq	402918 <ferror@plt+0x12c8>  // b.none
  4027d0:	cmp	w0, #0x41
  4027d4:	b.lt	402a84 <ferror@plt+0x1434>  // b.tstop
  4027d8:	sub	w0, w0, #0x45
  4027dc:	cmp	w0, #0x2
  4027e0:	b.hi	402a84 <ferror@plt+0x1434>  // b.pmore
  4027e4:	b	402918 <ferror@plt+0x12c8>
  4027e8:	ldr	x0, [sp, #24]
  4027ec:	bl	401cc0 <ferror@plt+0x670>
  4027f0:	str	x0, [sp, #88]
  4027f4:	ldrb	w0, [sp, #46]
  4027f8:	eor	w0, w0, #0x1
  4027fc:	and	w0, w0, #0xff
  402800:	cmp	w0, #0x0
  402804:	b.eq	402840 <ferror@plt+0x11f0>  // b.none
  402808:	ldrb	w0, [sp, #45]
  40280c:	eor	w0, w0, #0x1
  402810:	and	w0, w0, #0xff
  402814:	cmp	w0, #0x0
  402818:	b.eq	40282c <ferror@plt+0x11dc>  // b.none
  40281c:	ldr	x1, [sp, #88]
  402820:	ldr	x0, [sp, #104]
  402824:	bl	406b4c <ferror@plt+0x54fc>
  402828:	b	402a84 <ferror@plt+0x1434>
  40282c:	ldr	x2, [sp, #88]
  402830:	ldr	w1, [sp, #36]
  402834:	ldr	x0, [sp, #104]
  402838:	bl	406b4c <ferror@plt+0x54fc>
  40283c:	b	402a84 <ferror@plt+0x1434>
  402840:	ldrb	w0, [sp, #45]
  402844:	eor	w0, w0, #0x1
  402848:	and	w0, w0, #0xff
  40284c:	cmp	w0, #0x0
  402850:	b.eq	402868 <ferror@plt+0x1218>  // b.none
  402854:	ldr	x2, [sp, #88]
  402858:	ldr	w1, [sp, #40]
  40285c:	ldr	x0, [sp, #104]
  402860:	bl	406b4c <ferror@plt+0x54fc>
  402864:	b	402a84 <ferror@plt+0x1434>
  402868:	ldr	x3, [sp, #88]
  40286c:	ldr	w2, [sp, #36]
  402870:	ldr	w1, [sp, #40]
  402874:	ldr	x0, [sp, #104]
  402878:	bl	406b4c <ferror@plt+0x54fc>
  40287c:	b	402a84 <ferror@plt+0x1434>
  402880:	ldr	x0, [sp, #24]
  402884:	bl	401dc0 <ferror@plt+0x770>
  402888:	str	x0, [sp, #80]
  40288c:	ldrb	w0, [sp, #46]
  402890:	eor	w0, w0, #0x1
  402894:	and	w0, w0, #0xff
  402898:	cmp	w0, #0x0
  40289c:	b.eq	4028d8 <ferror@plt+0x1288>  // b.none
  4028a0:	ldrb	w0, [sp, #45]
  4028a4:	eor	w0, w0, #0x1
  4028a8:	and	w0, w0, #0xff
  4028ac:	cmp	w0, #0x0
  4028b0:	b.eq	4028c4 <ferror@plt+0x1274>  // b.none
  4028b4:	ldr	x1, [sp, #80]
  4028b8:	ldr	x0, [sp, #104]
  4028bc:	bl	406b4c <ferror@plt+0x54fc>
  4028c0:	b	402a84 <ferror@plt+0x1434>
  4028c4:	ldr	x2, [sp, #80]
  4028c8:	ldr	w1, [sp, #36]
  4028cc:	ldr	x0, [sp, #104]
  4028d0:	bl	406b4c <ferror@plt+0x54fc>
  4028d4:	b	402a84 <ferror@plt+0x1434>
  4028d8:	ldrb	w0, [sp, #45]
  4028dc:	eor	w0, w0, #0x1
  4028e0:	and	w0, w0, #0xff
  4028e4:	cmp	w0, #0x0
  4028e8:	b.eq	402900 <ferror@plt+0x12b0>  // b.none
  4028ec:	ldr	x2, [sp, #80]
  4028f0:	ldr	w1, [sp, #40]
  4028f4:	ldr	x0, [sp, #104]
  4028f8:	bl	406b4c <ferror@plt+0x54fc>
  4028fc:	b	402a84 <ferror@plt+0x1434>
  402900:	ldr	x3, [sp, #80]
  402904:	ldr	w2, [sp, #36]
  402908:	ldr	w1, [sp, #40]
  40290c:	ldr	x0, [sp, #104]
  402910:	bl	406b4c <ferror@plt+0x54fc>
  402914:	b	402a84 <ferror@plt+0x1434>
  402918:	ldr	x0, [sp, #24]
  40291c:	bl	401ec0 <ferror@plt+0x870>
  402920:	str	q0, [sp, #64]
  402924:	ldrb	w0, [sp, #46]
  402928:	eor	w0, w0, #0x1
  40292c:	and	w0, w0, #0xff
  402930:	cmp	w0, #0x0
  402934:	b.eq	402970 <ferror@plt+0x1320>  // b.none
  402938:	ldrb	w0, [sp, #45]
  40293c:	eor	w0, w0, #0x1
  402940:	and	w0, w0, #0xff
  402944:	cmp	w0, #0x0
  402948:	b.eq	40295c <ferror@plt+0x130c>  // b.none
  40294c:	ldr	q0, [sp, #64]
  402950:	ldr	x0, [sp, #104]
  402954:	bl	406b4c <ferror@plt+0x54fc>
  402958:	b	402a84 <ferror@plt+0x1434>
  40295c:	ldr	q0, [sp, #64]
  402960:	ldr	w1, [sp, #36]
  402964:	ldr	x0, [sp, #104]
  402968:	bl	406b4c <ferror@plt+0x54fc>
  40296c:	b	402a84 <ferror@plt+0x1434>
  402970:	ldrb	w0, [sp, #45]
  402974:	eor	w0, w0, #0x1
  402978:	and	w0, w0, #0xff
  40297c:	cmp	w0, #0x0
  402980:	b.eq	402998 <ferror@plt+0x1348>  // b.none
  402984:	ldr	q0, [sp, #64]
  402988:	ldr	w1, [sp, #40]
  40298c:	ldr	x0, [sp, #104]
  402990:	bl	406b4c <ferror@plt+0x54fc>
  402994:	b	402a84 <ferror@plt+0x1434>
  402998:	ldr	q0, [sp, #64]
  40299c:	ldr	w2, [sp, #36]
  4029a0:	ldr	w1, [sp, #40]
  4029a4:	ldr	x0, [sp, #104]
  4029a8:	bl	406b4c <ferror@plt+0x54fc>
  4029ac:	b	402a84 <ferror@plt+0x1434>
  4029b0:	ldrb	w0, [sp, #46]
  4029b4:	eor	w0, w0, #0x1
  4029b8:	and	w0, w0, #0xff
  4029bc:	cmp	w0, #0x0
  4029c0:	b.eq	4029dc <ferror@plt+0x138c>  // b.none
  4029c4:	ldr	x0, [sp, #24]
  4029c8:	ldrb	w0, [x0]
  4029cc:	mov	w1, w0
  4029d0:	ldr	x0, [sp, #104]
  4029d4:	bl	406b4c <ferror@plt+0x54fc>
  4029d8:	b	402a84 <ferror@plt+0x1434>
  4029dc:	ldr	x0, [sp, #24]
  4029e0:	ldrb	w0, [x0]
  4029e4:	mov	w2, w0
  4029e8:	ldr	w1, [sp, #40]
  4029ec:	ldr	x0, [sp, #104]
  4029f0:	bl	406b4c <ferror@plt+0x54fc>
  4029f4:	b	402a84 <ferror@plt+0x1434>
  4029f8:	ldrb	w0, [sp, #46]
  4029fc:	eor	w0, w0, #0x1
  402a00:	and	w0, w0, #0xff
  402a04:	cmp	w0, #0x0
  402a08:	b.eq	402a44 <ferror@plt+0x13f4>  // b.none
  402a0c:	ldrb	w0, [sp, #45]
  402a10:	eor	w0, w0, #0x1
  402a14:	and	w0, w0, #0xff
  402a18:	cmp	w0, #0x0
  402a1c:	b.eq	402a30 <ferror@plt+0x13e0>  // b.none
  402a20:	ldr	x1, [sp, #24]
  402a24:	ldr	x0, [sp, #104]
  402a28:	bl	406b4c <ferror@plt+0x54fc>
  402a2c:	b	402a80 <ferror@plt+0x1430>
  402a30:	ldr	x2, [sp, #24]
  402a34:	ldr	w1, [sp, #36]
  402a38:	ldr	x0, [sp, #104]
  402a3c:	bl	406b4c <ferror@plt+0x54fc>
  402a40:	b	402a80 <ferror@plt+0x1430>
  402a44:	ldrb	w0, [sp, #45]
  402a48:	eor	w0, w0, #0x1
  402a4c:	and	w0, w0, #0xff
  402a50:	cmp	w0, #0x0
  402a54:	b.eq	402a6c <ferror@plt+0x141c>  // b.none
  402a58:	ldr	x2, [sp, #24]
  402a5c:	ldr	w1, [sp, #40]
  402a60:	ldr	x0, [sp, #104]
  402a64:	bl	406b4c <ferror@plt+0x54fc>
  402a68:	b	402a80 <ferror@plt+0x1430>
  402a6c:	ldr	x3, [sp, #24]
  402a70:	ldr	w2, [sp, #36]
  402a74:	ldr	w1, [sp, #40]
  402a78:	ldr	x0, [sp, #104]
  402a7c:	bl	406b4c <ferror@plt+0x54fc>
  402a80:	nop
  402a84:	ldr	x0, [sp, #104]
  402a88:	bl	401520 <free@plt>
  402a8c:	nop
  402a90:	ldp	x29, x30, [sp], #128
  402a94:	ret
  402a98:	stp	x29, x30, [sp, #-400]!
  402a9c:	mov	x29, sp
  402aa0:	str	x19, [sp, #16]
  402aa4:	str	x0, [sp, #56]
  402aa8:	str	w1, [sp, #52]
  402aac:	str	x2, [sp, #40]
  402ab0:	ldr	w0, [sp, #52]
  402ab4:	str	w0, [sp, #364]
  402ab8:	str	wzr, [sp, #376]
  402abc:	str	wzr, [sp, #368]
  402ac0:	ldr	x0, [sp, #56]
  402ac4:	str	x0, [sp, #392]
  402ac8:	b	403100 <ferror@plt+0x1ab0>
  402acc:	ldr	x0, [sp, #392]
  402ad0:	ldrb	w0, [x0]
  402ad4:	cmp	w0, #0x25
  402ad8:	b.eq	402ae8 <ferror@plt+0x1498>  // b.none
  402adc:	cmp	w0, #0x5c
  402ae0:	b.eq	4030b8 <ferror@plt+0x1a68>  // b.none
  402ae4:	b	4030d8 <ferror@plt+0x1a88>
  402ae8:	ldr	x0, [sp, #392]
  402aec:	add	x1, x0, #0x1
  402af0:	str	x1, [sp, #392]
  402af4:	str	x0, [sp, #352]
  402af8:	mov	x0, #0x1                   	// #1
  402afc:	str	x0, [sp, #384]
  402b00:	strb	wzr, [sp, #375]
  402b04:	ldrb	w0, [sp, #375]
  402b08:	strb	w0, [sp, #383]
  402b0c:	ldr	x0, [sp, #392]
  402b10:	ldrb	w0, [x0]
  402b14:	cmp	w0, #0x25
  402b18:	b.ne	402b28 <ferror@plt+0x14d8>  // b.any
  402b1c:	mov	w0, #0x25                  	// #37
  402b20:	bl	401420 <putchar_unlocked@plt>
  402b24:	b	4030f4 <ferror@plt+0x1aa4>
  402b28:	ldr	x0, [sp, #392]
  402b2c:	ldrb	w0, [x0]
  402b30:	cmp	w0, #0x62
  402b34:	b.ne	402b6c <ferror@plt+0x151c>  // b.any
  402b38:	ldr	w0, [sp, #52]
  402b3c:	cmp	w0, #0x0
  402b40:	b.le	4030e8 <ferror@plt+0x1a98>
  402b44:	ldr	x0, [sp, #40]
  402b48:	ldr	x0, [x0]
  402b4c:	bl	402580 <ferror@plt+0xf30>
  402b50:	ldr	x0, [sp, #40]
  402b54:	add	x0, x0, #0x8
  402b58:	str	x0, [sp, #40]
  402b5c:	ldr	w0, [sp, #52]
  402b60:	sub	w0, w0, #0x1
  402b64:	str	w0, [sp, #52]
  402b68:	b	4030e8 <ferror@plt+0x1a98>
  402b6c:	ldr	x0, [sp, #392]
  402b70:	ldrb	w0, [x0]
  402b74:	cmp	w0, #0x71
  402b78:	b.ne	402bd4 <ferror@plt+0x1584>  // b.any
  402b7c:	ldr	w0, [sp, #52]
  402b80:	cmp	w0, #0x0
  402b84:	b.le	4030f0 <ferror@plt+0x1aa0>
  402b88:	ldr	x0, [sp, #40]
  402b8c:	ldr	x0, [x0]
  402b90:	mov	x1, x0
  402b94:	mov	w0, #0x3                   	// #3
  402b98:	bl	405564 <ferror@plt+0x3f14>
  402b9c:	mov	x2, x0
  402ba0:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  402ba4:	add	x0, x0, #0x240
  402ba8:	ldr	x0, [x0]
  402bac:	mov	x1, x0
  402bb0:	mov	x0, x2
  402bb4:	bl	4015a0 <fputs_unlocked@plt>
  402bb8:	ldr	x0, [sp, #40]
  402bbc:	add	x0, x0, #0x8
  402bc0:	str	x0, [sp, #40]
  402bc4:	ldr	w0, [sp, #52]
  402bc8:	sub	w0, w0, #0x1
  402bcc:	str	w0, [sp, #52]
  402bd0:	b	4030f0 <ferror@plt+0x1aa0>
  402bd4:	add	x0, sp, #0x48
  402bd8:	mov	x2, #0x100                 	// #256
  402bdc:	mov	w1, #0x0                   	// #0
  402be0:	bl	401410 <memset@plt>
  402be4:	mov	w0, #0x1                   	// #1
  402be8:	strb	w0, [sp, #160]
  402bec:	ldrb	w0, [sp, #160]
  402bf0:	strb	w0, [sp, #192]
  402bf4:	ldrb	w0, [sp, #192]
  402bf8:	strb	w0, [sp, #189]
  402bfc:	ldrb	w0, [sp, #189]
  402c00:	strb	w0, [sp, #187]
  402c04:	ldrb	w0, [sp, #187]
  402c08:	strb	w0, [sp, #183]
  402c0c:	ldrb	w0, [sp, #183]
  402c10:	strb	w0, [sp, #177]
  402c14:	ldrb	w0, [sp, #177]
  402c18:	strb	w0, [sp, #143]
  402c1c:	ldrb	w0, [sp, #143]
  402c20:	strb	w0, [sp, #175]
  402c24:	ldrb	w0, [sp, #175]
  402c28:	strb	w0, [sp, #142]
  402c2c:	ldrb	w0, [sp, #142]
  402c30:	strb	w0, [sp, #174]
  402c34:	ldrb	w0, [sp, #174]
  402c38:	strb	w0, [sp, #141]
  402c3c:	ldrb	w0, [sp, #141]
  402c40:	strb	w0, [sp, #173]
  402c44:	ldrb	w0, [sp, #173]
  402c48:	strb	w0, [sp, #172]
  402c4c:	ldrb	w0, [sp, #172]
  402c50:	strb	w0, [sp, #171]
  402c54:	ldrb	w0, [sp, #171]
  402c58:	strb	w0, [sp, #137]
  402c5c:	ldrb	w0, [sp, #137]
  402c60:	strb	w0, [sp, #169]
  402c64:	ldr	x0, [sp, #392]
  402c68:	ldrb	w0, [x0]
  402c6c:	cmp	w0, #0x49
  402c70:	b.eq	402cd0 <ferror@plt+0x1680>  // b.none
  402c74:	cmp	w0, #0x49
  402c78:	b.gt	402d70 <ferror@plt+0x1720>
  402c7c:	cmp	w0, #0x30
  402c80:	b.eq	402d40 <ferror@plt+0x16f0>  // b.none
  402c84:	cmp	w0, #0x30
  402c88:	b.gt	402d70 <ferror@plt+0x1720>
  402c8c:	cmp	w0, #0x2d
  402c90:	b.eq	402d50 <ferror@plt+0x1700>  // b.none
  402c94:	cmp	w0, #0x2d
  402c98:	b.gt	402d70 <ferror@plt+0x1720>
  402c9c:	cmp	w0, #0x2b
  402ca0:	b.eq	402d50 <ferror@plt+0x1700>  // b.none
  402ca4:	cmp	w0, #0x2b
  402ca8:	b.gt	402d70 <ferror@plt+0x1720>
  402cac:	cmp	w0, #0x27
  402cb0:	b.eq	402cd0 <ferror@plt+0x1680>  // b.none
  402cb4:	cmp	w0, #0x27
  402cb8:	b.gt	402d70 <ferror@plt+0x1720>
  402cbc:	cmp	w0, #0x20
  402cc0:	b.eq	402d50 <ferror@plt+0x1700>  // b.none
  402cc4:	cmp	w0, #0x23
  402cc8:	b.eq	402d18 <ferror@plt+0x16c8>  // b.none
  402ccc:	b	402d70 <ferror@plt+0x1720>
  402cd0:	strb	wzr, [sp, #160]
  402cd4:	ldrb	w0, [sp, #160]
  402cd8:	strb	w0, [sp, #192]
  402cdc:	ldrb	w0, [sp, #192]
  402ce0:	strb	w0, [sp, #187]
  402ce4:	ldrb	w0, [sp, #187]
  402ce8:	strb	w0, [sp, #183]
  402cec:	ldrb	w0, [sp, #183]
  402cf0:	strb	w0, [sp, #141]
  402cf4:	ldrb	w0, [sp, #141]
  402cf8:	strb	w0, [sp, #173]
  402cfc:	ldrb	w0, [sp, #173]
  402d00:	strb	w0, [sp, #171]
  402d04:	ldrb	w0, [sp, #171]
  402d08:	strb	w0, [sp, #137]
  402d0c:	ldrb	w0, [sp, #137]
  402d10:	strb	w0, [sp, #169]
  402d14:	b	402d54 <ferror@plt+0x1704>
  402d18:	strb	wzr, [sp, #189]
  402d1c:	ldrb	w0, [sp, #189]
  402d20:	strb	w0, [sp, #187]
  402d24:	ldrb	w0, [sp, #187]
  402d28:	strb	w0, [sp, #177]
  402d2c:	ldrb	w0, [sp, #177]
  402d30:	strb	w0, [sp, #172]
  402d34:	ldrb	w0, [sp, #172]
  402d38:	strb	w0, [sp, #171]
  402d3c:	b	402d54 <ferror@plt+0x1704>
  402d40:	strb	wzr, [sp, #187]
  402d44:	ldrb	w0, [sp, #187]
  402d48:	strb	w0, [sp, #171]
  402d4c:	b	402d54 <ferror@plt+0x1704>
  402d50:	nop
  402d54:	ldr	x0, [sp, #392]
  402d58:	add	x0, x0, #0x1
  402d5c:	str	x0, [sp, #392]
  402d60:	ldr	x0, [sp, #384]
  402d64:	add	x0, x0, #0x1
  402d68:	str	x0, [sp, #384]
  402d6c:	b	402c64 <ferror@plt+0x1614>
  402d70:	nop
  402d74:	ldr	x0, [sp, #392]
  402d78:	ldrb	w0, [x0]
  402d7c:	cmp	w0, #0x2a
  402d80:	b.ne	402e54 <ferror@plt+0x1804>  // b.any
  402d84:	ldr	x0, [sp, #392]
  402d88:	add	x0, x0, #0x1
  402d8c:	str	x0, [sp, #392]
  402d90:	ldr	x0, [sp, #384]
  402d94:	add	x0, x0, #0x1
  402d98:	str	x0, [sp, #384]
  402d9c:	ldr	w0, [sp, #52]
  402da0:	cmp	w0, #0x0
  402da4:	b.le	402e2c <ferror@plt+0x17dc>
  402da8:	ldr	x0, [sp, #40]
  402dac:	ldr	x0, [x0]
  402db0:	bl	401cc0 <ferror@plt+0x670>
  402db4:	str	x0, [sp, #344]
  402db8:	ldr	x1, [sp, #344]
  402dbc:	mov	x0, #0xffffffff80000000    	// #-2147483648
  402dc0:	cmp	x1, x0
  402dc4:	b.lt	402dfc <ferror@plt+0x17ac>  // b.tstop
  402dc8:	ldr	x1, [sp, #344]
  402dcc:	mov	x0, #0x7fffffff            	// #2147483647
  402dd0:	cmp	x1, x0
  402dd4:	b.gt	402dfc <ferror@plt+0x17ac>
  402dd8:	ldr	x0, [sp, #344]
  402ddc:	str	w0, [sp, #376]
  402de0:	ldr	x0, [sp, #40]
  402de4:	add	x0, x0, #0x8
  402de8:	str	x0, [sp, #40]
  402dec:	ldr	w0, [sp, #52]
  402df0:	sub	w0, w0, #0x1
  402df4:	str	w0, [sp, #52]
  402df8:	b	402e30 <ferror@plt+0x17e0>
  402dfc:	adrp	x0, 408000 <ferror@plt+0x69b0>
  402e00:	add	x0, x0, #0x2a8
  402e04:	bl	401610 <gettext@plt>
  402e08:	mov	x19, x0
  402e0c:	ldr	x0, [sp, #40]
  402e10:	ldr	x0, [x0]
  402e14:	bl	4058b4 <ferror@plt+0x4264>
  402e18:	mov	x3, x0
  402e1c:	mov	x2, x19
  402e20:	mov	w1, #0x0                   	// #0
  402e24:	mov	w0, #0x1                   	// #1
  402e28:	bl	401340 <error@plt>
  402e2c:	str	wzr, [sp, #376]
  402e30:	mov	w0, #0x1                   	// #1
  402e34:	strb	w0, [sp, #383]
  402e38:	b	402e68 <ferror@plt+0x1818>
  402e3c:	ldr	x0, [sp, #392]
  402e40:	add	x0, x0, #0x1
  402e44:	str	x0, [sp, #392]
  402e48:	ldr	x0, [sp, #384]
  402e4c:	add	x0, x0, #0x1
  402e50:	str	x0, [sp, #384]
  402e54:	ldr	x0, [sp, #392]
  402e58:	ldrb	w0, [x0]
  402e5c:	sub	w0, w0, #0x30
  402e60:	cmp	w0, #0x9
  402e64:	b.ls	402e3c <ferror@plt+0x17ec>  // b.plast
  402e68:	ldr	x0, [sp, #392]
  402e6c:	ldrb	w0, [x0]
  402e70:	cmp	w0, #0x2e
  402e74:	b.ne	402fa0 <ferror@plt+0x1950>  // b.any
  402e78:	ldr	x0, [sp, #392]
  402e7c:	add	x0, x0, #0x1
  402e80:	str	x0, [sp, #392]
  402e84:	ldr	x0, [sp, #384]
  402e88:	add	x0, x0, #0x1
  402e8c:	str	x0, [sp, #384]
  402e90:	strb	wzr, [sp, #171]
  402e94:	ldr	x0, [sp, #392]
  402e98:	ldrb	w0, [x0]
  402e9c:	cmp	w0, #0x2a
  402ea0:	b.ne	402f7c <ferror@plt+0x192c>  // b.any
  402ea4:	ldr	x0, [sp, #392]
  402ea8:	add	x0, x0, #0x1
  402eac:	str	x0, [sp, #392]
  402eb0:	ldr	x0, [sp, #384]
  402eb4:	add	x0, x0, #0x1
  402eb8:	str	x0, [sp, #384]
  402ebc:	ldr	w0, [sp, #52]
  402ec0:	cmp	w0, #0x0
  402ec4:	b.le	402f54 <ferror@plt+0x1904>
  402ec8:	ldr	x0, [sp, #40]
  402ecc:	ldr	x0, [x0]
  402ed0:	bl	401cc0 <ferror@plt+0x670>
  402ed4:	str	x0, [sp, #336]
  402ed8:	ldr	x0, [sp, #336]
  402edc:	cmp	x0, #0x0
  402ee0:	b.ge	402ef0 <ferror@plt+0x18a0>  // b.tcont
  402ee4:	mov	w0, #0xffffffff            	// #-1
  402ee8:	str	w0, [sp, #368]
  402eec:	b	402f38 <ferror@plt+0x18e8>
  402ef0:	ldr	x1, [sp, #336]
  402ef4:	mov	x0, #0x7fffffff            	// #2147483647
  402ef8:	cmp	x1, x0
  402efc:	b.le	402f30 <ferror@plt+0x18e0>
  402f00:	adrp	x0, 408000 <ferror@plt+0x69b0>
  402f04:	add	x0, x0, #0x2c0
  402f08:	bl	401610 <gettext@plt>
  402f0c:	mov	x19, x0
  402f10:	ldr	x0, [sp, #40]
  402f14:	ldr	x0, [x0]
  402f18:	bl	4058b4 <ferror@plt+0x4264>
  402f1c:	mov	x3, x0
  402f20:	mov	x2, x19
  402f24:	mov	w1, #0x0                   	// #0
  402f28:	mov	w0, #0x1                   	// #1
  402f2c:	bl	401340 <error@plt>
  402f30:	ldr	x0, [sp, #336]
  402f34:	str	w0, [sp, #368]
  402f38:	ldr	x0, [sp, #40]
  402f3c:	add	x0, x0, #0x8
  402f40:	str	x0, [sp, #40]
  402f44:	ldr	w0, [sp, #52]
  402f48:	sub	w0, w0, #0x1
  402f4c:	str	w0, [sp, #52]
  402f50:	b	402f58 <ferror@plt+0x1908>
  402f54:	str	wzr, [sp, #368]
  402f58:	mov	w0, #0x1                   	// #1
  402f5c:	strb	w0, [sp, #375]
  402f60:	b	402fa0 <ferror@plt+0x1950>
  402f64:	ldr	x0, [sp, #392]
  402f68:	add	x0, x0, #0x1
  402f6c:	str	x0, [sp, #392]
  402f70:	ldr	x0, [sp, #384]
  402f74:	add	x0, x0, #0x1
  402f78:	str	x0, [sp, #384]
  402f7c:	ldr	x0, [sp, #392]
  402f80:	ldrb	w0, [x0]
  402f84:	sub	w0, w0, #0x30
  402f88:	cmp	w0, #0x9
  402f8c:	b.ls	402f64 <ferror@plt+0x1914>  // b.plast
  402f90:	b	402fa0 <ferror@plt+0x1950>
  402f94:	ldr	x0, [sp, #392]
  402f98:	add	x0, x0, #0x1
  402f9c:	str	x0, [sp, #392]
  402fa0:	ldr	x0, [sp, #392]
  402fa4:	ldrb	w0, [x0]
  402fa8:	cmp	w0, #0x6c
  402fac:	b.eq	402f94 <ferror@plt+0x1944>  // b.none
  402fb0:	ldr	x0, [sp, #392]
  402fb4:	ldrb	w0, [x0]
  402fb8:	cmp	w0, #0x4c
  402fbc:	b.eq	402f94 <ferror@plt+0x1944>  // b.none
  402fc0:	ldr	x0, [sp, #392]
  402fc4:	ldrb	w0, [x0]
  402fc8:	cmp	w0, #0x68
  402fcc:	b.eq	402f94 <ferror@plt+0x1944>  // b.none
  402fd0:	ldr	x0, [sp, #392]
  402fd4:	ldrb	w0, [x0]
  402fd8:	cmp	w0, #0x6a
  402fdc:	b.eq	402f94 <ferror@plt+0x1944>  // b.none
  402fe0:	ldr	x0, [sp, #392]
  402fe4:	ldrb	w0, [x0]
  402fe8:	cmp	w0, #0x74
  402fec:	b.eq	402f94 <ferror@plt+0x1944>  // b.none
  402ff0:	ldr	x0, [sp, #392]
  402ff4:	ldrb	w0, [x0]
  402ff8:	cmp	w0, #0x7a
  402ffc:	b.eq	402f94 <ferror@plt+0x1944>  // b.none
  403000:	ldr	x0, [sp, #392]
  403004:	ldrb	w0, [x0]
  403008:	strb	w0, [sp, #335]
  40300c:	ldrb	w0, [sp, #335]
  403010:	sxtw	x0, w0
  403014:	add	x1, sp, #0x48
  403018:	ldrb	w0, [x1, x0]
  40301c:	cmp	w0, #0x0
  403020:	b.ne	403058 <ferror@plt+0x1a08>  // b.any
  403024:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403028:	add	x0, x0, #0x2d8
  40302c:	bl	401610 <gettext@plt>
  403030:	mov	x2, x0
  403034:	ldr	x0, [sp, #392]
  403038:	add	x1, x0, #0x1
  40303c:	ldr	x0, [sp, #352]
  403040:	sub	x0, x1, x0
  403044:	ldr	x4, [sp, #352]
  403048:	mov	w3, w0
  40304c:	mov	w1, #0x0                   	// #0
  403050:	mov	w0, #0x1                   	// #1
  403054:	bl	401340 <error@plt>
  403058:	ldr	x0, [sp, #392]
  40305c:	ldrb	w2, [x0]
  403060:	ldr	w0, [sp, #52]
  403064:	cmp	w0, #0x0
  403068:	b.le	40308c <ferror@plt+0x1a3c>
  40306c:	ldr	w0, [sp, #52]
  403070:	sub	w0, w0, #0x1
  403074:	str	w0, [sp, #52]
  403078:	ldr	x0, [sp, #40]
  40307c:	add	x1, x0, #0x8
  403080:	str	x1, [sp, #40]
  403084:	ldr	x0, [x0]
  403088:	b	403094 <ferror@plt+0x1a44>
  40308c:	adrp	x0, 407000 <ferror@plt+0x59b0>
  403090:	add	x0, x0, #0xb20
  403094:	mov	x7, x0
  403098:	ldr	w6, [sp, #368]
  40309c:	ldrb	w5, [sp, #375]
  4030a0:	ldr	w4, [sp, #376]
  4030a4:	ldrb	w3, [sp, #383]
  4030a8:	ldr	x1, [sp, #384]
  4030ac:	ldr	x0, [sp, #352]
  4030b0:	bl	4025f8 <ferror@plt+0xfa8>
  4030b4:	b	4030f4 <ferror@plt+0x1aa4>
  4030b8:	mov	w1, #0x0                   	// #0
  4030bc:	ldr	x0, [sp, #392]
  4030c0:	bl	4020d4 <ferror@plt+0xa84>
  4030c4:	sxtw	x0, w0
  4030c8:	ldr	x1, [sp, #392]
  4030cc:	add	x0, x1, x0
  4030d0:	str	x0, [sp, #392]
  4030d4:	b	4030f4 <ferror@plt+0x1aa4>
  4030d8:	ldr	x0, [sp, #392]
  4030dc:	ldrb	w0, [x0]
  4030e0:	bl	401420 <putchar_unlocked@plt>
  4030e4:	b	4030f4 <ferror@plt+0x1aa4>
  4030e8:	nop
  4030ec:	b	4030f4 <ferror@plt+0x1aa4>
  4030f0:	nop
  4030f4:	ldr	x0, [sp, #392]
  4030f8:	add	x0, x0, #0x1
  4030fc:	str	x0, [sp, #392]
  403100:	ldr	x0, [sp, #392]
  403104:	ldrb	w0, [x0]
  403108:	cmp	w0, #0x0
  40310c:	b.ne	402acc <ferror@plt+0x147c>  // b.any
  403110:	ldr	w1, [sp, #364]
  403114:	ldr	w0, [sp, #52]
  403118:	sub	w0, w1, w0
  40311c:	ldr	x19, [sp, #16]
  403120:	ldp	x29, x30, [sp], #400
  403124:	ret
  403128:	stp	x29, x30, [sp, #-64]!
  40312c:	mov	x29, sp
  403130:	str	x19, [sp, #16]
  403134:	str	w0, [sp, #44]
  403138:	str	x1, [sp, #32]
  40313c:	ldr	x0, [sp, #32]
  403140:	ldr	x0, [x0]
  403144:	bl	40359c <ferror@plt+0x1f4c>
  403148:	adrp	x0, 407000 <ferror@plt+0x59b0>
  40314c:	add	x1, x0, #0xb20
  403150:	mov	w0, #0x6                   	// #6
  403154:	bl	401640 <setlocale@plt>
  403158:	adrp	x0, 408000 <ferror@plt+0x69b0>
  40315c:	add	x1, x0, #0x300
  403160:	adrp	x0, 407000 <ferror@plt+0x59b0>
  403164:	add	x0, x0, #0x9a0
  403168:	bl	4013f0 <bindtextdomain@plt>
  40316c:	adrp	x0, 407000 <ferror@plt+0x59b0>
  403170:	add	x0, x0, #0x9a0
  403174:	bl	4014b0 <textdomain@plt>
  403178:	adrp	x0, 403000 <ferror@plt+0x19b0>
  40317c:	add	x0, x0, #0x48c
  403180:	bl	407950 <ferror@plt+0x6300>
  403184:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403188:	add	x0, x0, #0x254
  40318c:	str	wzr, [x0]
  403190:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403194:	add	x0, x0, #0x318
  403198:	bl	401600 <getenv@plt>
  40319c:	cmp	x0, #0x0
  4031a0:	cset	w0, ne  // ne = any
  4031a4:	and	w1, w0, #0xff
  4031a8:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4031ac:	add	x0, x0, #0x258
  4031b0:	strb	w1, [x0]
  4031b4:	ldr	w0, [sp, #44]
  4031b8:	cmp	w0, #0x2
  4031bc:	b.ne	403258 <ferror@plt+0x1c08>  // b.any
  4031c0:	ldr	x0, [sp, #32]
  4031c4:	add	x0, x0, #0x8
  4031c8:	ldr	x2, [x0]
  4031cc:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4031d0:	add	x1, x0, #0x328
  4031d4:	mov	x0, x2
  4031d8:	bl	4014c0 <strcmp@plt>
  4031dc:	cmp	w0, #0x0
  4031e0:	b.ne	4031ec <ferror@plt+0x1b9c>  // b.any
  4031e4:	mov	w0, #0x0                   	// #0
  4031e8:	bl	4019f0 <ferror@plt+0x3a0>
  4031ec:	ldr	x0, [sp, #32]
  4031f0:	add	x0, x0, #0x8
  4031f4:	ldr	x2, [x0]
  4031f8:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4031fc:	add	x1, x0, #0x330
  403200:	mov	x0, x2
  403204:	bl	4014c0 <strcmp@plt>
  403208:	cmp	w0, #0x0
  40320c:	b.ne	403258 <ferror@plt+0x1c08>  // b.any
  403210:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403214:	add	x0, x0, #0x240
  403218:	ldr	x6, [x0]
  40321c:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403220:	add	x0, x0, #0x1c8
  403224:	ldr	x1, [x0]
  403228:	mov	x5, #0x0                   	// #0
  40322c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403230:	add	x4, x0, #0x340
  403234:	mov	x3, x1
  403238:	adrp	x0, 407000 <ferror@plt+0x59b0>
  40323c:	add	x2, x0, #0xa58
  403240:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403244:	add	x1, x0, #0x1d8
  403248:	mov	x0, x6
  40324c:	bl	4065c4 <ferror@plt+0x4f74>
  403250:	mov	w0, #0x0                   	// #0
  403254:	b	40338c <ferror@plt+0x1d3c>
  403258:	ldr	w0, [sp, #44]
  40325c:	cmp	w0, #0x1
  403260:	b.le	4032a0 <ferror@plt+0x1c50>
  403264:	ldr	x0, [sp, #32]
  403268:	add	x0, x0, #0x8
  40326c:	ldr	x2, [x0]
  403270:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403274:	add	x1, x0, #0x350
  403278:	mov	x0, x2
  40327c:	bl	4014c0 <strcmp@plt>
  403280:	cmp	w0, #0x0
  403284:	b.ne	4032a0 <ferror@plt+0x1c50>  // b.any
  403288:	ldr	w0, [sp, #44]
  40328c:	sub	w0, w0, #0x1
  403290:	str	w0, [sp, #44]
  403294:	ldr	x0, [sp, #32]
  403298:	add	x0, x0, #0x8
  40329c:	str	x0, [sp, #32]
  4032a0:	ldr	w0, [sp, #44]
  4032a4:	cmp	w0, #0x1
  4032a8:	b.gt	4032d0 <ferror@plt+0x1c80>
  4032ac:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4032b0:	add	x0, x0, #0x358
  4032b4:	bl	401610 <gettext@plt>
  4032b8:	mov	x2, x0
  4032bc:	mov	w1, #0x0                   	// #0
  4032c0:	mov	w0, #0x0                   	// #0
  4032c4:	bl	401340 <error@plt>
  4032c8:	mov	w0, #0x1                   	// #1
  4032cc:	bl	4019f0 <ferror@plt+0x3a0>
  4032d0:	ldr	x0, [sp, #32]
  4032d4:	ldr	x0, [x0, #8]
  4032d8:	str	x0, [sp, #56]
  4032dc:	ldr	w0, [sp, #44]
  4032e0:	sub	w0, w0, #0x2
  4032e4:	str	w0, [sp, #44]
  4032e8:	ldr	x0, [sp, #32]
  4032ec:	add	x0, x0, #0x10
  4032f0:	str	x0, [sp, #32]
  4032f4:	ldr	x2, [sp, #32]
  4032f8:	ldr	w1, [sp, #44]
  4032fc:	ldr	x0, [sp, #56]
  403300:	bl	402a98 <ferror@plt+0x1448>
  403304:	str	w0, [sp, #52]
  403308:	ldr	w1, [sp, #44]
  40330c:	ldr	w0, [sp, #52]
  403310:	sub	w0, w1, w0
  403314:	str	w0, [sp, #44]
  403318:	ldrsw	x0, [sp, #52]
  40331c:	lsl	x0, x0, #3
  403320:	ldr	x1, [sp, #32]
  403324:	add	x0, x1, x0
  403328:	str	x0, [sp, #32]
  40332c:	ldr	w0, [sp, #52]
  403330:	cmp	w0, #0x0
  403334:	b.le	403344 <ferror@plt+0x1cf4>
  403338:	ldr	w0, [sp, #44]
  40333c:	cmp	w0, #0x0
  403340:	b.gt	4032f4 <ferror@plt+0x1ca4>
  403344:	ldr	w0, [sp, #44]
  403348:	cmp	w0, #0x0
  40334c:	b.le	403380 <ferror@plt+0x1d30>
  403350:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403354:	add	x0, x0, #0x368
  403358:	bl	401610 <gettext@plt>
  40335c:	mov	x19, x0
  403360:	ldr	x0, [sp, #32]
  403364:	ldr	x0, [x0]
  403368:	bl	4058b4 <ferror@plt+0x4264>
  40336c:	mov	x3, x0
  403370:	mov	x2, x19
  403374:	mov	w1, #0x0                   	// #0
  403378:	mov	w0, #0x0                   	// #0
  40337c:	bl	401340 <error@plt>
  403380:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403384:	add	x0, x0, #0x254
  403388:	ldr	w0, [x0]
  40338c:	ldr	x19, [sp, #16]
  403390:	ldp	x29, x30, [sp], #64
  403394:	ret
  403398:	stp	x29, x30, [sp, #-96]!
  40339c:	mov	x29, sp
  4033a0:	str	x0, [sp, #24]
  4033a4:	str	x1, [sp, #16]
  4033a8:	add	x0, sp, #0x28
  4033ac:	mov	x1, x0
  4033b0:	ldr	x0, [sp, #24]
  4033b4:	bl	401510 <strtold@plt>
  4033b8:	str	q0, [sp, #80]
  4033bc:	ldr	x0, [sp, #40]
  4033c0:	ldrb	w0, [x0]
  4033c4:	cmp	w0, #0x0
  4033c8:	b.eq	403420 <ferror@plt+0x1dd0>  // b.none
  4033cc:	bl	4015f0 <__errno_location@plt>
  4033d0:	ldr	w0, [x0]
  4033d4:	str	w0, [sp, #76]
  4033d8:	add	x0, sp, #0x20
  4033dc:	mov	x1, x0
  4033e0:	ldr	x0, [sp, #24]
  4033e4:	bl	406f68 <ferror@plt+0x5918>
  4033e8:	str	q0, [sp, #48]
  4033ec:	ldr	x1, [sp, #40]
  4033f0:	ldr	x0, [sp, #32]
  4033f4:	cmp	x1, x0
  4033f8:	b.cs	403410 <ferror@plt+0x1dc0>  // b.hs, b.nlast
  4033fc:	ldr	q0, [sp, #48]
  403400:	str	q0, [sp, #80]
  403404:	ldr	x0, [sp, #32]
  403408:	str	x0, [sp, #40]
  40340c:	b	403420 <ferror@plt+0x1dd0>
  403410:	bl	4015f0 <__errno_location@plt>
  403414:	mov	x1, x0
  403418:	ldr	w0, [sp, #76]
  40341c:	str	w0, [x1]
  403420:	ldr	x0, [sp, #16]
  403424:	cmp	x0, #0x0
  403428:	b.eq	403438 <ferror@plt+0x1de8>  // b.none
  40342c:	ldr	x1, [sp, #40]
  403430:	ldr	x0, [sp, #16]
  403434:	str	x1, [x0]
  403438:	ldr	q0, [sp, #80]
  40343c:	ldp	x29, x30, [sp], #96
  403440:	ret
  403444:	sub	sp, sp, #0x10
  403448:	str	x0, [sp, #8]
  40344c:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403450:	add	x0, x0, #0x260
  403454:	ldr	x1, [sp, #8]
  403458:	str	x1, [x0]
  40345c:	nop
  403460:	add	sp, sp, #0x10
  403464:	ret
  403468:	sub	sp, sp, #0x10
  40346c:	strb	w0, [sp, #15]
  403470:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403474:	add	x0, x0, #0x268
  403478:	ldrb	w1, [sp, #15]
  40347c:	strb	w1, [x0]
  403480:	nop
  403484:	add	sp, sp, #0x10
  403488:	ret
  40348c:	stp	x29, x30, [sp, #-48]!
  403490:	mov	x29, sp
  403494:	str	x19, [sp, #16]
  403498:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  40349c:	add	x0, x0, #0x240
  4034a0:	ldr	x0, [x0]
  4034a4:	bl	407030 <ferror@plt+0x59e0>
  4034a8:	cmp	w0, #0x0
  4034ac:	b.eq	403564 <ferror@plt+0x1f14>  // b.none
  4034b0:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4034b4:	add	x0, x0, #0x268
  4034b8:	ldrb	w0, [x0]
  4034bc:	eor	w0, w0, #0x1
  4034c0:	and	w0, w0, #0xff
  4034c4:	cmp	w0, #0x0
  4034c8:	b.ne	4034dc <ferror@plt+0x1e8c>  // b.any
  4034cc:	bl	4015f0 <__errno_location@plt>
  4034d0:	ldr	w0, [x0]
  4034d4:	cmp	w0, #0x20
  4034d8:	b.eq	403564 <ferror@plt+0x1f14>  // b.none
  4034dc:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4034e0:	add	x0, x0, #0x3a8
  4034e4:	bl	401610 <gettext@plt>
  4034e8:	str	x0, [sp, #40]
  4034ec:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4034f0:	add	x0, x0, #0x260
  4034f4:	ldr	x0, [x0]
  4034f8:	cmp	x0, #0x0
  4034fc:	b.eq	403538 <ferror@plt+0x1ee8>  // b.none
  403500:	bl	4015f0 <__errno_location@plt>
  403504:	ldr	w19, [x0]
  403508:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  40350c:	add	x0, x0, #0x260
  403510:	ldr	x0, [x0]
  403514:	bl	405654 <ferror@plt+0x4004>
  403518:	ldr	x4, [sp, #40]
  40351c:	mov	x3, x0
  403520:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403524:	add	x2, x0, #0x3b8
  403528:	mov	w1, w19
  40352c:	mov	w0, #0x0                   	// #0
  403530:	bl	401340 <error@plt>
  403534:	b	403554 <ferror@plt+0x1f04>
  403538:	bl	4015f0 <__errno_location@plt>
  40353c:	ldr	w1, [x0]
  403540:	ldr	x3, [sp, #40]
  403544:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403548:	add	x2, x0, #0x3c0
  40354c:	mov	w0, #0x0                   	// #0
  403550:	bl	401340 <error@plt>
  403554:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403558:	add	x0, x0, #0x1d0
  40355c:	ldr	w0, [x0]
  403560:	bl	401310 <_exit@plt>
  403564:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403568:	add	x0, x0, #0x238
  40356c:	ldr	x0, [x0]
  403570:	bl	407030 <ferror@plt+0x59e0>
  403574:	cmp	w0, #0x0
  403578:	b.eq	40358c <ferror@plt+0x1f3c>  // b.none
  40357c:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403580:	add	x0, x0, #0x1d0
  403584:	ldr	w0, [x0]
  403588:	bl	401310 <_exit@plt>
  40358c:	nop
  403590:	ldr	x19, [sp, #16]
  403594:	ldp	x29, x30, [sp], #48
  403598:	ret
  40359c:	stp	x29, x30, [sp, #-48]!
  4035a0:	mov	x29, sp
  4035a4:	str	x0, [sp, #24]
  4035a8:	ldr	x0, [sp, #24]
  4035ac:	cmp	x0, #0x0
  4035b0:	b.ne	4035dc <ferror@plt+0x1f8c>  // b.any
  4035b4:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4035b8:	add	x0, x0, #0x238
  4035bc:	ldr	x0, [x0]
  4035c0:	mov	x3, x0
  4035c4:	mov	x2, #0x37                  	// #55
  4035c8:	mov	x1, #0x1                   	// #1
  4035cc:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4035d0:	add	x0, x0, #0x3c8
  4035d4:	bl	401560 <fwrite@plt>
  4035d8:	bl	401480 <abort@plt>
  4035dc:	mov	w1, #0x2f                  	// #47
  4035e0:	ldr	x0, [sp, #24]
  4035e4:	bl	401450 <strrchr@plt>
  4035e8:	str	x0, [sp, #40]
  4035ec:	ldr	x0, [sp, #40]
  4035f0:	cmp	x0, #0x0
  4035f4:	b.eq	403604 <ferror@plt+0x1fb4>  // b.none
  4035f8:	ldr	x0, [sp, #40]
  4035fc:	add	x0, x0, #0x1
  403600:	b	403608 <ferror@plt+0x1fb8>
  403604:	ldr	x0, [sp, #24]
  403608:	str	x0, [sp, #32]
  40360c:	ldr	x1, [sp, #32]
  403610:	ldr	x0, [sp, #24]
  403614:	sub	x0, x1, x0
  403618:	cmp	x0, #0x6
  40361c:	b.le	403684 <ferror@plt+0x2034>
  403620:	ldr	x0, [sp, #32]
  403624:	sub	x3, x0, #0x7
  403628:	mov	x2, #0x7                   	// #7
  40362c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403630:	add	x1, x0, #0x400
  403634:	mov	x0, x3
  403638:	bl	4013e0 <strncmp@plt>
  40363c:	cmp	w0, #0x0
  403640:	b.ne	403684 <ferror@plt+0x2034>  // b.any
  403644:	ldr	x0, [sp, #32]
  403648:	str	x0, [sp, #24]
  40364c:	mov	x2, #0x3                   	// #3
  403650:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403654:	add	x1, x0, #0x408
  403658:	ldr	x0, [sp, #32]
  40365c:	bl	4013e0 <strncmp@plt>
  403660:	cmp	w0, #0x0
  403664:	b.ne	403684 <ferror@plt+0x2034>  // b.any
  403668:	ldr	x0, [sp, #32]
  40366c:	add	x0, x0, #0x3
  403670:	str	x0, [sp, #24]
  403674:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403678:	add	x0, x0, #0x248
  40367c:	ldr	x1, [sp, #24]
  403680:	str	x1, [x0]
  403684:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403688:	add	x0, x0, #0x270
  40368c:	ldr	x1, [sp, #24]
  403690:	str	x1, [x0]
  403694:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403698:	add	x0, x0, #0x230
  40369c:	ldr	x1, [sp, #24]
  4036a0:	str	x1, [x0]
  4036a4:	nop
  4036a8:	ldp	x29, x30, [sp], #48
  4036ac:	ret
  4036b0:	stp	x29, x30, [sp, #-48]!
  4036b4:	mov	x29, sp
  4036b8:	str	x0, [sp, #24]
  4036bc:	bl	4015f0 <__errno_location@plt>
  4036c0:	ldr	w0, [x0]
  4036c4:	str	w0, [sp, #44]
  4036c8:	ldr	x0, [sp, #24]
  4036cc:	cmp	x0, #0x0
  4036d0:	b.eq	4036dc <ferror@plt+0x208c>  // b.none
  4036d4:	ldr	x0, [sp, #24]
  4036d8:	b	4036e4 <ferror@plt+0x2094>
  4036dc:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4036e0:	add	x0, x0, #0x278
  4036e4:	mov	x1, #0x38                  	// #56
  4036e8:	bl	406ab4 <ferror@plt+0x5464>
  4036ec:	str	x0, [sp, #32]
  4036f0:	bl	4015f0 <__errno_location@plt>
  4036f4:	mov	x1, x0
  4036f8:	ldr	w0, [sp, #44]
  4036fc:	str	w0, [x1]
  403700:	ldr	x0, [sp, #32]
  403704:	ldp	x29, x30, [sp], #48
  403708:	ret
  40370c:	sub	sp, sp, #0x10
  403710:	str	x0, [sp, #8]
  403714:	ldr	x0, [sp, #8]
  403718:	cmp	x0, #0x0
  40371c:	b.eq	403728 <ferror@plt+0x20d8>  // b.none
  403720:	ldr	x0, [sp, #8]
  403724:	b	403730 <ferror@plt+0x20e0>
  403728:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  40372c:	add	x0, x0, #0x278
  403730:	ldr	w0, [x0]
  403734:	add	sp, sp, #0x10
  403738:	ret
  40373c:	sub	sp, sp, #0x10
  403740:	str	x0, [sp, #8]
  403744:	str	w1, [sp, #4]
  403748:	ldr	x0, [sp, #8]
  40374c:	cmp	x0, #0x0
  403750:	b.eq	40375c <ferror@plt+0x210c>  // b.none
  403754:	ldr	x0, [sp, #8]
  403758:	b	403764 <ferror@plt+0x2114>
  40375c:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403760:	add	x0, x0, #0x278
  403764:	ldr	w1, [sp, #4]
  403768:	str	w1, [x0]
  40376c:	nop
  403770:	add	sp, sp, #0x10
  403774:	ret
  403778:	sub	sp, sp, #0x30
  40377c:	str	x0, [sp, #8]
  403780:	strb	w1, [sp, #7]
  403784:	str	w2, [sp]
  403788:	ldrb	w0, [sp, #7]
  40378c:	strb	w0, [sp, #47]
  403790:	ldr	x0, [sp, #8]
  403794:	cmp	x0, #0x0
  403798:	b.eq	4037a4 <ferror@plt+0x2154>  // b.none
  40379c:	ldr	x0, [sp, #8]
  4037a0:	b	4037ac <ferror@plt+0x215c>
  4037a4:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4037a8:	add	x0, x0, #0x278
  4037ac:	add	x1, x0, #0x8
  4037b0:	ldrb	w0, [sp, #47]
  4037b4:	lsr	w0, w0, #5
  4037b8:	and	w0, w0, #0xff
  4037bc:	and	x0, x0, #0xff
  4037c0:	lsl	x0, x0, #2
  4037c4:	add	x0, x1, x0
  4037c8:	str	x0, [sp, #32]
  4037cc:	ldrb	w0, [sp, #47]
  4037d0:	and	w0, w0, #0x1f
  4037d4:	str	w0, [sp, #28]
  4037d8:	ldr	x0, [sp, #32]
  4037dc:	ldr	w1, [x0]
  4037e0:	ldr	w0, [sp, #28]
  4037e4:	lsr	w0, w1, w0
  4037e8:	and	w0, w0, #0x1
  4037ec:	str	w0, [sp, #24]
  4037f0:	ldr	x0, [sp, #32]
  4037f4:	ldr	w0, [x0]
  4037f8:	ldr	w1, [sp]
  4037fc:	and	w2, w1, #0x1
  403800:	ldr	w1, [sp, #24]
  403804:	eor	w2, w2, w1
  403808:	ldr	w1, [sp, #28]
  40380c:	lsl	w1, w2, w1
  403810:	eor	w1, w0, w1
  403814:	ldr	x0, [sp, #32]
  403818:	str	w1, [x0]
  40381c:	ldr	w0, [sp, #24]
  403820:	add	sp, sp, #0x30
  403824:	ret
  403828:	sub	sp, sp, #0x20
  40382c:	str	x0, [sp, #8]
  403830:	str	w1, [sp, #4]
  403834:	ldr	x0, [sp, #8]
  403838:	cmp	x0, #0x0
  40383c:	b.ne	40384c <ferror@plt+0x21fc>  // b.any
  403840:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403844:	add	x0, x0, #0x278
  403848:	str	x0, [sp, #8]
  40384c:	ldr	x0, [sp, #8]
  403850:	ldr	w0, [x0, #4]
  403854:	str	w0, [sp, #28]
  403858:	ldr	x0, [sp, #8]
  40385c:	ldr	w1, [sp, #4]
  403860:	str	w1, [x0, #4]
  403864:	ldr	w0, [sp, #28]
  403868:	add	sp, sp, #0x20
  40386c:	ret
  403870:	stp	x29, x30, [sp, #-48]!
  403874:	mov	x29, sp
  403878:	str	x0, [sp, #40]
  40387c:	str	x1, [sp, #32]
  403880:	str	x2, [sp, #24]
  403884:	ldr	x0, [sp, #40]
  403888:	cmp	x0, #0x0
  40388c:	b.ne	40389c <ferror@plt+0x224c>  // b.any
  403890:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  403894:	add	x0, x0, #0x278
  403898:	str	x0, [sp, #40]
  40389c:	ldr	x0, [sp, #40]
  4038a0:	mov	w1, #0xa                   	// #10
  4038a4:	str	w1, [x0]
  4038a8:	ldr	x0, [sp, #32]
  4038ac:	cmp	x0, #0x0
  4038b0:	b.eq	4038c0 <ferror@plt+0x2270>  // b.none
  4038b4:	ldr	x0, [sp, #24]
  4038b8:	cmp	x0, #0x0
  4038bc:	b.ne	4038c4 <ferror@plt+0x2274>  // b.any
  4038c0:	bl	401480 <abort@plt>
  4038c4:	ldr	x0, [sp, #40]
  4038c8:	ldr	x1, [sp, #32]
  4038cc:	str	x1, [x0, #40]
  4038d0:	ldr	x0, [sp, #40]
  4038d4:	ldr	x1, [sp, #24]
  4038d8:	str	x1, [x0, #48]
  4038dc:	nop
  4038e0:	ldp	x29, x30, [sp], #48
  4038e4:	ret
  4038e8:	stp	x29, x30, [sp, #-96]!
  4038ec:	mov	x29, sp
  4038f0:	mov	x1, x8
  4038f4:	str	w0, [sp, #28]
  4038f8:	stp	xzr, xzr, [sp, #40]
  4038fc:	stp	xzr, xzr, [sp, #56]
  403900:	stp	xzr, xzr, [sp, #72]
  403904:	str	xzr, [sp, #88]
  403908:	ldr	w0, [sp, #28]
  40390c:	cmp	w0, #0xa
  403910:	b.ne	403918 <ferror@plt+0x22c8>  // b.any
  403914:	bl	401480 <abort@plt>
  403918:	ldr	w0, [sp, #28]
  40391c:	str	w0, [sp, #40]
  403920:	add	x0, sp, #0x28
  403924:	ldp	x2, x3, [x0]
  403928:	stp	x2, x3, [x1]
  40392c:	ldp	x2, x3, [x0, #16]
  403930:	stp	x2, x3, [x1, #16]
  403934:	ldp	x2, x3, [x0, #32]
  403938:	stp	x2, x3, [x1, #32]
  40393c:	ldr	x0, [x0, #48]
  403940:	str	x0, [x1, #48]
  403944:	ldp	x29, x30, [sp], #96
  403948:	ret
  40394c:	stp	x29, x30, [sp, #-48]!
  403950:	mov	x29, sp
  403954:	str	x0, [sp, #24]
  403958:	str	w1, [sp, #20]
  40395c:	ldr	x0, [sp, #24]
  403960:	bl	401610 <gettext@plt>
  403964:	str	x0, [sp, #40]
  403968:	ldr	x1, [sp, #40]
  40396c:	ldr	x0, [sp, #24]
  403970:	cmp	x1, x0
  403974:	b.eq	403980 <ferror@plt+0x2330>  // b.none
  403978:	ldr	x0, [sp, #40]
  40397c:	b	403a28 <ferror@plt+0x23d8>
  403980:	bl	40714c <ferror@plt+0x5afc>
  403984:	str	x0, [sp, #32]
  403988:	adrp	x0, 408000 <ferror@plt+0x69b0>
  40398c:	add	x1, x0, #0x500
  403990:	ldr	x0, [sp, #32]
  403994:	bl	406e8c <ferror@plt+0x583c>
  403998:	cmp	w0, #0x0
  40399c:	b.ne	4039c8 <ferror@plt+0x2378>  // b.any
  4039a0:	ldr	x0, [sp, #24]
  4039a4:	ldrb	w0, [x0]
  4039a8:	cmp	w0, #0x60
  4039ac:	b.ne	4039bc <ferror@plt+0x236c>  // b.any
  4039b0:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4039b4:	add	x0, x0, #0x508
  4039b8:	b	403a28 <ferror@plt+0x23d8>
  4039bc:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4039c0:	add	x0, x0, #0x510
  4039c4:	b	403a28 <ferror@plt+0x23d8>
  4039c8:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4039cc:	add	x1, x0, #0x518
  4039d0:	ldr	x0, [sp, #32]
  4039d4:	bl	406e8c <ferror@plt+0x583c>
  4039d8:	cmp	w0, #0x0
  4039dc:	b.ne	403a08 <ferror@plt+0x23b8>  // b.any
  4039e0:	ldr	x0, [sp, #24]
  4039e4:	ldrb	w0, [x0]
  4039e8:	cmp	w0, #0x60
  4039ec:	b.ne	4039fc <ferror@plt+0x23ac>  // b.any
  4039f0:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4039f4:	add	x0, x0, #0x520
  4039f8:	b	403a28 <ferror@plt+0x23d8>
  4039fc:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403a00:	add	x0, x0, #0x528
  403a04:	b	403a28 <ferror@plt+0x23d8>
  403a08:	ldr	w0, [sp, #20]
  403a0c:	cmp	w0, #0x9
  403a10:	b.ne	403a20 <ferror@plt+0x23d0>  // b.any
  403a14:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403a18:	add	x0, x0, #0x530
  403a1c:	b	403a28 <ferror@plt+0x23d8>
  403a20:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403a24:	add	x0, x0, #0x538
  403a28:	ldp	x29, x30, [sp], #48
  403a2c:	ret
  403a30:	sub	sp, sp, #0xf0
  403a34:	stp	x29, x30, [sp, #16]
  403a38:	add	x29, sp, #0x10
  403a3c:	str	x19, [sp, #32]
  403a40:	str	x0, [sp, #104]
  403a44:	str	x1, [sp, #96]
  403a48:	str	x2, [sp, #88]
  403a4c:	str	x3, [sp, #80]
  403a50:	str	w4, [sp, #76]
  403a54:	str	w5, [sp, #72]
  403a58:	str	x6, [sp, #64]
  403a5c:	str	x7, [sp, #56]
  403a60:	str	xzr, [sp, #224]
  403a64:	str	xzr, [sp, #216]
  403a68:	str	xzr, [sp, #208]
  403a6c:	str	xzr, [sp, #200]
  403a70:	strb	wzr, [sp, #199]
  403a74:	bl	401530 <__ctype_get_mb_cur_max@plt>
  403a78:	cmp	x0, #0x1
  403a7c:	cset	w0, eq  // eq = none
  403a80:	strb	w0, [sp, #159]
  403a84:	ldr	w0, [sp, #72]
  403a88:	and	w0, w0, #0x2
  403a8c:	cmp	w0, #0x0
  403a90:	cset	w0, ne  // ne = any
  403a94:	strb	w0, [sp, #198]
  403a98:	strb	wzr, [sp, #197]
  403a9c:	strb	wzr, [sp, #196]
  403aa0:	mov	w0, #0x1                   	// #1
  403aa4:	strb	w0, [sp, #195]
  403aa8:	ldr	w0, [sp, #76]
  403aac:	cmp	w0, #0xa
  403ab0:	b.hi	403d4c <ferror@plt+0x26fc>  // b.pmore
  403ab4:	ldr	w0, [sp, #76]
  403ab8:	cmp	w0, #0x8
  403abc:	b.cs	403bf0 <ferror@plt+0x25a0>  // b.hs, b.nlast
  403ac0:	ldr	w0, [sp, #76]
  403ac4:	cmp	w0, #0x7
  403ac8:	b.eq	403be0 <ferror@plt+0x2590>  // b.none
  403acc:	ldr	w0, [sp, #76]
  403ad0:	cmp	w0, #0x7
  403ad4:	b.hi	403d4c <ferror@plt+0x26fc>  // b.pmore
  403ad8:	ldr	w0, [sp, #76]
  403adc:	cmp	w0, #0x6
  403ae0:	b.eq	403b6c <ferror@plt+0x251c>  // b.none
  403ae4:	ldr	w0, [sp, #76]
  403ae8:	cmp	w0, #0x6
  403aec:	b.hi	403d4c <ferror@plt+0x26fc>  // b.pmore
  403af0:	ldr	w0, [sp, #76]
  403af4:	cmp	w0, #0x5
  403af8:	b.eq	403b7c <ferror@plt+0x252c>  // b.none
  403afc:	ldr	w0, [sp, #76]
  403b00:	cmp	w0, #0x5
  403b04:	b.hi	403d4c <ferror@plt+0x26fc>  // b.pmore
  403b08:	ldr	w0, [sp, #76]
  403b0c:	cmp	w0, #0x4
  403b10:	b.eq	403cc4 <ferror@plt+0x2674>  // b.none
  403b14:	ldr	w0, [sp, #76]
  403b18:	cmp	w0, #0x4
  403b1c:	b.hi	403d4c <ferror@plt+0x26fc>  // b.pmore
  403b20:	ldr	w0, [sp, #76]
  403b24:	cmp	w0, #0x3
  403b28:	b.eq	403cb4 <ferror@plt+0x2664>  // b.none
  403b2c:	ldr	w0, [sp, #76]
  403b30:	cmp	w0, #0x3
  403b34:	b.hi	403d4c <ferror@plt+0x26fc>  // b.pmore
  403b38:	ldr	w0, [sp, #76]
  403b3c:	cmp	w0, #0x2
  403b40:	b.eq	403ce0 <ferror@plt+0x2690>  // b.none
  403b44:	ldr	w0, [sp, #76]
  403b48:	cmp	w0, #0x2
  403b4c:	b.hi	403d4c <ferror@plt+0x26fc>  // b.pmore
  403b50:	ldr	w0, [sp, #76]
  403b54:	cmp	w0, #0x0
  403b58:	b.eq	403d44 <ferror@plt+0x26f4>  // b.none
  403b5c:	ldr	w0, [sp, #76]
  403b60:	cmp	w0, #0x1
  403b64:	b.eq	403cbc <ferror@plt+0x266c>  // b.none
  403b68:	b	403d4c <ferror@plt+0x26fc>
  403b6c:	mov	w0, #0x5                   	// #5
  403b70:	str	w0, [sp, #76]
  403b74:	mov	w0, #0x1                   	// #1
  403b78:	strb	w0, [sp, #198]
  403b7c:	ldrb	w0, [sp, #198]
  403b80:	eor	w0, w0, #0x1
  403b84:	and	w0, w0, #0xff
  403b88:	cmp	w0, #0x0
  403b8c:	b.eq	403bc0 <ferror@plt+0x2570>  // b.none
  403b90:	ldr	x1, [sp, #224]
  403b94:	ldr	x0, [sp, #96]
  403b98:	cmp	x1, x0
  403b9c:	b.cs	403bb4 <ferror@plt+0x2564>  // b.hs, b.nlast
  403ba0:	ldr	x1, [sp, #104]
  403ba4:	ldr	x0, [sp, #224]
  403ba8:	add	x0, x1, x0
  403bac:	mov	w1, #0x22                  	// #34
  403bb0:	strb	w1, [x0]
  403bb4:	ldr	x0, [sp, #224]
  403bb8:	add	x0, x0, #0x1
  403bbc:	str	x0, [sp, #224]
  403bc0:	mov	w0, #0x1                   	// #1
  403bc4:	strb	w0, [sp, #199]
  403bc8:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403bcc:	add	x0, x0, #0x530
  403bd0:	str	x0, [sp, #208]
  403bd4:	mov	x0, #0x1                   	// #1
  403bd8:	str	x0, [sp, #200]
  403bdc:	b	403d50 <ferror@plt+0x2700>
  403be0:	mov	w0, #0x1                   	// #1
  403be4:	strb	w0, [sp, #199]
  403be8:	strb	wzr, [sp, #198]
  403bec:	b	403d50 <ferror@plt+0x2700>
  403bf0:	ldr	w0, [sp, #76]
  403bf4:	cmp	w0, #0xa
  403bf8:	b.eq	403c24 <ferror@plt+0x25d4>  // b.none
  403bfc:	ldr	w1, [sp, #76]
  403c00:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403c04:	add	x0, x0, #0x540
  403c08:	bl	40394c <ferror@plt+0x22fc>
  403c0c:	str	x0, [sp, #56]
  403c10:	ldr	w1, [sp, #76]
  403c14:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403c18:	add	x0, x0, #0x538
  403c1c:	bl	40394c <ferror@plt+0x22fc>
  403c20:	str	x0, [sp, #240]
  403c24:	ldrb	w0, [sp, #198]
  403c28:	eor	w0, w0, #0x1
  403c2c:	and	w0, w0, #0xff
  403c30:	cmp	w0, #0x0
  403c34:	b.eq	403c94 <ferror@plt+0x2644>  // b.none
  403c38:	ldr	x0, [sp, #56]
  403c3c:	str	x0, [sp, #208]
  403c40:	b	403c84 <ferror@plt+0x2634>
  403c44:	ldr	x1, [sp, #224]
  403c48:	ldr	x0, [sp, #96]
  403c4c:	cmp	x1, x0
  403c50:	b.cs	403c6c <ferror@plt+0x261c>  // b.hs, b.nlast
  403c54:	ldr	x1, [sp, #104]
  403c58:	ldr	x0, [sp, #224]
  403c5c:	add	x0, x1, x0
  403c60:	ldr	x1, [sp, #208]
  403c64:	ldrb	w1, [x1]
  403c68:	strb	w1, [x0]
  403c6c:	ldr	x0, [sp, #224]
  403c70:	add	x0, x0, #0x1
  403c74:	str	x0, [sp, #224]
  403c78:	ldr	x0, [sp, #208]
  403c7c:	add	x0, x0, #0x1
  403c80:	str	x0, [sp, #208]
  403c84:	ldr	x0, [sp, #208]
  403c88:	ldrb	w0, [x0]
  403c8c:	cmp	w0, #0x0
  403c90:	b.ne	403c44 <ferror@plt+0x25f4>  // b.any
  403c94:	mov	w0, #0x1                   	// #1
  403c98:	strb	w0, [sp, #199]
  403c9c:	ldr	x0, [sp, #240]
  403ca0:	str	x0, [sp, #208]
  403ca4:	ldr	x0, [sp, #208]
  403ca8:	bl	401320 <strlen@plt>
  403cac:	str	x0, [sp, #200]
  403cb0:	b	403d50 <ferror@plt+0x2700>
  403cb4:	mov	w0, #0x1                   	// #1
  403cb8:	strb	w0, [sp, #199]
  403cbc:	mov	w0, #0x1                   	// #1
  403cc0:	strb	w0, [sp, #198]
  403cc4:	ldrb	w0, [sp, #198]
  403cc8:	eor	w0, w0, #0x1
  403ccc:	and	w0, w0, #0xff
  403cd0:	cmp	w0, #0x0
  403cd4:	b.eq	403ce0 <ferror@plt+0x2690>  // b.none
  403cd8:	mov	w0, #0x1                   	// #1
  403cdc:	strb	w0, [sp, #199]
  403ce0:	mov	w0, #0x2                   	// #2
  403ce4:	str	w0, [sp, #76]
  403ce8:	ldrb	w0, [sp, #198]
  403cec:	eor	w0, w0, #0x1
  403cf0:	and	w0, w0, #0xff
  403cf4:	cmp	w0, #0x0
  403cf8:	b.eq	403d2c <ferror@plt+0x26dc>  // b.none
  403cfc:	ldr	x1, [sp, #224]
  403d00:	ldr	x0, [sp, #96]
  403d04:	cmp	x1, x0
  403d08:	b.cs	403d20 <ferror@plt+0x26d0>  // b.hs, b.nlast
  403d0c:	ldr	x1, [sp, #104]
  403d10:	ldr	x0, [sp, #224]
  403d14:	add	x0, x1, x0
  403d18:	mov	w1, #0x27                  	// #39
  403d1c:	strb	w1, [x0]
  403d20:	ldr	x0, [sp, #224]
  403d24:	add	x0, x0, #0x1
  403d28:	str	x0, [sp, #224]
  403d2c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  403d30:	add	x0, x0, #0x538
  403d34:	str	x0, [sp, #208]
  403d38:	mov	x0, #0x1                   	// #1
  403d3c:	str	x0, [sp, #200]
  403d40:	b	403d50 <ferror@plt+0x2700>
  403d44:	strb	wzr, [sp, #198]
  403d48:	b	403d50 <ferror@plt+0x2700>
  403d4c:	bl	401480 <abort@plt>
  403d50:	str	xzr, [sp, #232]
  403d54:	b	404c0c <ferror@plt+0x35bc>
  403d58:	strb	wzr, [sp, #192]
  403d5c:	strb	wzr, [sp, #191]
  403d60:	strb	wzr, [sp, #190]
  403d64:	ldrb	w0, [sp, #199]
  403d68:	cmp	w0, #0x0
  403d6c:	b.eq	403e00 <ferror@plt+0x27b0>  // b.none
  403d70:	ldr	w0, [sp, #76]
  403d74:	cmp	w0, #0x2
  403d78:	b.eq	403e00 <ferror@plt+0x27b0>  // b.none
  403d7c:	ldr	x0, [sp, #200]
  403d80:	cmp	x0, #0x0
  403d84:	b.eq	403e00 <ferror@plt+0x27b0>  // b.none
  403d88:	ldr	x1, [sp, #232]
  403d8c:	ldr	x0, [sp, #200]
  403d90:	add	x19, x1, x0
  403d94:	ldr	x0, [sp, #80]
  403d98:	cmn	x0, #0x1
  403d9c:	b.ne	403dc0 <ferror@plt+0x2770>  // b.any
  403da0:	ldr	x0, [sp, #200]
  403da4:	cmp	x0, #0x1
  403da8:	b.ls	403dc0 <ferror@plt+0x2770>  // b.plast
  403dac:	ldr	x0, [sp, #88]
  403db0:	bl	401320 <strlen@plt>
  403db4:	str	x0, [sp, #80]
  403db8:	ldr	x0, [sp, #80]
  403dbc:	b	403dc4 <ferror@plt+0x2774>
  403dc0:	ldr	x0, [sp, #80]
  403dc4:	cmp	x0, x19
  403dc8:	b.cc	403e00 <ferror@plt+0x27b0>  // b.lo, b.ul, b.last
  403dcc:	ldr	x1, [sp, #88]
  403dd0:	ldr	x0, [sp, #232]
  403dd4:	add	x0, x1, x0
  403dd8:	ldr	x2, [sp, #200]
  403ddc:	ldr	x1, [sp, #208]
  403de0:	bl	4014a0 <memcmp@plt>
  403de4:	cmp	w0, #0x0
  403de8:	b.ne	403e00 <ferror@plt+0x27b0>  // b.any
  403dec:	ldrb	w0, [sp, #198]
  403df0:	cmp	w0, #0x0
  403df4:	b.ne	404da4 <ferror@plt+0x3754>  // b.any
  403df8:	mov	w0, #0x1                   	// #1
  403dfc:	strb	w0, [sp, #192]
  403e00:	ldr	x1, [sp, #88]
  403e04:	ldr	x0, [sp, #232]
  403e08:	add	x0, x1, x0
  403e0c:	ldrb	w0, [x0]
  403e10:	strb	w0, [sp, #194]
  403e14:	ldrb	w0, [sp, #194]
  403e18:	cmp	w0, #0x7e
  403e1c:	b.hi	404414 <ferror@plt+0x2dc4>  // b.pmore
  403e20:	adrp	x1, 408000 <ferror@plt+0x69b0>
  403e24:	add	x1, x1, #0x544
  403e28:	ldr	w0, [x1, w0, uxtw #2]
  403e2c:	adr	x1, 403e38 <ferror@plt+0x27e8>
  403e30:	add	x0, x1, w0, sxtw #2
  403e34:	br	x0
  403e38:	ldrb	w0, [sp, #199]
  403e3c:	cmp	w0, #0x0
  403e40:	b.eq	404004 <ferror@plt+0x29b4>  // b.none
  403e44:	ldrb	w0, [sp, #198]
  403e48:	cmp	w0, #0x0
  403e4c:	b.ne	404dac <ferror@plt+0x375c>  // b.any
  403e50:	mov	w0, #0x1                   	// #1
  403e54:	strb	w0, [sp, #191]
  403e58:	ldr	w0, [sp, #76]
  403e5c:	cmp	w0, #0x2
  403e60:	b.ne	403f10 <ferror@plt+0x28c0>  // b.any
  403e64:	ldrb	w0, [sp, #197]
  403e68:	eor	w0, w0, #0x1
  403e6c:	and	w0, w0, #0xff
  403e70:	cmp	w0, #0x0
  403e74:	b.eq	403f10 <ferror@plt+0x28c0>  // b.none
  403e78:	ldr	x1, [sp, #224]
  403e7c:	ldr	x0, [sp, #96]
  403e80:	cmp	x1, x0
  403e84:	b.cs	403e9c <ferror@plt+0x284c>  // b.hs, b.nlast
  403e88:	ldr	x1, [sp, #104]
  403e8c:	ldr	x0, [sp, #224]
  403e90:	add	x0, x1, x0
  403e94:	mov	w1, #0x27                  	// #39
  403e98:	strb	w1, [x0]
  403e9c:	ldr	x0, [sp, #224]
  403ea0:	add	x0, x0, #0x1
  403ea4:	str	x0, [sp, #224]
  403ea8:	ldr	x1, [sp, #224]
  403eac:	ldr	x0, [sp, #96]
  403eb0:	cmp	x1, x0
  403eb4:	b.cs	403ecc <ferror@plt+0x287c>  // b.hs, b.nlast
  403eb8:	ldr	x1, [sp, #104]
  403ebc:	ldr	x0, [sp, #224]
  403ec0:	add	x0, x1, x0
  403ec4:	mov	w1, #0x24                  	// #36
  403ec8:	strb	w1, [x0]
  403ecc:	ldr	x0, [sp, #224]
  403ed0:	add	x0, x0, #0x1
  403ed4:	str	x0, [sp, #224]
  403ed8:	ldr	x1, [sp, #224]
  403edc:	ldr	x0, [sp, #96]
  403ee0:	cmp	x1, x0
  403ee4:	b.cs	403efc <ferror@plt+0x28ac>  // b.hs, b.nlast
  403ee8:	ldr	x1, [sp, #104]
  403eec:	ldr	x0, [sp, #224]
  403ef0:	add	x0, x1, x0
  403ef4:	mov	w1, #0x27                  	// #39
  403ef8:	strb	w1, [x0]
  403efc:	ldr	x0, [sp, #224]
  403f00:	add	x0, x0, #0x1
  403f04:	str	x0, [sp, #224]
  403f08:	mov	w0, #0x1                   	// #1
  403f0c:	strb	w0, [sp, #197]
  403f10:	ldr	x1, [sp, #224]
  403f14:	ldr	x0, [sp, #96]
  403f18:	cmp	x1, x0
  403f1c:	b.cs	403f34 <ferror@plt+0x28e4>  // b.hs, b.nlast
  403f20:	ldr	x1, [sp, #104]
  403f24:	ldr	x0, [sp, #224]
  403f28:	add	x0, x1, x0
  403f2c:	mov	w1, #0x5c                  	// #92
  403f30:	strb	w1, [x0]
  403f34:	ldr	x0, [sp, #224]
  403f38:	add	x0, x0, #0x1
  403f3c:	str	x0, [sp, #224]
  403f40:	ldr	w0, [sp, #76]
  403f44:	cmp	w0, #0x2
  403f48:	b.eq	403ff8 <ferror@plt+0x29a8>  // b.none
  403f4c:	ldr	x0, [sp, #232]
  403f50:	add	x0, x0, #0x1
  403f54:	ldr	x1, [sp, #80]
  403f58:	cmp	x1, x0
  403f5c:	b.ls	403ff8 <ferror@plt+0x29a8>  // b.plast
  403f60:	ldr	x0, [sp, #232]
  403f64:	add	x0, x0, #0x1
  403f68:	ldr	x1, [sp, #88]
  403f6c:	add	x0, x1, x0
  403f70:	ldrb	w0, [x0]
  403f74:	cmp	w0, #0x2f
  403f78:	b.ls	403ff8 <ferror@plt+0x29a8>  // b.plast
  403f7c:	ldr	x0, [sp, #232]
  403f80:	add	x0, x0, #0x1
  403f84:	ldr	x1, [sp, #88]
  403f88:	add	x0, x1, x0
  403f8c:	ldrb	w0, [x0]
  403f90:	cmp	w0, #0x39
  403f94:	b.hi	403ff8 <ferror@plt+0x29a8>  // b.pmore
  403f98:	ldr	x1, [sp, #224]
  403f9c:	ldr	x0, [sp, #96]
  403fa0:	cmp	x1, x0
  403fa4:	b.cs	403fbc <ferror@plt+0x296c>  // b.hs, b.nlast
  403fa8:	ldr	x1, [sp, #104]
  403fac:	ldr	x0, [sp, #224]
  403fb0:	add	x0, x1, x0
  403fb4:	mov	w1, #0x30                  	// #48
  403fb8:	strb	w1, [x0]
  403fbc:	ldr	x0, [sp, #224]
  403fc0:	add	x0, x0, #0x1
  403fc4:	str	x0, [sp, #224]
  403fc8:	ldr	x1, [sp, #224]
  403fcc:	ldr	x0, [sp, #96]
  403fd0:	cmp	x1, x0
  403fd4:	b.cs	403fec <ferror@plt+0x299c>  // b.hs, b.nlast
  403fd8:	ldr	x1, [sp, #104]
  403fdc:	ldr	x0, [sp, #224]
  403fe0:	add	x0, x1, x0
  403fe4:	mov	w1, #0x30                  	// #48
  403fe8:	strb	w1, [x0]
  403fec:	ldr	x0, [sp, #224]
  403ff0:	add	x0, x0, #0x1
  403ff4:	str	x0, [sp, #224]
  403ff8:	mov	w0, #0x30                  	// #48
  403ffc:	strb	w0, [sp, #194]
  404000:	b	404964 <ferror@plt+0x3314>
  404004:	ldr	w0, [sp, #72]
  404008:	and	w0, w0, #0x1
  40400c:	cmp	w0, #0x0
  404010:	b.eq	404964 <ferror@plt+0x3314>  // b.none
  404014:	b	404c00 <ferror@plt+0x35b0>
  404018:	ldr	w0, [sp, #76]
  40401c:	cmp	w0, #0x2
  404020:	b.eq	404034 <ferror@plt+0x29e4>  // b.none
  404024:	ldr	w0, [sp, #76]
  404028:	cmp	w0, #0x5
  40402c:	b.eq	404044 <ferror@plt+0x29f4>  // b.none
  404030:	b	4041dc <ferror@plt+0x2b8c>
  404034:	ldrb	w0, [sp, #198]
  404038:	cmp	w0, #0x0
  40403c:	b.eq	4041d0 <ferror@plt+0x2b80>  // b.none
  404040:	b	404de0 <ferror@plt+0x3790>
  404044:	ldr	w0, [sp, #72]
  404048:	and	w0, w0, #0x4
  40404c:	cmp	w0, #0x0
  404050:	b.eq	4041d8 <ferror@plt+0x2b88>  // b.none
  404054:	ldr	x0, [sp, #232]
  404058:	add	x0, x0, #0x2
  40405c:	ldr	x1, [sp, #80]
  404060:	cmp	x1, x0
  404064:	b.ls	4041d8 <ferror@plt+0x2b88>  // b.plast
  404068:	ldr	x0, [sp, #232]
  40406c:	add	x0, x0, #0x1
  404070:	ldr	x1, [sp, #88]
  404074:	add	x0, x1, x0
  404078:	ldrb	w0, [x0]
  40407c:	cmp	w0, #0x3f
  404080:	b.ne	4041d8 <ferror@plt+0x2b88>  // b.any
  404084:	ldr	x0, [sp, #232]
  404088:	add	x0, x0, #0x2
  40408c:	ldr	x1, [sp, #88]
  404090:	add	x0, x1, x0
  404094:	ldrb	w0, [x0]
  404098:	cmp	w0, #0x3e
  40409c:	cset	w1, hi  // hi = pmore
  4040a0:	and	w1, w1, #0xff
  4040a4:	cmp	w1, #0x0
  4040a8:	b.ne	4041c8 <ferror@plt+0x2b78>  // b.any
  4040ac:	mov	x1, #0x1                   	// #1
  4040b0:	lsl	x1, x1, x0
  4040b4:	mov	x0, #0xa38200000000        	// #179778741075968
  4040b8:	movk	x0, #0x7000, lsl #48
  4040bc:	and	x0, x1, x0
  4040c0:	cmp	x0, #0x0
  4040c4:	cset	w0, ne  // ne = any
  4040c8:	and	w0, w0, #0xff
  4040cc:	cmp	w0, #0x0
  4040d0:	b.eq	4041c8 <ferror@plt+0x2b78>  // b.none
  4040d4:	ldrb	w0, [sp, #198]
  4040d8:	cmp	w0, #0x0
  4040dc:	b.ne	404db4 <ferror@plt+0x3764>  // b.any
  4040e0:	ldr	x0, [sp, #232]
  4040e4:	add	x0, x0, #0x2
  4040e8:	ldr	x1, [sp, #88]
  4040ec:	add	x0, x1, x0
  4040f0:	ldrb	w0, [x0]
  4040f4:	strb	w0, [sp, #194]
  4040f8:	ldr	x0, [sp, #232]
  4040fc:	add	x0, x0, #0x2
  404100:	str	x0, [sp, #232]
  404104:	ldr	x1, [sp, #224]
  404108:	ldr	x0, [sp, #96]
  40410c:	cmp	x1, x0
  404110:	b.cs	404128 <ferror@plt+0x2ad8>  // b.hs, b.nlast
  404114:	ldr	x1, [sp, #104]
  404118:	ldr	x0, [sp, #224]
  40411c:	add	x0, x1, x0
  404120:	mov	w1, #0x3f                  	// #63
  404124:	strb	w1, [x0]
  404128:	ldr	x0, [sp, #224]
  40412c:	add	x0, x0, #0x1
  404130:	str	x0, [sp, #224]
  404134:	ldr	x1, [sp, #224]
  404138:	ldr	x0, [sp, #96]
  40413c:	cmp	x1, x0
  404140:	b.cs	404158 <ferror@plt+0x2b08>  // b.hs, b.nlast
  404144:	ldr	x1, [sp, #104]
  404148:	ldr	x0, [sp, #224]
  40414c:	add	x0, x1, x0
  404150:	mov	w1, #0x22                  	// #34
  404154:	strb	w1, [x0]
  404158:	ldr	x0, [sp, #224]
  40415c:	add	x0, x0, #0x1
  404160:	str	x0, [sp, #224]
  404164:	ldr	x1, [sp, #224]
  404168:	ldr	x0, [sp, #96]
  40416c:	cmp	x1, x0
  404170:	b.cs	404188 <ferror@plt+0x2b38>  // b.hs, b.nlast
  404174:	ldr	x1, [sp, #104]
  404178:	ldr	x0, [sp, #224]
  40417c:	add	x0, x1, x0
  404180:	mov	w1, #0x22                  	// #34
  404184:	strb	w1, [x0]
  404188:	ldr	x0, [sp, #224]
  40418c:	add	x0, x0, #0x1
  404190:	str	x0, [sp, #224]
  404194:	ldr	x1, [sp, #224]
  404198:	ldr	x0, [sp, #96]
  40419c:	cmp	x1, x0
  4041a0:	b.cs	4041b8 <ferror@plt+0x2b68>  // b.hs, b.nlast
  4041a4:	ldr	x1, [sp, #104]
  4041a8:	ldr	x0, [sp, #224]
  4041ac:	add	x0, x1, x0
  4041b0:	mov	w1, #0x3f                  	// #63
  4041b4:	strb	w1, [x0]
  4041b8:	ldr	x0, [sp, #224]
  4041bc:	add	x0, x0, #0x1
  4041c0:	str	x0, [sp, #224]
  4041c4:	b	4041cc <ferror@plt+0x2b7c>
  4041c8:	nop
  4041cc:	b	4041d8 <ferror@plt+0x2b88>
  4041d0:	nop
  4041d4:	b	404990 <ferror@plt+0x3340>
  4041d8:	nop
  4041dc:	b	404990 <ferror@plt+0x3340>
  4041e0:	mov	w0, #0x61                  	// #97
  4041e4:	strb	w0, [sp, #193]
  4041e8:	b	40429c <ferror@plt+0x2c4c>
  4041ec:	mov	w0, #0x62                  	// #98
  4041f0:	strb	w0, [sp, #193]
  4041f4:	b	40429c <ferror@plt+0x2c4c>
  4041f8:	mov	w0, #0x66                  	// #102
  4041fc:	strb	w0, [sp, #193]
  404200:	b	40429c <ferror@plt+0x2c4c>
  404204:	mov	w0, #0x6e                  	// #110
  404208:	strb	w0, [sp, #193]
  40420c:	b	404280 <ferror@plt+0x2c30>
  404210:	mov	w0, #0x72                  	// #114
  404214:	strb	w0, [sp, #193]
  404218:	b	404280 <ferror@plt+0x2c30>
  40421c:	mov	w0, #0x74                  	// #116
  404220:	strb	w0, [sp, #193]
  404224:	b	404280 <ferror@plt+0x2c30>
  404228:	mov	w0, #0x76                  	// #118
  40422c:	strb	w0, [sp, #193]
  404230:	b	40429c <ferror@plt+0x2c4c>
  404234:	ldrb	w0, [sp, #194]
  404238:	strb	w0, [sp, #193]
  40423c:	ldr	w0, [sp, #76]
  404240:	cmp	w0, #0x2
  404244:	b.ne	404258 <ferror@plt+0x2c08>  // b.any
  404248:	ldrb	w0, [sp, #198]
  40424c:	cmp	w0, #0x0
  404250:	b.eq	404b20 <ferror@plt+0x34d0>  // b.none
  404254:	b	404de0 <ferror@plt+0x3790>
  404258:	ldrb	w0, [sp, #199]
  40425c:	cmp	w0, #0x0
  404260:	b.eq	40427c <ferror@plt+0x2c2c>  // b.none
  404264:	ldrb	w0, [sp, #198]
  404268:	cmp	w0, #0x0
  40426c:	b.eq	40427c <ferror@plt+0x2c2c>  // b.none
  404270:	ldr	x0, [sp, #200]
  404274:	cmp	x0, #0x0
  404278:	b.ne	404b28 <ferror@plt+0x34d8>  // b.any
  40427c:	nop
  404280:	ldr	w0, [sp, #76]
  404284:	cmp	w0, #0x2
  404288:	b.ne	404298 <ferror@plt+0x2c48>  // b.any
  40428c:	ldrb	w0, [sp, #198]
  404290:	cmp	w0, #0x0
  404294:	b.ne	404dbc <ferror@plt+0x376c>  // b.any
  404298:	nop
  40429c:	ldrb	w0, [sp, #199]
  4042a0:	cmp	w0, #0x0
  4042a4:	b.eq	40496c <ferror@plt+0x331c>  // b.none
  4042a8:	ldrb	w0, [sp, #193]
  4042ac:	strb	w0, [sp, #194]
  4042b0:	b	404a20 <ferror@plt+0x33d0>
  4042b4:	ldr	x0, [sp, #80]
  4042b8:	cmn	x0, #0x1
  4042bc:	b.ne	4042dc <ferror@plt+0x2c8c>  // b.any
  4042c0:	ldr	x0, [sp, #88]
  4042c4:	add	x0, x0, #0x1
  4042c8:	ldrb	w0, [x0]
  4042cc:	cmp	w0, #0x0
  4042d0:	cset	w0, ne  // ne = any
  4042d4:	and	w0, w0, #0xff
  4042d8:	b	4042ec <ferror@plt+0x2c9c>
  4042dc:	ldr	x0, [sp, #80]
  4042e0:	cmp	x0, #0x1
  4042e4:	cset	w0, ne  // ne = any
  4042e8:	and	w0, w0, #0xff
  4042ec:	cmp	w0, #0x0
  4042f0:	b.ne	404974 <ferror@plt+0x3324>  // b.any
  4042f4:	ldr	x0, [sp, #232]
  4042f8:	cmp	x0, #0x0
  4042fc:	b.ne	40497c <ferror@plt+0x332c>  // b.any
  404300:	mov	w0, #0x1                   	// #1
  404304:	strb	w0, [sp, #190]
  404308:	ldr	w0, [sp, #76]
  40430c:	cmp	w0, #0x2
  404310:	b.ne	404984 <ferror@plt+0x3334>  // b.any
  404314:	ldrb	w0, [sp, #198]
  404318:	cmp	w0, #0x0
  40431c:	b.eq	404984 <ferror@plt+0x3334>  // b.none
  404320:	b	404de0 <ferror@plt+0x3790>
  404324:	mov	w0, #0x1                   	// #1
  404328:	strb	w0, [sp, #196]
  40432c:	mov	w0, #0x1                   	// #1
  404330:	strb	w0, [sp, #190]
  404334:	ldr	w0, [sp, #76]
  404338:	cmp	w0, #0x2
  40433c:	b.ne	40498c <ferror@plt+0x333c>  // b.any
  404340:	ldrb	w0, [sp, #198]
  404344:	cmp	w0, #0x0
  404348:	b.ne	404dc4 <ferror@plt+0x3774>  // b.any
  40434c:	ldr	x0, [sp, #96]
  404350:	cmp	x0, #0x0
  404354:	b.eq	404370 <ferror@plt+0x2d20>  // b.none
  404358:	ldr	x0, [sp, #216]
  40435c:	cmp	x0, #0x0
  404360:	b.ne	404370 <ferror@plt+0x2d20>  // b.any
  404364:	ldr	x0, [sp, #96]
  404368:	str	x0, [sp, #216]
  40436c:	str	xzr, [sp, #96]
  404370:	ldr	x1, [sp, #224]
  404374:	ldr	x0, [sp, #96]
  404378:	cmp	x1, x0
  40437c:	b.cs	404394 <ferror@plt+0x2d44>  // b.hs, b.nlast
  404380:	ldr	x1, [sp, #104]
  404384:	ldr	x0, [sp, #224]
  404388:	add	x0, x1, x0
  40438c:	mov	w1, #0x27                  	// #39
  404390:	strb	w1, [x0]
  404394:	ldr	x0, [sp, #224]
  404398:	add	x0, x0, #0x1
  40439c:	str	x0, [sp, #224]
  4043a0:	ldr	x1, [sp, #224]
  4043a4:	ldr	x0, [sp, #96]
  4043a8:	cmp	x1, x0
  4043ac:	b.cs	4043c4 <ferror@plt+0x2d74>  // b.hs, b.nlast
  4043b0:	ldr	x1, [sp, #104]
  4043b4:	ldr	x0, [sp, #224]
  4043b8:	add	x0, x1, x0
  4043bc:	mov	w1, #0x5c                  	// #92
  4043c0:	strb	w1, [x0]
  4043c4:	ldr	x0, [sp, #224]
  4043c8:	add	x0, x0, #0x1
  4043cc:	str	x0, [sp, #224]
  4043d0:	ldr	x1, [sp, #224]
  4043d4:	ldr	x0, [sp, #96]
  4043d8:	cmp	x1, x0
  4043dc:	b.cs	4043f4 <ferror@plt+0x2da4>  // b.hs, b.nlast
  4043e0:	ldr	x1, [sp, #104]
  4043e4:	ldr	x0, [sp, #224]
  4043e8:	add	x0, x1, x0
  4043ec:	mov	w1, #0x27                  	// #39
  4043f0:	strb	w1, [x0]
  4043f4:	ldr	x0, [sp, #224]
  4043f8:	add	x0, x0, #0x1
  4043fc:	str	x0, [sp, #224]
  404400:	strb	wzr, [sp, #197]
  404404:	b	40498c <ferror@plt+0x333c>
  404408:	mov	w0, #0x1                   	// #1
  40440c:	strb	w0, [sp, #190]
  404410:	b	404990 <ferror@plt+0x3340>
  404414:	ldrb	w0, [sp, #159]
  404418:	cmp	w0, #0x0
  40441c:	b.eq	404454 <ferror@plt+0x2e04>  // b.none
  404420:	mov	x0, #0x1                   	// #1
  404424:	str	x0, [sp, #176]
  404428:	bl	4014e0 <__ctype_b_loc@plt>
  40442c:	ldr	x1, [x0]
  404430:	ldrb	w0, [sp, #194]
  404434:	lsl	x0, x0, #1
  404438:	add	x0, x1, x0
  40443c:	ldrh	w0, [x0]
  404440:	and	w0, w0, #0x4000
  404444:	cmp	w0, #0x0
  404448:	cset	w0, ne  // ne = any
  40444c:	strb	w0, [sp, #175]
  404450:	b	404630 <ferror@plt+0x2fe0>
  404454:	add	x0, sp, #0x80
  404458:	mov	x2, #0x8                   	// #8
  40445c:	mov	w1, #0x0                   	// #0
  404460:	bl	401410 <memset@plt>
  404464:	str	xzr, [sp, #176]
  404468:	mov	w0, #0x1                   	// #1
  40446c:	strb	w0, [sp, #175]
  404470:	ldr	x0, [sp, #80]
  404474:	cmn	x0, #0x1
  404478:	b.ne	404488 <ferror@plt+0x2e38>  // b.any
  40447c:	ldr	x0, [sp, #88]
  404480:	bl	401320 <strlen@plt>
  404484:	str	x0, [sp, #80]
  404488:	ldr	x1, [sp, #232]
  40448c:	ldr	x0, [sp, #176]
  404490:	add	x0, x1, x0
  404494:	ldr	x1, [sp, #88]
  404498:	add	x4, x1, x0
  40449c:	ldr	x1, [sp, #232]
  4044a0:	ldr	x0, [sp, #176]
  4044a4:	add	x0, x1, x0
  4044a8:	ldr	x1, [sp, #80]
  4044ac:	sub	x1, x1, x0
  4044b0:	add	x2, sp, #0x80
  4044b4:	add	x0, sp, #0x7c
  4044b8:	mov	x3, x2
  4044bc:	mov	x2, x1
  4044c0:	mov	x1, x4
  4044c4:	bl	406de8 <ferror@plt+0x5798>
  4044c8:	str	x0, [sp, #144]
  4044cc:	ldr	x0, [sp, #144]
  4044d0:	cmp	x0, #0x0
  4044d4:	b.eq	404624 <ferror@plt+0x2fd4>  // b.none
  4044d8:	ldr	x0, [sp, #144]
  4044dc:	cmn	x0, #0x1
  4044e0:	b.ne	4044ec <ferror@plt+0x2e9c>  // b.any
  4044e4:	strb	wzr, [sp, #175]
  4044e8:	b	404630 <ferror@plt+0x2fe0>
  4044ec:	ldr	x0, [sp, #144]
  4044f0:	cmn	x0, #0x2
  4044f4:	b.ne	404548 <ferror@plt+0x2ef8>  // b.any
  4044f8:	strb	wzr, [sp, #175]
  4044fc:	b	40450c <ferror@plt+0x2ebc>
  404500:	ldr	x0, [sp, #176]
  404504:	add	x0, x0, #0x1
  404508:	str	x0, [sp, #176]
  40450c:	ldr	x1, [sp, #232]
  404510:	ldr	x0, [sp, #176]
  404514:	add	x0, x1, x0
  404518:	ldr	x1, [sp, #80]
  40451c:	cmp	x1, x0
  404520:	b.ls	40462c <ferror@plt+0x2fdc>  // b.plast
  404524:	ldr	x1, [sp, #232]
  404528:	ldr	x0, [sp, #176]
  40452c:	add	x0, x1, x0
  404530:	ldr	x1, [sp, #88]
  404534:	add	x0, x1, x0
  404538:	ldrb	w0, [x0]
  40453c:	cmp	w0, #0x0
  404540:	b.ne	404500 <ferror@plt+0x2eb0>  // b.any
  404544:	b	40462c <ferror@plt+0x2fdc>
  404548:	ldrb	w0, [sp, #198]
  40454c:	cmp	w0, #0x0
  404550:	b.eq	4045ec <ferror@plt+0x2f9c>  // b.none
  404554:	ldr	w0, [sp, #76]
  404558:	cmp	w0, #0x2
  40455c:	b.ne	4045ec <ferror@plt+0x2f9c>  // b.any
  404560:	mov	x0, #0x1                   	// #1
  404564:	str	x0, [sp, #160]
  404568:	b	4045dc <ferror@plt+0x2f8c>
  40456c:	ldr	x1, [sp, #232]
  404570:	ldr	x0, [sp, #176]
  404574:	add	x1, x1, x0
  404578:	ldr	x0, [sp, #160]
  40457c:	add	x0, x1, x0
  404580:	ldr	x1, [sp, #88]
  404584:	add	x0, x1, x0
  404588:	ldrb	w0, [x0]
  40458c:	sub	w0, w0, #0x5b
  404590:	cmp	w0, #0x21
  404594:	cset	w1, hi  // hi = pmore
  404598:	and	w1, w1, #0xff
  40459c:	cmp	w1, #0x0
  4045a0:	b.ne	4045cc <ferror@plt+0x2f7c>  // b.any
  4045a4:	mov	x1, #0x1                   	// #1
  4045a8:	lsl	x1, x1, x0
  4045ac:	mov	x0, #0x2b                  	// #43
  4045b0:	movk	x0, #0x2, lsl #32
  4045b4:	and	x0, x1, x0
  4045b8:	cmp	x0, #0x0
  4045bc:	cset	w0, ne  // ne = any
  4045c0:	and	w0, w0, #0xff
  4045c4:	cmp	w0, #0x0
  4045c8:	b.ne	404de0 <ferror@plt+0x3790>  // b.any
  4045cc:	nop
  4045d0:	ldr	x0, [sp, #160]
  4045d4:	add	x0, x0, #0x1
  4045d8:	str	x0, [sp, #160]
  4045dc:	ldr	x1, [sp, #160]
  4045e0:	ldr	x0, [sp, #144]
  4045e4:	cmp	x1, x0
  4045e8:	b.cc	40456c <ferror@plt+0x2f1c>  // b.lo, b.ul, b.last
  4045ec:	ldr	w0, [sp, #124]
  4045f0:	bl	4015c0 <iswprint@plt>
  4045f4:	cmp	w0, #0x0
  4045f8:	b.ne	404600 <ferror@plt+0x2fb0>  // b.any
  4045fc:	strb	wzr, [sp, #175]
  404600:	ldr	x1, [sp, #176]
  404604:	ldr	x0, [sp, #144]
  404608:	add	x0, x1, x0
  40460c:	str	x0, [sp, #176]
  404610:	add	x0, sp, #0x80
  404614:	bl	401490 <mbsinit@plt>
  404618:	cmp	w0, #0x0
  40461c:	b.eq	404488 <ferror@plt+0x2e38>  // b.none
  404620:	b	404630 <ferror@plt+0x2fe0>
  404624:	nop
  404628:	b	404630 <ferror@plt+0x2fe0>
  40462c:	nop
  404630:	ldrb	w0, [sp, #175]
  404634:	strb	w0, [sp, #190]
  404638:	ldr	x0, [sp, #176]
  40463c:	cmp	x0, #0x1
  404640:	b.hi	404664 <ferror@plt+0x3014>  // b.pmore
  404644:	ldrb	w0, [sp, #199]
  404648:	cmp	w0, #0x0
  40464c:	b.eq	404990 <ferror@plt+0x3340>  // b.none
  404650:	ldrb	w0, [sp, #175]
  404654:	eor	w0, w0, #0x1
  404658:	and	w0, w0, #0xff
  40465c:	cmp	w0, #0x0
  404660:	b.eq	404990 <ferror@plt+0x3340>  // b.none
  404664:	ldr	x1, [sp, #232]
  404668:	ldr	x0, [sp, #176]
  40466c:	add	x0, x1, x0
  404670:	str	x0, [sp, #136]
  404674:	ldrb	w0, [sp, #199]
  404678:	cmp	w0, #0x0
  40467c:	b.eq	404830 <ferror@plt+0x31e0>  // b.none
  404680:	ldrb	w0, [sp, #175]
  404684:	eor	w0, w0, #0x1
  404688:	and	w0, w0, #0xff
  40468c:	cmp	w0, #0x0
  404690:	b.eq	404830 <ferror@plt+0x31e0>  // b.none
  404694:	ldrb	w0, [sp, #198]
  404698:	cmp	w0, #0x0
  40469c:	b.ne	404dcc <ferror@plt+0x377c>  // b.any
  4046a0:	mov	w0, #0x1                   	// #1
  4046a4:	strb	w0, [sp, #191]
  4046a8:	ldr	w0, [sp, #76]
  4046ac:	cmp	w0, #0x2
  4046b0:	b.ne	404760 <ferror@plt+0x3110>  // b.any
  4046b4:	ldrb	w0, [sp, #197]
  4046b8:	eor	w0, w0, #0x1
  4046bc:	and	w0, w0, #0xff
  4046c0:	cmp	w0, #0x0
  4046c4:	b.eq	404760 <ferror@plt+0x3110>  // b.none
  4046c8:	ldr	x1, [sp, #224]
  4046cc:	ldr	x0, [sp, #96]
  4046d0:	cmp	x1, x0
  4046d4:	b.cs	4046ec <ferror@plt+0x309c>  // b.hs, b.nlast
  4046d8:	ldr	x1, [sp, #104]
  4046dc:	ldr	x0, [sp, #224]
  4046e0:	add	x0, x1, x0
  4046e4:	mov	w1, #0x27                  	// #39
  4046e8:	strb	w1, [x0]
  4046ec:	ldr	x0, [sp, #224]
  4046f0:	add	x0, x0, #0x1
  4046f4:	str	x0, [sp, #224]
  4046f8:	ldr	x1, [sp, #224]
  4046fc:	ldr	x0, [sp, #96]
  404700:	cmp	x1, x0
  404704:	b.cs	40471c <ferror@plt+0x30cc>  // b.hs, b.nlast
  404708:	ldr	x1, [sp, #104]
  40470c:	ldr	x0, [sp, #224]
  404710:	add	x0, x1, x0
  404714:	mov	w1, #0x24                  	// #36
  404718:	strb	w1, [x0]
  40471c:	ldr	x0, [sp, #224]
  404720:	add	x0, x0, #0x1
  404724:	str	x0, [sp, #224]
  404728:	ldr	x1, [sp, #224]
  40472c:	ldr	x0, [sp, #96]
  404730:	cmp	x1, x0
  404734:	b.cs	40474c <ferror@plt+0x30fc>  // b.hs, b.nlast
  404738:	ldr	x1, [sp, #104]
  40473c:	ldr	x0, [sp, #224]
  404740:	add	x0, x1, x0
  404744:	mov	w1, #0x27                  	// #39
  404748:	strb	w1, [x0]
  40474c:	ldr	x0, [sp, #224]
  404750:	add	x0, x0, #0x1
  404754:	str	x0, [sp, #224]
  404758:	mov	w0, #0x1                   	// #1
  40475c:	strb	w0, [sp, #197]
  404760:	ldr	x1, [sp, #224]
  404764:	ldr	x0, [sp, #96]
  404768:	cmp	x1, x0
  40476c:	b.cs	404784 <ferror@plt+0x3134>  // b.hs, b.nlast
  404770:	ldr	x1, [sp, #104]
  404774:	ldr	x0, [sp, #224]
  404778:	add	x0, x1, x0
  40477c:	mov	w1, #0x5c                  	// #92
  404780:	strb	w1, [x0]
  404784:	ldr	x0, [sp, #224]
  404788:	add	x0, x0, #0x1
  40478c:	str	x0, [sp, #224]
  404790:	ldr	x1, [sp, #224]
  404794:	ldr	x0, [sp, #96]
  404798:	cmp	x1, x0
  40479c:	b.cs	4047c4 <ferror@plt+0x3174>  // b.hs, b.nlast
  4047a0:	ldrb	w0, [sp, #194]
  4047a4:	lsr	w0, w0, #6
  4047a8:	and	w1, w0, #0xff
  4047ac:	ldr	x2, [sp, #104]
  4047b0:	ldr	x0, [sp, #224]
  4047b4:	add	x0, x2, x0
  4047b8:	add	w1, w1, #0x30
  4047bc:	and	w1, w1, #0xff
  4047c0:	strb	w1, [x0]
  4047c4:	ldr	x0, [sp, #224]
  4047c8:	add	x0, x0, #0x1
  4047cc:	str	x0, [sp, #224]
  4047d0:	ldr	x1, [sp, #224]
  4047d4:	ldr	x0, [sp, #96]
  4047d8:	cmp	x1, x0
  4047dc:	b.cs	40480c <ferror@plt+0x31bc>  // b.hs, b.nlast
  4047e0:	ldrb	w0, [sp, #194]
  4047e4:	lsr	w0, w0, #3
  4047e8:	and	w0, w0, #0xff
  4047ec:	and	w0, w0, #0x7
  4047f0:	and	w1, w0, #0xff
  4047f4:	ldr	x2, [sp, #104]
  4047f8:	ldr	x0, [sp, #224]
  4047fc:	add	x0, x2, x0
  404800:	add	w1, w1, #0x30
  404804:	and	w1, w1, #0xff
  404808:	strb	w1, [x0]
  40480c:	ldr	x0, [sp, #224]
  404810:	add	x0, x0, #0x1
  404814:	str	x0, [sp, #224]
  404818:	ldrb	w0, [sp, #194]
  40481c:	and	w0, w0, #0x7
  404820:	and	w0, w0, #0xff
  404824:	add	w0, w0, #0x30
  404828:	strb	w0, [sp, #194]
  40482c:	b	404870 <ferror@plt+0x3220>
  404830:	ldrb	w0, [sp, #192]
  404834:	cmp	w0, #0x0
  404838:	b.eq	404870 <ferror@plt+0x3220>  // b.none
  40483c:	ldr	x1, [sp, #224]
  404840:	ldr	x0, [sp, #96]
  404844:	cmp	x1, x0
  404848:	b.cs	404860 <ferror@plt+0x3210>  // b.hs, b.nlast
  40484c:	ldr	x1, [sp, #104]
  404850:	ldr	x0, [sp, #224]
  404854:	add	x0, x1, x0
  404858:	mov	w1, #0x5c                  	// #92
  40485c:	strb	w1, [x0]
  404860:	ldr	x0, [sp, #224]
  404864:	add	x0, x0, #0x1
  404868:	str	x0, [sp, #224]
  40486c:	strb	wzr, [sp, #192]
  404870:	ldr	x0, [sp, #232]
  404874:	add	x0, x0, #0x1
  404878:	ldr	x1, [sp, #136]
  40487c:	cmp	x1, x0
  404880:	b.ls	40495c <ferror@plt+0x330c>  // b.plast
  404884:	ldrb	w0, [sp, #197]
  404888:	cmp	w0, #0x0
  40488c:	b.eq	404908 <ferror@plt+0x32b8>  // b.none
  404890:	ldrb	w0, [sp, #191]
  404894:	eor	w0, w0, #0x1
  404898:	and	w0, w0, #0xff
  40489c:	cmp	w0, #0x0
  4048a0:	b.eq	404908 <ferror@plt+0x32b8>  // b.none
  4048a4:	ldr	x1, [sp, #224]
  4048a8:	ldr	x0, [sp, #96]
  4048ac:	cmp	x1, x0
  4048b0:	b.cs	4048c8 <ferror@plt+0x3278>  // b.hs, b.nlast
  4048b4:	ldr	x1, [sp, #104]
  4048b8:	ldr	x0, [sp, #224]
  4048bc:	add	x0, x1, x0
  4048c0:	mov	w1, #0x27                  	// #39
  4048c4:	strb	w1, [x0]
  4048c8:	ldr	x0, [sp, #224]
  4048cc:	add	x0, x0, #0x1
  4048d0:	str	x0, [sp, #224]
  4048d4:	ldr	x1, [sp, #224]
  4048d8:	ldr	x0, [sp, #96]
  4048dc:	cmp	x1, x0
  4048e0:	b.cs	4048f8 <ferror@plt+0x32a8>  // b.hs, b.nlast
  4048e4:	ldr	x1, [sp, #104]
  4048e8:	ldr	x0, [sp, #224]
  4048ec:	add	x0, x1, x0
  4048f0:	mov	w1, #0x27                  	// #39
  4048f4:	strb	w1, [x0]
  4048f8:	ldr	x0, [sp, #224]
  4048fc:	add	x0, x0, #0x1
  404900:	str	x0, [sp, #224]
  404904:	strb	wzr, [sp, #197]
  404908:	ldr	x1, [sp, #224]
  40490c:	ldr	x0, [sp, #96]
  404910:	cmp	x1, x0
  404914:	b.cs	40492c <ferror@plt+0x32dc>  // b.hs, b.nlast
  404918:	ldr	x1, [sp, #104]
  40491c:	ldr	x0, [sp, #224]
  404920:	add	x0, x1, x0
  404924:	ldrb	w1, [sp, #194]
  404928:	strb	w1, [x0]
  40492c:	ldr	x0, [sp, #224]
  404930:	add	x0, x0, #0x1
  404934:	str	x0, [sp, #224]
  404938:	ldr	x0, [sp, #232]
  40493c:	add	x0, x0, #0x1
  404940:	str	x0, [sp, #232]
  404944:	ldr	x1, [sp, #88]
  404948:	ldr	x0, [sp, #232]
  40494c:	add	x0, x1, x0
  404950:	ldrb	w0, [x0]
  404954:	strb	w0, [sp, #194]
  404958:	b	404674 <ferror@plt+0x3024>
  40495c:	nop
  404960:	b	404b34 <ferror@plt+0x34e4>
  404964:	nop
  404968:	b	404990 <ferror@plt+0x3340>
  40496c:	nop
  404970:	b	404990 <ferror@plt+0x3340>
  404974:	nop
  404978:	b	404990 <ferror@plt+0x3340>
  40497c:	nop
  404980:	b	404990 <ferror@plt+0x3340>
  404984:	nop
  404988:	b	404990 <ferror@plt+0x3340>
  40498c:	nop
  404990:	ldrb	w0, [sp, #199]
  404994:	eor	w0, w0, #0x1
  404998:	and	w0, w0, #0xff
  40499c:	cmp	w0, #0x0
  4049a0:	b.ne	4049b0 <ferror@plt+0x3360>  // b.any
  4049a4:	ldr	w0, [sp, #76]
  4049a8:	cmp	w0, #0x2
  4049ac:	b.ne	4049c4 <ferror@plt+0x3374>  // b.any
  4049b0:	ldrb	w0, [sp, #198]
  4049b4:	eor	w0, w0, #0x1
  4049b8:	and	w0, w0, #0xff
  4049bc:	cmp	w0, #0x0
  4049c0:	b.ne	404a08 <ferror@plt+0x33b8>  // b.any
  4049c4:	ldr	x0, [sp, #64]
  4049c8:	cmp	x0, #0x0
  4049cc:	b.eq	404a08 <ferror@plt+0x33b8>  // b.none
  4049d0:	ldrb	w0, [sp, #194]
  4049d4:	lsr	w0, w0, #5
  4049d8:	and	w0, w0, #0xff
  4049dc:	and	x0, x0, #0xff
  4049e0:	lsl	x0, x0, #2
  4049e4:	ldr	x1, [sp, #64]
  4049e8:	add	x0, x1, x0
  4049ec:	ldr	w1, [x0]
  4049f0:	ldrb	w0, [sp, #194]
  4049f4:	and	w0, w0, #0x1f
  4049f8:	lsr	w0, w1, w0
  4049fc:	and	w0, w0, #0x1
  404a00:	cmp	w0, #0x0
  404a04:	b.ne	404a1c <ferror@plt+0x33cc>  // b.any
  404a08:	ldrb	w0, [sp, #192]
  404a0c:	eor	w0, w0, #0x1
  404a10:	and	w0, w0, #0xff
  404a14:	cmp	w0, #0x0
  404a18:	b.ne	404b30 <ferror@plt+0x34e0>  // b.any
  404a1c:	nop
  404a20:	ldrb	w0, [sp, #198]
  404a24:	cmp	w0, #0x0
  404a28:	b.ne	404dd4 <ferror@plt+0x3784>  // b.any
  404a2c:	mov	w0, #0x1                   	// #1
  404a30:	strb	w0, [sp, #191]
  404a34:	ldr	w0, [sp, #76]
  404a38:	cmp	w0, #0x2
  404a3c:	b.ne	404aec <ferror@plt+0x349c>  // b.any
  404a40:	ldrb	w0, [sp, #197]
  404a44:	eor	w0, w0, #0x1
  404a48:	and	w0, w0, #0xff
  404a4c:	cmp	w0, #0x0
  404a50:	b.eq	404aec <ferror@plt+0x349c>  // b.none
  404a54:	ldr	x1, [sp, #224]
  404a58:	ldr	x0, [sp, #96]
  404a5c:	cmp	x1, x0
  404a60:	b.cs	404a78 <ferror@plt+0x3428>  // b.hs, b.nlast
  404a64:	ldr	x1, [sp, #104]
  404a68:	ldr	x0, [sp, #224]
  404a6c:	add	x0, x1, x0
  404a70:	mov	w1, #0x27                  	// #39
  404a74:	strb	w1, [x0]
  404a78:	ldr	x0, [sp, #224]
  404a7c:	add	x0, x0, #0x1
  404a80:	str	x0, [sp, #224]
  404a84:	ldr	x1, [sp, #224]
  404a88:	ldr	x0, [sp, #96]
  404a8c:	cmp	x1, x0
  404a90:	b.cs	404aa8 <ferror@plt+0x3458>  // b.hs, b.nlast
  404a94:	ldr	x1, [sp, #104]
  404a98:	ldr	x0, [sp, #224]
  404a9c:	add	x0, x1, x0
  404aa0:	mov	w1, #0x24                  	// #36
  404aa4:	strb	w1, [x0]
  404aa8:	ldr	x0, [sp, #224]
  404aac:	add	x0, x0, #0x1
  404ab0:	str	x0, [sp, #224]
  404ab4:	ldr	x1, [sp, #224]
  404ab8:	ldr	x0, [sp, #96]
  404abc:	cmp	x1, x0
  404ac0:	b.cs	404ad8 <ferror@plt+0x3488>  // b.hs, b.nlast
  404ac4:	ldr	x1, [sp, #104]
  404ac8:	ldr	x0, [sp, #224]
  404acc:	add	x0, x1, x0
  404ad0:	mov	w1, #0x27                  	// #39
  404ad4:	strb	w1, [x0]
  404ad8:	ldr	x0, [sp, #224]
  404adc:	add	x0, x0, #0x1
  404ae0:	str	x0, [sp, #224]
  404ae4:	mov	w0, #0x1                   	// #1
  404ae8:	strb	w0, [sp, #197]
  404aec:	ldr	x1, [sp, #224]
  404af0:	ldr	x0, [sp, #96]
  404af4:	cmp	x1, x0
  404af8:	b.cs	404b10 <ferror@plt+0x34c0>  // b.hs, b.nlast
  404afc:	ldr	x1, [sp, #104]
  404b00:	ldr	x0, [sp, #224]
  404b04:	add	x0, x1, x0
  404b08:	mov	w1, #0x5c                  	// #92
  404b0c:	strb	w1, [x0]
  404b10:	ldr	x0, [sp, #224]
  404b14:	add	x0, x0, #0x1
  404b18:	str	x0, [sp, #224]
  404b1c:	b	404b34 <ferror@plt+0x34e4>
  404b20:	nop
  404b24:	b	404b34 <ferror@plt+0x34e4>
  404b28:	nop
  404b2c:	b	404b34 <ferror@plt+0x34e4>
  404b30:	nop
  404b34:	ldrb	w0, [sp, #197]
  404b38:	cmp	w0, #0x0
  404b3c:	b.eq	404bb8 <ferror@plt+0x3568>  // b.none
  404b40:	ldrb	w0, [sp, #191]
  404b44:	eor	w0, w0, #0x1
  404b48:	and	w0, w0, #0xff
  404b4c:	cmp	w0, #0x0
  404b50:	b.eq	404bb8 <ferror@plt+0x3568>  // b.none
  404b54:	ldr	x1, [sp, #224]
  404b58:	ldr	x0, [sp, #96]
  404b5c:	cmp	x1, x0
  404b60:	b.cs	404b78 <ferror@plt+0x3528>  // b.hs, b.nlast
  404b64:	ldr	x1, [sp, #104]
  404b68:	ldr	x0, [sp, #224]
  404b6c:	add	x0, x1, x0
  404b70:	mov	w1, #0x27                  	// #39
  404b74:	strb	w1, [x0]
  404b78:	ldr	x0, [sp, #224]
  404b7c:	add	x0, x0, #0x1
  404b80:	str	x0, [sp, #224]
  404b84:	ldr	x1, [sp, #224]
  404b88:	ldr	x0, [sp, #96]
  404b8c:	cmp	x1, x0
  404b90:	b.cs	404ba8 <ferror@plt+0x3558>  // b.hs, b.nlast
  404b94:	ldr	x1, [sp, #104]
  404b98:	ldr	x0, [sp, #224]
  404b9c:	add	x0, x1, x0
  404ba0:	mov	w1, #0x27                  	// #39
  404ba4:	strb	w1, [x0]
  404ba8:	ldr	x0, [sp, #224]
  404bac:	add	x0, x0, #0x1
  404bb0:	str	x0, [sp, #224]
  404bb4:	strb	wzr, [sp, #197]
  404bb8:	ldr	x1, [sp, #224]
  404bbc:	ldr	x0, [sp, #96]
  404bc0:	cmp	x1, x0
  404bc4:	b.cs	404bdc <ferror@plt+0x358c>  // b.hs, b.nlast
  404bc8:	ldr	x1, [sp, #104]
  404bcc:	ldr	x0, [sp, #224]
  404bd0:	add	x0, x1, x0
  404bd4:	ldrb	w1, [sp, #194]
  404bd8:	strb	w1, [x0]
  404bdc:	ldr	x0, [sp, #224]
  404be0:	add	x0, x0, #0x1
  404be4:	str	x0, [sp, #224]
  404be8:	ldrb	w0, [sp, #190]
  404bec:	eor	w0, w0, #0x1
  404bf0:	and	w0, w0, #0xff
  404bf4:	cmp	w0, #0x0
  404bf8:	b.eq	404c00 <ferror@plt+0x35b0>  // b.none
  404bfc:	strb	wzr, [sp, #195]
  404c00:	ldr	x0, [sp, #232]
  404c04:	add	x0, x0, #0x1
  404c08:	str	x0, [sp, #232]
  404c0c:	ldr	x0, [sp, #80]
  404c10:	cmn	x0, #0x1
  404c14:	b.ne	404c38 <ferror@plt+0x35e8>  // b.any
  404c18:	ldr	x1, [sp, #88]
  404c1c:	ldr	x0, [sp, #232]
  404c20:	add	x0, x1, x0
  404c24:	ldrb	w0, [x0]
  404c28:	cmp	w0, #0x0
  404c2c:	cset	w0, ne  // ne = any
  404c30:	and	w0, w0, #0xff
  404c34:	b	404c4c <ferror@plt+0x35fc>
  404c38:	ldr	x1, [sp, #232]
  404c3c:	ldr	x0, [sp, #80]
  404c40:	cmp	x1, x0
  404c44:	cset	w0, ne  // ne = any
  404c48:	and	w0, w0, #0xff
  404c4c:	cmp	w0, #0x0
  404c50:	b.ne	403d58 <ferror@plt+0x2708>  // b.any
  404c54:	ldr	x0, [sp, #224]
  404c58:	cmp	x0, #0x0
  404c5c:	b.ne	404c78 <ferror@plt+0x3628>  // b.any
  404c60:	ldr	w0, [sp, #76]
  404c64:	cmp	w0, #0x2
  404c68:	b.ne	404c78 <ferror@plt+0x3628>  // b.any
  404c6c:	ldrb	w0, [sp, #198]
  404c70:	cmp	w0, #0x0
  404c74:	b.ne	404ddc <ferror@plt+0x378c>  // b.any
  404c78:	ldr	w0, [sp, #76]
  404c7c:	cmp	w0, #0x2
  404c80:	b.ne	404d08 <ferror@plt+0x36b8>  // b.any
  404c84:	ldrb	w0, [sp, #198]
  404c88:	eor	w0, w0, #0x1
  404c8c:	and	w0, w0, #0xff
  404c90:	cmp	w0, #0x0
  404c94:	b.eq	404d08 <ferror@plt+0x36b8>  // b.none
  404c98:	ldrb	w0, [sp, #196]
  404c9c:	cmp	w0, #0x0
  404ca0:	b.eq	404d08 <ferror@plt+0x36b8>  // b.none
  404ca4:	ldrb	w0, [sp, #195]
  404ca8:	cmp	w0, #0x0
  404cac:	b.eq	404ce0 <ferror@plt+0x3690>  // b.none
  404cb0:	ldr	x0, [sp, #240]
  404cb4:	str	x0, [sp]
  404cb8:	ldr	x7, [sp, #56]
  404cbc:	ldr	x6, [sp, #64]
  404cc0:	ldr	w5, [sp, #72]
  404cc4:	mov	w4, #0x5                   	// #5
  404cc8:	ldr	x3, [sp, #80]
  404ccc:	ldr	x2, [sp, #88]
  404cd0:	ldr	x1, [sp, #216]
  404cd4:	ldr	x0, [sp, #104]
  404cd8:	bl	403a30 <ferror@plt+0x23e0>
  404cdc:	b	404e34 <ferror@plt+0x37e4>
  404ce0:	ldr	x0, [sp, #96]
  404ce4:	cmp	x0, #0x0
  404ce8:	b.ne	404d08 <ferror@plt+0x36b8>  // b.any
  404cec:	ldr	x0, [sp, #216]
  404cf0:	cmp	x0, #0x0
  404cf4:	b.eq	404d08 <ferror@plt+0x36b8>  // b.none
  404cf8:	ldr	x0, [sp, #216]
  404cfc:	str	x0, [sp, #96]
  404d00:	str	xzr, [sp, #224]
  404d04:	b	403aa8 <ferror@plt+0x2458>
  404d08:	ldr	x0, [sp, #208]
  404d0c:	cmp	x0, #0x0
  404d10:	b.eq	404d7c <ferror@plt+0x372c>  // b.none
  404d14:	ldrb	w0, [sp, #198]
  404d18:	eor	w0, w0, #0x1
  404d1c:	and	w0, w0, #0xff
  404d20:	cmp	w0, #0x0
  404d24:	b.eq	404d7c <ferror@plt+0x372c>  // b.none
  404d28:	b	404d6c <ferror@plt+0x371c>
  404d2c:	ldr	x1, [sp, #224]
  404d30:	ldr	x0, [sp, #96]
  404d34:	cmp	x1, x0
  404d38:	b.cs	404d54 <ferror@plt+0x3704>  // b.hs, b.nlast
  404d3c:	ldr	x1, [sp, #104]
  404d40:	ldr	x0, [sp, #224]
  404d44:	add	x0, x1, x0
  404d48:	ldr	x1, [sp, #208]
  404d4c:	ldrb	w1, [x1]
  404d50:	strb	w1, [x0]
  404d54:	ldr	x0, [sp, #224]
  404d58:	add	x0, x0, #0x1
  404d5c:	str	x0, [sp, #224]
  404d60:	ldr	x0, [sp, #208]
  404d64:	add	x0, x0, #0x1
  404d68:	str	x0, [sp, #208]
  404d6c:	ldr	x0, [sp, #208]
  404d70:	ldrb	w0, [x0]
  404d74:	cmp	w0, #0x0
  404d78:	b.ne	404d2c <ferror@plt+0x36dc>  // b.any
  404d7c:	ldr	x1, [sp, #224]
  404d80:	ldr	x0, [sp, #96]
  404d84:	cmp	x1, x0
  404d88:	b.cs	404d9c <ferror@plt+0x374c>  // b.hs, b.nlast
  404d8c:	ldr	x1, [sp, #104]
  404d90:	ldr	x0, [sp, #224]
  404d94:	add	x0, x1, x0
  404d98:	strb	wzr, [x0]
  404d9c:	ldr	x0, [sp, #224]
  404da0:	b	404e34 <ferror@plt+0x37e4>
  404da4:	nop
  404da8:	b	404de0 <ferror@plt+0x3790>
  404dac:	nop
  404db0:	b	404de0 <ferror@plt+0x3790>
  404db4:	nop
  404db8:	b	404de0 <ferror@plt+0x3790>
  404dbc:	nop
  404dc0:	b	404de0 <ferror@plt+0x3790>
  404dc4:	nop
  404dc8:	b	404de0 <ferror@plt+0x3790>
  404dcc:	nop
  404dd0:	b	404de0 <ferror@plt+0x3790>
  404dd4:	nop
  404dd8:	b	404de0 <ferror@plt+0x3790>
  404ddc:	nop
  404de0:	ldr	w0, [sp, #76]
  404de4:	cmp	w0, #0x2
  404de8:	b.ne	404e00 <ferror@plt+0x37b0>  // b.any
  404dec:	ldrb	w0, [sp, #199]
  404df0:	cmp	w0, #0x0
  404df4:	b.eq	404e00 <ferror@plt+0x37b0>  // b.none
  404df8:	mov	w0, #0x4                   	// #4
  404dfc:	str	w0, [sp, #76]
  404e00:	ldr	w0, [sp, #72]
  404e04:	and	w1, w0, #0xfffffffd
  404e08:	ldr	x0, [sp, #240]
  404e0c:	str	x0, [sp]
  404e10:	ldr	x7, [sp, #56]
  404e14:	mov	x6, #0x0                   	// #0
  404e18:	mov	w5, w1
  404e1c:	ldr	w4, [sp, #76]
  404e20:	ldr	x3, [sp, #80]
  404e24:	ldr	x2, [sp, #88]
  404e28:	ldr	x1, [sp, #96]
  404e2c:	ldr	x0, [sp, #104]
  404e30:	bl	403a30 <ferror@plt+0x23e0>
  404e34:	ldr	x19, [sp, #32]
  404e38:	ldp	x29, x30, [sp, #16]
  404e3c:	add	sp, sp, #0xf0
  404e40:	ret
  404e44:	sub	sp, sp, #0x70
  404e48:	stp	x29, x30, [sp, #16]
  404e4c:	add	x29, sp, #0x10
  404e50:	str	x0, [sp, #72]
  404e54:	str	x1, [sp, #64]
  404e58:	str	x2, [sp, #56]
  404e5c:	str	x3, [sp, #48]
  404e60:	str	x4, [sp, #40]
  404e64:	ldr	x0, [sp, #40]
  404e68:	cmp	x0, #0x0
  404e6c:	b.eq	404e78 <ferror@plt+0x3828>  // b.none
  404e70:	ldr	x0, [sp, #40]
  404e74:	b	404e80 <ferror@plt+0x3830>
  404e78:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  404e7c:	add	x0, x0, #0x278
  404e80:	str	x0, [sp, #104]
  404e84:	bl	4015f0 <__errno_location@plt>
  404e88:	ldr	w0, [x0]
  404e8c:	str	w0, [sp, #100]
  404e90:	ldr	x0, [sp, #104]
  404e94:	ldr	w1, [x0]
  404e98:	ldr	x0, [sp, #104]
  404e9c:	ldr	w2, [x0, #4]
  404ea0:	ldr	x0, [sp, #104]
  404ea4:	add	x3, x0, #0x8
  404ea8:	ldr	x0, [sp, #104]
  404eac:	ldr	x4, [x0, #40]
  404eb0:	ldr	x0, [sp, #104]
  404eb4:	ldr	x0, [x0, #48]
  404eb8:	str	x0, [sp]
  404ebc:	mov	x7, x4
  404ec0:	mov	x6, x3
  404ec4:	mov	w5, w2
  404ec8:	mov	w4, w1
  404ecc:	ldr	x3, [sp, #48]
  404ed0:	ldr	x2, [sp, #56]
  404ed4:	ldr	x1, [sp, #64]
  404ed8:	ldr	x0, [sp, #72]
  404edc:	bl	403a30 <ferror@plt+0x23e0>
  404ee0:	str	x0, [sp, #88]
  404ee4:	bl	4015f0 <__errno_location@plt>
  404ee8:	mov	x1, x0
  404eec:	ldr	w0, [sp, #100]
  404ef0:	str	w0, [x1]
  404ef4:	ldr	x0, [sp, #88]
  404ef8:	ldp	x29, x30, [sp, #16]
  404efc:	add	sp, sp, #0x70
  404f00:	ret
  404f04:	stp	x29, x30, [sp, #-48]!
  404f08:	mov	x29, sp
  404f0c:	str	x0, [sp, #40]
  404f10:	str	x1, [sp, #32]
  404f14:	str	x2, [sp, #24]
  404f18:	ldr	x3, [sp, #24]
  404f1c:	mov	x2, #0x0                   	// #0
  404f20:	ldr	x1, [sp, #32]
  404f24:	ldr	x0, [sp, #40]
  404f28:	bl	404f34 <ferror@plt+0x38e4>
  404f2c:	ldp	x29, x30, [sp], #48
  404f30:	ret
  404f34:	sub	sp, sp, #0x60
  404f38:	stp	x29, x30, [sp, #16]
  404f3c:	add	x29, sp, #0x10
  404f40:	str	x0, [sp, #56]
  404f44:	str	x1, [sp, #48]
  404f48:	str	x2, [sp, #40]
  404f4c:	str	x3, [sp, #32]
  404f50:	ldr	x0, [sp, #32]
  404f54:	cmp	x0, #0x0
  404f58:	b.eq	404f64 <ferror@plt+0x3914>  // b.none
  404f5c:	ldr	x0, [sp, #32]
  404f60:	b	404f6c <ferror@plt+0x391c>
  404f64:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  404f68:	add	x0, x0, #0x278
  404f6c:	str	x0, [sp, #88]
  404f70:	bl	4015f0 <__errno_location@plt>
  404f74:	ldr	w0, [x0]
  404f78:	str	w0, [sp, #84]
  404f7c:	ldr	x0, [sp, #88]
  404f80:	ldr	w0, [x0, #4]
  404f84:	ldr	x1, [sp, #40]
  404f88:	cmp	x1, #0x0
  404f8c:	cset	w1, eq  // eq = none
  404f90:	and	w1, w1, #0xff
  404f94:	orr	w0, w0, w1
  404f98:	str	w0, [sp, #80]
  404f9c:	ldr	x0, [sp, #88]
  404fa0:	ldr	w1, [x0]
  404fa4:	ldr	x0, [sp, #88]
  404fa8:	add	x2, x0, #0x8
  404fac:	ldr	x0, [sp, #88]
  404fb0:	ldr	x3, [x0, #40]
  404fb4:	ldr	x0, [sp, #88]
  404fb8:	ldr	x0, [x0, #48]
  404fbc:	str	x0, [sp]
  404fc0:	mov	x7, x3
  404fc4:	mov	x6, x2
  404fc8:	ldr	w5, [sp, #80]
  404fcc:	mov	w4, w1
  404fd0:	ldr	x3, [sp, #48]
  404fd4:	ldr	x2, [sp, #56]
  404fd8:	mov	x1, #0x0                   	// #0
  404fdc:	mov	x0, #0x0                   	// #0
  404fe0:	bl	403a30 <ferror@plt+0x23e0>
  404fe4:	add	x0, x0, #0x1
  404fe8:	str	x0, [sp, #72]
  404fec:	ldr	x0, [sp, #72]
  404ff0:	bl	406910 <ferror@plt+0x52c0>
  404ff4:	str	x0, [sp, #64]
  404ff8:	ldr	x0, [sp, #88]
  404ffc:	ldr	w1, [x0]
  405000:	ldr	x0, [sp, #88]
  405004:	add	x2, x0, #0x8
  405008:	ldr	x0, [sp, #88]
  40500c:	ldr	x3, [x0, #40]
  405010:	ldr	x0, [sp, #88]
  405014:	ldr	x0, [x0, #48]
  405018:	str	x0, [sp]
  40501c:	mov	x7, x3
  405020:	mov	x6, x2
  405024:	ldr	w5, [sp, #80]
  405028:	mov	w4, w1
  40502c:	ldr	x3, [sp, #48]
  405030:	ldr	x2, [sp, #56]
  405034:	ldr	x1, [sp, #72]
  405038:	ldr	x0, [sp, #64]
  40503c:	bl	403a30 <ferror@plt+0x23e0>
  405040:	bl	4015f0 <__errno_location@plt>
  405044:	mov	x1, x0
  405048:	ldr	w0, [sp, #84]
  40504c:	str	w0, [x1]
  405050:	ldr	x0, [sp, #40]
  405054:	cmp	x0, #0x0
  405058:	b.eq	40506c <ferror@plt+0x3a1c>  // b.none
  40505c:	ldr	x0, [sp, #72]
  405060:	sub	x1, x0, #0x1
  405064:	ldr	x0, [sp, #40]
  405068:	str	x1, [x0]
  40506c:	ldr	x0, [sp, #64]
  405070:	ldp	x29, x30, [sp, #16]
  405074:	add	sp, sp, #0x60
  405078:	ret
  40507c:	stp	x29, x30, [sp, #-32]!
  405080:	mov	x29, sp
  405084:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405088:	add	x0, x0, #0x1f0
  40508c:	ldr	x0, [x0]
  405090:	str	x0, [sp, #16]
  405094:	mov	w0, #0x1                   	// #1
  405098:	str	w0, [sp, #28]
  40509c:	b	4050c4 <ferror@plt+0x3a74>
  4050a0:	ldrsw	x0, [sp, #28]
  4050a4:	lsl	x0, x0, #4
  4050a8:	ldr	x1, [sp, #16]
  4050ac:	add	x0, x1, x0
  4050b0:	ldr	x0, [x0, #8]
  4050b4:	bl	401520 <free@plt>
  4050b8:	ldr	w0, [sp, #28]
  4050bc:	add	w0, w0, #0x1
  4050c0:	str	w0, [sp, #28]
  4050c4:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4050c8:	add	x0, x0, #0x1d8
  4050cc:	ldr	w0, [x0]
  4050d0:	ldr	w1, [sp, #28]
  4050d4:	cmp	w1, w0
  4050d8:	b.lt	4050a0 <ferror@plt+0x3a50>  // b.tstop
  4050dc:	ldr	x0, [sp, #16]
  4050e0:	ldr	x1, [x0, #8]
  4050e4:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4050e8:	add	x0, x0, #0x2b0
  4050ec:	cmp	x1, x0
  4050f0:	b.eq	405124 <ferror@plt+0x3ad4>  // b.none
  4050f4:	ldr	x0, [sp, #16]
  4050f8:	ldr	x0, [x0, #8]
  4050fc:	bl	401520 <free@plt>
  405100:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405104:	add	x0, x0, #0x1e0
  405108:	mov	x1, #0x100                 	// #256
  40510c:	str	x1, [x0]
  405110:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405114:	add	x0, x0, #0x1e0
  405118:	adrp	x1, 41a000 <ferror@plt+0x189b0>
  40511c:	add	x1, x1, #0x2b0
  405120:	str	x1, [x0, #8]
  405124:	ldr	x1, [sp, #16]
  405128:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  40512c:	add	x0, x0, #0x1e0
  405130:	cmp	x1, x0
  405134:	b.eq	405154 <ferror@plt+0x3b04>  // b.none
  405138:	ldr	x0, [sp, #16]
  40513c:	bl	401520 <free@plt>
  405140:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405144:	add	x0, x0, #0x1f0
  405148:	adrp	x1, 41a000 <ferror@plt+0x189b0>
  40514c:	add	x1, x1, #0x1e0
  405150:	str	x1, [x0]
  405154:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405158:	add	x0, x0, #0x1d8
  40515c:	mov	w1, #0x1                   	// #1
  405160:	str	w1, [x0]
  405164:	nop
  405168:	ldp	x29, x30, [sp], #32
  40516c:	ret
  405170:	sub	sp, sp, #0x80
  405174:	stp	x29, x30, [sp, #16]
  405178:	add	x29, sp, #0x10
  40517c:	str	w0, [sp, #60]
  405180:	str	x1, [sp, #48]
  405184:	str	x2, [sp, #40]
  405188:	str	x3, [sp, #32]
  40518c:	bl	4015f0 <__errno_location@plt>
  405190:	ldr	w0, [x0]
  405194:	str	w0, [sp, #108]
  405198:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  40519c:	add	x0, x0, #0x1f0
  4051a0:	ldr	x0, [x0]
  4051a4:	str	x0, [sp, #120]
  4051a8:	ldr	w0, [sp, #60]
  4051ac:	cmp	w0, #0x0
  4051b0:	b.ge	4051b8 <ferror@plt+0x3b68>  // b.tcont
  4051b4:	bl	401480 <abort@plt>
  4051b8:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4051bc:	add	x0, x0, #0x1d8
  4051c0:	ldr	w0, [x0]
  4051c4:	ldr	w1, [sp, #60]
  4051c8:	cmp	w1, w0
  4051cc:	b.lt	4052c4 <ferror@plt+0x3c74>  // b.tstop
  4051d0:	ldr	x1, [sp, #120]
  4051d4:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4051d8:	add	x0, x0, #0x1e0
  4051dc:	cmp	x1, x0
  4051e0:	cset	w0, eq  // eq = none
  4051e4:	strb	w0, [sp, #107]
  4051e8:	mov	w0, #0x7ffffffe            	// #2147483646
  4051ec:	str	w0, [sp, #100]
  4051f0:	ldr	w1, [sp, #100]
  4051f4:	ldr	w0, [sp, #60]
  4051f8:	cmp	w1, w0
  4051fc:	b.ge	405204 <ferror@plt+0x3bb4>  // b.tcont
  405200:	bl	406b0c <ferror@plt+0x54bc>
  405204:	ldrb	w0, [sp, #107]
  405208:	cmp	w0, #0x0
  40520c:	b.eq	405218 <ferror@plt+0x3bc8>  // b.none
  405210:	mov	x0, #0x0                   	// #0
  405214:	b	40521c <ferror@plt+0x3bcc>
  405218:	ldr	x0, [sp, #120]
  40521c:	ldr	w1, [sp, #60]
  405220:	add	w1, w1, #0x1
  405224:	sxtw	x1, w1
  405228:	lsl	x1, x1, #4
  40522c:	bl	40696c <ferror@plt+0x531c>
  405230:	str	x0, [sp, #120]
  405234:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405238:	add	x0, x0, #0x1f0
  40523c:	ldr	x1, [sp, #120]
  405240:	str	x1, [x0]
  405244:	ldrb	w0, [sp, #107]
  405248:	cmp	w0, #0x0
  40524c:	b.eq	405264 <ferror@plt+0x3c14>  // b.none
  405250:	ldr	x2, [sp, #120]
  405254:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405258:	add	x0, x0, #0x1e0
  40525c:	ldp	x0, x1, [x0]
  405260:	stp	x0, x1, [x2]
  405264:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405268:	add	x0, x0, #0x1d8
  40526c:	ldr	w0, [x0]
  405270:	sxtw	x0, w0
  405274:	lsl	x0, x0, #4
  405278:	ldr	x1, [sp, #120]
  40527c:	add	x3, x1, x0
  405280:	ldr	w0, [sp, #60]
  405284:	add	w1, w0, #0x1
  405288:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  40528c:	add	x0, x0, #0x1d8
  405290:	ldr	w0, [x0]
  405294:	sub	w0, w1, w0
  405298:	sxtw	x0, w0
  40529c:	lsl	x0, x0, #4
  4052a0:	mov	x2, x0
  4052a4:	mov	w1, #0x0                   	// #0
  4052a8:	mov	x0, x3
  4052ac:	bl	401410 <memset@plt>
  4052b0:	ldr	w0, [sp, #60]
  4052b4:	add	w1, w0, #0x1
  4052b8:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4052bc:	add	x0, x0, #0x1d8
  4052c0:	str	w1, [x0]
  4052c4:	ldrsw	x0, [sp, #60]
  4052c8:	lsl	x0, x0, #4
  4052cc:	ldr	x1, [sp, #120]
  4052d0:	add	x0, x1, x0
  4052d4:	ldr	x0, [x0]
  4052d8:	str	x0, [sp, #88]
  4052dc:	ldrsw	x0, [sp, #60]
  4052e0:	lsl	x0, x0, #4
  4052e4:	ldr	x1, [sp, #120]
  4052e8:	add	x0, x1, x0
  4052ec:	ldr	x0, [x0, #8]
  4052f0:	str	x0, [sp, #112]
  4052f4:	ldr	x0, [sp, #32]
  4052f8:	ldr	w0, [x0, #4]
  4052fc:	orr	w0, w0, #0x1
  405300:	str	w0, [sp, #84]
  405304:	ldr	x0, [sp, #32]
  405308:	ldr	w1, [x0]
  40530c:	ldr	x0, [sp, #32]
  405310:	add	x2, x0, #0x8
  405314:	ldr	x0, [sp, #32]
  405318:	ldr	x3, [x0, #40]
  40531c:	ldr	x0, [sp, #32]
  405320:	ldr	x0, [x0, #48]
  405324:	str	x0, [sp]
  405328:	mov	x7, x3
  40532c:	mov	x6, x2
  405330:	ldr	w5, [sp, #84]
  405334:	mov	w4, w1
  405338:	ldr	x3, [sp, #40]
  40533c:	ldr	x2, [sp, #48]
  405340:	ldr	x1, [sp, #88]
  405344:	ldr	x0, [sp, #112]
  405348:	bl	403a30 <ferror@plt+0x23e0>
  40534c:	str	x0, [sp, #72]
  405350:	ldr	x1, [sp, #88]
  405354:	ldr	x0, [sp, #72]
  405358:	cmp	x1, x0
  40535c:	b.hi	40540c <ferror@plt+0x3dbc>  // b.pmore
  405360:	ldr	x0, [sp, #72]
  405364:	add	x0, x0, #0x1
  405368:	str	x0, [sp, #88]
  40536c:	ldrsw	x0, [sp, #60]
  405370:	lsl	x0, x0, #4
  405374:	ldr	x1, [sp, #120]
  405378:	add	x0, x1, x0
  40537c:	ldr	x1, [sp, #88]
  405380:	str	x1, [x0]
  405384:	ldr	x1, [sp, #112]
  405388:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  40538c:	add	x0, x0, #0x2b0
  405390:	cmp	x1, x0
  405394:	b.eq	4053a0 <ferror@plt+0x3d50>  // b.none
  405398:	ldr	x0, [sp, #112]
  40539c:	bl	401520 <free@plt>
  4053a0:	ldr	x0, [sp, #88]
  4053a4:	bl	406910 <ferror@plt+0x52c0>
  4053a8:	str	x0, [sp, #112]
  4053ac:	ldrsw	x0, [sp, #60]
  4053b0:	lsl	x0, x0, #4
  4053b4:	ldr	x1, [sp, #120]
  4053b8:	add	x0, x1, x0
  4053bc:	ldr	x1, [sp, #112]
  4053c0:	str	x1, [x0, #8]
  4053c4:	ldr	x0, [sp, #32]
  4053c8:	ldr	w1, [x0]
  4053cc:	ldr	x0, [sp, #32]
  4053d0:	add	x2, x0, #0x8
  4053d4:	ldr	x0, [sp, #32]
  4053d8:	ldr	x3, [x0, #40]
  4053dc:	ldr	x0, [sp, #32]
  4053e0:	ldr	x0, [x0, #48]
  4053e4:	str	x0, [sp]
  4053e8:	mov	x7, x3
  4053ec:	mov	x6, x2
  4053f0:	ldr	w5, [sp, #84]
  4053f4:	mov	w4, w1
  4053f8:	ldr	x3, [sp, #40]
  4053fc:	ldr	x2, [sp, #48]
  405400:	ldr	x1, [sp, #88]
  405404:	ldr	x0, [sp, #112]
  405408:	bl	403a30 <ferror@plt+0x23e0>
  40540c:	bl	4015f0 <__errno_location@plt>
  405410:	mov	x1, x0
  405414:	ldr	w0, [sp, #108]
  405418:	str	w0, [x1]
  40541c:	ldr	x0, [sp, #112]
  405420:	ldp	x29, x30, [sp, #16]
  405424:	add	sp, sp, #0x80
  405428:	ret
  40542c:	stp	x29, x30, [sp, #-32]!
  405430:	mov	x29, sp
  405434:	str	w0, [sp, #28]
  405438:	str	x1, [sp, #16]
  40543c:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405440:	add	x3, x0, #0x278
  405444:	mov	x2, #0xffffffffffffffff    	// #-1
  405448:	ldr	x1, [sp, #16]
  40544c:	ldr	w0, [sp, #28]
  405450:	bl	405170 <ferror@plt+0x3b20>
  405454:	ldp	x29, x30, [sp], #32
  405458:	ret
  40545c:	stp	x29, x30, [sp, #-48]!
  405460:	mov	x29, sp
  405464:	str	w0, [sp, #44]
  405468:	str	x1, [sp, #32]
  40546c:	str	x2, [sp, #24]
  405470:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405474:	add	x3, x0, #0x278
  405478:	ldr	x2, [sp, #24]
  40547c:	ldr	x1, [sp, #32]
  405480:	ldr	w0, [sp, #44]
  405484:	bl	405170 <ferror@plt+0x3b20>
  405488:	ldp	x29, x30, [sp], #48
  40548c:	ret
  405490:	stp	x29, x30, [sp, #-32]!
  405494:	mov	x29, sp
  405498:	str	x0, [sp, #24]
  40549c:	ldr	x1, [sp, #24]
  4054a0:	mov	w0, #0x0                   	// #0
  4054a4:	bl	40542c <ferror@plt+0x3ddc>
  4054a8:	ldp	x29, x30, [sp], #32
  4054ac:	ret
  4054b0:	stp	x29, x30, [sp, #-32]!
  4054b4:	mov	x29, sp
  4054b8:	str	x0, [sp, #24]
  4054bc:	str	x1, [sp, #16]
  4054c0:	ldr	x2, [sp, #16]
  4054c4:	ldr	x1, [sp, #24]
  4054c8:	mov	w0, #0x0                   	// #0
  4054cc:	bl	40545c <ferror@plt+0x3e0c>
  4054d0:	ldp	x29, x30, [sp], #32
  4054d4:	ret
  4054d8:	stp	x29, x30, [sp, #-96]!
  4054dc:	mov	x29, sp
  4054e0:	str	w0, [sp, #28]
  4054e4:	str	w1, [sp, #24]
  4054e8:	str	x2, [sp, #16]
  4054ec:	add	x0, sp, #0x28
  4054f0:	mov	x8, x0
  4054f4:	ldr	w0, [sp, #24]
  4054f8:	bl	4038e8 <ferror@plt+0x2298>
  4054fc:	add	x0, sp, #0x28
  405500:	mov	x3, x0
  405504:	mov	x2, #0xffffffffffffffff    	// #-1
  405508:	ldr	x1, [sp, #16]
  40550c:	ldr	w0, [sp, #28]
  405510:	bl	405170 <ferror@plt+0x3b20>
  405514:	ldp	x29, x30, [sp], #96
  405518:	ret
  40551c:	stp	x29, x30, [sp, #-112]!
  405520:	mov	x29, sp
  405524:	str	w0, [sp, #44]
  405528:	str	w1, [sp, #40]
  40552c:	str	x2, [sp, #32]
  405530:	str	x3, [sp, #24]
  405534:	add	x0, sp, #0x38
  405538:	mov	x8, x0
  40553c:	ldr	w0, [sp, #40]
  405540:	bl	4038e8 <ferror@plt+0x2298>
  405544:	add	x0, sp, #0x38
  405548:	mov	x3, x0
  40554c:	ldr	x2, [sp, #24]
  405550:	ldr	x1, [sp, #32]
  405554:	ldr	w0, [sp, #44]
  405558:	bl	405170 <ferror@plt+0x3b20>
  40555c:	ldp	x29, x30, [sp], #112
  405560:	ret
  405564:	stp	x29, x30, [sp, #-32]!
  405568:	mov	x29, sp
  40556c:	str	w0, [sp, #28]
  405570:	str	x1, [sp, #16]
  405574:	ldr	x2, [sp, #16]
  405578:	ldr	w1, [sp, #28]
  40557c:	mov	w0, #0x0                   	// #0
  405580:	bl	4054d8 <ferror@plt+0x3e88>
  405584:	ldp	x29, x30, [sp], #32
  405588:	ret
  40558c:	stp	x29, x30, [sp, #-48]!
  405590:	mov	x29, sp
  405594:	str	w0, [sp, #44]
  405598:	str	x1, [sp, #32]
  40559c:	str	x2, [sp, #24]
  4055a0:	ldr	x3, [sp, #24]
  4055a4:	ldr	x2, [sp, #32]
  4055a8:	ldr	w1, [sp, #44]
  4055ac:	mov	w0, #0x0                   	// #0
  4055b0:	bl	40551c <ferror@plt+0x3ecc>
  4055b4:	ldp	x29, x30, [sp], #48
  4055b8:	ret
  4055bc:	stp	x29, x30, [sp, #-112]!
  4055c0:	mov	x29, sp
  4055c4:	str	x0, [sp, #40]
  4055c8:	str	x1, [sp, #32]
  4055cc:	strb	w2, [sp, #31]
  4055d0:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4055d4:	add	x1, x0, #0x278
  4055d8:	add	x0, sp, #0x38
  4055dc:	ldp	x2, x3, [x1]
  4055e0:	stp	x2, x3, [x0]
  4055e4:	ldp	x2, x3, [x1, #16]
  4055e8:	stp	x2, x3, [x0, #16]
  4055ec:	ldp	x2, x3, [x1, #32]
  4055f0:	stp	x2, x3, [x0, #32]
  4055f4:	ldr	x1, [x1, #48]
  4055f8:	str	x1, [x0, #48]
  4055fc:	add	x0, sp, #0x38
  405600:	mov	w2, #0x1                   	// #1
  405604:	ldrb	w1, [sp, #31]
  405608:	bl	403778 <ferror@plt+0x2128>
  40560c:	add	x0, sp, #0x38
  405610:	mov	x3, x0
  405614:	ldr	x2, [sp, #32]
  405618:	ldr	x1, [sp, #40]
  40561c:	mov	w0, #0x0                   	// #0
  405620:	bl	405170 <ferror@plt+0x3b20>
  405624:	ldp	x29, x30, [sp], #112
  405628:	ret
  40562c:	stp	x29, x30, [sp, #-32]!
  405630:	mov	x29, sp
  405634:	str	x0, [sp, #24]
  405638:	strb	w1, [sp, #23]
  40563c:	ldrb	w2, [sp, #23]
  405640:	mov	x1, #0xffffffffffffffff    	// #-1
  405644:	ldr	x0, [sp, #24]
  405648:	bl	4055bc <ferror@plt+0x3f6c>
  40564c:	ldp	x29, x30, [sp], #32
  405650:	ret
  405654:	stp	x29, x30, [sp, #-32]!
  405658:	mov	x29, sp
  40565c:	str	x0, [sp, #24]
  405660:	mov	w1, #0x3a                  	// #58
  405664:	ldr	x0, [sp, #24]
  405668:	bl	40562c <ferror@plt+0x3fdc>
  40566c:	ldp	x29, x30, [sp], #32
  405670:	ret
  405674:	stp	x29, x30, [sp, #-32]!
  405678:	mov	x29, sp
  40567c:	str	x0, [sp, #24]
  405680:	str	x1, [sp, #16]
  405684:	mov	w2, #0x3a                  	// #58
  405688:	ldr	x1, [sp, #16]
  40568c:	ldr	x0, [sp, #24]
  405690:	bl	4055bc <ferror@plt+0x3f6c>
  405694:	ldp	x29, x30, [sp], #32
  405698:	ret
  40569c:	stp	x29, x30, [sp, #-160]!
  4056a0:	mov	x29, sp
  4056a4:	str	w0, [sp, #92]
  4056a8:	str	w1, [sp, #88]
  4056ac:	str	x2, [sp, #80]
  4056b0:	add	x0, sp, #0x10
  4056b4:	mov	x8, x0
  4056b8:	ldr	w0, [sp, #88]
  4056bc:	bl	4038e8 <ferror@plt+0x2298>
  4056c0:	add	x0, sp, #0x68
  4056c4:	add	x1, sp, #0x10
  4056c8:	ldp	x2, x3, [x1]
  4056cc:	stp	x2, x3, [x0]
  4056d0:	ldp	x2, x3, [x1, #16]
  4056d4:	stp	x2, x3, [x0, #16]
  4056d8:	ldp	x2, x3, [x1, #32]
  4056dc:	stp	x2, x3, [x0, #32]
  4056e0:	ldr	x1, [x1, #48]
  4056e4:	str	x1, [x0, #48]
  4056e8:	add	x0, sp, #0x68
  4056ec:	mov	w2, #0x1                   	// #1
  4056f0:	mov	w1, #0x3a                  	// #58
  4056f4:	bl	403778 <ferror@plt+0x2128>
  4056f8:	add	x0, sp, #0x68
  4056fc:	mov	x3, x0
  405700:	mov	x2, #0xffffffffffffffff    	// #-1
  405704:	ldr	x1, [sp, #80]
  405708:	ldr	w0, [sp, #92]
  40570c:	bl	405170 <ferror@plt+0x3b20>
  405710:	ldp	x29, x30, [sp], #160
  405714:	ret
  405718:	stp	x29, x30, [sp, #-48]!
  40571c:	mov	x29, sp
  405720:	str	w0, [sp, #44]
  405724:	str	x1, [sp, #32]
  405728:	str	x2, [sp, #24]
  40572c:	str	x3, [sp, #16]
  405730:	mov	x4, #0xffffffffffffffff    	// #-1
  405734:	ldr	x3, [sp, #16]
  405738:	ldr	x2, [sp, #24]
  40573c:	ldr	x1, [sp, #32]
  405740:	ldr	w0, [sp, #44]
  405744:	bl	405750 <ferror@plt+0x4100>
  405748:	ldp	x29, x30, [sp], #48
  40574c:	ret
  405750:	stp	x29, x30, [sp, #-128]!
  405754:	mov	x29, sp
  405758:	str	w0, [sp, #60]
  40575c:	str	x1, [sp, #48]
  405760:	str	x2, [sp, #40]
  405764:	str	x3, [sp, #32]
  405768:	str	x4, [sp, #24]
  40576c:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405770:	add	x1, x0, #0x278
  405774:	add	x0, sp, #0x48
  405778:	ldp	x2, x3, [x1]
  40577c:	stp	x2, x3, [x0]
  405780:	ldp	x2, x3, [x1, #16]
  405784:	stp	x2, x3, [x0, #16]
  405788:	ldp	x2, x3, [x1, #32]
  40578c:	stp	x2, x3, [x0, #32]
  405790:	ldr	x1, [x1, #48]
  405794:	str	x1, [x0, #48]
  405798:	add	x0, sp, #0x48
  40579c:	ldr	x2, [sp, #40]
  4057a0:	ldr	x1, [sp, #48]
  4057a4:	bl	403870 <ferror@plt+0x2220>
  4057a8:	add	x0, sp, #0x48
  4057ac:	mov	x3, x0
  4057b0:	ldr	x2, [sp, #24]
  4057b4:	ldr	x1, [sp, #32]
  4057b8:	ldr	w0, [sp, #60]
  4057bc:	bl	405170 <ferror@plt+0x3b20>
  4057c0:	ldp	x29, x30, [sp], #128
  4057c4:	ret
  4057c8:	stp	x29, x30, [sp, #-48]!
  4057cc:	mov	x29, sp
  4057d0:	str	x0, [sp, #40]
  4057d4:	str	x1, [sp, #32]
  4057d8:	str	x2, [sp, #24]
  4057dc:	ldr	x3, [sp, #24]
  4057e0:	ldr	x2, [sp, #32]
  4057e4:	ldr	x1, [sp, #40]
  4057e8:	mov	w0, #0x0                   	// #0
  4057ec:	bl	405718 <ferror@plt+0x40c8>
  4057f0:	ldp	x29, x30, [sp], #48
  4057f4:	ret
  4057f8:	stp	x29, x30, [sp, #-48]!
  4057fc:	mov	x29, sp
  405800:	str	x0, [sp, #40]
  405804:	str	x1, [sp, #32]
  405808:	str	x2, [sp, #24]
  40580c:	str	x3, [sp, #16]
  405810:	ldr	x4, [sp, #16]
  405814:	ldr	x3, [sp, #24]
  405818:	ldr	x2, [sp, #32]
  40581c:	ldr	x1, [sp, #40]
  405820:	mov	w0, #0x0                   	// #0
  405824:	bl	405750 <ferror@plt+0x4100>
  405828:	ldp	x29, x30, [sp], #48
  40582c:	ret
  405830:	stp	x29, x30, [sp, #-48]!
  405834:	mov	x29, sp
  405838:	str	w0, [sp, #44]
  40583c:	str	x1, [sp, #32]
  405840:	str	x2, [sp, #24]
  405844:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405848:	add	x3, x0, #0x1f8
  40584c:	ldr	x2, [sp, #24]
  405850:	ldr	x1, [sp, #32]
  405854:	ldr	w0, [sp, #44]
  405858:	bl	405170 <ferror@plt+0x3b20>
  40585c:	ldp	x29, x30, [sp], #48
  405860:	ret
  405864:	stp	x29, x30, [sp, #-32]!
  405868:	mov	x29, sp
  40586c:	str	x0, [sp, #24]
  405870:	str	x1, [sp, #16]
  405874:	ldr	x2, [sp, #16]
  405878:	ldr	x1, [sp, #24]
  40587c:	mov	w0, #0x0                   	// #0
  405880:	bl	405830 <ferror@plt+0x41e0>
  405884:	ldp	x29, x30, [sp], #32
  405888:	ret
  40588c:	stp	x29, x30, [sp, #-32]!
  405890:	mov	x29, sp
  405894:	str	w0, [sp, #28]
  405898:	str	x1, [sp, #16]
  40589c:	mov	x2, #0xffffffffffffffff    	// #-1
  4058a0:	ldr	x1, [sp, #16]
  4058a4:	ldr	w0, [sp, #28]
  4058a8:	bl	405830 <ferror@plt+0x41e0>
  4058ac:	ldp	x29, x30, [sp], #32
  4058b0:	ret
  4058b4:	stp	x29, x30, [sp, #-32]!
  4058b8:	mov	x29, sp
  4058bc:	str	x0, [sp, #24]
  4058c0:	ldr	x1, [sp, #24]
  4058c4:	mov	w0, #0x0                   	// #0
  4058c8:	bl	40588c <ferror@plt+0x423c>
  4058cc:	ldp	x29, x30, [sp], #32
  4058d0:	ret
  4058d4:	stp	x29, x30, [sp, #-144]!
  4058d8:	mov	x29, sp
  4058dc:	str	w0, [sp, #44]
  4058e0:	str	x1, [sp, #32]
  4058e4:	str	x2, [sp, #24]
  4058e8:	str	x3, [sp, #16]
  4058ec:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4058f0:	add	x0, x0, #0x3b0
  4058f4:	ldr	w0, [x0]
  4058f8:	cmp	w0, #0x0
  4058fc:	b.ne	4059b0 <ferror@plt+0x4360>  // b.any
  405900:	bl	40714c <ferror@plt+0x5afc>
  405904:	str	x0, [sp, #136]
  405908:	adrp	x0, 408000 <ferror@plt+0x69b0>
  40590c:	add	x1, x0, #0x740
  405910:	ldr	x0, [sp, #136]
  405914:	bl	4014c0 <strcmp@plt>
  405918:	cmp	w0, #0x0
  40591c:	cset	w0, eq  // eq = none
  405920:	and	w0, w0, #0xff
  405924:	mov	w1, w0
  405928:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  40592c:	add	x0, x0, #0x3b4
  405930:	str	w1, [x0]
  405934:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405938:	add	x0, x0, #0x3b4
  40593c:	ldr	w0, [x0]
  405940:	cmp	w0, #0x0
  405944:	b.ne	4059a0 <ferror@plt+0x4350>  // b.any
  405948:	adrp	x0, 408000 <ferror@plt+0x69b0>
  40594c:	add	x1, x0, #0x740
  405950:	ldr	x0, [sp, #136]
  405954:	bl	401580 <iconv_open@plt>
  405958:	mov	x1, x0
  40595c:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405960:	add	x0, x0, #0x3b8
  405964:	str	x1, [x0]
  405968:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  40596c:	add	x0, x0, #0x3b8
  405970:	ldr	x0, [x0]
  405974:	cmn	x0, #0x1
  405978:	b.ne	4059a0 <ferror@plt+0x4350>  // b.any
  40597c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  405980:	add	x1, x0, #0x740
  405984:	adrp	x0, 408000 <ferror@plt+0x69b0>
  405988:	add	x0, x0, #0x748
  40598c:	bl	401580 <iconv_open@plt>
  405990:	mov	x1, x0
  405994:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405998:	add	x0, x0, #0x3b8
  40599c:	str	x1, [x0]
  4059a0:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4059a4:	add	x0, x0, #0x3b0
  4059a8:	mov	w1, #0x1                   	// #1
  4059ac:	str	w1, [x0]
  4059b0:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4059b4:	add	x0, x0, #0x3b4
  4059b8:	ldr	w0, [x0]
  4059bc:	cmp	w0, #0x0
  4059c0:	b.ne	4059f4 <ferror@plt+0x43a4>  // b.any
  4059c4:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4059c8:	add	x0, x0, #0x3b8
  4059cc:	ldr	x0, [x0]
  4059d0:	cmn	x0, #0x1
  4059d4:	b.ne	4059f4 <ferror@plt+0x43a4>  // b.any
  4059d8:	ldr	x3, [sp, #24]
  4059dc:	ldr	x2, [sp, #16]
  4059e0:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4059e4:	add	x1, x0, #0x750
  4059e8:	ldr	w0, [sp, #44]
  4059ec:	blr	x3
  4059f0:	b	405b40 <ferror@plt+0x44f0>
  4059f4:	add	x0, sp, #0x70
  4059f8:	mov	w2, #0x6                   	// #6
  4059fc:	ldr	w1, [sp, #44]
  405a00:	bl	405cc8 <ferror@plt+0x4678>
  405a04:	str	w0, [sp, #132]
  405a08:	ldr	w0, [sp, #132]
  405a0c:	cmp	w0, #0x0
  405a10:	b.ge	405a30 <ferror@plt+0x43e0>  // b.tcont
  405a14:	ldr	x3, [sp, #24]
  405a18:	ldr	x2, [sp, #16]
  405a1c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  405a20:	add	x1, x0, #0x770
  405a24:	ldr	w0, [sp, #44]
  405a28:	blr	x3
  405a2c:	b	405b40 <ferror@plt+0x44f0>
  405a30:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405a34:	add	x0, x0, #0x3b4
  405a38:	ldr	w0, [x0]
  405a3c:	cmp	w0, #0x0
  405a40:	b.ne	405b2c <ferror@plt+0x44dc>  // b.any
  405a44:	add	x0, sp, #0x70
  405a48:	str	x0, [sp, #72]
  405a4c:	ldrsw	x0, [sp, #132]
  405a50:	str	x0, [sp, #64]
  405a54:	add	x0, sp, #0x50
  405a58:	str	x0, [sp, #56]
  405a5c:	mov	x0, #0x19                  	// #25
  405a60:	str	x0, [sp, #48]
  405a64:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405a68:	add	x0, x0, #0x3b8
  405a6c:	ldr	x0, [x0]
  405a70:	add	x4, sp, #0x30
  405a74:	add	x3, sp, #0x38
  405a78:	add	x2, sp, #0x40
  405a7c:	add	x1, sp, #0x48
  405a80:	bl	4014d0 <iconv@plt>
  405a84:	str	x0, [sp, #120]
  405a88:	ldr	x0, [sp, #64]
  405a8c:	cmp	x0, #0x0
  405a90:	b.ne	405aa0 <ferror@plt+0x4450>  // b.any
  405a94:	ldr	x0, [sp, #120]
  405a98:	cmn	x0, #0x1
  405a9c:	b.ne	405ab8 <ferror@plt+0x4468>  // b.any
  405aa0:	ldr	x3, [sp, #24]
  405aa4:	ldr	x2, [sp, #16]
  405aa8:	mov	x1, #0x0                   	// #0
  405aac:	ldr	w0, [sp, #44]
  405ab0:	blr	x3
  405ab4:	b	405b40 <ferror@plt+0x44f0>
  405ab8:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  405abc:	add	x0, x0, #0x3b8
  405ac0:	ldr	x0, [x0]
  405ac4:	add	x2, sp, #0x30
  405ac8:	add	x1, sp, #0x38
  405acc:	mov	x4, x2
  405ad0:	mov	x3, x1
  405ad4:	mov	x2, #0x0                   	// #0
  405ad8:	mov	x1, #0x0                   	// #0
  405adc:	bl	4014d0 <iconv@plt>
  405ae0:	str	x0, [sp, #120]
  405ae4:	ldr	x0, [sp, #120]
  405ae8:	cmn	x0, #0x1
  405aec:	b.ne	405b08 <ferror@plt+0x44b8>  // b.any
  405af0:	ldr	x3, [sp, #24]
  405af4:	ldr	x2, [sp, #16]
  405af8:	mov	x1, #0x0                   	// #0
  405afc:	ldr	w0, [sp, #44]
  405b00:	blr	x3
  405b04:	b	405b40 <ferror@plt+0x44f0>
  405b08:	ldr	x1, [sp, #56]
  405b0c:	add	x0, sp, #0x50
  405b10:	sub	x0, x1, x0
  405b14:	mov	x1, x0
  405b18:	add	x0, sp, #0x50
  405b1c:	ldr	x3, [sp, #32]
  405b20:	ldr	x2, [sp, #16]
  405b24:	blr	x3
  405b28:	b	405b40 <ferror@plt+0x44f0>
  405b2c:	ldrsw	x1, [sp, #132]
  405b30:	add	x0, sp, #0x70
  405b34:	ldr	x3, [sp, #32]
  405b38:	ldr	x2, [sp, #16]
  405b3c:	blr	x3
  405b40:	ldp	x29, x30, [sp], #144
  405b44:	ret
  405b48:	stp	x29, x30, [sp, #-64]!
  405b4c:	mov	x29, sp
  405b50:	str	x0, [sp, #40]
  405b54:	str	x1, [sp, #32]
  405b58:	str	x2, [sp, #24]
  405b5c:	ldr	x0, [sp, #24]
  405b60:	str	x0, [sp, #56]
  405b64:	ldr	x3, [sp, #56]
  405b68:	ldr	x2, [sp, #32]
  405b6c:	mov	x1, #0x1                   	// #1
  405b70:	ldr	x0, [sp, #40]
  405b74:	bl	401560 <fwrite@plt>
  405b78:	mov	x0, #0x0                   	// #0
  405b7c:	ldp	x29, x30, [sp], #64
  405b80:	ret
  405b84:	stp	x29, x30, [sp, #-64]!
  405b88:	mov	x29, sp
  405b8c:	str	x19, [sp, #16]
  405b90:	str	w0, [sp, #60]
  405b94:	str	x1, [sp, #48]
  405b98:	str	x2, [sp, #40]
  405b9c:	ldr	x0, [sp, #48]
  405ba0:	cmp	x0, #0x0
  405ba4:	b.ne	405bcc <ferror@plt+0x457c>  // b.any
  405ba8:	adrp	x0, 408000 <ferror@plt+0x69b0>
  405bac:	add	x0, x0, #0x788
  405bb0:	bl	401610 <gettext@plt>
  405bb4:	ldr	w3, [sp, #60]
  405bb8:	mov	x2, x0
  405bbc:	mov	w1, #0x0                   	// #0
  405bc0:	mov	w0, #0x1                   	// #1
  405bc4:	bl	401340 <error@plt>
  405bc8:	b	405bfc <ferror@plt+0x45ac>
  405bcc:	adrp	x0, 408000 <ferror@plt+0x69b0>
  405bd0:	add	x0, x0, #0x7b8
  405bd4:	bl	401610 <gettext@plt>
  405bd8:	mov	x19, x0
  405bdc:	ldr	x0, [sp, #48]
  405be0:	bl	401610 <gettext@plt>
  405be4:	mov	x4, x0
  405be8:	ldr	w3, [sp, #60]
  405bec:	mov	x2, x19
  405bf0:	mov	w1, #0x0                   	// #0
  405bf4:	mov	w0, #0x1                   	// #1
  405bf8:	bl	401340 <error@plt>
  405bfc:	mov	x0, #0xffffffffffffffff    	// #-1
  405c00:	ldr	x19, [sp, #16]
  405c04:	ldp	x29, x30, [sp], #64
  405c08:	ret
  405c0c:	stp	x29, x30, [sp, #-64]!
  405c10:	mov	x29, sp
  405c14:	str	w0, [sp, #44]
  405c18:	str	x1, [sp, #32]
  405c1c:	str	x2, [sp, #24]
  405c20:	ldr	x0, [sp, #24]
  405c24:	str	x0, [sp, #56]
  405c28:	ldr	w1, [sp, #44]
  405c2c:	mov	w0, #0xffff                	// #65535
  405c30:	cmp	w1, w0
  405c34:	b.hi	405c50 <ferror@plt+0x4600>  // b.pmore
  405c38:	ldr	w2, [sp, #44]
  405c3c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  405c40:	add	x1, x0, #0x7f0
  405c44:	ldr	x0, [sp, #56]
  405c48:	bl	401630 <fprintf@plt>
  405c4c:	b	405c64 <ferror@plt+0x4614>
  405c50:	ldr	w2, [sp, #44]
  405c54:	adrp	x0, 408000 <ferror@plt+0x69b0>
  405c58:	add	x1, x0, #0x7f8
  405c5c:	ldr	x0, [sp, #56]
  405c60:	bl	401630 <fprintf@plt>
  405c64:	mov	x0, #0xffffffffffffffff    	// #-1
  405c68:	ldp	x29, x30, [sp], #64
  405c6c:	ret
  405c70:	stp	x29, x30, [sp, #-32]!
  405c74:	mov	x29, sp
  405c78:	str	x0, [sp, #24]
  405c7c:	str	w1, [sp, #20]
  405c80:	str	w2, [sp, #16]
  405c84:	ldr	w0, [sp, #16]
  405c88:	cmp	w0, #0x0
  405c8c:	b.eq	405c9c <ferror@plt+0x464c>  // b.none
  405c90:	adrp	x0, 405000 <ferror@plt+0x39b0>
  405c94:	add	x0, x0, #0xb84
  405c98:	b	405ca4 <ferror@plt+0x4654>
  405c9c:	adrp	x0, 405000 <ferror@plt+0x39b0>
  405ca0:	add	x0, x0, #0xc0c
  405ca4:	ldr	x3, [sp, #24]
  405ca8:	mov	x2, x0
  405cac:	adrp	x0, 405000 <ferror@plt+0x39b0>
  405cb0:	add	x1, x0, #0xb48
  405cb4:	ldr	w0, [sp, #20]
  405cb8:	bl	4058d4 <ferror@plt+0x4284>
  405cbc:	nop
  405cc0:	ldp	x29, x30, [sp], #32
  405cc4:	ret
  405cc8:	sub	sp, sp, #0x20
  405ccc:	str	x0, [sp, #8]
  405cd0:	str	w1, [sp, #4]
  405cd4:	str	w2, [sp]
  405cd8:	ldr	w0, [sp, #4]
  405cdc:	cmp	w0, #0x7f
  405ce0:	b.hi	405d08 <ferror@plt+0x46b8>  // b.pmore
  405ce4:	ldr	w0, [sp]
  405ce8:	cmp	w0, #0x0
  405cec:	b.le	405e98 <ferror@plt+0x4848>
  405cf0:	ldr	w0, [sp, #4]
  405cf4:	and	w1, w0, #0xff
  405cf8:	ldr	x0, [sp, #8]
  405cfc:	strb	w1, [x0]
  405d00:	mov	w0, #0x1                   	// #1
  405d04:	b	405e9c <ferror@plt+0x484c>
  405d08:	ldr	w0, [sp, #4]
  405d0c:	cmp	w0, #0x7ff
  405d10:	b.hi	405d20 <ferror@plt+0x46d0>  // b.pmore
  405d14:	mov	w0, #0x2                   	// #2
  405d18:	str	w0, [sp, #28]
  405d1c:	b	405d88 <ferror@plt+0x4738>
  405d20:	ldr	w1, [sp, #4]
  405d24:	mov	w0, #0xffff                	// #65535
  405d28:	cmp	w1, w0
  405d2c:	b.hi	405d64 <ferror@plt+0x4714>  // b.pmore
  405d30:	ldr	w1, [sp, #4]
  405d34:	mov	w0, #0xd7ff                	// #55295
  405d38:	cmp	w1, w0
  405d3c:	b.ls	405d50 <ferror@plt+0x4700>  // b.plast
  405d40:	ldr	w1, [sp, #4]
  405d44:	mov	w0, #0xdfff                	// #57343
  405d48:	cmp	w1, w0
  405d4c:	b.ls	405d5c <ferror@plt+0x470c>  // b.plast
  405d50:	mov	w0, #0x3                   	// #3
  405d54:	str	w0, [sp, #28]
  405d58:	b	405d88 <ferror@plt+0x4738>
  405d5c:	mov	w0, #0xffffffff            	// #-1
  405d60:	b	405e9c <ferror@plt+0x484c>
  405d64:	ldr	w1, [sp, #4]
  405d68:	mov	w0, #0x10ffff              	// #1114111
  405d6c:	cmp	w1, w0
  405d70:	b.hi	405d80 <ferror@plt+0x4730>  // b.pmore
  405d74:	mov	w0, #0x4                   	// #4
  405d78:	str	w0, [sp, #28]
  405d7c:	b	405d88 <ferror@plt+0x4738>
  405d80:	mov	w0, #0xffffffff            	// #-1
  405d84:	b	405e9c <ferror@plt+0x484c>
  405d88:	ldr	w1, [sp]
  405d8c:	ldr	w0, [sp, #28]
  405d90:	cmp	w1, w0
  405d94:	b.lt	405e98 <ferror@plt+0x4848>  // b.tstop
  405d98:	ldr	w0, [sp, #28]
  405d9c:	cmp	w0, #0x4
  405da0:	b.eq	405dcc <ferror@plt+0x477c>  // b.none
  405da4:	ldr	w0, [sp, #28]
  405da8:	cmp	w0, #0x4
  405dac:	b.gt	405e90 <ferror@plt+0x4840>
  405db0:	ldr	w0, [sp, #28]
  405db4:	cmp	w0, #0x2
  405db8:	b.eq	405e44 <ferror@plt+0x47f4>  // b.none
  405dbc:	ldr	w0, [sp, #28]
  405dc0:	cmp	w0, #0x3
  405dc4:	b.eq	405e08 <ferror@plt+0x47b8>  // b.none
  405dc8:	b	405e90 <ferror@plt+0x4840>
  405dcc:	ldr	w0, [sp, #4]
  405dd0:	and	w0, w0, #0xff
  405dd4:	and	w0, w0, #0x3f
  405dd8:	and	w1, w0, #0xff
  405ddc:	ldr	x0, [sp, #8]
  405de0:	add	x0, x0, #0x3
  405de4:	orr	w1, w1, #0xffffff80
  405de8:	and	w1, w1, #0xff
  405dec:	strb	w1, [x0]
  405df0:	ldr	w0, [sp, #4]
  405df4:	lsr	w0, w0, #6
  405df8:	str	w0, [sp, #4]
  405dfc:	ldr	w0, [sp, #4]
  405e00:	orr	w0, w0, #0x10000
  405e04:	str	w0, [sp, #4]
  405e08:	ldr	w0, [sp, #4]
  405e0c:	and	w0, w0, #0xff
  405e10:	and	w0, w0, #0x3f
  405e14:	and	w1, w0, #0xff
  405e18:	ldr	x0, [sp, #8]
  405e1c:	add	x0, x0, #0x2
  405e20:	orr	w1, w1, #0xffffff80
  405e24:	and	w1, w1, #0xff
  405e28:	strb	w1, [x0]
  405e2c:	ldr	w0, [sp, #4]
  405e30:	lsr	w0, w0, #6
  405e34:	str	w0, [sp, #4]
  405e38:	ldr	w0, [sp, #4]
  405e3c:	orr	w0, w0, #0x800
  405e40:	str	w0, [sp, #4]
  405e44:	ldr	w0, [sp, #4]
  405e48:	and	w0, w0, #0xff
  405e4c:	and	w0, w0, #0x3f
  405e50:	and	w1, w0, #0xff
  405e54:	ldr	x0, [sp, #8]
  405e58:	add	x0, x0, #0x1
  405e5c:	orr	w1, w1, #0xffffff80
  405e60:	and	w1, w1, #0xff
  405e64:	strb	w1, [x0]
  405e68:	ldr	w0, [sp, #4]
  405e6c:	lsr	w0, w0, #6
  405e70:	str	w0, [sp, #4]
  405e74:	ldr	w0, [sp, #4]
  405e78:	orr	w0, w0, #0xc0
  405e7c:	str	w0, [sp, #4]
  405e80:	ldr	w0, [sp, #4]
  405e84:	and	w1, w0, #0xff
  405e88:	ldr	x0, [sp, #8]
  405e8c:	strb	w1, [x0]
  405e90:	ldr	w0, [sp, #28]
  405e94:	b	405e9c <ferror@plt+0x484c>
  405e98:	mov	w0, #0xfffffffe            	// #-2
  405e9c:	add	sp, sp, #0x20
  405ea0:	ret
  405ea4:	sub	sp, sp, #0x60
  405ea8:	stp	x29, x30, [sp, #32]
  405eac:	add	x29, sp, #0x20
  405eb0:	str	x0, [sp, #88]
  405eb4:	str	x1, [sp, #80]
  405eb8:	str	x2, [sp, #72]
  405ebc:	str	x3, [sp, #64]
  405ec0:	str	x4, [sp, #56]
  405ec4:	str	x5, [sp, #48]
  405ec8:	ldr	x0, [sp, #80]
  405ecc:	cmp	x0, #0x0
  405ed0:	b.eq	405ef4 <ferror@plt+0x48a4>  // b.none
  405ed4:	ldr	x4, [sp, #64]
  405ed8:	ldr	x3, [sp, #72]
  405edc:	ldr	x2, [sp, #80]
  405ee0:	adrp	x0, 408000 <ferror@plt+0x69b0>
  405ee4:	add	x1, x0, #0x800
  405ee8:	ldr	x0, [sp, #88]
  405eec:	bl	401630 <fprintf@plt>
  405ef0:	b	405f0c <ferror@plt+0x48bc>
  405ef4:	ldr	x3, [sp, #64]
  405ef8:	ldr	x2, [sp, #72]
  405efc:	adrp	x0, 408000 <ferror@plt+0x69b0>
  405f00:	add	x1, x0, #0x810
  405f04:	ldr	x0, [sp, #88]
  405f08:	bl	401630 <fprintf@plt>
  405f0c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  405f10:	add	x0, x0, #0x818
  405f14:	bl	401610 <gettext@plt>
  405f18:	mov	w3, #0x7e3                 	// #2019
  405f1c:	mov	x2, x0
  405f20:	adrp	x0, 408000 <ferror@plt+0x69b0>
  405f24:	add	x1, x0, #0xb48
  405f28:	ldr	x0, [sp, #88]
  405f2c:	bl	401630 <fprintf@plt>
  405f30:	adrp	x0, 408000 <ferror@plt+0x69b0>
  405f34:	add	x0, x0, #0x820
  405f38:	bl	401610 <gettext@plt>
  405f3c:	ldr	x1, [sp, #88]
  405f40:	bl	4015a0 <fputs_unlocked@plt>
  405f44:	ldr	x0, [sp, #48]
  405f48:	cmp	x0, #0x9
  405f4c:	b.eq	406320 <ferror@plt+0x4cd0>  // b.none
  405f50:	ldr	x0, [sp, #48]
  405f54:	cmp	x0, #0x9
  405f58:	b.hi	4063b8 <ferror@plt+0x4d68>  // b.pmore
  405f5c:	ldr	x0, [sp, #48]
  405f60:	cmp	x0, #0x8
  405f64:	b.eq	40629c <ferror@plt+0x4c4c>  // b.none
  405f68:	ldr	x0, [sp, #48]
  405f6c:	cmp	x0, #0x8
  405f70:	b.hi	4063b8 <ferror@plt+0x4d68>  // b.pmore
  405f74:	ldr	x0, [sp, #48]
  405f78:	cmp	x0, #0x7
  405f7c:	b.eq	406210 <ferror@plt+0x4bc0>  // b.none
  405f80:	ldr	x0, [sp, #48]
  405f84:	cmp	x0, #0x7
  405f88:	b.hi	4063b8 <ferror@plt+0x4d68>  // b.pmore
  405f8c:	ldr	x0, [sp, #48]
  405f90:	cmp	x0, #0x6
  405f94:	b.eq	406194 <ferror@plt+0x4b44>  // b.none
  405f98:	ldr	x0, [sp, #48]
  405f9c:	cmp	x0, #0x6
  405fa0:	b.hi	4063b8 <ferror@plt+0x4d68>  // b.pmore
  405fa4:	ldr	x0, [sp, #48]
  405fa8:	cmp	x0, #0x5
  405fac:	b.eq	406128 <ferror@plt+0x4ad8>  // b.none
  405fb0:	ldr	x0, [sp, #48]
  405fb4:	cmp	x0, #0x5
  405fb8:	b.hi	4063b8 <ferror@plt+0x4d68>  // b.pmore
  405fbc:	ldr	x0, [sp, #48]
  405fc0:	cmp	x0, #0x4
  405fc4:	b.eq	4060cc <ferror@plt+0x4a7c>  // b.none
  405fc8:	ldr	x0, [sp, #48]
  405fcc:	cmp	x0, #0x4
  405fd0:	b.hi	4063b8 <ferror@plt+0x4d68>  // b.pmore
  405fd4:	ldr	x0, [sp, #48]
  405fd8:	cmp	x0, #0x3
  405fdc:	b.eq	406080 <ferror@plt+0x4a30>  // b.none
  405fe0:	ldr	x0, [sp, #48]
  405fe4:	cmp	x0, #0x3
  405fe8:	b.hi	4063b8 <ferror@plt+0x4d68>  // b.pmore
  405fec:	ldr	x0, [sp, #48]
  405ff0:	cmp	x0, #0x2
  405ff4:	b.eq	406044 <ferror@plt+0x49f4>  // b.none
  405ff8:	ldr	x0, [sp, #48]
  405ffc:	cmp	x0, #0x2
  406000:	b.hi	4063b8 <ferror@plt+0x4d68>  // b.pmore
  406004:	ldr	x0, [sp, #48]
  406008:	cmp	x0, #0x0
  40600c:	b.eq	406450 <ferror@plt+0x4e00>  // b.none
  406010:	ldr	x0, [sp, #48]
  406014:	cmp	x0, #0x1
  406018:	b.ne	4063b8 <ferror@plt+0x4d68>  // b.any
  40601c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406020:	add	x0, x0, #0x8f0
  406024:	bl	401610 <gettext@plt>
  406028:	mov	x1, x0
  40602c:	ldr	x0, [sp, #56]
  406030:	ldr	x0, [x0]
  406034:	mov	x2, x0
  406038:	ldr	x0, [sp, #88]
  40603c:	bl	401630 <fprintf@plt>
  406040:	b	406454 <ferror@plt+0x4e04>
  406044:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406048:	add	x0, x0, #0x900
  40604c:	bl	401610 <gettext@plt>
  406050:	mov	x4, x0
  406054:	ldr	x0, [sp, #56]
  406058:	ldr	x1, [x0]
  40605c:	ldr	x0, [sp, #56]
  406060:	add	x0, x0, #0x8
  406064:	ldr	x0, [x0]
  406068:	mov	x3, x0
  40606c:	mov	x2, x1
  406070:	mov	x1, x4
  406074:	ldr	x0, [sp, #88]
  406078:	bl	401630 <fprintf@plt>
  40607c:	b	406454 <ferror@plt+0x4e04>
  406080:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406084:	add	x0, x0, #0x918
  406088:	bl	401610 <gettext@plt>
  40608c:	mov	x5, x0
  406090:	ldr	x0, [sp, #56]
  406094:	ldr	x1, [x0]
  406098:	ldr	x0, [sp, #56]
  40609c:	add	x0, x0, #0x8
  4060a0:	ldr	x2, [x0]
  4060a4:	ldr	x0, [sp, #56]
  4060a8:	add	x0, x0, #0x10
  4060ac:	ldr	x0, [x0]
  4060b0:	mov	x4, x0
  4060b4:	mov	x3, x2
  4060b8:	mov	x2, x1
  4060bc:	mov	x1, x5
  4060c0:	ldr	x0, [sp, #88]
  4060c4:	bl	401630 <fprintf@plt>
  4060c8:	b	406454 <ferror@plt+0x4e04>
  4060cc:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4060d0:	add	x0, x0, #0x938
  4060d4:	bl	401610 <gettext@plt>
  4060d8:	mov	x6, x0
  4060dc:	ldr	x0, [sp, #56]
  4060e0:	ldr	x1, [x0]
  4060e4:	ldr	x0, [sp, #56]
  4060e8:	add	x0, x0, #0x8
  4060ec:	ldr	x2, [x0]
  4060f0:	ldr	x0, [sp, #56]
  4060f4:	add	x0, x0, #0x10
  4060f8:	ldr	x3, [x0]
  4060fc:	ldr	x0, [sp, #56]
  406100:	add	x0, x0, #0x18
  406104:	ldr	x0, [x0]
  406108:	mov	x5, x0
  40610c:	mov	x4, x3
  406110:	mov	x3, x2
  406114:	mov	x2, x1
  406118:	mov	x1, x6
  40611c:	ldr	x0, [sp, #88]
  406120:	bl	401630 <fprintf@plt>
  406124:	b	406454 <ferror@plt+0x4e04>
  406128:	adrp	x0, 408000 <ferror@plt+0x69b0>
  40612c:	add	x0, x0, #0x958
  406130:	bl	401610 <gettext@plt>
  406134:	mov	x7, x0
  406138:	ldr	x0, [sp, #56]
  40613c:	ldr	x1, [x0]
  406140:	ldr	x0, [sp, #56]
  406144:	add	x0, x0, #0x8
  406148:	ldr	x2, [x0]
  40614c:	ldr	x0, [sp, #56]
  406150:	add	x0, x0, #0x10
  406154:	ldr	x3, [x0]
  406158:	ldr	x0, [sp, #56]
  40615c:	add	x0, x0, #0x18
  406160:	ldr	x4, [x0]
  406164:	ldr	x0, [sp, #56]
  406168:	add	x0, x0, #0x20
  40616c:	ldr	x0, [x0]
  406170:	mov	x6, x0
  406174:	mov	x5, x4
  406178:	mov	x4, x3
  40617c:	mov	x3, x2
  406180:	mov	x2, x1
  406184:	mov	x1, x7
  406188:	ldr	x0, [sp, #88]
  40618c:	bl	401630 <fprintf@plt>
  406190:	b	406454 <ferror@plt+0x4e04>
  406194:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406198:	add	x0, x0, #0x980
  40619c:	bl	401610 <gettext@plt>
  4061a0:	mov	x8, x0
  4061a4:	ldr	x0, [sp, #56]
  4061a8:	ldr	x1, [x0]
  4061ac:	ldr	x0, [sp, #56]
  4061b0:	add	x0, x0, #0x8
  4061b4:	ldr	x2, [x0]
  4061b8:	ldr	x0, [sp, #56]
  4061bc:	add	x0, x0, #0x10
  4061c0:	ldr	x3, [x0]
  4061c4:	ldr	x0, [sp, #56]
  4061c8:	add	x0, x0, #0x18
  4061cc:	ldr	x4, [x0]
  4061d0:	ldr	x0, [sp, #56]
  4061d4:	add	x0, x0, #0x20
  4061d8:	ldr	x5, [x0]
  4061dc:	ldr	x0, [sp, #56]
  4061e0:	add	x0, x0, #0x28
  4061e4:	ldr	x0, [x0]
  4061e8:	mov	x7, x0
  4061ec:	mov	x6, x5
  4061f0:	mov	x5, x4
  4061f4:	mov	x4, x3
  4061f8:	mov	x3, x2
  4061fc:	mov	x2, x1
  406200:	mov	x1, x8
  406204:	ldr	x0, [sp, #88]
  406208:	bl	401630 <fprintf@plt>
  40620c:	b	406454 <ferror@plt+0x4e04>
  406210:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406214:	add	x0, x0, #0x9a8
  406218:	bl	401610 <gettext@plt>
  40621c:	mov	x8, x0
  406220:	ldr	x0, [sp, #56]
  406224:	ldr	x1, [x0]
  406228:	ldr	x0, [sp, #56]
  40622c:	add	x0, x0, #0x8
  406230:	ldr	x2, [x0]
  406234:	ldr	x0, [sp, #56]
  406238:	add	x0, x0, #0x10
  40623c:	ldr	x3, [x0]
  406240:	ldr	x0, [sp, #56]
  406244:	add	x0, x0, #0x18
  406248:	ldr	x4, [x0]
  40624c:	ldr	x0, [sp, #56]
  406250:	add	x0, x0, #0x20
  406254:	ldr	x5, [x0]
  406258:	ldr	x0, [sp, #56]
  40625c:	add	x0, x0, #0x28
  406260:	ldr	x6, [x0]
  406264:	ldr	x0, [sp, #56]
  406268:	add	x0, x0, #0x30
  40626c:	ldr	x0, [x0]
  406270:	str	x0, [sp]
  406274:	mov	x7, x6
  406278:	mov	x6, x5
  40627c:	mov	x5, x4
  406280:	mov	x4, x3
  406284:	mov	x3, x2
  406288:	mov	x2, x1
  40628c:	mov	x1, x8
  406290:	ldr	x0, [sp, #88]
  406294:	bl	401630 <fprintf@plt>
  406298:	b	406454 <ferror@plt+0x4e04>
  40629c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4062a0:	add	x0, x0, #0x9d8
  4062a4:	bl	401610 <gettext@plt>
  4062a8:	mov	x8, x0
  4062ac:	ldr	x0, [sp, #56]
  4062b0:	ldr	x2, [x0]
  4062b4:	ldr	x0, [sp, #56]
  4062b8:	add	x0, x0, #0x8
  4062bc:	ldr	x3, [x0]
  4062c0:	ldr	x0, [sp, #56]
  4062c4:	add	x0, x0, #0x10
  4062c8:	ldr	x4, [x0]
  4062cc:	ldr	x0, [sp, #56]
  4062d0:	add	x0, x0, #0x18
  4062d4:	ldr	x5, [x0]
  4062d8:	ldr	x0, [sp, #56]
  4062dc:	add	x0, x0, #0x20
  4062e0:	ldr	x6, [x0]
  4062e4:	ldr	x0, [sp, #56]
  4062e8:	add	x0, x0, #0x28
  4062ec:	ldr	x7, [x0]
  4062f0:	ldr	x0, [sp, #56]
  4062f4:	add	x0, x0, #0x30
  4062f8:	ldr	x0, [x0]
  4062fc:	ldr	x1, [sp, #56]
  406300:	add	x1, x1, #0x38
  406304:	ldr	x1, [x1]
  406308:	str	x1, [sp, #8]
  40630c:	str	x0, [sp]
  406310:	mov	x1, x8
  406314:	ldr	x0, [sp, #88]
  406318:	bl	401630 <fprintf@plt>
  40631c:	b	406454 <ferror@plt+0x4e04>
  406320:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406324:	add	x0, x0, #0xa08
  406328:	bl	401610 <gettext@plt>
  40632c:	mov	x9, x0
  406330:	ldr	x0, [sp, #56]
  406334:	ldr	x8, [x0]
  406338:	ldr	x0, [sp, #56]
  40633c:	add	x0, x0, #0x8
  406340:	ldr	x3, [x0]
  406344:	ldr	x0, [sp, #56]
  406348:	add	x0, x0, #0x10
  40634c:	ldr	x4, [x0]
  406350:	ldr	x0, [sp, #56]
  406354:	add	x0, x0, #0x18
  406358:	ldr	x5, [x0]
  40635c:	ldr	x0, [sp, #56]
  406360:	add	x0, x0, #0x20
  406364:	ldr	x6, [x0]
  406368:	ldr	x0, [sp, #56]
  40636c:	add	x0, x0, #0x28
  406370:	ldr	x7, [x0]
  406374:	ldr	x0, [sp, #56]
  406378:	add	x0, x0, #0x30
  40637c:	ldr	x0, [x0]
  406380:	ldr	x1, [sp, #56]
  406384:	add	x1, x1, #0x38
  406388:	ldr	x1, [x1]
  40638c:	ldr	x2, [sp, #56]
  406390:	add	x2, x2, #0x40
  406394:	ldr	x2, [x2]
  406398:	str	x2, [sp, #16]
  40639c:	str	x1, [sp, #8]
  4063a0:	str	x0, [sp]
  4063a4:	mov	x2, x8
  4063a8:	mov	x1, x9
  4063ac:	ldr	x0, [sp, #88]
  4063b0:	bl	401630 <fprintf@plt>
  4063b4:	b	406454 <ferror@plt+0x4e04>
  4063b8:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4063bc:	add	x0, x0, #0xa40
  4063c0:	bl	401610 <gettext@plt>
  4063c4:	mov	x9, x0
  4063c8:	ldr	x0, [sp, #56]
  4063cc:	ldr	x8, [x0]
  4063d0:	ldr	x0, [sp, #56]
  4063d4:	add	x0, x0, #0x8
  4063d8:	ldr	x3, [x0]
  4063dc:	ldr	x0, [sp, #56]
  4063e0:	add	x0, x0, #0x10
  4063e4:	ldr	x4, [x0]
  4063e8:	ldr	x0, [sp, #56]
  4063ec:	add	x0, x0, #0x18
  4063f0:	ldr	x5, [x0]
  4063f4:	ldr	x0, [sp, #56]
  4063f8:	add	x0, x0, #0x20
  4063fc:	ldr	x6, [x0]
  406400:	ldr	x0, [sp, #56]
  406404:	add	x0, x0, #0x28
  406408:	ldr	x7, [x0]
  40640c:	ldr	x0, [sp, #56]
  406410:	add	x0, x0, #0x30
  406414:	ldr	x0, [x0]
  406418:	ldr	x1, [sp, #56]
  40641c:	add	x1, x1, #0x38
  406420:	ldr	x1, [x1]
  406424:	ldr	x2, [sp, #56]
  406428:	add	x2, x2, #0x40
  40642c:	ldr	x2, [x2]
  406430:	str	x2, [sp, #16]
  406434:	str	x1, [sp, #8]
  406438:	str	x0, [sp]
  40643c:	mov	x2, x8
  406440:	mov	x1, x9
  406444:	ldr	x0, [sp, #88]
  406448:	bl	401630 <fprintf@plt>
  40644c:	b	406454 <ferror@plt+0x4e04>
  406450:	nop
  406454:	nop
  406458:	ldp	x29, x30, [sp, #32]
  40645c:	add	sp, sp, #0x60
  406460:	ret
  406464:	stp	x29, x30, [sp, #-80]!
  406468:	mov	x29, sp
  40646c:	str	x0, [sp, #56]
  406470:	str	x1, [sp, #48]
  406474:	str	x2, [sp, #40]
  406478:	str	x3, [sp, #32]
  40647c:	str	x4, [sp, #24]
  406480:	str	xzr, [sp, #72]
  406484:	b	406494 <ferror@plt+0x4e44>
  406488:	ldr	x0, [sp, #72]
  40648c:	add	x0, x0, #0x1
  406490:	str	x0, [sp, #72]
  406494:	ldr	x0, [sp, #72]
  406498:	lsl	x0, x0, #3
  40649c:	ldr	x1, [sp, #24]
  4064a0:	add	x0, x1, x0
  4064a4:	ldr	x0, [x0]
  4064a8:	cmp	x0, #0x0
  4064ac:	b.ne	406488 <ferror@plt+0x4e38>  // b.any
  4064b0:	ldr	x5, [sp, #72]
  4064b4:	ldr	x4, [sp, #24]
  4064b8:	ldr	x3, [sp, #32]
  4064bc:	ldr	x2, [sp, #40]
  4064c0:	ldr	x1, [sp, #48]
  4064c4:	ldr	x0, [sp, #56]
  4064c8:	bl	405ea4 <ferror@plt+0x4854>
  4064cc:	nop
  4064d0:	ldp	x29, x30, [sp], #80
  4064d4:	ret
  4064d8:	stp	x29, x30, [sp, #-160]!
  4064dc:	mov	x29, sp
  4064e0:	str	x19, [sp, #16]
  4064e4:	str	x0, [sp, #56]
  4064e8:	str	x1, [sp, #48]
  4064ec:	str	x2, [sp, #40]
  4064f0:	str	x3, [sp, #32]
  4064f4:	mov	x19, x4
  4064f8:	str	xzr, [sp, #152]
  4064fc:	b	40650c <ferror@plt+0x4ebc>
  406500:	ldr	x0, [sp, #152]
  406504:	add	x0, x0, #0x1
  406508:	str	x0, [sp, #152]
  40650c:	ldr	x0, [sp, #152]
  406510:	cmp	x0, #0x9
  406514:	b.hi	406594 <ferror@plt+0x4f44>  // b.pmore
  406518:	ldr	w1, [x19, #24]
  40651c:	ldr	x0, [x19]
  406520:	cmp	w1, #0x0
  406524:	b.lt	406538 <ferror@plt+0x4ee8>  // b.tstop
  406528:	add	x1, x0, #0xf
  40652c:	and	x1, x1, #0xfffffffffffffff8
  406530:	str	x1, [x19]
  406534:	b	406568 <ferror@plt+0x4f18>
  406538:	add	w2, w1, #0x8
  40653c:	str	w2, [x19, #24]
  406540:	ldr	w2, [x19, #24]
  406544:	cmp	w2, #0x0
  406548:	b.le	40655c <ferror@plt+0x4f0c>
  40654c:	add	x1, x0, #0xf
  406550:	and	x1, x1, #0xfffffffffffffff8
  406554:	str	x1, [x19]
  406558:	b	406568 <ferror@plt+0x4f18>
  40655c:	ldr	x2, [x19, #8]
  406560:	sxtw	x0, w1
  406564:	add	x0, x2, x0
  406568:	ldr	x2, [x0]
  40656c:	ldr	x0, [sp, #152]
  406570:	lsl	x0, x0, #3
  406574:	add	x1, sp, #0x48
  406578:	str	x2, [x1, x0]
  40657c:	ldr	x0, [sp, #152]
  406580:	lsl	x0, x0, #3
  406584:	add	x1, sp, #0x48
  406588:	ldr	x0, [x1, x0]
  40658c:	cmp	x0, #0x0
  406590:	b.ne	406500 <ferror@plt+0x4eb0>  // b.any
  406594:	add	x0, sp, #0x48
  406598:	ldr	x5, [sp, #152]
  40659c:	mov	x4, x0
  4065a0:	ldr	x3, [sp, #32]
  4065a4:	ldr	x2, [sp, #40]
  4065a8:	ldr	x1, [sp, #48]
  4065ac:	ldr	x0, [sp, #56]
  4065b0:	bl	405ea4 <ferror@plt+0x4854>
  4065b4:	nop
  4065b8:	ldr	x19, [sp, #16]
  4065bc:	ldp	x29, x30, [sp], #160
  4065c0:	ret
  4065c4:	stp	x29, x30, [sp, #-272]!
  4065c8:	mov	x29, sp
  4065cc:	str	x0, [sp, #72]
  4065d0:	str	x1, [sp, #64]
  4065d4:	str	x2, [sp, #56]
  4065d8:	str	x3, [sp, #48]
  4065dc:	str	x4, [sp, #240]
  4065e0:	str	x5, [sp, #248]
  4065e4:	str	x6, [sp, #256]
  4065e8:	str	x7, [sp, #264]
  4065ec:	str	q0, [sp, #112]
  4065f0:	str	q1, [sp, #128]
  4065f4:	str	q2, [sp, #144]
  4065f8:	str	q3, [sp, #160]
  4065fc:	str	q4, [sp, #176]
  406600:	str	q5, [sp, #192]
  406604:	str	q6, [sp, #208]
  406608:	str	q7, [sp, #224]
  40660c:	add	x0, sp, #0x110
  406610:	str	x0, [sp, #80]
  406614:	add	x0, sp, #0x110
  406618:	str	x0, [sp, #88]
  40661c:	add	x0, sp, #0xf0
  406620:	str	x0, [sp, #96]
  406624:	mov	w0, #0xffffffe0            	// #-32
  406628:	str	w0, [sp, #104]
  40662c:	mov	w0, #0xffffff80            	// #-128
  406630:	str	w0, [sp, #108]
  406634:	add	x2, sp, #0x10
  406638:	add	x3, sp, #0x50
  40663c:	ldp	x0, x1, [x3]
  406640:	stp	x0, x1, [x2]
  406644:	ldp	x0, x1, [x3, #16]
  406648:	stp	x0, x1, [x2, #16]
  40664c:	add	x0, sp, #0x10
  406650:	mov	x4, x0
  406654:	ldr	x3, [sp, #48]
  406658:	ldr	x2, [sp, #56]
  40665c:	ldr	x1, [sp, #64]
  406660:	ldr	x0, [sp, #72]
  406664:	bl	4064d8 <ferror@plt+0x4e88>
  406668:	nop
  40666c:	ldp	x29, x30, [sp], #272
  406670:	ret
  406674:	stp	x29, x30, [sp, #-16]!
  406678:	mov	x29, sp
  40667c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406680:	add	x0, x0, #0xa80
  406684:	bl	401610 <gettext@plt>
  406688:	mov	x2, x0
  40668c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406690:	add	x1, x0, #0xa98
  406694:	mov	x0, x2
  406698:	bl	4015e0 <printf@plt>
  40669c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4066a0:	add	x0, x0, #0xab0
  4066a4:	bl	401610 <gettext@plt>
  4066a8:	mov	x3, x0
  4066ac:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4066b0:	add	x2, x0, #0xac8
  4066b4:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4066b8:	add	x1, x0, #0xaf0
  4066bc:	mov	x0, x3
  4066c0:	bl	4015e0 <printf@plt>
  4066c4:	adrp	x0, 408000 <ferror@plt+0x69b0>
  4066c8:	add	x0, x0, #0xb00
  4066cc:	bl	401610 <gettext@plt>
  4066d0:	mov	x2, x0
  4066d4:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  4066d8:	add	x0, x0, #0x240
  4066dc:	ldr	x0, [x0]
  4066e0:	mov	x1, x0
  4066e4:	mov	x0, x2
  4066e8:	bl	4015a0 <fputs_unlocked@plt>
  4066ec:	nop
  4066f0:	ldp	x29, x30, [sp], #16
  4066f4:	ret
  4066f8:	stp	x29, x30, [sp, #-32]!
  4066fc:	mov	x29, sp
  406700:	str	x0, [sp, #24]
  406704:	str	x1, [sp, #16]
  406708:	mov	x0, #0x0                   	// #0
  40670c:	ldr	x6, [sp, #24]
  406710:	ldr	x1, [sp, #16]
  406714:	mul	x7, x6, x1
  406718:	umulh	x1, x6, x1
  40671c:	mov	x2, x7
  406720:	mov	x3, x1
  406724:	mov	x4, x3
  406728:	mov	x5, #0x0                   	// #0
  40672c:	cmp	x4, #0x0
  406730:	b.eq	406738 <ferror@plt+0x50e8>  // b.none
  406734:	mov	x0, #0x1                   	// #1
  406738:	cmp	x2, #0x0
  40673c:	b.ge	406744 <ferror@plt+0x50f4>  // b.tcont
  406740:	mov	x0, #0x1                   	// #1
  406744:	and	w0, w0, #0x1
  406748:	and	w0, w0, #0xff
  40674c:	cmp	w0, #0x0
  406750:	b.eq	406758 <ferror@plt+0x5108>  // b.none
  406754:	bl	406b0c <ferror@plt+0x54bc>
  406758:	ldr	x1, [sp, #24]
  40675c:	ldr	x0, [sp, #16]
  406760:	mul	x0, x1, x0
  406764:	bl	40692c <ferror@plt+0x52dc>
  406768:	ldp	x29, x30, [sp], #32
  40676c:	ret
  406770:	stp	x29, x30, [sp, #-48]!
  406774:	mov	x29, sp
  406778:	str	x0, [sp, #40]
  40677c:	str	x1, [sp, #32]
  406780:	str	x2, [sp, #24]
  406784:	mov	x0, #0x0                   	// #0
  406788:	ldr	x2, [sp, #32]
  40678c:	ldr	x1, [sp, #24]
  406790:	mul	x3, x2, x1
  406794:	umulh	x1, x2, x1
  406798:	mov	x4, x3
  40679c:	mov	x5, x1
  4067a0:	mov	x6, x5
  4067a4:	mov	x7, #0x0                   	// #0
  4067a8:	cmp	x6, #0x0
  4067ac:	b.eq	4067b4 <ferror@plt+0x5164>  // b.none
  4067b0:	mov	x0, #0x1                   	// #1
  4067b4:	cmp	x4, #0x0
  4067b8:	b.ge	4067c0 <ferror@plt+0x5170>  // b.tcont
  4067bc:	mov	x0, #0x1                   	// #1
  4067c0:	and	w0, w0, #0x1
  4067c4:	and	w0, w0, #0xff
  4067c8:	cmp	w0, #0x0
  4067cc:	b.eq	4067d4 <ferror@plt+0x5184>  // b.none
  4067d0:	bl	406b0c <ferror@plt+0x54bc>
  4067d4:	ldr	x1, [sp, #32]
  4067d8:	ldr	x0, [sp, #24]
  4067dc:	mul	x0, x1, x0
  4067e0:	mov	x1, x0
  4067e4:	ldr	x0, [sp, #40]
  4067e8:	bl	40696c <ferror@plt+0x531c>
  4067ec:	ldp	x29, x30, [sp], #48
  4067f0:	ret
  4067f4:	stp	x29, x30, [sp, #-64]!
  4067f8:	mov	x29, sp
  4067fc:	str	x0, [sp, #40]
  406800:	str	x1, [sp, #32]
  406804:	str	x2, [sp, #24]
  406808:	ldr	x0, [sp, #32]
  40680c:	ldr	x0, [x0]
  406810:	str	x0, [sp, #56]
  406814:	ldr	x0, [sp, #40]
  406818:	cmp	x0, #0x0
  40681c:	b.ne	4068ac <ferror@plt+0x525c>  // b.any
  406820:	ldr	x0, [sp, #56]
  406824:	cmp	x0, #0x0
  406828:	b.ne	40685c <ferror@plt+0x520c>  // b.any
  40682c:	mov	x1, #0x80                  	// #128
  406830:	ldr	x0, [sp, #24]
  406834:	udiv	x0, x1, x0
  406838:	str	x0, [sp, #56]
  40683c:	ldr	x0, [sp, #56]
  406840:	cmp	x0, #0x0
  406844:	cset	w0, eq  // eq = none
  406848:	and	w0, w0, #0xff
  40684c:	and	x0, x0, #0xff
  406850:	ldr	x1, [sp, #56]
  406854:	add	x0, x1, x0
  406858:	str	x0, [sp, #56]
  40685c:	mov	x0, #0x0                   	// #0
  406860:	ldr	x2, [sp, #56]
  406864:	ldr	x1, [sp, #24]
  406868:	mul	x3, x2, x1
  40686c:	umulh	x1, x2, x1
  406870:	mov	x4, x3
  406874:	mov	x5, x1
  406878:	mov	x6, x5
  40687c:	mov	x7, #0x0                   	// #0
  406880:	cmp	x6, #0x0
  406884:	b.eq	40688c <ferror@plt+0x523c>  // b.none
  406888:	mov	x0, #0x1                   	// #1
  40688c:	cmp	x4, #0x0
  406890:	b.ge	406898 <ferror@plt+0x5248>  // b.tcont
  406894:	mov	x0, #0x1                   	// #1
  406898:	and	w0, w0, #0x1
  40689c:	and	w0, w0, #0xff
  4068a0:	cmp	w0, #0x0
  4068a4:	b.eq	4068e4 <ferror@plt+0x5294>  // b.none
  4068a8:	bl	406b0c <ferror@plt+0x54bc>
  4068ac:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4068b0:	movk	x1, #0x5554
  4068b4:	ldr	x0, [sp, #24]
  4068b8:	udiv	x0, x1, x0
  4068bc:	ldr	x1, [sp, #56]
  4068c0:	cmp	x1, x0
  4068c4:	b.cc	4068cc <ferror@plt+0x527c>  // b.lo, b.ul, b.last
  4068c8:	bl	406b0c <ferror@plt+0x54bc>
  4068cc:	ldr	x0, [sp, #56]
  4068d0:	lsr	x1, x0, #1
  4068d4:	ldr	x0, [sp, #56]
  4068d8:	add	x0, x1, x0
  4068dc:	add	x0, x0, #0x1
  4068e0:	str	x0, [sp, #56]
  4068e4:	ldr	x0, [sp, #32]
  4068e8:	ldr	x1, [sp, #56]
  4068ec:	str	x1, [x0]
  4068f0:	ldr	x1, [sp, #56]
  4068f4:	ldr	x0, [sp, #24]
  4068f8:	mul	x0, x1, x0
  4068fc:	mov	x1, x0
  406900:	ldr	x0, [sp, #40]
  406904:	bl	40696c <ferror@plt+0x531c>
  406908:	ldp	x29, x30, [sp], #64
  40690c:	ret
  406910:	stp	x29, x30, [sp, #-32]!
  406914:	mov	x29, sp
  406918:	str	x0, [sp, #24]
  40691c:	ldr	x0, [sp, #24]
  406920:	bl	40692c <ferror@plt+0x52dc>
  406924:	ldp	x29, x30, [sp], #32
  406928:	ret
  40692c:	stp	x29, x30, [sp, #-48]!
  406930:	mov	x29, sp
  406934:	str	x0, [sp, #24]
  406938:	ldr	x0, [sp, #24]
  40693c:	bl	4013d0 <malloc@plt>
  406940:	str	x0, [sp, #40]
  406944:	ldr	x0, [sp, #40]
  406948:	cmp	x0, #0x0
  40694c:	b.ne	406960 <ferror@plt+0x5310>  // b.any
  406950:	ldr	x0, [sp, #24]
  406954:	cmp	x0, #0x0
  406958:	b.eq	406960 <ferror@plt+0x5310>  // b.none
  40695c:	bl	406b0c <ferror@plt+0x54bc>
  406960:	ldr	x0, [sp, #40]
  406964:	ldp	x29, x30, [sp], #48
  406968:	ret
  40696c:	stp	x29, x30, [sp, #-32]!
  406970:	mov	x29, sp
  406974:	str	x0, [sp, #24]
  406978:	str	x1, [sp, #16]
  40697c:	ldr	x0, [sp, #16]
  406980:	cmp	x0, #0x0
  406984:	b.ne	4069a4 <ferror@plt+0x5354>  // b.any
  406988:	ldr	x0, [sp, #24]
  40698c:	cmp	x0, #0x0
  406990:	b.eq	4069a4 <ferror@plt+0x5354>  // b.none
  406994:	ldr	x0, [sp, #24]
  406998:	bl	401520 <free@plt>
  40699c:	mov	x0, #0x0                   	// #0
  4069a0:	b	4069d4 <ferror@plt+0x5384>
  4069a4:	ldr	x1, [sp, #16]
  4069a8:	ldr	x0, [sp, #24]
  4069ac:	bl	401440 <realloc@plt>
  4069b0:	str	x0, [sp, #24]
  4069b4:	ldr	x0, [sp, #24]
  4069b8:	cmp	x0, #0x0
  4069bc:	b.ne	4069d0 <ferror@plt+0x5380>  // b.any
  4069c0:	ldr	x0, [sp, #16]
  4069c4:	cmp	x0, #0x0
  4069c8:	b.eq	4069d0 <ferror@plt+0x5380>  // b.none
  4069cc:	bl	406b0c <ferror@plt+0x54bc>
  4069d0:	ldr	x0, [sp, #24]
  4069d4:	ldp	x29, x30, [sp], #32
  4069d8:	ret
  4069dc:	stp	x29, x30, [sp, #-32]!
  4069e0:	mov	x29, sp
  4069e4:	str	x0, [sp, #24]
  4069e8:	str	x1, [sp, #16]
  4069ec:	mov	x2, #0x1                   	// #1
  4069f0:	ldr	x1, [sp, #16]
  4069f4:	ldr	x0, [sp, #24]
  4069f8:	bl	4067f4 <ferror@plt+0x51a4>
  4069fc:	ldp	x29, x30, [sp], #32
  406a00:	ret
  406a04:	stp	x29, x30, [sp, #-32]!
  406a08:	mov	x29, sp
  406a0c:	str	x0, [sp, #24]
  406a10:	ldr	x0, [sp, #24]
  406a14:	bl	40692c <ferror@plt+0x52dc>
  406a18:	ldr	x2, [sp, #24]
  406a1c:	mov	w1, #0x0                   	// #0
  406a20:	bl	401410 <memset@plt>
  406a24:	ldp	x29, x30, [sp], #32
  406a28:	ret
  406a2c:	stp	x29, x30, [sp, #-48]!
  406a30:	mov	x29, sp
  406a34:	str	x0, [sp, #24]
  406a38:	str	x1, [sp, #16]
  406a3c:	mov	x0, #0x0                   	// #0
  406a40:	ldr	x6, [sp, #24]
  406a44:	ldr	x1, [sp, #16]
  406a48:	mul	x7, x6, x1
  406a4c:	umulh	x1, x6, x1
  406a50:	mov	x2, x7
  406a54:	mov	x3, x1
  406a58:	mov	x4, x3
  406a5c:	mov	x5, #0x0                   	// #0
  406a60:	cmp	x4, #0x0
  406a64:	b.eq	406a6c <ferror@plt+0x541c>  // b.none
  406a68:	mov	x0, #0x1                   	// #1
  406a6c:	cmp	x2, #0x0
  406a70:	b.ge	406a78 <ferror@plt+0x5428>  // b.tcont
  406a74:	mov	x0, #0x1                   	// #1
  406a78:	and	w0, w0, #0x1
  406a7c:	and	w0, w0, #0xff
  406a80:	cmp	w0, #0x0
  406a84:	b.ne	406aa4 <ferror@plt+0x5454>  // b.any
  406a88:	ldr	x1, [sp, #16]
  406a8c:	ldr	x0, [sp, #24]
  406a90:	bl	401430 <calloc@plt>
  406a94:	str	x0, [sp, #40]
  406a98:	ldr	x0, [sp, #40]
  406a9c:	cmp	x0, #0x0
  406aa0:	b.ne	406aa8 <ferror@plt+0x5458>  // b.any
  406aa4:	bl	406b0c <ferror@plt+0x54bc>
  406aa8:	ldr	x0, [sp, #40]
  406aac:	ldp	x29, x30, [sp], #48
  406ab0:	ret
  406ab4:	stp	x29, x30, [sp, #-32]!
  406ab8:	mov	x29, sp
  406abc:	str	x0, [sp, #24]
  406ac0:	str	x1, [sp, #16]
  406ac4:	ldr	x0, [sp, #16]
  406ac8:	bl	40692c <ferror@plt+0x52dc>
  406acc:	ldr	x2, [sp, #16]
  406ad0:	ldr	x1, [sp, #24]
  406ad4:	bl	401300 <memcpy@plt>
  406ad8:	ldp	x29, x30, [sp], #32
  406adc:	ret
  406ae0:	stp	x29, x30, [sp, #-32]!
  406ae4:	mov	x29, sp
  406ae8:	str	x0, [sp, #24]
  406aec:	ldr	x0, [sp, #24]
  406af0:	bl	401320 <strlen@plt>
  406af4:	add	x0, x0, #0x1
  406af8:	mov	x1, x0
  406afc:	ldr	x0, [sp, #24]
  406b00:	bl	406ab4 <ferror@plt+0x5464>
  406b04:	ldp	x29, x30, [sp], #32
  406b08:	ret
  406b0c:	stp	x29, x30, [sp, #-32]!
  406b10:	mov	x29, sp
  406b14:	str	x19, [sp, #16]
  406b18:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  406b1c:	add	x0, x0, #0x1d0
  406b20:	ldr	w19, [x0]
  406b24:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406b28:	add	x0, x0, #0xb78
  406b2c:	bl	401610 <gettext@plt>
  406b30:	mov	x3, x0
  406b34:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406b38:	add	x2, x0, #0xb90
  406b3c:	mov	w1, #0x0                   	// #0
  406b40:	mov	w0, w19
  406b44:	bl	401340 <error@plt>
  406b48:	bl	401480 <abort@plt>
  406b4c:	stp	x29, x30, [sp, #-304]!
  406b50:	mov	x29, sp
  406b54:	str	x0, [sp, #56]
  406b58:	str	x1, [sp, #248]
  406b5c:	str	x2, [sp, #256]
  406b60:	str	x3, [sp, #264]
  406b64:	str	x4, [sp, #272]
  406b68:	str	x5, [sp, #280]
  406b6c:	str	x6, [sp, #288]
  406b70:	str	x7, [sp, #296]
  406b74:	str	q0, [sp, #112]
  406b78:	str	q1, [sp, #128]
  406b7c:	str	q2, [sp, #144]
  406b80:	str	q3, [sp, #160]
  406b84:	str	q4, [sp, #176]
  406b88:	str	q5, [sp, #192]
  406b8c:	str	q6, [sp, #208]
  406b90:	str	q7, [sp, #224]
  406b94:	add	x0, sp, #0x130
  406b98:	str	x0, [sp, #72]
  406b9c:	add	x0, sp, #0x130
  406ba0:	str	x0, [sp, #80]
  406ba4:	add	x0, sp, #0xf0
  406ba8:	str	x0, [sp, #88]
  406bac:	mov	w0, #0xffffffc8            	// #-56
  406bb0:	str	w0, [sp, #96]
  406bb4:	mov	w0, #0xffffff80            	// #-128
  406bb8:	str	w0, [sp, #100]
  406bbc:	add	x2, sp, #0x10
  406bc0:	add	x3, sp, #0x48
  406bc4:	ldp	x0, x1, [x3]
  406bc8:	stp	x0, x1, [x2]
  406bcc:	ldp	x0, x1, [x3, #16]
  406bd0:	stp	x0, x1, [x2, #16]
  406bd4:	add	x0, sp, #0x10
  406bd8:	mov	x1, x0
  406bdc:	ldr	x0, [sp, #56]
  406be0:	bl	406bf4 <ferror@plt+0x55a4>
  406be4:	str	w0, [sp, #108]
  406be8:	ldr	w0, [sp, #108]
  406bec:	ldp	x29, x30, [sp], #304
  406bf0:	ret
  406bf4:	stp	x29, x30, [sp, #-96]!
  406bf8:	mov	x29, sp
  406bfc:	stp	x19, x20, [sp, #16]
  406c00:	str	x0, [sp, #72]
  406c04:	mov	x19, x1
  406c08:	add	x2, sp, #0x20
  406c0c:	mov	x3, x19
  406c10:	ldp	x0, x1, [x3]
  406c14:	stp	x0, x1, [x2]
  406c18:	ldp	x0, x1, [x3, #16]
  406c1c:	stp	x0, x1, [x2, #16]
  406c20:	add	x0, sp, #0x20
  406c24:	mov	x1, x0
  406c28:	ldr	x0, [sp, #72]
  406c2c:	bl	401590 <vprintf@plt>
  406c30:	str	w0, [sp, #92]
  406c34:	ldr	w0, [sp, #92]
  406c38:	cmp	w0, #0x0
  406c3c:	b.ge	406c88 <ferror@plt+0x5638>  // b.tcont
  406c40:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  406c44:	add	x0, x0, #0x240
  406c48:	ldr	x0, [x0]
  406c4c:	bl	401650 <ferror@plt>
  406c50:	cmp	w0, #0x0
  406c54:	b.ne	406c88 <ferror@plt+0x5638>  // b.any
  406c58:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  406c5c:	add	x0, x0, #0x1d0
  406c60:	ldr	w19, [x0]
  406c64:	bl	4015f0 <__errno_location@plt>
  406c68:	ldr	w20, [x0]
  406c6c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406c70:	add	x0, x0, #0xb98
  406c74:	bl	401610 <gettext@plt>
  406c78:	mov	x2, x0
  406c7c:	mov	w1, w20
  406c80:	mov	w0, w19
  406c84:	bl	401340 <error@plt>
  406c88:	ldr	w0, [sp, #92]
  406c8c:	ldp	x19, x20, [sp, #16]
  406c90:	ldp	x29, x30, [sp], #96
  406c94:	ret
  406c98:	stp	x29, x30, [sp, #-288]!
  406c9c:	mov	x29, sp
  406ca0:	str	x0, [sp, #56]
  406ca4:	str	x1, [sp, #48]
  406ca8:	str	x2, [sp, #240]
  406cac:	str	x3, [sp, #248]
  406cb0:	str	x4, [sp, #256]
  406cb4:	str	x5, [sp, #264]
  406cb8:	str	x6, [sp, #272]
  406cbc:	str	x7, [sp, #280]
  406cc0:	str	q0, [sp, #112]
  406cc4:	str	q1, [sp, #128]
  406cc8:	str	q2, [sp, #144]
  406ccc:	str	q3, [sp, #160]
  406cd0:	str	q4, [sp, #176]
  406cd4:	str	q5, [sp, #192]
  406cd8:	str	q6, [sp, #208]
  406cdc:	str	q7, [sp, #224]
  406ce0:	add	x0, sp, #0x120
  406ce4:	str	x0, [sp, #72]
  406ce8:	add	x0, sp, #0x120
  406cec:	str	x0, [sp, #80]
  406cf0:	add	x0, sp, #0xf0
  406cf4:	str	x0, [sp, #88]
  406cf8:	mov	w0, #0xffffffd0            	// #-48
  406cfc:	str	w0, [sp, #96]
  406d00:	mov	w0, #0xffffff80            	// #-128
  406d04:	str	w0, [sp, #100]
  406d08:	add	x2, sp, #0x10
  406d0c:	add	x3, sp, #0x48
  406d10:	ldp	x0, x1, [x3]
  406d14:	stp	x0, x1, [x2]
  406d18:	ldp	x0, x1, [x3, #16]
  406d1c:	stp	x0, x1, [x2, #16]
  406d20:	add	x0, sp, #0x10
  406d24:	mov	x2, x0
  406d28:	ldr	x1, [sp, #48]
  406d2c:	ldr	x0, [sp, #56]
  406d30:	bl	406d44 <ferror@plt+0x56f4>
  406d34:	str	w0, [sp, #108]
  406d38:	ldr	w0, [sp, #108]
  406d3c:	ldp	x29, x30, [sp], #288
  406d40:	ret
  406d44:	stp	x29, x30, [sp, #-96]!
  406d48:	mov	x29, sp
  406d4c:	stp	x19, x20, [sp, #16]
  406d50:	str	x0, [sp, #72]
  406d54:	str	x1, [sp, #64]
  406d58:	mov	x19, x2
  406d5c:	add	x2, sp, #0x20
  406d60:	mov	x3, x19
  406d64:	ldp	x0, x1, [x3]
  406d68:	stp	x0, x1, [x2]
  406d6c:	ldp	x0, x1, [x3, #16]
  406d70:	stp	x0, x1, [x2, #16]
  406d74:	add	x0, sp, #0x20
  406d78:	mov	x2, x0
  406d7c:	ldr	x1, [sp, #64]
  406d80:	ldr	x0, [sp, #72]
  406d84:	bl	4015d0 <vfprintf@plt>
  406d88:	str	w0, [sp, #92]
  406d8c:	ldr	w0, [sp, #92]
  406d90:	cmp	w0, #0x0
  406d94:	b.ge	406dd8 <ferror@plt+0x5788>  // b.tcont
  406d98:	ldr	x0, [sp, #72]
  406d9c:	bl	401650 <ferror@plt>
  406da0:	cmp	w0, #0x0
  406da4:	b.ne	406dd8 <ferror@plt+0x5788>  // b.any
  406da8:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  406dac:	add	x0, x0, #0x1d0
  406db0:	ldr	w19, [x0]
  406db4:	bl	4015f0 <__errno_location@plt>
  406db8:	ldr	w20, [x0]
  406dbc:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406dc0:	add	x0, x0, #0xb98
  406dc4:	bl	401610 <gettext@plt>
  406dc8:	mov	x2, x0
  406dcc:	mov	w1, w20
  406dd0:	mov	w0, w19
  406dd4:	bl	401340 <error@plt>
  406dd8:	ldr	w0, [sp, #92]
  406ddc:	ldp	x19, x20, [sp, #16]
  406de0:	ldp	x29, x30, [sp], #96
  406de4:	ret
  406de8:	stp	x29, x30, [sp, #-64]!
  406dec:	mov	x29, sp
  406df0:	str	x0, [sp, #40]
  406df4:	str	x1, [sp, #32]
  406df8:	str	x2, [sp, #24]
  406dfc:	str	x3, [sp, #16]
  406e00:	ldr	x0, [sp, #40]
  406e04:	cmp	x0, #0x0
  406e08:	b.ne	406e14 <ferror@plt+0x57c4>  // b.any
  406e0c:	add	x0, sp, #0x30
  406e10:	str	x0, [sp, #40]
  406e14:	ldr	x3, [sp, #16]
  406e18:	ldr	x2, [sp, #24]
  406e1c:	ldr	x1, [sp, #32]
  406e20:	ldr	x0, [sp, #40]
  406e24:	bl	4012f0 <mbrtowc@plt>
  406e28:	str	x0, [sp, #56]
  406e2c:	ldr	x0, [sp, #56]
  406e30:	cmn	x0, #0x3
  406e34:	b.ls	406e80 <ferror@plt+0x5830>  // b.plast
  406e38:	ldr	x0, [sp, #24]
  406e3c:	cmp	x0, #0x0
  406e40:	b.eq	406e80 <ferror@plt+0x5830>  // b.none
  406e44:	mov	w0, #0x0                   	// #0
  406e48:	bl	4070dc <ferror@plt+0x5a8c>
  406e4c:	and	w0, w0, #0xff
  406e50:	eor	w0, w0, #0x1
  406e54:	and	w0, w0, #0xff
  406e58:	cmp	w0, #0x0
  406e5c:	b.eq	406e80 <ferror@plt+0x5830>  // b.none
  406e60:	ldr	x0, [sp, #32]
  406e64:	ldrb	w0, [x0]
  406e68:	strb	w0, [sp, #55]
  406e6c:	ldrb	w1, [sp, #55]
  406e70:	ldr	x0, [sp, #40]
  406e74:	str	w1, [x0]
  406e78:	mov	x0, #0x1                   	// #1
  406e7c:	b	406e84 <ferror@plt+0x5834>
  406e80:	ldr	x0, [sp, #56]
  406e84:	ldp	x29, x30, [sp], #64
  406e88:	ret
  406e8c:	stp	x29, x30, [sp, #-64]!
  406e90:	mov	x29, sp
  406e94:	stp	x19, x20, [sp, #16]
  406e98:	str	x0, [sp, #40]
  406e9c:	str	x1, [sp, #32]
  406ea0:	ldr	x20, [sp, #40]
  406ea4:	ldr	x19, [sp, #32]
  406ea8:	cmp	x20, x19
  406eac:	b.ne	406eb8 <ferror@plt+0x5868>  // b.any
  406eb0:	mov	w0, #0x0                   	// #0
  406eb4:	b	406f08 <ferror@plt+0x58b8>
  406eb8:	ldrb	w0, [x20]
  406ebc:	bl	4076ec <ferror@plt+0x609c>
  406ec0:	strb	w0, [sp, #63]
  406ec4:	ldrb	w0, [x19]
  406ec8:	bl	4076ec <ferror@plt+0x609c>
  406ecc:	strb	w0, [sp, #62]
  406ed0:	ldrb	w0, [sp, #63]
  406ed4:	cmp	w0, #0x0
  406ed8:	b.eq	406ef8 <ferror@plt+0x58a8>  // b.none
  406edc:	add	x20, x20, #0x1
  406ee0:	add	x19, x19, #0x1
  406ee4:	ldrb	w1, [sp, #63]
  406ee8:	ldrb	w0, [sp, #62]
  406eec:	cmp	w1, w0
  406ef0:	b.eq	406eb8 <ferror@plt+0x5868>  // b.none
  406ef4:	b	406efc <ferror@plt+0x58ac>
  406ef8:	nop
  406efc:	ldrb	w1, [sp, #63]
  406f00:	ldrb	w0, [sp, #62]
  406f04:	sub	w0, w1, w0
  406f08:	ldp	x19, x20, [sp, #16]
  406f0c:	ldp	x29, x30, [sp], #64
  406f10:	ret
  406f14:	stp	x29, x30, [sp, #-16]!
  406f18:	mov	x29, sp
  406f1c:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  406f20:	add	x0, x0, #0x3c0
  406f24:	ldr	x0, [x0]
  406f28:	cmp	x0, #0x0
  406f2c:	b.ne	406f54 <ferror@plt+0x5904>  // b.any
  406f30:	mov	x2, #0x0                   	// #0
  406f34:	adrp	x0, 408000 <ferror@plt+0x69b0>
  406f38:	add	x1, x0, #0xbb8
  406f3c:	mov	w0, #0x1fbf                	// #8127
  406f40:	bl	401620 <newlocale@plt>
  406f44:	mov	x1, x0
  406f48:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  406f4c:	add	x0, x0, #0x3c0
  406f50:	str	x1, [x0]
  406f54:	adrp	x0, 41a000 <ferror@plt+0x189b0>
  406f58:	add	x0, x0, #0x3c0
  406f5c:	ldr	x0, [x0]
  406f60:	ldp	x29, x30, [sp], #16
  406f64:	ret
  406f68:	stp	x29, x30, [sp, #-80]!
  406f6c:	mov	x29, sp
  406f70:	str	x0, [sp, #24]
  406f74:	str	x1, [sp, #16]
  406f78:	bl	406f14 <ferror@plt+0x58c4>
  406f7c:	str	x0, [sp, #72]
  406f80:	ldr	x0, [sp, #72]
  406f84:	cmp	x0, #0x0
  406f88:	b.ne	406fac <ferror@plt+0x595c>  // b.any
  406f8c:	ldr	x0, [sp, #16]
  406f90:	cmp	x0, #0x0
  406f94:	b.eq	406fa4 <ferror@plt+0x5954>  // b.none
  406f98:	ldr	x0, [sp, #16]
  406f9c:	ldr	x1, [sp, #24]
  406fa0:	str	x1, [x0]
  406fa4:	movi	v0.2d, #0x0
  406fa8:	b	407028 <ferror@plt+0x59d8>
  406fac:	ldr	x0, [sp, #72]
  406fb0:	bl	4014f0 <uselocale@plt>
  406fb4:	str	x0, [sp, #64]
  406fb8:	ldr	x0, [sp, #64]
  406fbc:	cmp	x0, #0x0
  406fc0:	b.ne	406fe4 <ferror@plt+0x5994>  // b.any
  406fc4:	ldr	x0, [sp, #16]
  406fc8:	cmp	x0, #0x0
  406fcc:	b.eq	406fdc <ferror@plt+0x598c>  // b.none
  406fd0:	ldr	x0, [sp, #16]
  406fd4:	ldr	x1, [sp, #24]
  406fd8:	str	x1, [x0]
  406fdc:	movi	v0.2d, #0x0
  406fe0:	b	407028 <ferror@plt+0x59d8>
  406fe4:	ldr	x1, [sp, #16]
  406fe8:	ldr	x0, [sp, #24]
  406fec:	bl	401510 <strtold@plt>
  406ff0:	str	q0, [sp, #48]
  406ff4:	bl	4015f0 <__errno_location@plt>
  406ff8:	ldr	w0, [x0]
  406ffc:	str	w0, [sp, #44]
  407000:	ldr	x0, [sp, #64]
  407004:	bl	4014f0 <uselocale@plt>
  407008:	cmp	x0, #0x0
  40700c:	b.ne	407014 <ferror@plt+0x59c4>  // b.any
  407010:	bl	401480 <abort@plt>
  407014:	bl	4015f0 <__errno_location@plt>
  407018:	mov	x1, x0
  40701c:	ldr	w0, [sp, #44]
  407020:	str	w0, [x1]
  407024:	ldr	q0, [sp, #48]
  407028:	ldp	x29, x30, [sp], #80
  40702c:	ret
  407030:	stp	x29, x30, [sp, #-48]!
  407034:	mov	x29, sp
  407038:	str	x0, [sp, #24]
  40703c:	ldr	x0, [sp, #24]
  407040:	bl	401390 <__fpending@plt>
  407044:	cmp	x0, #0x0
  407048:	cset	w0, ne  // ne = any
  40704c:	strb	w0, [sp, #47]
  407050:	ldr	x0, [sp, #24]
  407054:	bl	401360 <ferror_unlocked@plt>
  407058:	cmp	w0, #0x0
  40705c:	cset	w0, ne  // ne = any
  407060:	strb	w0, [sp, #46]
  407064:	ldr	x0, [sp, #24]
  407068:	bl	4071a0 <ferror@plt+0x5b50>
  40706c:	cmp	w0, #0x0
  407070:	cset	w0, ne  // ne = any
  407074:	strb	w0, [sp, #45]
  407078:	ldrb	w0, [sp, #46]
  40707c:	cmp	w0, #0x0
  407080:	b.ne	4070ac <ferror@plt+0x5a5c>  // b.any
  407084:	ldrb	w0, [sp, #45]
  407088:	cmp	w0, #0x0
  40708c:	b.eq	4070d0 <ferror@plt+0x5a80>  // b.none
  407090:	ldrb	w0, [sp, #47]
  407094:	cmp	w0, #0x0
  407098:	b.ne	4070ac <ferror@plt+0x5a5c>  // b.any
  40709c:	bl	4015f0 <__errno_location@plt>
  4070a0:	ldr	w0, [x0]
  4070a4:	cmp	w0, #0x9
  4070a8:	b.eq	4070d0 <ferror@plt+0x5a80>  // b.none
  4070ac:	ldrb	w0, [sp, #45]
  4070b0:	eor	w0, w0, #0x1
  4070b4:	and	w0, w0, #0xff
  4070b8:	cmp	w0, #0x0
  4070bc:	b.eq	4070c8 <ferror@plt+0x5a78>  // b.none
  4070c0:	bl	4015f0 <__errno_location@plt>
  4070c4:	str	wzr, [x0]
  4070c8:	mov	w0, #0xffffffff            	// #-1
  4070cc:	b	4070d4 <ferror@plt+0x5a84>
  4070d0:	mov	w0, #0x0                   	// #0
  4070d4:	ldp	x29, x30, [sp], #48
  4070d8:	ret
  4070dc:	stp	x29, x30, [sp, #-48]!
  4070e0:	mov	x29, sp
  4070e4:	str	w0, [sp, #28]
  4070e8:	mov	w0, #0x1                   	// #1
  4070ec:	strb	w0, [sp, #47]
  4070f0:	mov	x1, #0x0                   	// #0
  4070f4:	ldr	w0, [sp, #28]
  4070f8:	bl	401640 <setlocale@plt>
  4070fc:	str	x0, [sp, #32]
  407100:	ldr	x0, [sp, #32]
  407104:	cmp	x0, #0x0
  407108:	b.eq	407140 <ferror@plt+0x5af0>  // b.none
  40710c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  407110:	add	x1, x0, #0xbc0
  407114:	ldr	x0, [sp, #32]
  407118:	bl	4014c0 <strcmp@plt>
  40711c:	cmp	w0, #0x0
  407120:	b.eq	40713c <ferror@plt+0x5aec>  // b.none
  407124:	adrp	x0, 408000 <ferror@plt+0x69b0>
  407128:	add	x1, x0, #0xbc8
  40712c:	ldr	x0, [sp, #32]
  407130:	bl	4014c0 <strcmp@plt>
  407134:	cmp	w0, #0x0
  407138:	b.ne	407140 <ferror@plt+0x5af0>  // b.any
  40713c:	strb	wzr, [sp, #47]
  407140:	ldrb	w0, [sp, #47]
  407144:	ldp	x29, x30, [sp], #48
  407148:	ret
  40714c:	stp	x29, x30, [sp, #-32]!
  407150:	mov	x29, sp
  407154:	mov	w0, #0xe                   	// #14
  407158:	bl	4013c0 <nl_langinfo@plt>
  40715c:	str	x0, [sp, #24]
  407160:	ldr	x0, [sp, #24]
  407164:	cmp	x0, #0x0
  407168:	b.ne	407178 <ferror@plt+0x5b28>  // b.any
  40716c:	adrp	x0, 408000 <ferror@plt+0x69b0>
  407170:	add	x0, x0, #0xbd0
  407174:	str	x0, [sp, #24]
  407178:	ldr	x0, [sp, #24]
  40717c:	ldrb	w0, [x0]
  407180:	cmp	w0, #0x0
  407184:	b.ne	407194 <ferror@plt+0x5b44>  // b.any
  407188:	adrp	x0, 408000 <ferror@plt+0x69b0>
  40718c:	add	x0, x0, #0xbd8
  407190:	str	x0, [sp, #24]
  407194:	ldr	x0, [sp, #24]
  407198:	ldp	x29, x30, [sp], #32
  40719c:	ret
  4071a0:	stp	x29, x30, [sp, #-48]!
  4071a4:	mov	x29, sp
  4071a8:	str	x0, [sp, #24]
  4071ac:	str	wzr, [sp, #44]
  4071b0:	str	wzr, [sp, #40]
  4071b4:	ldr	x0, [sp, #24]
  4071b8:	bl	4013a0 <fileno@plt>
  4071bc:	str	w0, [sp, #36]
  4071c0:	ldr	w0, [sp, #36]
  4071c4:	cmp	w0, #0x0
  4071c8:	b.ge	4071d8 <ferror@plt+0x5b88>  // b.tcont
  4071cc:	ldr	x0, [sp, #24]
  4071d0:	bl	4013b0 <fclose@plt>
  4071d4:	b	407254 <ferror@plt+0x5c04>
  4071d8:	ldr	x0, [sp, #24]
  4071dc:	bl	4015b0 <__freading@plt>
  4071e0:	cmp	w0, #0x0
  4071e4:	b.eq	407204 <ferror@plt+0x5bb4>  // b.none
  4071e8:	ldr	x0, [sp, #24]
  4071ec:	bl	4013a0 <fileno@plt>
  4071f0:	mov	w2, #0x1                   	// #1
  4071f4:	mov	x1, #0x0                   	// #0
  4071f8:	bl	401380 <lseek@plt>
  4071fc:	cmn	x0, #0x1
  407200:	b.eq	407220 <ferror@plt+0x5bd0>  // b.none
  407204:	ldr	x0, [sp, #24]
  407208:	bl	407298 <ferror@plt+0x5c48>
  40720c:	cmp	w0, #0x0
  407210:	b.eq	407220 <ferror@plt+0x5bd0>  // b.none
  407214:	bl	4015f0 <__errno_location@plt>
  407218:	ldr	w0, [x0]
  40721c:	str	w0, [sp, #44]
  407220:	ldr	x0, [sp, #24]
  407224:	bl	4013b0 <fclose@plt>
  407228:	str	w0, [sp, #40]
  40722c:	ldr	w0, [sp, #44]
  407230:	cmp	w0, #0x0
  407234:	b.eq	407250 <ferror@plt+0x5c00>  // b.none
  407238:	bl	4015f0 <__errno_location@plt>
  40723c:	mov	x1, x0
  407240:	ldr	w0, [sp, #44]
  407244:	str	w0, [x1]
  407248:	mov	w0, #0xffffffff            	// #-1
  40724c:	str	w0, [sp, #40]
  407250:	ldr	w0, [sp, #40]
  407254:	ldp	x29, x30, [sp], #48
  407258:	ret
  40725c:	stp	x29, x30, [sp, #-32]!
  407260:	mov	x29, sp
  407264:	str	x0, [sp, #24]
  407268:	ldr	x0, [sp, #24]
  40726c:	ldr	w0, [x0]
  407270:	and	w0, w0, #0x100
  407274:	cmp	w0, #0x0
  407278:	b.eq	40728c <ferror@plt+0x5c3c>  // b.none
  40727c:	mov	w2, #0x1                   	// #1
  407280:	mov	x1, #0x0                   	// #0
  407284:	ldr	x0, [sp, #24]
  407288:	bl	4072e4 <ferror@plt+0x5c94>
  40728c:	nop
  407290:	ldp	x29, x30, [sp], #32
  407294:	ret
  407298:	stp	x29, x30, [sp, #-32]!
  40729c:	mov	x29, sp
  4072a0:	str	x0, [sp, #24]
  4072a4:	ldr	x0, [sp, #24]
  4072a8:	cmp	x0, #0x0
  4072ac:	b.eq	4072c0 <ferror@plt+0x5c70>  // b.none
  4072b0:	ldr	x0, [sp, #24]
  4072b4:	bl	4015b0 <__freading@plt>
  4072b8:	cmp	w0, #0x0
  4072bc:	b.ne	4072cc <ferror@plt+0x5c7c>  // b.any
  4072c0:	ldr	x0, [sp, #24]
  4072c4:	bl	401570 <fflush@plt>
  4072c8:	b	4072dc <ferror@plt+0x5c8c>
  4072cc:	ldr	x0, [sp, #24]
  4072d0:	bl	40725c <ferror@plt+0x5c0c>
  4072d4:	ldr	x0, [sp, #24]
  4072d8:	bl	401570 <fflush@plt>
  4072dc:	ldp	x29, x30, [sp], #32
  4072e0:	ret
  4072e4:	stp	x29, x30, [sp, #-64]!
  4072e8:	mov	x29, sp
  4072ec:	str	x0, [sp, #40]
  4072f0:	str	x1, [sp, #32]
  4072f4:	str	w2, [sp, #28]
  4072f8:	ldr	x0, [sp, #40]
  4072fc:	ldr	x1, [x0, #16]
  407300:	ldr	x0, [sp, #40]
  407304:	ldr	x0, [x0, #8]
  407308:	cmp	x1, x0
  40730c:	b.ne	40738c <ferror@plt+0x5d3c>  // b.any
  407310:	ldr	x0, [sp, #40]
  407314:	ldr	x1, [x0, #40]
  407318:	ldr	x0, [sp, #40]
  40731c:	ldr	x0, [x0, #32]
  407320:	cmp	x1, x0
  407324:	b.ne	40738c <ferror@plt+0x5d3c>  // b.any
  407328:	ldr	x0, [sp, #40]
  40732c:	ldr	x0, [x0, #72]
  407330:	cmp	x0, #0x0
  407334:	b.ne	40738c <ferror@plt+0x5d3c>  // b.any
  407338:	ldr	x0, [sp, #40]
  40733c:	bl	4013a0 <fileno@plt>
  407340:	ldr	w2, [sp, #28]
  407344:	ldr	x1, [sp, #32]
  407348:	bl	401380 <lseek@plt>
  40734c:	str	x0, [sp, #56]
  407350:	ldr	x0, [sp, #56]
  407354:	cmn	x0, #0x1
  407358:	b.ne	407364 <ferror@plt+0x5d14>  // b.any
  40735c:	mov	w0, #0xffffffff            	// #-1
  407360:	b	40739c <ferror@plt+0x5d4c>
  407364:	ldr	x0, [sp, #40]
  407368:	ldr	w0, [x0]
  40736c:	and	w1, w0, #0xffffffef
  407370:	ldr	x0, [sp, #40]
  407374:	str	w1, [x0]
  407378:	ldr	x0, [sp, #40]
  40737c:	ldr	x1, [sp, #56]
  407380:	str	x1, [x0, #144]
  407384:	mov	w0, #0x0                   	// #0
  407388:	b	40739c <ferror@plt+0x5d4c>
  40738c:	ldr	w2, [sp, #28]
  407390:	ldr	x1, [sp, #32]
  407394:	ldr	x0, [sp, #40]
  407398:	bl	401500 <fseeko@plt>
  40739c:	ldp	x29, x30, [sp], #64
  4073a0:	ret
  4073a4:	sub	sp, sp, #0x10
  4073a8:	str	w0, [sp, #12]
  4073ac:	ldr	w0, [sp, #12]
  4073b0:	cmp	w0, #0x7a
  4073b4:	b.gt	4073f8 <ferror@plt+0x5da8>
  4073b8:	ldr	w0, [sp, #12]
  4073bc:	cmp	w0, #0x61
  4073c0:	b.ge	4073f0 <ferror@plt+0x5da0>  // b.tcont
  4073c4:	ldr	w0, [sp, #12]
  4073c8:	cmp	w0, #0x39
  4073cc:	b.gt	4073e0 <ferror@plt+0x5d90>
  4073d0:	ldr	w0, [sp, #12]
  4073d4:	cmp	w0, #0x30
  4073d8:	b.ge	4073f0 <ferror@plt+0x5da0>  // b.tcont
  4073dc:	b	4073f8 <ferror@plt+0x5da8>
  4073e0:	ldr	w0, [sp, #12]
  4073e4:	sub	w0, w0, #0x41
  4073e8:	cmp	w0, #0x19
  4073ec:	b.hi	4073f8 <ferror@plt+0x5da8>  // b.pmore
  4073f0:	mov	w0, #0x1                   	// #1
  4073f4:	b	4073fc <ferror@plt+0x5dac>
  4073f8:	mov	w0, #0x0                   	// #0
  4073fc:	add	sp, sp, #0x10
  407400:	ret
  407404:	sub	sp, sp, #0x10
  407408:	str	w0, [sp, #12]
  40740c:	ldr	w0, [sp, #12]
  407410:	cmp	w0, #0x5a
  407414:	b.gt	407428 <ferror@plt+0x5dd8>
  407418:	ldr	w0, [sp, #12]
  40741c:	cmp	w0, #0x41
  407420:	b.ge	407438 <ferror@plt+0x5de8>  // b.tcont
  407424:	b	407440 <ferror@plt+0x5df0>
  407428:	ldr	w0, [sp, #12]
  40742c:	sub	w0, w0, #0x61
  407430:	cmp	w0, #0x19
  407434:	b.hi	407440 <ferror@plt+0x5df0>  // b.pmore
  407438:	mov	w0, #0x1                   	// #1
  40743c:	b	407444 <ferror@plt+0x5df4>
  407440:	mov	w0, #0x0                   	// #0
  407444:	add	sp, sp, #0x10
  407448:	ret
  40744c:	sub	sp, sp, #0x10
  407450:	str	w0, [sp, #12]
  407454:	ldr	w0, [sp, #12]
  407458:	cmp	w0, #0x7f
  40745c:	b.hi	407468 <ferror@plt+0x5e18>  // b.pmore
  407460:	mov	w0, #0x1                   	// #1
  407464:	b	40746c <ferror@plt+0x5e1c>
  407468:	mov	w0, #0x0                   	// #0
  40746c:	add	sp, sp, #0x10
  407470:	ret
  407474:	sub	sp, sp, #0x10
  407478:	str	w0, [sp, #12]
  40747c:	ldr	w0, [sp, #12]
  407480:	cmp	w0, #0x20
  407484:	b.eq	407494 <ferror@plt+0x5e44>  // b.none
  407488:	ldr	w0, [sp, #12]
  40748c:	cmp	w0, #0x9
  407490:	b.ne	40749c <ferror@plt+0x5e4c>  // b.any
  407494:	mov	w0, #0x1                   	// #1
  407498:	b	4074a0 <ferror@plt+0x5e50>
  40749c:	mov	w0, #0x0                   	// #0
  4074a0:	and	w0, w0, #0x1
  4074a4:	and	w0, w0, #0xff
  4074a8:	add	sp, sp, #0x10
  4074ac:	ret
  4074b0:	sub	sp, sp, #0x10
  4074b4:	str	w0, [sp, #12]
  4074b8:	ldr	w0, [sp, #12]
  4074bc:	cmp	w0, #0x1f
  4074c0:	b.gt	4074d4 <ferror@plt+0x5e84>
  4074c4:	ldr	w0, [sp, #12]
  4074c8:	cmp	w0, #0x0
  4074cc:	b.ge	4074e0 <ferror@plt+0x5e90>  // b.tcont
  4074d0:	b	4074e8 <ferror@plt+0x5e98>
  4074d4:	ldr	w0, [sp, #12]
  4074d8:	cmp	w0, #0x7f
  4074dc:	b.ne	4074e8 <ferror@plt+0x5e98>  // b.any
  4074e0:	mov	w0, #0x1                   	// #1
  4074e4:	b	4074ec <ferror@plt+0x5e9c>
  4074e8:	mov	w0, #0x0                   	// #0
  4074ec:	add	sp, sp, #0x10
  4074f0:	ret
  4074f4:	sub	sp, sp, #0x10
  4074f8:	str	w0, [sp, #12]
  4074fc:	ldr	w0, [sp, #12]
  407500:	sub	w0, w0, #0x30
  407504:	cmp	w0, #0x9
  407508:	b.hi	407514 <ferror@plt+0x5ec4>  // b.pmore
  40750c:	mov	w0, #0x1                   	// #1
  407510:	b	407518 <ferror@plt+0x5ec8>
  407514:	mov	w0, #0x0                   	// #0
  407518:	add	sp, sp, #0x10
  40751c:	ret
  407520:	sub	sp, sp, #0x10
  407524:	str	w0, [sp, #12]
  407528:	ldr	w0, [sp, #12]
  40752c:	sub	w0, w0, #0x21
  407530:	cmp	w0, #0x5d
  407534:	b.hi	407540 <ferror@plt+0x5ef0>  // b.pmore
  407538:	mov	w0, #0x1                   	// #1
  40753c:	b	407544 <ferror@plt+0x5ef4>
  407540:	mov	w0, #0x0                   	// #0
  407544:	add	sp, sp, #0x10
  407548:	ret
  40754c:	sub	sp, sp, #0x10
  407550:	str	w0, [sp, #12]
  407554:	ldr	w0, [sp, #12]
  407558:	sub	w0, w0, #0x61
  40755c:	cmp	w0, #0x19
  407560:	b.hi	40756c <ferror@plt+0x5f1c>  // b.pmore
  407564:	mov	w0, #0x1                   	// #1
  407568:	b	407570 <ferror@plt+0x5f20>
  40756c:	mov	w0, #0x0                   	// #0
  407570:	add	sp, sp, #0x10
  407574:	ret
  407578:	sub	sp, sp, #0x10
  40757c:	str	w0, [sp, #12]
  407580:	ldr	w0, [sp, #12]
  407584:	sub	w0, w0, #0x20
  407588:	cmp	w0, #0x5e
  40758c:	b.hi	407598 <ferror@plt+0x5f48>  // b.pmore
  407590:	mov	w0, #0x1                   	// #1
  407594:	b	40759c <ferror@plt+0x5f4c>
  407598:	mov	w0, #0x0                   	// #0
  40759c:	add	sp, sp, #0x10
  4075a0:	ret
  4075a4:	sub	sp, sp, #0x10
  4075a8:	str	w0, [sp, #12]
  4075ac:	ldr	w0, [sp, #12]
  4075b0:	cmp	w0, #0x7e
  4075b4:	b.gt	407610 <ferror@plt+0x5fc0>
  4075b8:	ldr	w0, [sp, #12]
  4075bc:	cmp	w0, #0x7b
  4075c0:	b.ge	407608 <ferror@plt+0x5fb8>  // b.tcont
  4075c4:	ldr	w0, [sp, #12]
  4075c8:	cmp	w0, #0x60
  4075cc:	b.gt	407610 <ferror@plt+0x5fc0>
  4075d0:	ldr	w0, [sp, #12]
  4075d4:	cmp	w0, #0x5b
  4075d8:	b.ge	407608 <ferror@plt+0x5fb8>  // b.tcont
  4075dc:	ldr	w0, [sp, #12]
  4075e0:	cmp	w0, #0x2f
  4075e4:	b.gt	4075f8 <ferror@plt+0x5fa8>
  4075e8:	ldr	w0, [sp, #12]
  4075ec:	cmp	w0, #0x21
  4075f0:	b.ge	407608 <ferror@plt+0x5fb8>  // b.tcont
  4075f4:	b	407610 <ferror@plt+0x5fc0>
  4075f8:	ldr	w0, [sp, #12]
  4075fc:	sub	w0, w0, #0x3a
  407600:	cmp	w0, #0x6
  407604:	b.hi	407610 <ferror@plt+0x5fc0>  // b.pmore
  407608:	mov	w0, #0x1                   	// #1
  40760c:	b	407614 <ferror@plt+0x5fc4>
  407610:	mov	w0, #0x0                   	// #0
  407614:	add	sp, sp, #0x10
  407618:	ret
  40761c:	sub	sp, sp, #0x10
  407620:	str	w0, [sp, #12]
  407624:	ldr	w0, [sp, #12]
  407628:	cmp	w0, #0xd
  40762c:	b.gt	407640 <ferror@plt+0x5ff0>
  407630:	ldr	w0, [sp, #12]
  407634:	cmp	w0, #0x9
  407638:	b.ge	40764c <ferror@plt+0x5ffc>  // b.tcont
  40763c:	b	407654 <ferror@plt+0x6004>
  407640:	ldr	w0, [sp, #12]
  407644:	cmp	w0, #0x20
  407648:	b.ne	407654 <ferror@plt+0x6004>  // b.any
  40764c:	mov	w0, #0x1                   	// #1
  407650:	b	407658 <ferror@plt+0x6008>
  407654:	mov	w0, #0x0                   	// #0
  407658:	add	sp, sp, #0x10
  40765c:	ret
  407660:	sub	sp, sp, #0x10
  407664:	str	w0, [sp, #12]
  407668:	ldr	w0, [sp, #12]
  40766c:	sub	w0, w0, #0x41
  407670:	cmp	w0, #0x19
  407674:	b.hi	407680 <ferror@plt+0x6030>  // b.pmore
  407678:	mov	w0, #0x1                   	// #1
  40767c:	b	407684 <ferror@plt+0x6034>
  407680:	mov	w0, #0x0                   	// #0
  407684:	add	sp, sp, #0x10
  407688:	ret
  40768c:	sub	sp, sp, #0x10
  407690:	str	w0, [sp, #12]
  407694:	ldr	w0, [sp, #12]
  407698:	sub	w0, w0, #0x30
  40769c:	cmp	w0, #0x36
  4076a0:	cset	w1, hi  // hi = pmore
  4076a4:	and	w1, w1, #0xff
  4076a8:	cmp	w1, #0x0
  4076ac:	b.ne	4076e0 <ferror@plt+0x6090>  // b.any
  4076b0:	mov	x1, #0x1                   	// #1
  4076b4:	lsl	x1, x1, x0
  4076b8:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  4076bc:	movk	x0, #0x3ff
  4076c0:	and	x0, x1, x0
  4076c4:	cmp	x0, #0x0
  4076c8:	cset	w0, ne  // ne = any
  4076cc:	and	w0, w0, #0xff
  4076d0:	cmp	w0, #0x0
  4076d4:	b.eq	4076e0 <ferror@plt+0x6090>  // b.none
  4076d8:	mov	w0, #0x1                   	// #1
  4076dc:	b	4076e4 <ferror@plt+0x6094>
  4076e0:	mov	w0, #0x0                   	// #0
  4076e4:	add	sp, sp, #0x10
  4076e8:	ret
  4076ec:	sub	sp, sp, #0x10
  4076f0:	str	w0, [sp, #12]
  4076f4:	ldr	w0, [sp, #12]
  4076f8:	sub	w0, w0, #0x41
  4076fc:	cmp	w0, #0x19
  407700:	b.hi	407710 <ferror@plt+0x60c0>  // b.pmore
  407704:	ldr	w0, [sp, #12]
  407708:	add	w0, w0, #0x20
  40770c:	b	407714 <ferror@plt+0x60c4>
  407710:	ldr	w0, [sp, #12]
  407714:	add	sp, sp, #0x10
  407718:	ret
  40771c:	sub	sp, sp, #0x10
  407720:	str	w0, [sp, #12]
  407724:	ldr	w0, [sp, #12]
  407728:	sub	w0, w0, #0x61
  40772c:	cmp	w0, #0x19
  407730:	b.hi	407740 <ferror@plt+0x60f0>  // b.pmore
  407734:	ldr	w0, [sp, #12]
  407738:	sub	w0, w0, #0x20
  40773c:	b	407744 <ferror@plt+0x60f4>
  407740:	ldr	w0, [sp, #12]
  407744:	add	sp, sp, #0x10
  407748:	ret
  40774c:	sub	sp, sp, #0x60
  407750:	str	w0, [sp, #12]
  407754:	ldr	w0, [sp, #12]
  407758:	cmp	w0, #0x0
  40775c:	b.eq	407854 <ferror@plt+0x6204>  // b.none
  407760:	ldr	w0, [sp, #12]
  407764:	str	w0, [sp, #36]
  407768:	str	xzr, [sp, #40]
  40776c:	ldr	x0, [sp, #40]
  407770:	cmp	x0, #0x0
  407774:	b.eq	407784 <ferror@plt+0x6134>  // b.none
  407778:	ldr	w0, [sp, #36]
  40777c:	neg	w0, w0
  407780:	str	w0, [sp, #36]
  407784:	ldr	w0, [sp, #36]
  407788:	clz	x0, x0
  40778c:	str	w0, [sp, #52]
  407790:	mov	w1, #0x403e                	// #16446
  407794:	ldr	w0, [sp, #52]
  407798:	sub	w0, w1, w0
  40779c:	sxtw	x0, w0
  4077a0:	str	x0, [sp, #56]
  4077a4:	ldr	w0, [sp, #36]
  4077a8:	str	x0, [sp, #64]
  4077ac:	str	xzr, [sp, #72]
  4077b0:	mov	x1, #0x406f                	// #16495
  4077b4:	ldr	x0, [sp, #56]
  4077b8:	sub	x0, x1, x0
  4077bc:	cmp	x0, #0x0
  4077c0:	b.le	407864 <ferror@plt+0x6214>
  4077c4:	mov	x1, #0x406f                	// #16495
  4077c8:	ldr	x0, [sp, #56]
  4077cc:	sub	x0, x1, x0
  4077d0:	cmp	x0, #0x3f
  4077d4:	b.gt	407830 <ferror@plt+0x61e0>
  4077d8:	ldr	x0, [sp, #56]
  4077dc:	mov	w1, w0
  4077e0:	mov	w0, #0x406f                	// #16495
  4077e4:	sub	w0, w0, w1
  4077e8:	ldr	x1, [sp, #72]
  4077ec:	lsl	x1, x1, x0
  4077f0:	ldr	x0, [sp, #56]
  4077f4:	mov	w2, w0
  4077f8:	mov	w0, #0xffffbfd1            	// #-16431
  4077fc:	add	w0, w2, w0
  407800:	ldr	x2, [sp, #64]
  407804:	lsr	x0, x2, x0
  407808:	orr	x0, x1, x0
  40780c:	str	x0, [sp, #72]
  407810:	ldr	x0, [sp, #56]
  407814:	mov	w1, w0
  407818:	mov	w0, #0x406f                	// #16495
  40781c:	sub	w0, w0, w1
  407820:	ldr	x1, [sp, #64]
  407824:	lsl	x0, x1, x0
  407828:	str	x0, [sp, #64]
  40782c:	b	407864 <ferror@plt+0x6214>
  407830:	ldr	x0, [sp, #56]
  407834:	mov	w1, w0
  407838:	mov	w0, #0x402f                	// #16431
  40783c:	sub	w0, w0, w1
  407840:	ldr	x1, [sp, #64]
  407844:	lsl	x0, x1, x0
  407848:	str	x0, [sp, #72]
  40784c:	str	xzr, [sp, #64]
  407850:	b	407864 <ferror@plt+0x6214>
  407854:	str	xzr, [sp, #40]
  407858:	str	xzr, [sp, #56]
  40785c:	str	xzr, [sp, #64]
  407860:	str	xzr, [sp, #72]
  407864:	ldr	x0, [sp, #64]
  407868:	str	x0, [sp, #16]
  40786c:	ldr	x0, [sp, #72]
  407870:	and	x1, x0, #0xffffffffffff
  407874:	ldr	x0, [sp, #24]
  407878:	bfxil	x0, x1, #0, #48
  40787c:	str	x0, [sp, #24]
  407880:	ldr	x0, [sp, #56]
  407884:	and	w0, w0, #0x7fff
  407888:	and	w1, w0, #0xffff
  40788c:	ldrh	w0, [sp, #30]
  407890:	bfxil	w0, w1, #0, #15
  407894:	strh	w0, [sp, #30]
  407898:	ldr	x0, [sp, #40]
  40789c:	and	w0, w0, #0x1
  4078a0:	and	w1, w0, #0xff
  4078a4:	ldrb	w0, [sp, #31]
  4078a8:	bfi	w0, w1, #7, #1
  4078ac:	strb	w0, [sp, #31]
  4078b0:	ldr	q0, [sp, #16]
  4078b4:	str	q0, [sp, #80]
  4078b8:	ldr	q0, [sp, #80]
  4078bc:	add	sp, sp, #0x60
  4078c0:	ret
  4078c4:	nop
  4078c8:	stp	x29, x30, [sp, #-64]!
  4078cc:	mov	x29, sp
  4078d0:	stp	x19, x20, [sp, #16]
  4078d4:	adrp	x20, 419000 <ferror@plt+0x179b0>
  4078d8:	add	x20, x20, #0xdf0
  4078dc:	stp	x21, x22, [sp, #32]
  4078e0:	adrp	x21, 419000 <ferror@plt+0x179b0>
  4078e4:	add	x21, x21, #0xde8
  4078e8:	sub	x20, x20, x21
  4078ec:	mov	w22, w0
  4078f0:	stp	x23, x24, [sp, #48]
  4078f4:	mov	x23, x1
  4078f8:	mov	x24, x2
  4078fc:	bl	4012b8 <mbrtowc@plt-0x38>
  407900:	cmp	xzr, x20, asr #3
  407904:	b.eq	407930 <ferror@plt+0x62e0>  // b.none
  407908:	asr	x20, x20, #3
  40790c:	mov	x19, #0x0                   	// #0
  407910:	ldr	x3, [x21, x19, lsl #3]
  407914:	mov	x2, x24
  407918:	add	x19, x19, #0x1
  40791c:	mov	x1, x23
  407920:	mov	w0, w22
  407924:	blr	x3
  407928:	cmp	x20, x19
  40792c:	b.ne	407910 <ferror@plt+0x62c0>  // b.any
  407930:	ldp	x19, x20, [sp, #16]
  407934:	ldp	x21, x22, [sp, #32]
  407938:	ldp	x23, x24, [sp, #48]
  40793c:	ldp	x29, x30, [sp], #64
  407940:	ret
  407944:	nop
  407948:	ret
  40794c:	nop
  407950:	adrp	x2, 41a000 <ferror@plt+0x189b0>
  407954:	mov	x1, #0x0                   	// #0
  407958:	ldr	x2, [x2, #448]
  40795c:	b	401370 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407960 <.fini>:
  407960:	stp	x29, x30, [sp, #-16]!
  407964:	mov	x29, sp
  407968:	ldp	x29, x30, [sp], #16
  40796c:	ret
