
---------- Begin Simulation Statistics ----------
final_tick                                22804632500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    342                       # Simulator instruction rate (inst/s)
host_mem_usage                                8568416                       # Number of bytes of host memory used
host_op_rate                                      351                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22667.79                       # Real time elapsed on the host
host_tick_rate                                 854314                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7748137                       # Number of instructions simulated
sim_ops                                       7946046                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019365                       # Number of seconds simulated
sim_ticks                                 19365415000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.302477                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  313746                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               322444                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                502                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4901                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            325923                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3535                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4289                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              754                       # Number of indirect misses.
system.cpu.branchPred.lookups                  361970                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13685                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1019                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2141515                       # Number of instructions committed
system.cpu.committedOps                       2173737                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.212204                       # CPI: cycles per instruction
system.cpu.discardedOps                         10418                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1176835                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             88415                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           588860                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2168710                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311313                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      410                       # number of quiesce instructions executed
system.cpu.numCycles                          6878982                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       410                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1481397     68.15%     68.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1862      0.09%     68.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88234      4.06%     72.29% # Class of committed instruction
system.cpu.op_class_0::MemWrite                602244     27.71%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2173737                       # Class of committed instruction
system.cpu.quiesceCycles                     24105682                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4710272                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        552247                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              178929                       # Transaction distribution
system.membus.trans_dist::ReadResp             182355                       # Transaction distribution
system.membus.trans_dist::WriteReq              98286                       # Transaction distribution
system.membus.trans_dist::WriteResp             98286                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          245                       # Transaction distribution
system.membus.trans_dist::WriteClean               38                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3087                       # Transaction distribution
system.membus.trans_dist::ReadExReq               119                       # Transaction distribution
system.membus.trans_dist::ReadExResp              119                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           236                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       272682                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        272682                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       546404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       555520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       545364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       545364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1110255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       204160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       204160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10046                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        54518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17451164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17451164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17709842                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            826278                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000552                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023485                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  825822     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     456      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              826278                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1393021331                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9236500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9214859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1791875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6999250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1085842735                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           16280750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       226816                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       226816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       398969                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       398969                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          434                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3626                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        73824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       102496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1060864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1097728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1251570                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2970                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5698                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10046                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1180820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1639572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16973824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17563648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     19918810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2075883000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1702504348                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1080953000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3384177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5076266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6768355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15228798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6768355                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5076266                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11844621                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3384177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11844621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11844621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     27073419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2538133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11844621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2538133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16920887                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5076266                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1745380                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6821646                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2538133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16920887                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4283513                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23742533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       178474                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       178474                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       512000                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       545364                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16384000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17451164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       336069                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       336069    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       336069                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    788839125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    986559000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38624416                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       853140                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1705108                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9455400                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        26672                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       239664                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1947126462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16920887                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     30457597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1994504946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43994306                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44054827                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     88049133                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1991120769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60975714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     30457597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2082554079                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21889024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11468800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20316160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3981312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4167680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2211840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       358400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2570240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3384177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20305064                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    822355111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    284270903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1130315255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    456863951                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    592231047                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1049094997                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3384177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20305064                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1279219061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    876501949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2179410253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     10047603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       846044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10893647                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4230222                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3384177                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7614399                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     14277825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4230222                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     18508046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     13116992                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3384177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     16501170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3384177                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6768355                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     10152532                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     16501170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6768355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3384177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     26653702                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       204224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       205632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       204224                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       204224                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3191                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3213                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10545811                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72707                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10618518                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10545811                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10545811                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10545811                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72707                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10618518                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10878976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          21312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11443164                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6047424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              178807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          283                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94491                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3384177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20365585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    561773450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2538133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1745380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1100519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             590907244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         935276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16920887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       846044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    284270903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6768355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2538133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            312279597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         935276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3384177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37286472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       846044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    846044353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9306488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4283513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1100519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            903186841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    255810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006461428750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          266                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          266                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              326902                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100718                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      178807                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94491                       # Number of write requests accepted
system.mem_ctrls.readBursts                    178807                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94491                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    221                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5916                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5765339550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  892930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10453222050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32283.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58533.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       148                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   166517                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87927                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                178805                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94491                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  156732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    310                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.518987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.034833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.990075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          460      2.47%      2.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          459      2.46%      4.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          265      1.42%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          352      1.89%      8.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          280      1.50%      9.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          360      1.93%     11.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          235      1.26%     12.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          357      1.91%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15876     85.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18644                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     671.390977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1122.860373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           175     65.79%     65.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.38%     66.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33     12.41%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.38%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.38%     79.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.13%     80.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           38     14.29%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.63%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.38%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      2.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           266                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     355.244361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    107.325104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    448.846156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            127     47.74%     47.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      5.64%     53.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      5.64%     59.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      3.01%     62.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.38%     62.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.75%     63.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.38%     63.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.38%     63.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           11      4.14%     68.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.75%     68.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.38%     69.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.75%     69.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.38%     70.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      1.88%     72.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           74     27.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           266                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11429504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6047680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11443164                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6047424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       590.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       312.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    590.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    312.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19365341125                       # Total gap between requests
system.mem_ctrls.avgGap                      70857.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394388                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10866816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        21248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5504064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3334604.499826107640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20365584.729271229357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 561145526.703145742416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2488560.147045648191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1745379.585203828523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1097213.770012158202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 998067.947420698125                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16920887.055609188974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 846044.352780459332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 284221329.622938632965                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6768354.822243674658                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2538133.058341378346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       169984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          283                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59188250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    360621105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9927359895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     46818430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     42641370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16593000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23221031315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6389331625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  12226321750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 299331738625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2348561000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1003366875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57801.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58466.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58401.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     60961.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     80455.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49828.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  82053114.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1247916.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  47759069.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3479954.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1146758.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1306467.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14994006515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1047690000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3327137985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 820                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     36746861.890244                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    190572165.373493                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          410    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        57625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545233000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7738419125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15066213375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1069805                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1069805                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1069805                       # number of overall hits
system.cpu.icache.overall_hits::total         1069805                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3191                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3191                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3191                       # number of overall misses
system.cpu.icache.overall_misses::total          3191                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    138962500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    138962500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    138962500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    138962500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1072996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1072996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1072996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1072996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002974                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002974                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002974                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002974                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43548.260733                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43548.260733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43548.260733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43548.260733                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3191                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3191                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3191                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3191                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    134062125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134062125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    134062125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134062125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002974                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002974                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002974                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002974                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42012.574428                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42012.574428                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42012.574428                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42012.574428                       # average overall mshr miss latency
system.cpu.icache.replacements                   2990                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1069805                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1069805                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3191                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3191                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    138962500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    138962500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1072996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1072996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002974                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002974                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43548.260733                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43548.260733                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    134062125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134062125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42012.574428                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42012.574428                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.394398                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1119286                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2990                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            374.343144                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.394398                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801552                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801552                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2149182                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2149182                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       140379                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           140379                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       140379                       # number of overall hits
system.cpu.dcache.overall_hits::total          140379                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          461                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            461                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          461                       # number of overall misses
system.cpu.dcache.overall_misses::total           461                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37669000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37669000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37669000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37669000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       140840                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       140840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       140840                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       140840                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003273                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003273                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003273                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003273                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81711.496746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81711.496746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81711.496746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81711.496746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.dcache.writebacks::total               245                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          355                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4533                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4533                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28412750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28412750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28412750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28412750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9879625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9879625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002521                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002521                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80035.915493                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80035.915493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80035.915493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80035.915493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2179.489301                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2179.489301                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    342                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        88295                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           88295                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19456500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19456500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78771.255061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78771.255061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          455                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          455                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18329125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18329125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9879625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9879625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002665                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002665                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77665.783898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77665.783898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21713.461538                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21713.461538                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18212500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18212500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52298                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52298                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85105.140187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85105.140187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4078                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4078                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10083625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10083625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84736.344538                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84736.344538                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       272682                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       272682                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2850925750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2850925750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10455.129968                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10455.129968                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        45256                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        45256                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       227426                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       227426                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2747829331                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2747829331                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12082.300753                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12082.300753                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.511548                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6521                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               380                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.160526                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.511548                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.959983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2745171                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2745171                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22804632500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22804823750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    342                       # Simulator instruction rate (inst/s)
host_mem_usage                                8568416                       # Number of bytes of host memory used
host_op_rate                                      351                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22667.97                       # Real time elapsed on the host
host_tick_rate                                 854316                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7748146                       # Number of instructions simulated
sim_ops                                       7946061                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019366                       # Number of seconds simulated
sim_ticks                                 19365606250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.301580                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  313747                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               322448                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                503                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4903                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            325924                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3535                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4290                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              755                       # Number of indirect misses.
system.cpu.branchPred.lookups                  361977                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13688                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1019                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2141524                       # Number of instructions committed
system.cpu.committedOps                       2173752                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.212333                       # CPI: cycles per instruction
system.cpu.discardedOps                         10423                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1176851                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             88416                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           588862                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2168957                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311300                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      410                       # number of quiesce instructions executed
system.cpu.numCycles                          6879288                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       410                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1481405     68.15%     68.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1862      0.09%     68.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88240      4.06%     72.29% # Class of committed instruction
system.cpu.op_class_0::MemWrite                602244     27.71%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2173752                       # Class of committed instruction
system.cpu.quiesceCycles                     24105682                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4710331                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        552252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              178929                       # Transaction distribution
system.membus.trans_dist::ReadResp             182358                       # Transaction distribution
system.membus.trans_dist::WriteReq              98286                       # Transaction distribution
system.membus.trans_dist::WriteResp             98286                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          245                       # Transaction distribution
system.membus.trans_dist::WriteClean               38                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3090                       # Transaction distribution
system.membus.trans_dist::ReadExReq               119                       # Transaction distribution
system.membus.trans_dist::ReadExResp              119                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           238                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       272682                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        272682                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       546410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       555526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       545364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       545364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1110263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       204224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       204224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10046                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        54646                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17451164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17451164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17710034                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            826280                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000552                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023485                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  825824     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     456      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              826280                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1393026581                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9236500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9216109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1791875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7010750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1085842735                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           16285750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       226816                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       226816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       398969                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       398969                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          434                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3626                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        73824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       102496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1060864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1097728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1251570                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2970                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5698                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10046                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1180820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1639572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16973824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17563648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     19918810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2075883000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1702504348                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1080953000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3384144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5076216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6768288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15228648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6768288                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5076216                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11844504                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3384144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11844504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11844504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     27073152                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2538108                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11844504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2538108                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16920720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5076216                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1745362                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6821578                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2538108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16920720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4283470                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23742298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       178474                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       178474                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       512000                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       545364                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16384000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17451164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       336069                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       336069    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       336069                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    788839125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    986559000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38624416                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       853140                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1705108                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9455400                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        26672                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       239664                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1947107233                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16920720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     30457296                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1994485249                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43993872                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44054392                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     88048263                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1991101105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60975111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     30457296                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2082533512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21889024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11468800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20316160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3981312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4167680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2211840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       358400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2570240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3384144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20304864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    822346990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    284268095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1130304093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    456859439                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    592225198                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1049084637                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3384144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20304864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1279206428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    876493293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2179388729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     10047504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       846036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10893540                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4230180                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3384144                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7614324                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     14277684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4230180                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     18507864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     13116863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3384144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     16501007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3384144                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6768288                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     10152432                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     16501007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6768288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3384144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     26653439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       204224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       205632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       204224                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       204224                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3191                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3213                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10545707                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72706                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10618413                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10545707                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10545707                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10545707                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72706                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10618413                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10878976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          21440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11443292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6047424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              178809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          283                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94491                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3384144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20365384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    561767902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2538108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1745362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1107117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             590908018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         935266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16920720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       846036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    284268095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6768288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2538108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            312276513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         935266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3384144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37286104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       846036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    846035997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9306396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4283470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1107117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            903184531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    255810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006461428750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          266                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          266                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              326906                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100718                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      178809                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94491                       # Number of write requests accepted
system.mem_ctrls.readBursts                    178809                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94491                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    221                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5916                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5765339550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  892940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10453274550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32282.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58532.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       148                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   166519                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87927                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                178807                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94491                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  156732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    310                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.518987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.034833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.990075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          460      2.47%      2.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          459      2.46%      4.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          265      1.42%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          352      1.89%      8.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          280      1.50%      9.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          360      1.93%     11.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          235      1.26%     12.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          357      1.91%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15876     85.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18644                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     671.390977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1122.860373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           175     65.79%     65.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.38%     66.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33     12.41%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.38%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.38%     79.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.13%     80.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           38     14.29%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.63%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.38%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      2.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           266                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     355.244361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    107.325104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    448.846156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            127     47.74%     47.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      5.64%     53.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      5.64%     59.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      3.01%     62.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.38%     62.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.75%     63.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.38%     63.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.38%     63.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           11      4.14%     68.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.75%     68.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.38%     69.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.75%     69.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.38%     70.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      1.88%     72.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           74     27.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           266                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11429632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6047680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11443292                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6047424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       590.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       312.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    590.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    312.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19365646875                       # Total gap between requests
system.mem_ctrls.avgGap                      70858.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394388                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10866816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        21376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5504064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3334571.568086075131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20365383.603727873415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 561139984.966904878616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2488535.570633116644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1745362.348261108389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1103812.590426906943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 998058.090745287132                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16920719.949059173465                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 846035.997452958603                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 284218522.722468316555                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6768287.979623668827                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2538107.992358875927                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       169984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          283                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59188250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    360621105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9927359895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     46818430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     42641370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16645500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23221031315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6389331625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  12226321750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 299331738625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2348561000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1003366875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57801.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58466.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58401.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     60961.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     80455.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49688.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  82053114.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1247916.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  47759069.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3479954.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1146758.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1306467.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14994006515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1047690000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3327329235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 820                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     36746861.890244                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    190572165.373493                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          410    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        57625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545233000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7738610375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15066213375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1069819                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1069819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1069819                       # number of overall hits
system.cpu.icache.overall_hits::total         1069819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3191                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3191                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3191                       # number of overall misses
system.cpu.icache.overall_misses::total          3191                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    139006250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    139006250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    139006250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    139006250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1073010                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1073010                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1073010                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1073010                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002974                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002974                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002974                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002974                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43561.971169                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43561.971169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43561.971169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43561.971169                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3191                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3191                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3191                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3191                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    134104125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134104125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    134104125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134104125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002974                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002974                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002974                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002974                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42025.736446                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42025.736446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42025.736446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42025.736446                       # average overall mshr miss latency
system.cpu.icache.replacements                   2991                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1069819                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1069819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3191                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3191                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    139006250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    139006250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1073010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1073010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002974                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002974                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43561.971169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43561.971169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    134104125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134104125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42025.736446                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42025.736446                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.394454                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2554852                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3407                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            749.883182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.394454                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801552                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801552                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2149211                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2149211                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       140384                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           140384                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       140384                       # number of overall hits
system.cpu.dcache.overall_hits::total          140384                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          463                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            463                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          463                       # number of overall misses
system.cpu.dcache.overall_misses::total           463                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37789000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37789000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37789000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37789000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       140847                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       140847                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       140847                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       140847                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003287                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003287                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003287                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003287                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81617.710583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81617.710583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81617.710583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81617.710583                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.dcache.writebacks::total               245                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4533                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4533                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28529625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28529625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28529625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28529625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9879625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9879625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002535                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002535                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002535                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002535                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79914.915966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79914.915966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79914.915966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79914.915966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2179.489301                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2179.489301                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    344                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        88300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           88300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19576500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19576500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002812                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002812                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78620.481928                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78620.481928                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          455                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          455                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18446000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18446000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9879625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9879625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77504.201681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77504.201681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21713.461538                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21713.461538                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18212500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18212500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52298                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52298                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85105.140187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85105.140187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4078                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4078                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10083625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10083625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84736.344538                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84736.344538                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       272682                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       272682                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2850925750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2850925750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10455.129968                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10455.129968                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        45256                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        45256                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       227426                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       227426                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2747829331                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2747829331                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12082.300753                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12082.300753                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.511504                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              144582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               869                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            166.377445                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.511504                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.959983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2745201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2745201                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22804823750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
