/*
 * Nexell PLL helper functions for clock drivers.
 * Copyright (C 2018 Nexell .
 * Youngbok Park<ybpark@nxell.co.kr>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#ifndef __NXP3220_CLK
#define __NXP3220_CLK

#define CMU_NAME_SRC	0
#define CMU_NAME_SYS	1
#define CMU_NAME_USB	2
#define CMU_NAME_HSIF	3
#define CMU_NAME_MM	4
#define CMU_NAME_CPU	5
#define CMU_NAME_DDR	6

#define CMU_TYPE_MAINDIV	0
#define CMU_TYPE_SUBDIV0	1
#define CMU_TYPE_SUBDIV1	2
#define CMU_TYPE_SUBDIV2	3
#define CMU_TYPE_SUBDIV3	4
#define CMU_TYPE_SUBDIV4	5
#define CMU_TYPE_SUBDIV5	6
#define CMU_TYPE_SUBDIV6	7
#define CMU_TYPE_ONLYGATE	8

#define MAX_DIV		255

#define SRC_SYS_0_AXI_CLK			0
#define SRC_SYS_0_HSIF_AXI_CLK			1
#define SRC_CPU_BACKUP_0_CLK			2
#define SRC_CSSYS_0_HCLK_CLK			3
#define SRC_CSSYS_0_SCAN_CLK			4
#define SRC_BLK_CMU_0_APB_CLK			5
#define SRC_VIP_PADPLACE_0_SCAN_CLK		6
#define SRC_PADOUT_0_AXI_CLK			7
#define SRC_PADOUT_1_AXI_CLK			8
#define SRC_PADOUT_2_AXI_CLK			9
#define SRC_PADOUT_3_AXI_CLK			10
#define SRC_PADOUT_4_AXI_CLK			11
#define SRC_HPM_SYS_0_HPM_CLK			12
#define SRC_UART_0_CORE_CLK			13
#define SRC_UART_0_APB_CLK			14
#define SRC_I2S_0_SCAN_CLK			15
#define SRC_I2S_0_CORE_CLK			16
#define SRC_I2S_1_CORE_CLK			17
#define SRC_I2S_2_CORE_CLK			18
#define SRC_I2S_3_CORE_CLK			19
#define SRC_I2C_0_APB_CLK			20
#define SRC_MP2TSI_0_SCAN_CLK			21
#define SRC_SDMMC_0_SCAN_CLK			22
#define SRC_SDMMC_0_CORE_CLK			23
#define SRC_SDMMC_1_CORE_CLK			24
#define SRC_SDMMC_2_CORE_CLK			25
#define SRC_SPI_0_APB_CLK			26
#define SRC_SPI_0_CORE_CLK			27
#define SRC_PDM_0_AXI_CLK			28
#define SRC_PDM_0_CORE_CLK			29
#define SRC_PWM_0_APB_CLK			30
#define SRC_PWM_0_TCLK0_CLK			31
#define SRC_PWM_0_TCLK1_CLK			32
#define SRC_PWM_0_TCLK2_CLK			33
#define SRC_PWM_0_TCLK3_CLK			34
#define SRC_CAN_0_CORE_CLK			35
#define SRC_CAN_1_CORE_CLK			36
#define SRC_TIMER_0_APB_CLK			37
#define SRC_TIMER_0_TCLK0_CLK			38
#define SRC_TIMER_0_TCLK1_CLK			39
#define SRC_TIMER_0_TCLK2_CLK			40
#define SRC_TIMER_0_TCLK3_CLK			41
#define SRC_SECURE_TIMER_0_APB_CLK		42
#define SRC_SECURE_TIMER_0_TCLK0_CLK		43
#define SRC_SECURE_TIMER_0_TCLK1_CLK		44
#define SRC_SECURE_TIMER_0_TCLK2_CLK		45
#define SRC_SECURE_TIMER_0_TCLK3_CLK		46
#define SRC_SMC_0_AXI_CLK			47
#define SRC_SPDIFTX_0_CORE_CLK			48
#define SRC_GMAC_RGMII_0_TX_CLK_CLK		49
#define SRC_GMAC_RGMII_0_PTP_REF_CLK		50
#define SRC_GMAC_RGMII_0_SCAN_CLK		51
#define SRC_GMAC_RMII_0_PTP_REF_CLK		52
#define SRC_GMAC_RMII_0_SCAN_RMII_CLK		53
#define SRC_NANDC_0_AXI_CLK			54
#define SRC_MM_0_AXI_CLK			55
#define SRC_VIP_0_PADOUT0_CLK			56
#define SRC_VIP_0_PADOUT1_CLK			57
#define SRC_DPC_0_X2_CLK			58
#define SRC_LVDS_0_VCLK_CLK			59
#define SRC_CODA960_0_CORE_CLK			60
#define SRC_USB_0_AHB_CLK			61

#define SYS_0_AXI_CLK				0
#define SYS_BUS_0_AXI_CLK			1
#define ETC_BUS_0_AXI_CLK			2
#define FSYS_BUS_0_AXI_CLK			3
#define DMA_BUS_0_AXI_CLK			4
#define CFG_BUS_0_AXI_CLK			5
#define AXISRAM_0_AXI_CLK			6
#define MP2TSI_0_AXI_CLK			7
#define MP2TSI_1_AXI_CLK			8
#define TOP_BIST_CLK_0_333MHZ_CLK		9
#define DMA_0_AXI_CLK				10
#define SSS_0_AXI_CLK				11
#define DMA_1_AXI_CLK				12
#define SDMA_0_AXI_CLK				13
#define SDMA_1_AXI_CLK				14
#define MDMA_0_AXI_CLK				15
#define AXIM_SDMMC_0_AXI_CLK			16
#define AXIM_SDMMC_1_AXI_CLK			17
#define AXIM_SDMMC_2_AXI_CLK			18
#define SYS_0_APB_CLK				19
#define DPC_PADPLACE_0_CLK			20
#define I2S_0_APB_CLK				21
#define I2S_1_APB_CLK				22
#define I2S_2_APB_CLK				23
#define I2S_3_APB_CLK				24
#define MP2TSI_0_APB_CLK			25
#define MP2TSI_1_APB_CLK			26
#define WDT_0_APB_CLK				27
#define WDT_0_POR_CLK				28
#define SECURE_WDT_0_APB_CLK			29
#define SECURE_WDT_0_POR_CLK			30
#define SYSREG_SYS_0_APB_CLK			31
#define ECID_0_APB_CLK				32
#define SYSCTRLTOP_0_APB_CLK			33
#define CAN_0_APB_CLK				34
#define CAN_1_APB_CLK				35
#define TMU_0_APB_CLK				36
#define DMA_0_APB_CLK				37
#define SSS_0_APB_CLK				38
#define DMA_1_APB_CLK				39
#define SMC_0_APB_CLK				40
#define GPIO_0_APB_CLK				41
#define SDMA_0_APB_CLK				42
#define GPIO_1_APB_CLK				43
#define SDMA_1_APB_CLK				44
#define GPIO_2_APB_CLK				45
#define GPIO_3_APB_CLK				46
#define GPIO_4_APB_CLK				47
#define ADC_0_APB_CLK				48
#define MDMA_0_APB_CLK				49
#define DUMMY_0_APB_CLK				50
#define SPDIFTX_0_APB_CLK			51
#define SPDIFRX_0_APB_CLK			52
#define AXIM_SDMMC_0_APB_CLK			53
#define AXIM_SDMMC_1_APB_CLK			54
#define AXIM_SDMMC_2_APB_CLK			55
#define SYS_0_HSIF_AXI_CLK			56
#define BLK_HSIF_DATA_BUS_0_AXI_CLK		57
#define SDMMC_0_AHB_CLK				58
#define SDMMC_1_AHB_CLK				59
#define SDMMC_2_AHB_CLK				60
#define GMAC_RGMII_0_AXI_CLK			61
#define GMAC_RMII_0_AXI_CLK			62
#define SYS_0_HSIF_APB_CLK			63
#define BLK_HSIF_DATA_BUS_0_APB_CLK		64
#define HSIF_0_APB_CLK				65
#define SYSREG_HSIF_0_APB_CLK			66
#define GMAC_RGMII_0_APB_CLK			67
#define GMAC_RMII_0_APB_CLK			68
#define NANDC_0_APB_CLK				69
#define CPU_BACKUP_0_CLK			70
#define CSSYS_0_HCLK_CLK			71
#define CSSYS_0_SCAN_CLK			72
#define BLK_CMU_0_APB_CLK			73
#define VIP_PADPLACE_0_SCAN_CLK			74
#define PADOUT_0_AXI_CLK			75
#define PADOUT_1_AXI_CLK			76
#define PADOUT_2_AXI_CLK			77
#define PADOUT_3_AXI_CLK			78
#define PADOUT_4_AXI_CLK			79
#define HPM_SYS_0_HPM_CLK			80
#define UART_0_CORE_CLK				81
#define UART_1_CORE_CLK				82
#define UART_2_CORE_CLK				83
#define UART_3_CORE_CLK				84
#define UART_4_CORE_CLK				85
#define UART_5_CORE_CLK				86
#define UART_6_CORE_CLK				87
#define UART_0_APB_CLK				88
#define UART_1_APB_CLK				89
#define UART_2_APB_CLK				90
#define UART_3_APB_CLK				91
#define UART_4_APB_CLK				92
#define UART_5_APB_CLK				93
#define UART_6_APB_CLK				94
#define I2S_0_SCAN_CLK				95
#define I2S_1_SCAN_CLK				96
#define I2S_2_SCAN_CLK				97
#define I2S_3_SCAN_CLK				98
#define I2S_0_CORE_CLK				99
#define I2S_1_CORE_CLK				100
#define I2S_2_CORE_CLK				101
#define I2S_3_CORE_CLK				102
#define I2C_0_APB_CLK				103
#define I2C_1_APB_CLK				104
#define I2C_2_APB_CLK				105
#define I2C_3_APB_CLK				106
#define I2C_4_APB_CLK				107
#define MP2TSI_0_SCAN_CLK			108
#define MP2TSI_1_SCAN_CLK			109
#define SDMMC_0_SCAN_CLK			110
#define SDMMC_1_SCAN_CLK			111
#define SDMMC_2_SCAN_CLK			112
#define SDMMC_0_CORE_CLK			113
#define SDMMC_1_CORE_CLK			114
#define SDMMC_2_CORE_CLK			115
#define SPI_0_APB_CLK				116
#define SPI_1_APB_CLK				117
#define SPI_2_APB_CLK				118
#define SPI_0_CORE_CLK				119
#define SPI_1_CORE_CLK				120
#define SPI_2_CORE_CLK				121
#define PDM_0_AXI_CLK				122
#define PDM_0_CORE_CLK				123
#define PWM_0_APB_CLK				124
#define PWM_0_TCLK0_CLK				125
#define PWM_0_TCLK1_CLK				126
#define PWM_0_TCLK2_CLK				127
#define PWM_0_TCLK3_CLK				128
#define CAN_0_CORE_CLK				129
#define CAN_1_CORE_CLK				130
#define TIMER_0_APB_CLK				131
#define TIMER_0_TCLK0_CLK			132
#define TIMER_0_TCLK1_CLK			133
#define TIMER_0_TCLK2_CLK			134
#define TIMER_0_TCLK3_CLK			135
#define SECURE_TIMER_0_APB_CLK			136
#define SECURE_TIMER_0_TCLK0_CLK		137
#define SECURE_TIMER_0_TCLK1_CLK		138
#define SECURE_TIMER_0_TCLK2_CLK		139
#define SECURE_TIMER_0_TCLK3_CLK		140
#define SMC_0_AXI_CLK				141
#define SPDIFTX_0_CORE_CLK			142
#define GMAC_RGMII_0_TX_CLK_CLK			143
#define GMAC_RGMII_0_PTP_REF_CLK		144
#define GMAC_RGMII_0_SCAN_CLK			145
#define GMAC_RMII_0_PTP_REF_CLK			146
#define GMAC_RMII_0_SCAN_RMII_CLK		147
#define GMAC_RMII_0_SCAN_TRXCLK_CLK		148
#define NANDC_0_AXI_CLK				149

#define MM_0_AXI_CLK				0
#define BLK_MM_BIST_CLK_0_333MHZ_CLK		1
#define ROTATOR_0_AXI_CLK			2
#define G2D_0_AXI_CLK				3
#define DEINTERLACE_0_AXI_CLK			4
#define VIP_0_AXI_CLK				5
#define DPC_0_AXI_CLK				6
#define CODA960_0_AXI_CLK			7
#define MM_0_APB_CLK				8
#define SYSREG_MM_0_APB_CLK			9
#define DEINTERLACE_0_APB_CLK			10
#define VIP_0_APB_CLK				11
#define LVDS_0_PHY_CLK				12
#define CODA960_0_APB_CLK			13
#define VIP_0_PADOUT0_CLK			14
#define VIP_0_PADOUT1_CLK			15
#define DPC_0_X2_CLK				16
#define DPC_0_X1_CLK				17
#define LVDS_0_VCLK_CLK				18
#define CODA960_0_CORE_CLK			19

#define USB_0_AHB_CLK				0
#define BLK_USB_BIST_CLK_0_250MHZ_CLK		1
#define SYSREG_USB_0_APB_CLK			2
#define USB20HOST_0_AHB_CLK			3
#define USB20OTG_0_AHB_CLK			4

#endif
