{"Source Block": ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@119:129@HdlIdDef", "    STATE_FCS_2 = 4'd5,\n    STATE_FCS_3 = 4'd6,\n    STATE_IFG = 4'd7,\n    STATE_WAIT_END = 4'd8;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_baser_tx_64.v@169:179", "    STATE_FCS_1 = 3'd3,\n    STATE_FCS_2 = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"], ["verilog-ethernet/rtl/axis_baser_tx_64.v@169:179", "    STATE_FCS_1 = 3'd3,\n    STATE_FCS_2 = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"], ["verilog-ethernet/rtl/axis_gmii_tx.v@106:116", "    STATE_PAD = 3'd4,\n    STATE_FCS = 3'd5,\n    STATE_WAIT_END = 3'd6,\n    STATE_IFG = 3'd7;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@117:127", "    STATE_PAD = 4'd3,\n    STATE_FCS_1 = 4'd4,\n    STATE_FCS_2 = 4'd5,\n    STATE_FCS_3 = 4'd6,\n    STATE_IFG = 4'd7,\n    STATE_WAIT_END = 4'd8;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_64.v@119:129", "    STATE_FCS_1 = 3'd3,\n    STATE_FCS_2 = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"], ["verilog-ethernet/rtl/axis_gmii_tx.v@106:116", "    STATE_PAD = 3'd4,\n    STATE_FCS = 3'd5,\n    STATE_WAIT_END = 3'd6,\n    STATE_IFG = 3'd7;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_64.v@119:129", "    STATE_FCS_1 = 3'd3,\n    STATE_FCS_2 = 3'd4,\n    STATE_IFG = 3'd5,\n    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@116:126", "    STATE_PAYLOAD = 4'd2,\n    STATE_PAD = 4'd3,\n    STATE_FCS_1 = 4'd4,\n    STATE_FCS_2 = 4'd5,\n    STATE_FCS_3 = 4'd6,\n    STATE_IFG = 4'd7,\n    STATE_WAIT_END = 4'd8;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@119:129", "    STATE_FCS_2 = 4'd5,\n    STATE_FCS_3 = 4'd6,\n    STATE_IFG = 4'd7,\n    STATE_WAIT_END = 4'd8;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"]], "Diff Content": {"Delete": [[124, "reg [2:0] state_reg = STATE_IDLE, state_next;\n"]], "Add": [[124, "reg [3:0] state_reg = STATE_IDLE, state_next;\n"]]}}