// Seed: 2031226569
module module_0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output uwire id_2,
    output logic id_3,
    output supply1 id_4,
    output wor id_5,
    input tri1 id_6,
    input wor id_7,
    input tri id_8,
    output tri1 id_9,
    input wor id_10,
    input uwire id_11,
    input tri0 id_12,
    input tri id_13
);
  always id_3 <= id_7;
  module_0 modCall_1 ();
  assign id_3 = -1'b0;
endmodule
module module_2 #(
    parameter id_3 = 32'd98,
    parameter id_5 = 32'd15
) (
    input wor id_0,
    output uwire id_1,
    input wor id_2[-1  +  id_3 : 1 'b0],
    input uwire _id_3,
    input tri0 id_4,
    output wor _id_5[1 : 1]
    , id_17,
    input wand id_6,
    input wand id_7,
    output supply0 id_8,
    input tri1 id_9,
    output wor id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wire id_13,
    output supply1 id_14,
    input supply0 id_15
);
  module_0 modCall_1 ();
  union packed {
    logic id_18;
    logic id_19[-1  ||  id_5 : -1];
    logic id_20;
    logic id_21;
    logic id_22;
  } id_23;
  always id_23 = -1;
  localparam id_24 = -1'h0;
endmodule
