<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=ISO-8859-1" http-equiv="Content-Type"/><title>AArch32 Registers</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="alphindextitle">AArch32 System Registers</h1><div><p class="iformindex"><span class="insnheading"><a href="AArch32-actlr.html" id="ACTLR" name="ACTLR">ACTLR</a>:
        Auxiliary Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-actlr2.html" id="ACTLR2" name="ACTLR2">ACTLR2</a>:
        Auxiliary Control Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-adfsr.html" id="ADFSR" name="ADFSR">ADFSR</a>:
        Auxiliary Data Fault Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-aidr.html" id="AIDR" name="AIDR">AIDR</a>:
        Auxiliary ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-aifsr.html" id="AIFSR" name="AIFSR">AIFSR</a>:
        Auxiliary Instruction Fault Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amair0.html" id="AMAIR0" name="AMAIR0">AMAIR0</a>:
        Auxiliary Memory Attribute Indirection Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amair1.html" id="AMAIR1" name="AMAIR1">AMAIR1</a>:
        Auxiliary Memory Attribute Indirection Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amcfgr.html" id="AMCFGR" name="AMCFGR">AMCFGR</a>:
        Activity Monitors Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amcgcr.html" id="AMCGCR" name="AMCGCR">AMCGCR</a>:
        Activity Monitors Counter Group Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amcntenclr0.html" id="AMCNTENCLR0" name="AMCNTENCLR0">AMCNTENCLR0</a>:
        Activity Monitors Count Enable Clear Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amcntenclr1.html" id="AMCNTENCLR1" name="AMCNTENCLR1">AMCNTENCLR1</a>:
        Activity Monitors Count Enable Clear Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amcntenset0.html" id="AMCNTENSET0" name="AMCNTENSET0">AMCNTENSET0</a>:
        Activity Monitors Count Enable Set Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amcntenset1.html" id="AMCNTENSET1" name="AMCNTENSET1">AMCNTENSET1</a>:
        Activity Monitors Count Enable Set Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amcr.html" id="AMCR" name="AMCR">AMCR</a>:
        Activity Monitors Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amevcntr0n.html" id="AMEVCNTR0&lt;n>" name="AMEVCNTR0&lt;n>">AMEVCNTR0&lt;n></a>:
        Activity Monitors Event Counter Registers 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amevcntr1n.html" id="AMEVCNTR1&lt;n>" name="AMEVCNTR1&lt;n>">AMEVCNTR1&lt;n></a>:
        Activity Monitors Event Counter Registers 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amevtyper0n.html" id="AMEVTYPER0&lt;n>" name="AMEVTYPER0&lt;n>">AMEVTYPER0&lt;n></a>:
        Activity Monitors Event Type Registers 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amevtyper1n.html" id="AMEVTYPER1&lt;n>" name="AMEVTYPER1&lt;n>">AMEVTYPER1&lt;n></a>:
        Activity Monitors Event Type Registers 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-amuserenr.html" id="AMUSERENR" name="AMUSERENR">AMUSERENR</a>:
        Activity Monitors User Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-apsr.html" id="APSR" name="APSR">APSR</a>:
        Application Program Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ccsidr.html" id="CCSIDR" name="CCSIDR">CCSIDR</a>:
        Current Cache Size ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ccsidr2.html" id="CCSIDR2" name="CCSIDR2">CCSIDR2</a>:
        Current Cache Size ID Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-clidr.html" id="CLIDR" name="CLIDR">CLIDR</a>:
        Cache Level ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntfrq.html" id="CNTFRQ" name="CNTFRQ">CNTFRQ</a>:
        Counter-timer Frequency register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthctl.html" id="CNTHCTL" name="CNTHCTL">CNTHCTL</a>:
        Counter-timer Hyp Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthps_ctl.html" id="CNTHPS_CTL" name="CNTHPS_CTL">CNTHPS_CTL</a>:
        Counter-timer Secure Physical Timer Control Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthps_cval.html" id="CNTHPS_CVAL" name="CNTHPS_CVAL">CNTHPS_CVAL</a>:
        Counter-timer Secure Physical Timer CompareValue Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthps_tval.html" id="CNTHPS_TVAL" name="CNTHPS_TVAL">CNTHPS_TVAL</a>:
        Counter-timer Secure Physical Timer TimerValue Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthp_ctl.html" id="CNTHP_CTL" name="CNTHP_CTL">CNTHP_CTL</a>:
        Counter-timer Hyp Physical Timer Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthp_cval.html" id="CNTHP_CVAL" name="CNTHP_CVAL">CNTHP_CVAL</a>:
        Counter-timer Hyp Physical CompareValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthp_tval.html" id="CNTHP_TVAL" name="CNTHP_TVAL">CNTHP_TVAL</a>:
        Counter-timer Hyp Physical Timer TimerValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthvs_ctl.html" id="CNTHVS_CTL" name="CNTHVS_CTL">CNTHVS_CTL</a>:
        Counter-timer Secure Virtual Timer Control Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthvs_cval.html" id="CNTHVS_CVAL" name="CNTHVS_CVAL">CNTHVS_CVAL</a>:
        Counter-timer Secure Virtual Timer CompareValue Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthvs_tval.html" id="CNTHVS_TVAL" name="CNTHVS_TVAL">CNTHVS_TVAL</a>:
        Counter-timer Secure Virtual Timer TimerValue Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthv_ctl.html" id="CNTHV_CTL" name="CNTHV_CTL">CNTHV_CTL</a>:
        Counter-timer Virtual Timer Control register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthv_cval.html" id="CNTHV_CVAL" name="CNTHV_CVAL">CNTHV_CVAL</a>:
        Counter-timer Virtual Timer CompareValue register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cnthv_tval.html" id="CNTHV_TVAL" name="CNTHV_TVAL">CNTHV_TVAL</a>:
        Counter-timer Virtual Timer TimerValue register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntkctl.html" id="CNTKCTL" name="CNTKCTL">CNTKCTL</a>:
        Counter-timer Kernel Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntpct.html" id="CNTPCT" name="CNTPCT">CNTPCT</a>:
        Counter-timer Physical Count register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntpctss.html" id="CNTPCTSS" name="CNTPCTSS">CNTPCTSS</a>:
        Counter-timer Self-Synchronized Physical Count register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntp_ctl.html" id="CNTP_CTL" name="CNTP_CTL">CNTP_CTL</a>:
        Counter-timer Physical Timer Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntp_cval.html" id="CNTP_CVAL" name="CNTP_CVAL">CNTP_CVAL</a>:
        Counter-timer Physical Timer CompareValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntp_tval.html" id="CNTP_TVAL" name="CNTP_TVAL">CNTP_TVAL</a>:
        Counter-timer Physical Timer TimerValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntvct.html" id="CNTVCT" name="CNTVCT">CNTVCT</a>:
        Counter-timer Virtual Count register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntvctss.html" id="CNTVCTSS" name="CNTVCTSS">CNTVCTSS</a>:
        Counter-timer Self-Synchronized Virtual Count register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntvoff.html" id="CNTVOFF" name="CNTVOFF">CNTVOFF</a>:
        Counter-timer Virtual Offset register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntv_ctl.html" id="CNTV_CTL" name="CNTV_CTL">CNTV_CTL</a>:
        Counter-timer Virtual Timer Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntv_cval.html" id="CNTV_CVAL" name="CNTV_CVAL">CNTV_CVAL</a>:
        Counter-timer Virtual Timer CompareValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cntv_tval.html" id="CNTV_TVAL" name="CNTV_TVAL">CNTV_TVAL</a>:
        Counter-timer Virtual Timer TimerValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-contextidr.html" id="CONTEXTIDR" name="CONTEXTIDR">CONTEXTIDR</a>:
        Context ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cpacr.html" id="CPACR" name="CPACR">CPACR</a>:
        Architectural Feature Access Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-cpsr.html" id="CPSR" name="CPSR">CPSR</a>:
        Current Program Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-csselr.html" id="CSSELR" name="CSSELR">CSSELR</a>:
        Cache Size Selection Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ctr.html" id="CTR" name="CTR">CTR</a>:
        Cache Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dacr.html" id="DACR" name="DACR">DACR</a>:
        Domain Access Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgauthstatus.html" id="DBGAUTHSTATUS" name="DBGAUTHSTATUS">DBGAUTHSTATUS</a>:
        Debug Authentication Status register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgbcrn.html" id="DBGBCR&lt;n>" name="DBGBCR&lt;n>">DBGBCR&lt;n></a>:
        Debug Breakpoint Control Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgbvrn.html" id="DBGBVR&lt;n>" name="DBGBVR&lt;n>">DBGBVR&lt;n></a>:
        Debug Breakpoint Value Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgbxvrn.html" id="DBGBXVR&lt;n>" name="DBGBXVR&lt;n>">DBGBXVR&lt;n></a>:
        Debug Breakpoint Extended Value Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgclaimclr.html" id="DBGCLAIMCLR" name="DBGCLAIMCLR">DBGCLAIMCLR</a>:
        Debug CLAIM Tag Clear register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgclaimset.html" id="DBGCLAIMSET" name="DBGCLAIMSET">DBGCLAIMSET</a>:
        Debug CLAIM Tag Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdccint.html" id="DBGDCCINT" name="DBGDCCINT">DBGDCCINT</a>:
        DCC Interrupt Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdevid.html" id="DBGDEVID" name="DBGDEVID">DBGDEVID</a>:
        Debug Device ID register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdevid1.html" id="DBGDEVID1" name="DBGDEVID1">DBGDEVID1</a>:
        Debug Device ID register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdevid2.html" id="DBGDEVID2" name="DBGDEVID2">DBGDEVID2</a>:
        Debug Device ID register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdidr.html" id="DBGDIDR" name="DBGDIDR">DBGDIDR</a>:
        Debug ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdrar.html" id="DBGDRAR" name="DBGDRAR">DBGDRAR</a>:
        Debug ROM Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdsar.html" id="DBGDSAR" name="DBGDSAR">DBGDSAR</a>:
        Debug Self Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdscrext.html" id="DBGDSCRext" name="DBGDSCRext">DBGDSCRext</a>:
        Debug Status and Control Register, External View</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdscrint.html" id="DBGDSCRint" name="DBGDSCRint">DBGDSCRint</a>:
        Debug Status and Control Register, Internal View</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdtrrxext.html" id="DBGDTRRXext" name="DBGDTRRXext">DBGDTRRXext</a>:
        Debug OS Lock Data Transfer Register, Receive, External View</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdtrrxint.html" id="DBGDTRRXint" name="DBGDTRRXint">DBGDTRRXint</a>:
        Debug Data Transfer Register, Receive</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdtrtxext.html" id="DBGDTRTXext" name="DBGDTRTXext">DBGDTRTXext</a>:
        Debug OS Lock Data Transfer Register, Transmit</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgdtrtxint.html" id="DBGDTRTXint" name="DBGDTRTXint">DBGDTRTXint</a>:
        Debug Data Transfer Register, Transmit</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgosdlr.html" id="DBGOSDLR" name="DBGOSDLR">DBGOSDLR</a>:
        Debug OS Double Lock Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgoseccr.html" id="DBGOSECCR" name="DBGOSECCR">DBGOSECCR</a>:
        Debug OS Lock Exception Catch Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgoslar.html" id="DBGOSLAR" name="DBGOSLAR">DBGOSLAR</a>:
        Debug OS Lock Access Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgoslsr.html" id="DBGOSLSR" name="DBGOSLSR">DBGOSLSR</a>:
        Debug OS Lock Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgprcr.html" id="DBGPRCR" name="DBGPRCR">DBGPRCR</a>:
        Debug Power Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgvcr.html" id="DBGVCR" name="DBGVCR">DBGVCR</a>:
        Debug Vector Catch Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgwcrn.html" id="DBGWCR&lt;n>" name="DBGWCR&lt;n>">DBGWCR&lt;n></a>:
        Debug Watchpoint Control Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgwfar.html" id="DBGWFAR" name="DBGWFAR">DBGWFAR</a>:
        Debug Watchpoint Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dbgwvrn.html" id="DBGWVR&lt;n>" name="DBGWVR&lt;n>">DBGWVR&lt;n></a>:
        Debug Watchpoint Value Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dfar.html" id="DFAR" name="DFAR">DFAR</a>:
        Data Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dfsr.html" id="DFSR" name="DFSR">DFSR</a>:
        Data Fault Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-disr.html" id="DISR" name="DISR">DISR</a>:
        Deferred Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dlr.html" id="DLR" name="DLR">DLR</a>:
        Debug Link Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-dspsr.html" id="DSPSR" name="DSPSR">DSPSR</a>:
        Debug Saved Program Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-elr_hyp.html" id="ELR_hyp" name="ELR_hyp">ELR_hyp</a>:
        Exception Link Register (Hyp mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erridr.html" id="ERRIDR" name="ERRIDR">ERRIDR</a>:
        Error Record ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-errselr.html" id="ERRSELR" name="ERRSELR">ERRSELR</a>:
        Error Record Select Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxaddr.html" id="ERXADDR" name="ERXADDR">ERXADDR</a>:
        Selected Error Record Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxaddr2.html" id="ERXADDR2" name="ERXADDR2">ERXADDR2</a>:
        Selected Error Record Address Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxctlr.html" id="ERXCTLR" name="ERXCTLR">ERXCTLR</a>:
        Selected Error Record Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxctlr2.html" id="ERXCTLR2" name="ERXCTLR2">ERXCTLR2</a>:
        Selected Error Record Control Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxfr.html" id="ERXFR" name="ERXFR">ERXFR</a>:
        Selected Error Record Feature Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxfr2.html" id="ERXFR2" name="ERXFR2">ERXFR2</a>:
        Selected Error Record Feature Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxmisc0.html" id="ERXMISC0" name="ERXMISC0">ERXMISC0</a>:
        Selected Error Record Miscellaneous Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxmisc1.html" id="ERXMISC1" name="ERXMISC1">ERXMISC1</a>:
        Selected Error Record Miscellaneous Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxmisc2.html" id="ERXMISC2" name="ERXMISC2">ERXMISC2</a>:
        Selected Error Record Miscellaneous Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxmisc3.html" id="ERXMISC3" name="ERXMISC3">ERXMISC3</a>:
        Selected Error Record Miscellaneous Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxmisc4.html" id="ERXMISC4" name="ERXMISC4">ERXMISC4</a>:
        Selected Error Record Miscellaneous Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxmisc5.html" id="ERXMISC5" name="ERXMISC5">ERXMISC5</a>:
        Selected Error Record Miscellaneous Register 5</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxmisc6.html" id="ERXMISC6" name="ERXMISC6">ERXMISC6</a>:
        Selected Error Record Miscellaneous Register 6</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxmisc7.html" id="ERXMISC7" name="ERXMISC7">ERXMISC7</a>:
        Selected Error Record Miscellaneous Register 7</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-erxstatus.html" id="ERXSTATUS" name="ERXSTATUS">ERXSTATUS</a>:
        Selected Error Record Primary Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-fcseidr.html" id="FCSEIDR" name="FCSEIDR">FCSEIDR</a>:
        FCSE Process ID register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-fpexc.html" id="FPEXC" name="FPEXC">FPEXC</a>:
        Floating-Point Exception Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-fpscr.html" id="FPSCR" name="FPSCR">FPSCR</a>:
        Floating-Point Status and Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-fpsid.html" id="FPSID" name="FPSID">FPSID</a>:
        Floating-Point System ID register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hacr.html" id="HACR" name="HACR">HACR</a>:
        Hyp Auxiliary Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hactlr.html" id="HACTLR" name="HACTLR">HACTLR</a>:
        Hyp Auxiliary Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hactlr2.html" id="HACTLR2" name="HACTLR2">HACTLR2</a>:
        Hyp Auxiliary Control Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hadfsr.html" id="HADFSR" name="HADFSR">HADFSR</a>:
        Hyp Auxiliary Data Fault Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-haifsr.html" id="HAIFSR" name="HAIFSR">HAIFSR</a>:
        Hyp Auxiliary Instruction Fault Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hamair0.html" id="HAMAIR0" name="HAMAIR0">HAMAIR0</a>:
        Hyp Auxiliary Memory Attribute Indirection Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hamair1.html" id="HAMAIR1" name="HAMAIR1">HAMAIR1</a>:
        Hyp Auxiliary Memory Attribute Indirection Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hcptr.html" id="HCPTR" name="HCPTR">HCPTR</a>:
        Hyp Architectural Feature Trap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hcr.html" id="HCR" name="HCR">HCR</a>:
        Hyp Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hcr2.html" id="HCR2" name="HCR2">HCR2</a>:
        Hyp Configuration Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hdcr.html" id="HDCR" name="HDCR">HDCR</a>:
        Hyp Debug Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hdfar.html" id="HDFAR" name="HDFAR">HDFAR</a>:
        Hyp Data Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hifar.html" id="HIFAR" name="HIFAR">HIFAR</a>:
        Hyp Instruction Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hmair0.html" id="HMAIR0" name="HMAIR0">HMAIR0</a>:
        Hyp Memory Attribute Indirection Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hmair1.html" id="HMAIR1" name="HMAIR1">HMAIR1</a>:
        Hyp Memory Attribute Indirection Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hpfar.html" id="HPFAR" name="HPFAR">HPFAR</a>:
        Hyp IPA Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hrmr.html" id="HRMR" name="HRMR">HRMR</a>:
        Hyp Reset Management Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hsctlr.html" id="HSCTLR" name="HSCTLR">HSCTLR</a>:
        Hyp System Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hsr.html" id="HSR" name="HSR">HSR</a>:
        Hyp Syndrome Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hstr.html" id="HSTR" name="HSTR">HSTR</a>:
        Hyp System Trap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-htcr.html" id="HTCR" name="HTCR">HTCR</a>:
        Hyp Translation Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-htpidr.html" id="HTPIDR" name="HTPIDR">HTPIDR</a>:
        Hyp Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-htrfcr.html" id="HTRFCR" name="HTRFCR">HTRFCR</a>:
        Hyp Trace Filter Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-httbr.html" id="HTTBR" name="HTTBR">HTTBR</a>:
        Hyp Translation Table Base Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-hvbar.html" id="HVBAR" name="HVBAR">HVBAR</a>:
        Hyp Vector Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_ap0rn.html" id="ICC_AP0R&lt;n>" name="ICC_AP0R&lt;n>">ICC_AP0R&lt;n></a>:
        Interrupt Controller Active Priorities Group 0 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_ap1rn.html" id="ICC_AP1R&lt;n>" name="ICC_AP1R&lt;n>">ICC_AP1R&lt;n></a>:
        Interrupt Controller Active Priorities Group 1 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_asgi1r.html" id="ICC_ASGI1R" name="ICC_ASGI1R">ICC_ASGI1R</a>:
        Interrupt Controller Alias Software Generated Interrupt Group 1 Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_bpr0.html" id="ICC_BPR0" name="ICC_BPR0">ICC_BPR0</a>:
        Interrupt Controller Binary Point Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_bpr1.html" id="ICC_BPR1" name="ICC_BPR1">ICC_BPR1</a>:
        Interrupt Controller Binary Point Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_ctlr.html" id="ICC_CTLR" name="ICC_CTLR">ICC_CTLR</a>:
        Interrupt Controller Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_dir.html" id="ICC_DIR" name="ICC_DIR">ICC_DIR</a>:
        Interrupt Controller Deactivate Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_eoir0.html" id="ICC_EOIR0" name="ICC_EOIR0">ICC_EOIR0</a>:
        Interrupt Controller End Of Interrupt Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_eoir1.html" id="ICC_EOIR1" name="ICC_EOIR1">ICC_EOIR1</a>:
        Interrupt Controller End Of Interrupt Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_hppir0.html" id="ICC_HPPIR0" name="ICC_HPPIR0">ICC_HPPIR0</a>:
        Interrupt Controller Highest Priority Pending Interrupt Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_hppir1.html" id="ICC_HPPIR1" name="ICC_HPPIR1">ICC_HPPIR1</a>:
        Interrupt Controller Highest Priority Pending Interrupt Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_hsre.html" id="ICC_HSRE" name="ICC_HSRE">ICC_HSRE</a>:
        Interrupt Controller Hyp System Register Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_iar0.html" id="ICC_IAR0" name="ICC_IAR0">ICC_IAR0</a>:
        Interrupt Controller Interrupt Acknowledge Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_iar1.html" id="ICC_IAR1" name="ICC_IAR1">ICC_IAR1</a>:
        Interrupt Controller Interrupt Acknowledge Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_igrpen0.html" id="ICC_IGRPEN0" name="ICC_IGRPEN0">ICC_IGRPEN0</a>:
        Interrupt Controller Interrupt Group 0 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_igrpen1.html" id="ICC_IGRPEN1" name="ICC_IGRPEN1">ICC_IGRPEN1</a>:
        Interrupt Controller Interrupt Group 1 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_mctlr.html" id="ICC_MCTLR" name="ICC_MCTLR">ICC_MCTLR</a>:
        Interrupt Controller Monitor Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_mgrpen1.html" id="ICC_MGRPEN1" name="ICC_MGRPEN1">ICC_MGRPEN1</a>:
        Interrupt Controller Monitor Interrupt Group 1 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_msre.html" id="ICC_MSRE" name="ICC_MSRE">ICC_MSRE</a>:
        Interrupt Controller Monitor System Register Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_pmr.html" id="ICC_PMR" name="ICC_PMR">ICC_PMR</a>:
        Interrupt Controller Interrupt Priority Mask Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_rpr.html" id="ICC_RPR" name="ICC_RPR">ICC_RPR</a>:
        Interrupt Controller Running Priority Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_sgi0r.html" id="ICC_SGI0R" name="ICC_SGI0R">ICC_SGI0R</a>:
        Interrupt Controller Software Generated Interrupt Group 0 Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_sgi1r.html" id="ICC_SGI1R" name="ICC_SGI1R">ICC_SGI1R</a>:
        Interrupt Controller Software Generated Interrupt Group 1 Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icc_sre.html" id="ICC_SRE" name="ICC_SRE">ICC_SRE</a>:
        Interrupt Controller System Register Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ich_ap0rn.html" id="ICH_AP0R&lt;n>" name="ICH_AP0R&lt;n>">ICH_AP0R&lt;n></a>:
        Interrupt Controller Hyp Active Priorities Group 0 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ich_ap1rn.html" id="ICH_AP1R&lt;n>" name="ICH_AP1R&lt;n>">ICH_AP1R&lt;n></a>:
        Interrupt Controller Hyp Active Priorities Group 1 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ich_eisr.html" id="ICH_EISR" name="ICH_EISR">ICH_EISR</a>:
        Interrupt Controller End of Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ich_elrsr.html" id="ICH_ELRSR" name="ICH_ELRSR">ICH_ELRSR</a>:
        Interrupt Controller Empty List Register Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ich_hcr.html" id="ICH_HCR" name="ICH_HCR">ICH_HCR</a>:
        Interrupt Controller Hyp Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ich_lrn.html" id="ICH_LR&lt;n>" name="ICH_LR&lt;n>">ICH_LR&lt;n></a>:
        Interrupt Controller List Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ich_lrcn.html" id="ICH_LRC&lt;n>" name="ICH_LRC&lt;n>">ICH_LRC&lt;n></a>:
        Interrupt Controller List Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ich_misr.html" id="ICH_MISR" name="ICH_MISR">ICH_MISR</a>:
        Interrupt Controller Maintenance Interrupt State Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ich_vmcr.html" id="ICH_VMCR" name="ICH_VMCR">ICH_VMCR</a>:
        Interrupt Controller Virtual Machine Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ich_vtr.html" id="ICH_VTR" name="ICH_VTR">ICH_VTR</a>:
        Interrupt Controller VGIC Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_ap0rn.html" id="ICV_AP0R&lt;n>" name="ICV_AP0R&lt;n>">ICV_AP0R&lt;n></a>:
        Interrupt Controller Virtual Active Priorities Group 0 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_ap1rn.html" id="ICV_AP1R&lt;n>" name="ICV_AP1R&lt;n>">ICV_AP1R&lt;n></a>:
        Interrupt Controller Virtual Active Priorities Group 1 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_bpr0.html" id="ICV_BPR0" name="ICV_BPR0">ICV_BPR0</a>:
        Interrupt Controller Virtual Binary Point Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_bpr1.html" id="ICV_BPR1" name="ICV_BPR1">ICV_BPR1</a>:
        Interrupt Controller Virtual Binary Point Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_ctlr.html" id="ICV_CTLR" name="ICV_CTLR">ICV_CTLR</a>:
        Interrupt Controller Virtual Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_dir.html" id="ICV_DIR" name="ICV_DIR">ICV_DIR</a>:
        Interrupt Controller Deactivate Virtual Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_eoir0.html" id="ICV_EOIR0" name="ICV_EOIR0">ICV_EOIR0</a>:
        Interrupt Controller Virtual End Of Interrupt Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_eoir1.html" id="ICV_EOIR1" name="ICV_EOIR1">ICV_EOIR1</a>:
        Interrupt Controller Virtual End Of Interrupt Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_hppir0.html" id="ICV_HPPIR0" name="ICV_HPPIR0">ICV_HPPIR0</a>:
        Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_hppir1.html" id="ICV_HPPIR1" name="ICV_HPPIR1">ICV_HPPIR1</a>:
        Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_iar0.html" id="ICV_IAR0" name="ICV_IAR0">ICV_IAR0</a>:
        Interrupt Controller Virtual Interrupt Acknowledge Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_iar1.html" id="ICV_IAR1" name="ICV_IAR1">ICV_IAR1</a>:
        Interrupt Controller Virtual Interrupt Acknowledge Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_igrpen0.html" id="ICV_IGRPEN0" name="ICV_IGRPEN0">ICV_IGRPEN0</a>:
        Interrupt Controller Virtual Interrupt Group 0 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_igrpen1.html" id="ICV_IGRPEN1" name="ICV_IGRPEN1">ICV_IGRPEN1</a>:
        Interrupt Controller Virtual Interrupt Group 1 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_pmr.html" id="ICV_PMR" name="ICV_PMR">ICV_PMR</a>:
        Interrupt Controller Virtual Interrupt Priority Mask Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-icv_rpr.html" id="ICV_RPR" name="ICV_RPR">ICV_RPR</a>:
        Interrupt Controller Virtual Running Priority Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_afr0.html" id="ID_AFR0" name="ID_AFR0">ID_AFR0</a>:
        Auxiliary Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_dfr0.html" id="ID_DFR0" name="ID_DFR0">ID_DFR0</a>:
        Debug Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_dfr1.html" id="ID_DFR1" name="ID_DFR1">ID_DFR1</a>:
        Debug Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_isar0.html" id="ID_ISAR0" name="ID_ISAR0">ID_ISAR0</a>:
        Instruction Set Attribute Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_isar1.html" id="ID_ISAR1" name="ID_ISAR1">ID_ISAR1</a>:
        Instruction Set Attribute Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_isar2.html" id="ID_ISAR2" name="ID_ISAR2">ID_ISAR2</a>:
        Instruction Set Attribute Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_isar3.html" id="ID_ISAR3" name="ID_ISAR3">ID_ISAR3</a>:
        Instruction Set Attribute Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_isar4.html" id="ID_ISAR4" name="ID_ISAR4">ID_ISAR4</a>:
        Instruction Set Attribute Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_isar5.html" id="ID_ISAR5" name="ID_ISAR5">ID_ISAR5</a>:
        Instruction Set Attribute Register 5</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_isar6.html" id="ID_ISAR6" name="ID_ISAR6">ID_ISAR6</a>:
        Instruction Set Attribute Register 6</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_mmfr0.html" id="ID_MMFR0" name="ID_MMFR0">ID_MMFR0</a>:
        Memory Model Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_mmfr1.html" id="ID_MMFR1" name="ID_MMFR1">ID_MMFR1</a>:
        Memory Model Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_mmfr2.html" id="ID_MMFR2" name="ID_MMFR2">ID_MMFR2</a>:
        Memory Model Feature Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_mmfr3.html" id="ID_MMFR3" name="ID_MMFR3">ID_MMFR3</a>:
        Memory Model Feature Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_mmfr4.html" id="ID_MMFR4" name="ID_MMFR4">ID_MMFR4</a>:
        Memory Model Feature Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_mmfr5.html" id="ID_MMFR5" name="ID_MMFR5">ID_MMFR5</a>:
        Memory Model Feature Register 5</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_pfr0.html" id="ID_PFR0" name="ID_PFR0">ID_PFR0</a>:
        Processor Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_pfr1.html" id="ID_PFR1" name="ID_PFR1">ID_PFR1</a>:
        Processor Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-id_pfr2.html" id="ID_PFR2" name="ID_PFR2">ID_PFR2</a>:
        Processor Feature Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ifar.html" id="IFAR" name="IFAR">IFAR</a>:
        Instruction Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ifsr.html" id="IFSR" name="IFSR">IFSR</a>:
        Instruction Fault Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-isr.html" id="ISR" name="ISR">ISR</a>:
        Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-jidr.html" id="JIDR" name="JIDR">JIDR</a>:
        Jazelle ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-jmcr.html" id="JMCR" name="JMCR">JMCR</a>:
        Jazelle Main Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-joscr.html" id="JOSCR" name="JOSCR">JOSCR</a>:
        Jazelle OS Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-mair0.html" id="MAIR0" name="MAIR0">MAIR0</a>:
        Memory Attribute Indirection Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-mair1.html" id="MAIR1" name="MAIR1">MAIR1</a>:
        Memory Attribute Indirection Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-midr.html" id="MIDR" name="MIDR">MIDR</a>:
        Main ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-mpidr.html" id="MPIDR" name="MPIDR">MPIDR</a>:
        Multiprocessor Affinity Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-mvbar.html" id="MVBAR" name="MVBAR">MVBAR</a>:
        Monitor Vector Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-mvfr0.html" id="MVFR0" name="MVFR0">MVFR0</a>:
        Media and VFP Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-mvfr1.html" id="MVFR1" name="MVFR1">MVFR1</a>:
        Media and VFP Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-mvfr2.html" id="MVFR2" name="MVFR2">MVFR2</a>:
        Media and VFP Feature Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-nmrr.html" id="NMRR" name="NMRR">NMRR</a>:
        Normal Memory Remap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-nsacr.html" id="NSACR" name="NSACR">NSACR</a>:
        Non-Secure Access Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-par.html" id="PAR" name="PAR">PAR</a>:
        Physical Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmccfiltr.html" id="PMCCFILTR" name="PMCCFILTR">PMCCFILTR</a>:
        Performance Monitors Cycle Count Filter Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmccntr.html" id="PMCCNTR" name="PMCCNTR">PMCCNTR</a>:
        Performance Monitors Cycle Count Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmceid0.html" id="PMCEID0" name="PMCEID0">PMCEID0</a>:
        Performance Monitors Common Event Identification register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmceid1.html" id="PMCEID1" name="PMCEID1">PMCEID1</a>:
        Performance Monitors Common Event Identification register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmceid2.html" id="PMCEID2" name="PMCEID2">PMCEID2</a>:
        Performance Monitors Common Event Identification register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmceid3.html" id="PMCEID3" name="PMCEID3">PMCEID3</a>:
        Performance Monitors Common Event Identification register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmcntenclr.html" id="PMCNTENCLR" name="PMCNTENCLR">PMCNTENCLR</a>:
        Performance Monitors Count Enable Clear register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmcntenset.html" id="PMCNTENSET" name="PMCNTENSET">PMCNTENSET</a>:
        Performance Monitors Count Enable Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmcr.html" id="PMCR" name="PMCR">PMCR</a>:
        Performance Monitors Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmevcntrn.html" id="PMEVCNTR&lt;n>" name="PMEVCNTR&lt;n>">PMEVCNTR&lt;n></a>:
        Performance Monitors Event Count Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmevtypern.html" id="PMEVTYPER&lt;n>" name="PMEVTYPER&lt;n>">PMEVTYPER&lt;n></a>:
        Performance Monitors Event Type Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmintenclr.html" id="PMINTENCLR" name="PMINTENCLR">PMINTENCLR</a>:
        Performance Monitors Interrupt Enable Clear register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmintenset.html" id="PMINTENSET" name="PMINTENSET">PMINTENSET</a>:
        Performance Monitors Interrupt Enable Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmmir.html" id="PMMIR" name="PMMIR">PMMIR</a>:
        Performance Monitors Machine Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmovsr.html" id="PMOVSR" name="PMOVSR">PMOVSR</a>:
        Performance Monitors Overflow Flag Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmovsset.html" id="PMOVSSET" name="PMOVSSET">PMOVSSET</a>:
        Performance Monitors Overflow Flag Status Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmselr.html" id="PMSELR" name="PMSELR">PMSELR</a>:
        Performance Monitors Event Counter Selection Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmswinc.html" id="PMSWINC" name="PMSWINC">PMSWINC</a>:
        Performance Monitors Software Increment register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmuserenr.html" id="PMUSERENR" name="PMUSERENR">PMUSERENR</a>:
        Performance Monitors User Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmxevcntr.html" id="PMXEVCNTR" name="PMXEVCNTR">PMXEVCNTR</a>:
        Performance Monitors Selected Event Count Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-pmxevtyper.html" id="PMXEVTYPER" name="PMXEVTYPER">PMXEVTYPER</a>:
        Performance Monitors Selected Event Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-prrr.html" id="PRRR" name="PRRR">PRRR</a>:
        Primary Region Remap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-revidr.html" id="REVIDR" name="REVIDR">REVIDR</a>:
        Revision ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-rmr.html" id="RMR" name="RMR">RMR</a>:
        Reset Management Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-rvbar.html" id="RVBAR" name="RVBAR">RVBAR</a>:
        Reset Vector Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-scr.html" id="SCR" name="SCR">SCR</a>:
        Secure Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-sctlr.html" id="SCTLR" name="SCTLR">SCTLR</a>:
        System Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-sdcr.html" id="SDCR" name="SDCR">SDCR</a>:
        Secure Debug Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-sder.html" id="SDER" name="SDER">SDER</a>:
        Secure Debug Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-spsr.html" id="SPSR" name="SPSR">SPSR</a>:
        Saved Program Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-spsr_abt.html" id="SPSR_abt" name="SPSR_abt">SPSR_abt</a>:
        Saved Program Status Register (Abort mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-spsr_fiq.html" id="SPSR_fiq" name="SPSR_fiq">SPSR_fiq</a>:
        Saved Program Status Register (FIQ mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-spsr_hyp.html" id="SPSR_hyp" name="SPSR_hyp">SPSR_hyp</a>:
        Saved Program Status Register (Hyp mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-spsr_irq.html" id="SPSR_irq" name="SPSR_irq">SPSR_irq</a>:
        Saved Program Status Register (IRQ mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-spsr_mon.html" id="SPSR_mon" name="SPSR_mon">SPSR_mon</a>:
        Saved Program Status Register (Monitor mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-spsr_svc.html" id="SPSR_svc" name="SPSR_svc">SPSR_svc</a>:
        Saved Program Status Register (Supervisor mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-spsr_und.html" id="SPSR_und" name="SPSR_und">SPSR_und</a>:
        Saved Program Status Register (Undefined mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-tcmtr.html" id="TCMTR" name="TCMTR">TCMTR</a>:
        TCM Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-tlbtr.html" id="TLBTR" name="TLBTR">TLBTR</a>:
        TLB Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-tpidrprw.html" id="TPIDRPRW" name="TPIDRPRW">TPIDRPRW</a>:
        PL1 Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-tpidruro.html" id="TPIDRURO" name="TPIDRURO">TPIDRURO</a>:
        PL0 Read-Only Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-tpidrurw.html" id="TPIDRURW" name="TPIDRURW">TPIDRURW</a>:
        PL0 Read/Write Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-trfcr.html" id="TRFCR" name="TRFCR">TRFCR</a>:
        Trace Filter Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ttbcr.html" id="TTBCR" name="TTBCR">TTBCR</a>:
        Translation Table Base Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ttbcr2.html" id="TTBCR2" name="TTBCR2">TTBCR2</a>:
        Translation Table Base Control Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ttbr0.html" id="TTBR0" name="TTBR0">TTBR0</a>:
        Translation Table Base Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-ttbr1.html" id="TTBR1" name="TTBR1">TTBR1</a>:
        Translation Table Base Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-vbar.html" id="VBAR" name="VBAR">VBAR</a>:
        Vector Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-vdfsr.html" id="VDFSR" name="VDFSR">VDFSR</a>:
        Virtual SError Exception Syndrome Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-vdisr.html" id="VDISR" name="VDISR">VDISR</a>:
        Virtual Deferred Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-vmpidr.html" id="VMPIDR" name="VMPIDR">VMPIDR</a>:
        Virtualization Multiprocessor ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-vpidr.html" id="VPIDR" name="VPIDR">VPIDR</a>:
        Virtualization Processor ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-vtcr.html" id="VTCR" name="VTCR">VTCR</a>:
        Virtualization Translation Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch32-vttbr.html" id="VTTBR" name="VTTBR">VTTBR</a>:
        Virtualization Translation Table Base Register</span></p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>49</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>