{"vcs1":{"timestamp_begin":1695534681.391303135, "rt":19.76, "ut":17.64, "st":0.97}}
{"vcselab":{"timestamp_begin":1695534701.246349868, "rt":1.77, "ut":0.47, "st":0.19}}
{"link":{"timestamp_begin":1695534703.088970529, "rt":0.54, "ut":0.33, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695534680.666744919}
{"VCS_COMP_START_TIME": 1695534680.666744919}
{"VCS_COMP_END_TIME": 1695534703.813747318}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 386564}}
{"stitch_vcselab": {"peak_mem": 227828}}
