#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jun 12 12:32:38 2025
# Process ID: 8996
# Current directory: C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1
# Command line: vivado.exe -log Main_block_seg_display_Daan_wra_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_block_seg_display_Daan_wra_0_0.tcl
# Log file: C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1/Main_block_seg_display_Daan_wra_0_0.vds
# Journal file: C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1\vivado.jou
# Running On: Asus_Daan, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16859 MB
#-----------------------------------------------------------
source Main_block_seg_display_Daan_wra_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.254 ; gain = 160.566
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_block_seg_display_Daan_wra_0_0
Command: synth_design -top Main_block_seg_display_Daan_wra_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10816
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2322.391 ; gain = 410.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main_block_seg_display_Daan_wra_0_0' [c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/Main_block/ip/Main_block_seg_display_Daan_wra_0_0/synth/Main_block_seg_display_Daan_wra_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'seg_display_Daan_wrapper' [C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/seg_display_Daan/hdl/seg_display_Daan_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'seg_display_Daan' [c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/seg_display_Daan/synth/seg_display_Daan.v:13]
INFO: [Synth 8-6157] synthesizing module 'seg_display_Daan_ClockDivider4kHz_0_0' [C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1/.Xil/Vivado-8996-Asus_Daan/realtime/seg_display_Daan_ClockDivider4kHz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seg_display_Daan_ClockDivider4kHz_0_0' (0#1) [C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1/.Xil/Vivado-8996-Asus_Daan/realtime/seg_display_Daan_ClockDivider4kHz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'seg_display_Daan_SevenSegmentDriver_0_0' [C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1/.Xil/Vivado-8996-Asus_Daan/realtime/seg_display_Daan_SevenSegmentDriver_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seg_display_Daan_SevenSegmentDriver_0_0' (0#1) [C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1/.Xil/Vivado-8996-Asus_Daan/realtime/seg_display_Daan_SevenSegmentDriver_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'seg_display_Daan_bin14_to_bcd_0_0' [C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1/.Xil/Vivado-8996-Asus_Daan/realtime/seg_display_Daan_bin14_to_bcd_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seg_display_Daan_bin14_to_bcd_0_0' (0#1) [C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1/.Xil/Vivado-8996-Asus_Daan/realtime/seg_display_Daan_bin14_to_bcd_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seg_display_Daan' (0#1) [c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/seg_display_Daan/synth/seg_display_Daan.v:13]
INFO: [Synth 8-6155] done synthesizing module 'seg_display_Daan_wrapper' (0#1) [C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/seg_display_Daan/hdl/seg_display_Daan_wrapper.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Main_block_seg_display_Daan_wra_0_0' (0#1) [c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/Main_block/ip/Main_block_seg_display_Daan_wra_0_0/synth/Main_block_seg_display_Daan_wra_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.602 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.602 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.602 ; gain = 501.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/seg_display_Daan/ip/seg_display_Daan_bin14_to_bcd_0_0/seg_display_Daan_bin14_to_bcd_0_0/seg_display_Daan_bin14_to_bcd_0_0_in_context.xdc] for cell 'inst/seg_display_Daan_i/bin14_to_bcd_0'
Finished Parsing XDC File [c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/seg_display_Daan/ip/seg_display_Daan_bin14_to_bcd_0_0/seg_display_Daan_bin14_to_bcd_0_0/seg_display_Daan_bin14_to_bcd_0_0_in_context.xdc] for cell 'inst/seg_display_Daan_i/bin14_to_bcd_0'
Parsing XDC File [c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/seg_display_Daan/ip/seg_display_Daan_ClockDivider4kHz_0_0/seg_display_Daan_ClockDivider4kHz_0_0/seg_display_Daan_ClockDivider4kHz_0_0_in_context.xdc] for cell 'inst/seg_display_Daan_i/ClockDivider4kHz_0'
Finished Parsing XDC File [c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/seg_display_Daan/ip/seg_display_Daan_ClockDivider4kHz_0_0/seg_display_Daan_ClockDivider4kHz_0_0/seg_display_Daan_ClockDivider4kHz_0_0_in_context.xdc] for cell 'inst/seg_display_Daan_i/ClockDivider4kHz_0'
Parsing XDC File [c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/seg_display_Daan/ip/seg_display_Daan_SevenSegmentDriver_0_0/seg_display_Daan_SevenSegmentDriver_0_0/seg_display_Daan_SevenSegmentDriver_0_0_in_context.xdc] for cell 'inst/seg_display_Daan_i/SevenSegmentDriver_0'
Finished Parsing XDC File [c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/seg_display_Daan/ip/seg_display_Daan_SevenSegmentDriver_0_0/seg_display_Daan_SevenSegmentDriver_0_0/seg_display_Daan_SevenSegmentDriver_0_0_in_context.xdc] for cell 'inst/seg_display_Daan_i/SevenSegmentDriver_0'
Parsing XDC File [C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2413.602 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2413.602 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2413.602 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/seg_display_Daan_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/seg_display_Daan_i/bin14_to_bcd_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/seg_display_Daan_i/ClockDivider4kHz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/seg_display_Daan_i/SevenSegmentDriver_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2413.602 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2413.602 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2413.602 ; gain = 501.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.086 ; gain = 502.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.086 ; gain = 502.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2415.086 ; gain = 502.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2424.168 ; gain = 511.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2424.168 ; gain = 511.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2424.168 ; gain = 511.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2424.168 ; gain = 511.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2424.168 ; gain = 511.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2424.168 ; gain = 511.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |seg_display_Daan_ClockDivider4kHz_0_0   |         1|
|2     |seg_display_Daan_SevenSegmentDriver_0_0 |         1|
|3     |seg_display_Daan_bin14_to_bcd_0_0       |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |seg_display_Daan_ClockDivider4kHz_0   |     1|
|2     |seg_display_Daan_SevenSegmentDriver_0 |     1|
|3     |seg_display_Daan_bin14_to_bcd_0       |     1|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2424.168 ; gain = 511.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2424.168 ; gain = 511.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2424.168 ; gain = 511.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2424.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 907f2cea
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2447.773 ; gain = 943.148
INFO: [Common 17-1381] The checkpoint 'C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1/Main_block_seg_display_Daan_wra_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Main_block_seg_display_Daan_wra_0_0, cache-ID = 7cedf4b383808ccf
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/Main_block_seg_display_Daan_wra_0_0_synth_1/Main_block_seg_display_Daan_wra_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_block_seg_display_Daan_wra_0_0_utilization_synth.rpt -pb Main_block_seg_display_Daan_wra_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 12 12:33:35 2025...
