// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C8 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C8,
// with speed grade 8, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "IMAGENES_LCD")
  (DATE "03/14/2023 08:32:58")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1927:1927:1927) (1953:1953:1953))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GREST\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (965:965:965) (1245:1245:1245))
        (IOPATH i o (2773:2773:2773) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HD\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2131:2131:2131) (2514:2514:2514))
        (IOPATH i o (2782:2782:2782) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VD\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2746:2746:2746) (3187:3187:3187))
        (IOPATH i o (2767:2767:2767) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DEN\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1701:1701:1701) (1427:1427:1427))
        (IOPATH i o (2780:2780:2780) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2000:2000:2000) (1769:1769:1769))
        (IOPATH i o (2793:2793:2793) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2594:2594:2594) (2234:2234:2234))
        (IOPATH i o (2793:2793:2793) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2385:2385:2385) (2101:2101:2101))
        (IOPATH i o (2763:2763:2763) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3886:3886:3886) (3360:3360:3360))
        (IOPATH i o (2763:2763:2763) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2091:2091:2091) (1808:1808:1808))
        (IOPATH i o (2803:2803:2803) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2000:2000:2000) (1769:1769:1769))
        (IOPATH i o (2793:2793:2793) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2594:2594:2594) (2234:2234:2234))
        (IOPATH i o (2773:2773:2773) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2943:2943:2943) (2535:2535:2535))
        (IOPATH i o (2783:2783:2783) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2147:2147:2147) (1843:1843:1843))
        (IOPATH i o (2813:2813:2813) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2088:2088:2088) (1751:1751:1751))
        (IOPATH i o (2763:2763:2763) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1889:1889:1889) (1616:1616:1616))
        (IOPATH i o (2763:2763:2763) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1594:1594:1594) (1299:1299:1299))
        (IOPATH i o (4033:4033:4033) (4053:4053:4053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3079:3079:3079) (2621:2621:2621))
        (IOPATH i o (2793:2793:2793) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2008:2008:2008) (1684:1684:1684))
        (IOPATH i o (2813:2813:2813) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2147:2147:2147) (1843:1843:1843))
        (IOPATH i o (2813:2813:2813) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2056:2056:2056) (1730:1730:1730))
        (IOPATH i o (2823:2823:2823) (2787:2787:2787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1146:1146:1146) (992:992:992))
        (IOPATH i o (2763:2763:2763) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2018:2018:2018) (1682:1682:1682))
        (IOPATH i o (2773:2773:2773) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3624:3624:3624) (3128:3128:3128))
        (IOPATH i o (2783:2783:2783) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3954:3954:3954) (3432:3432:3432))
        (IOPATH i o (2823:2823:2823) (2787:2787:2787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4007:4007:4007) (3489:3489:3489))
        (IOPATH i o (4023:4023:4023) (4043:4043:4043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1146:1146:1146) (992:992:992))
        (IOPATH i o (2773:2773:2773) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2018:2018:2018) (1682:1682:1682))
        (IOPATH i o (2773:2773:2773) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3624:3624:3624) (3128:3128:3128))
        (IOPATH i o (2793:2793:2793) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (798:798:798) (823:823:823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE LCD_SYNC\|pll_ltm_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2144:2144:2144) (2144:2144:2144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ena_reg")
    (INSTANCE LCD_SYNC\|pll_ltm_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl_e_NCLK.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (318:318:318) (312:312:312))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (178:178:178) (178:178:178))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (107:107:107))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ena_reg")
    (INSTANCE LCD_SYNC\|pll_ltm_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl_e_NCLK.extena1_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (303:303:303) (286:286:286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (107:107:107))
      (HOLD d (posedge clk) (92:92:92))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE RST_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE LCD_SYNC\|pll_ltm_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2153:2153:2153) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (403:403:403))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE RST_n\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (178:178:178) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (433:433:433))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (427:427:427))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (787:787:787))
        (PORT datab (882:882:882) (787:787:787))
        (PORT datac (237:237:237) (257:257:257))
        (PORT datad (547:547:547) (523:523:523))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (402:402:402))
        (PORT datac (320:320:320) (392:392:392))
        (PORT datad (322:322:322) (389:389:389))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (555:555:555) (534:534:534))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (474:474:474))
        (PORT datab (293:293:293) (301:301:301))
        (PORT datad (469:469:469) (392:392:392))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2092:2092:2092) (2062:2062:2062))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (487:487:487))
        (PORT datab (295:295:295) (303:303:303))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (556:556:556) (535:535:535))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|HCOUNT\|COUNT\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2114:2114:2114))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2090:2090:2090) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (750:750:750))
        (PORT datab (568:568:568) (551:551:551))
        (PORT datac (543:543:543) (533:533:533))
        (PORT datad (848:848:848) (759:759:759))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (789:789:789))
        (PORT datac (821:821:821) (727:727:727))
        (PORT datad (817:817:817) (741:741:741))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|HCOUNT\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (293:293:293))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (503:503:503) (427:427:427))
        (PORT datad (305:305:305) (364:364:364))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (543:543:543))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (414:414:414))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (405:405:405))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (436:436:436))
        (PORT datab (303:303:303) (314:314:314))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT asdata (654:654:654) (667:667:667))
        (PORT clrn (2132:2132:2132) (2102:2102:2102))
        (PORT ena (3828:3828:3828) (3319:3319:3319))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (427:427:427))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (441:441:441))
        (PORT datab (297:297:297) (308:308:308))
        (PORT datac (226:226:226) (241:241:241))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2102:2102:2102))
        (PORT ena (3828:3828:3828) (3319:3319:3319))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (414:414:414))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2102:2102:2102))
        (PORT ena (3828:3828:3828) (3319:3319:3319))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (417:417:417))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2102:2102:2102))
        (PORT ena (3828:3828:3828) (3319:3319:3319))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (403:403:403))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2102:2102:2102))
        (PORT ena (3828:3828:3828) (3319:3319:3319))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (411:411:411))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2102:2102:2102))
        (PORT ena (3828:3828:3828) (3319:3319:3319))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (381:381:381))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2102:2102:2102))
        (PORT ena (3828:3828:3828) (3319:3319:3319))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (298:298:298) (353:353:353))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (501:501:501))
        (PORT datac (478:478:478) (401:401:401))
        (PORT datad (737:737:737) (626:626:626))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT asdata (911:911:911) (834:834:834))
        (PORT clrn (2132:2132:2132) (2102:2102:2102))
        (PORT ena (3828:3828:3828) (3319:3319:3319))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (429:429:429))
        (PORT datab (349:349:349) (407:407:407))
        (PORT datad (514:514:514) (499:499:499))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (408:408:408))
        (PORT datab (784:784:784) (672:672:672))
        (PORT datad (517:517:517) (444:444:444))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT asdata (919:919:919) (845:845:845))
        (PORT clrn (2132:2132:2132) (2102:2102:2102))
        (PORT ena (3828:3828:3828) (3319:3319:3319))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE LCD_SYNC\|VCOUNT\|COUNT\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2102:2102:2102))
        (PORT ena (3828:3828:3828) (3319:3319:3319))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (383:383:383))
        (PORT datac (306:306:306) (374:374:374))
        (PORT datad (307:307:307) (366:366:366))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (413:413:413))
        (PORT datab (357:357:357) (418:418:418))
        (PORT datac (502:502:502) (428:428:428))
        (PORT datad (314:314:314) (377:377:377))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|VCOUNT\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (494:494:494))
        (PORT datad (740:740:740) (630:630:630))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|DEN\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (493:493:493))
        (PORT datab (552:552:552) (532:532:532))
        (PORT datac (501:501:501) (498:498:498))
        (PORT datad (545:545:545) (517:517:517))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (893:893:893) (802:802:802))
        (PORT datac (543:543:543) (533:533:533))
        (PORT datad (819:819:819) (744:744:744))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (752:752:752))
        (PORT datab (569:569:569) (552:552:552))
        (PORT datac (225:225:225) (241:241:241))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (424:424:424))
        (PORT datab (356:356:356) (418:418:418))
        (PORT datad (314:314:314) (376:376:376))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (878:878:878) (783:783:783))
        (PORT datac (788:788:788) (714:714:714))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (571:571:571))
        (PORT datab (569:569:569) (552:552:552))
        (PORT datac (820:820:820) (727:727:727))
        (PORT datad (850:850:850) (762:762:762))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (412:412:412))
        (PORT datab (340:340:340) (402:402:402))
        (PORT datac (320:320:320) (391:391:391))
        (PORT datad (321:321:321) (389:389:389))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|DEN\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (691:691:691) (568:568:568))
        (PORT datad (303:303:303) (361:361:361))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|DEN\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (456:456:456))
        (PORT datab (816:816:816) (667:667:667))
        (PORT datac (2295:2295:2295) (2022:2022:2022))
        (PORT datad (545:545:545) (517:517:517))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (789:789:789))
        (PORT datab (889:889:889) (799:799:799))
        (PORT datac (543:543:543) (533:533:533))
        (PORT datad (546:546:546) (522:522:522))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (436:436:436))
        (PORT datab (345:345:345) (407:407:407))
        (PORT datac (323:323:323) (394:394:394))
        (PORT datad (474:474:474) (400:400:400))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LCD_SYNC\|GEN_DEN\|DEN\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3400:3400:3400) (2999:2999:2999))
        (PORT datab (536:536:536) (443:443:443))
        (PORT datac (1903:1903:1903) (1696:1696:1696))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (854:854:854))
        (PORT datab (929:929:929) (839:839:839))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (834:834:834))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (938:938:938) (852:852:852))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (982:982:982) (876:876:876))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (853:853:853))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (937:937:937) (847:847:847))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (914:914:914) (823:823:823))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode828w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (383:383:383))
        (PORT datac (282:282:282) (320:320:320))
        (PORT datad (279:279:279) (308:308:308))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1051:1051:1051))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1043:1043:1043))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1043:1043:1043))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1020:1020:1020))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1173:1173:1173) (1034:1034:1034))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1037:1037:1037))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DIR\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (1152:1152:1152) (1018:1018:1018))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2081:2081:2081))
        (PORT d[1] (3238:3238:3238) (3006:3006:3006))
        (PORT d[2] (2764:2764:2764) (2443:2443:2443))
        (PORT d[3] (5309:5309:5309) (4900:4900:4900))
        (PORT d[4] (2127:2127:2127) (1876:1876:1876))
        (PORT d[5] (8084:8084:8084) (7338:7338:7338))
        (PORT d[6] (3029:3029:3029) (2703:2703:2703))
        (PORT d[7] (4312:4312:4312) (3890:3890:3890))
        (PORT d[8] (1775:1775:1775) (1610:1610:1610))
        (PORT d[9] (6258:6258:6258) (5400:5400:5400))
        (PORT d[10] (2496:2496:2496) (2075:2075:2075))
        (PORT d[11] (5484:5484:5484) (4751:4751:4751))
        (PORT d[12] (5720:5720:5720) (4943:4943:4943))
        (PORT clk (2462:2462:2462) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2488:2488:2488))
        (PORT d[0] (4900:4900:4900) (4268:4268:4268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode838w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (390:390:390))
        (PORT datac (287:287:287) (325:325:325))
        (PORT datad (283:283:283) (313:313:313))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5975:5975:5975) (5465:5465:5465))
        (PORT d[1] (3257:3257:3257) (2995:2995:2995))
        (PORT d[2] (7072:7072:7072) (6400:6400:6400))
        (PORT d[3] (4290:4290:4290) (4023:4023:4023))
        (PORT d[4] (3633:3633:3633) (3127:3127:3127))
        (PORT d[5] (3568:3568:3568) (3083:3083:3083))
        (PORT d[6] (5170:5170:5170) (4738:4738:4738))
        (PORT d[7] (3699:3699:3699) (3403:3403:3403))
        (PORT d[8] (3613:3613:3613) (3116:3116:3116))
        (PORT d[9] (2300:2300:2300) (1976:1976:1976))
        (PORT d[10] (5072:5072:5072) (4543:4543:4543))
        (PORT d[11] (3411:3411:3411) (3017:3017:3017))
        (PORT d[12] (3072:3072:3072) (2705:2705:2705))
        (PORT clk (2450:2450:2450) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2476:2476:2476))
        (PORT d[0] (2601:2601:2601) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1493:1493:1493))
        (PORT datab (1573:1573:1573) (1347:1347:1347))
        (PORT datac (1280:1280:1280) (1190:1190:1190))
        (PORT datad (1231:1231:1231) (1133:1133:1133))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode818w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (381:381:381))
        (PORT datac (282:282:282) (319:319:319))
        (PORT datad (278:278:278) (307:307:307))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6839:6839:6839) (6268:6268:6268))
        (PORT d[1] (3737:3737:3737) (3523:3523:3523))
        (PORT d[2] (5850:5850:5850) (5242:5242:5242))
        (PORT d[3] (4530:4530:4530) (4213:4213:4213))
        (PORT d[4] (7862:7862:7862) (6663:6663:6663))
        (PORT d[5] (7577:7577:7577) (6712:6712:6712))
        (PORT d[6] (3500:3500:3500) (3189:3189:3189))
        (PORT d[7] (4179:4179:4179) (3870:3870:3870))
        (PORT d[8] (5204:5204:5204) (4602:4602:4602))
        (PORT d[9] (5321:5321:5321) (4563:4563:4563))
        (PORT d[10] (4800:4800:4800) (4367:4367:4367))
        (PORT d[11] (3413:3413:3413) (3119:3119:3119))
        (PORT d[12] (4552:4552:4552) (4008:4008:4008))
        (PORT clk (2476:2476:2476) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2501:2501:2501))
        (PORT d[0] (4075:4075:4075) (3596:3596:3596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode801w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (390:390:390))
        (PORT datac (288:288:288) (326:326:326))
        (PORT datad (284:284:284) (314:314:314))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5584:5584:5584) (5063:5063:5063))
        (PORT d[1] (3364:3364:3364) (3135:3135:3135))
        (PORT d[2] (7835:7835:7835) (7092:7092:7092))
        (PORT d[3] (4710:4710:4710) (4410:4410:4410))
        (PORT d[4] (3600:3600:3600) (3091:3091:3091))
        (PORT d[5] (2874:2874:2874) (2463:2463:2463))
        (PORT d[6] (2515:2515:2515) (2191:2191:2191))
        (PORT d[7] (4108:4108:4108) (3783:3783:3783))
        (PORT d[8] (2870:2870:2870) (2455:2455:2455))
        (PORT d[9] (1878:1878:1878) (1604:1604:1604))
        (PORT d[10] (1550:1550:1550) (1316:1316:1316))
        (PORT d[11] (2348:2348:2348) (2071:2071:2071))
        (PORT d[12] (2447:2447:2447) (2151:2151:2151))
        (PORT clk (2482:2482:2482) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2508:2508:2508))
        (PORT d[0] (1304:1304:1304) (1041:1041:1041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3162:3162:3162) (2653:2653:2653))
        (PORT datab (1179:1179:1179) (1016:1016:1016))
        (PORT datac (1279:1279:1279) (1189:1189:1189))
        (PORT datad (1231:1231:1231) (1133:1133:1133))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode858w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (384:384:384))
        (PORT datac (284:284:284) (321:321:321))
        (PORT datad (280:280:280) (309:309:309))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6007:6007:6007) (5492:5492:5492))
        (PORT d[1] (2896:2896:2896) (2692:2692:2692))
        (PORT d[2] (7049:7049:7049) (6382:6382:6382))
        (PORT d[3] (4301:4301:4301) (4038:4038:4038))
        (PORT d[4] (3571:3571:3571) (3061:3061:3061))
        (PORT d[5] (3247:3247:3247) (2791:2791:2791))
        (PORT d[6] (5213:5213:5213) (4772:4772:4772))
        (PORT d[7] (3814:3814:3814) (3511:3511:3511))
        (PORT d[8] (3559:3559:3559) (3070:3070:3070))
        (PORT d[9] (2245:2245:2245) (1932:1932:1932))
        (PORT d[10] (5060:5060:5060) (4532:4532:4532))
        (PORT d[11] (2057:2057:2057) (1794:1794:1794))
        (PORT d[12] (3086:3086:3086) (2721:2721:2721))
        (PORT clk (2456:2456:2456) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2482:2482:2482))
        (PORT d[0] (2018:2018:2018) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode868w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (388:388:388))
        (PORT datac (286:286:286) (324:324:324))
        (PORT datad (282:282:282) (312:312:312))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5974:5974:5974) (5411:5411:5411))
        (PORT d[1] (3715:3715:3715) (3465:3465:3465))
        (PORT d[2] (8278:8278:8278) (7492:7492:7492))
        (PORT d[3] (5478:5478:5478) (5091:5091:5091))
        (PORT d[4] (2526:2526:2526) (2142:2142:2142))
        (PORT d[5] (2423:2423:2423) (2058:2058:2058))
        (PORT d[6] (2601:2601:2601) (2260:2260:2260))
        (PORT d[7] (2150:2150:2150) (1991:1991:1991))
        (PORT d[8] (2481:2481:2481) (2120:2120:2120))
        (PORT d[9] (1893:1893:1893) (1624:1624:1624))
        (PORT d[10] (1243:1243:1243) (1074:1074:1074))
        (PORT d[11] (1611:1611:1611) (1414:1414:1414))
        (PORT d[12] (1305:1305:1305) (1142:1142:1142))
        (PORT clk (2494:2494:2494) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (PORT d[0] (2839:2839:2839) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode848w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (386:386:386))
        (PORT datac (285:285:285) (323:323:323))
        (PORT datad (281:281:281) (311:311:311))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8135:8135:8135) (7345:7345:7345))
        (PORT d[1] (4097:4097:4097) (3798:3798:3798))
        (PORT d[2] (5067:5067:5067) (4545:4545:4545))
        (PORT d[3] (2458:2458:2458) (2270:2270:2270))
        (PORT d[4] (6450:6450:6450) (5561:5561:5561))
        (PORT d[5] (8414:8414:8414) (7553:7553:7553))
        (PORT d[6] (3081:3081:3081) (2783:2783:2783))
        (PORT d[7] (2196:2196:2196) (2051:2051:2051))
        (PORT d[8] (7074:7074:7074) (6243:6243:6243))
        (PORT d[9] (4772:4772:4772) (4057:4057:4057))
        (PORT d[10] (5192:5192:5192) (4721:4721:4721))
        (PORT d[11] (4109:4109:4109) (3578:3578:3578))
        (PORT d[12] (4537:4537:4537) (3953:3953:3953))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (PORT d[0] (3630:3630:3630) (3096:3096:3096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1099:1099:1099))
        (PORT datab (537:537:537) (526:526:526))
        (PORT datac (757:757:757) (673:673:673))
        (PORT datad (1299:1299:1299) (1019:1019:1019))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode878w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (378:378:378))
        (PORT datac (280:280:280) (317:317:317))
        (PORT datad (276:276:276) (305:305:305))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5558:5558:5558) (5061:5061:5061))
        (PORT d[1] (4566:4566:4566) (4307:4307:4307))
        (PORT d[2] (4920:4920:4920) (4322:4322:4322))
        (PORT d[3] (2111:2111:2111) (1924:1924:1924))
        (PORT d[4] (2447:2447:2447) (2078:2078:2078))
        (PORT d[5] (2531:2531:2531) (2141:2141:2141))
        (PORT d[6] (3889:3889:3889) (3541:3541:3541))
        (PORT d[7] (2487:2487:2487) (2305:2305:2305))
        (PORT d[8] (2462:2462:2462) (2099:2099:2099))
        (PORT d[9] (3017:3017:3017) (2619:2619:2619))
        (PORT d[10] (3481:3481:3481) (3117:3117:3117))
        (PORT d[11] (2733:2733:2733) (2418:2418:2418))
        (PORT d[12] (2817:2817:2817) (2476:2476:2476))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (2478:2478:2478) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1348:1348:1348))
        (PORT datab (1199:1199:1199) (1021:1021:1021))
        (PORT datac (2696:2696:2696) (2342:2342:2342))
        (PORT datad (1230:1230:1230) (1131:1131:1131))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (423:423:423))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (1490:1490:1490) (1285:1285:1285))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5160:5160:5160) (4680:4680:4680))
        (PORT d[1] (2964:2964:2964) (2774:2774:2774))
        (PORT d[2] (7430:7430:7430) (6724:6724:6724))
        (PORT d[3] (4310:4310:4310) (4047:4047:4047))
        (PORT d[4] (3254:3254:3254) (2796:2796:2796))
        (PORT d[5] (3253:3253:3253) (2800:2800:2800))
        (PORT d[6] (5549:5549:5549) (5076:5076:5076))
        (PORT d[7] (3729:3729:3729) (3444:3444:3444))
        (PORT d[8] (3251:3251:3251) (2796:2796:2796))
        (PORT d[9] (1898:1898:1898) (1631:1631:1631))
        (PORT d[10] (5373:5373:5373) (4811:4811:4811))
        (PORT d[11] (3825:3825:3825) (3382:3382:3382))
        (PORT d[12] (3136:3136:3136) (2765:2765:2765))
        (PORT clk (2466:2466:2466) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2492:2492:2492))
        (PORT d[0] (1663:1663:1663) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7376:7376:7376) (6666:6666:6666))
        (PORT d[1] (4560:4560:4560) (4252:4252:4252))
        (PORT d[2] (5902:5902:5902) (5296:5296:5296))
        (PORT d[3] (2120:2120:2120) (1977:1977:1977))
        (PORT d[4] (6109:6109:6109) (5246:5246:5246))
        (PORT d[5] (7647:7647:7647) (6867:6867:6867))
        (PORT d[6] (2703:2703:2703) (2444:2444:2444))
        (PORT d[7] (4077:4077:4077) (3757:3757:3757))
        (PORT d[8] (6730:6730:6730) (5918:5918:5918))
        (PORT d[9] (4346:4346:4346) (3680:3680:3680))
        (PORT d[10] (4903:4903:4903) (4494:4494:4494))
        (PORT d[11] (3718:3718:3718) (3231:3231:3231))
        (PORT d[12] (4092:4092:4092) (3555:3555:3555))
        (PORT clk (2476:2476:2476) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2502:2502:2502))
        (PORT d[0] (2984:2984:2984) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1490:1490:1490))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1490:1490:1490))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1239:1239:1239))
        (PORT datab (1267:1267:1267) (1068:1068:1068))
        (PORT datac (1765:1765:1765) (1420:1420:1420))
        (PORT datad (1235:1235:1235) (1138:1138:1138))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6799:6799:6799) (6232:6232:6232))
        (PORT d[1] (3350:3350:3350) (3174:3174:3174))
        (PORT d[2] (5129:5129:5129) (4620:4620:4620))
        (PORT d[3] (4541:4541:4541) (4208:4208:4208))
        (PORT d[4] (7487:7487:7487) (6327:6327:6327))
        (PORT d[5] (7554:7554:7554) (6686:6686:6686))
        (PORT d[6] (3117:3117:3117) (2846:2846:2846))
        (PORT d[7] (3060:3060:3060) (2881:2881:2881))
        (PORT d[8] (5935:5935:5935) (5240:5240:5240))
        (PORT d[9] (5388:5388:5388) (4606:4606:4606))
        (PORT d[10] (4432:4432:4432) (4046:4046:4046))
        (PORT d[11] (5236:5236:5236) (4455:4455:4455))
        (PORT d[12] (4544:4544:4544) (3999:3999:3999))
        (PORT clk (2469:2469:2469) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2492:2492:2492))
        (PORT d[0] (2376:2376:2376) (2183:2183:2183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6407:6407:6407) (5879:5879:5879))
        (PORT d[1] (3349:3349:3349) (3173:3173:3173))
        (PORT d[2] (5488:5488:5488) (4916:4916:4916))
        (PORT d[3] (4134:4134:4134) (3853:3853:3853))
        (PORT d[4] (7414:7414:7414) (6265:6265:6265))
        (PORT d[5] (7179:7179:7179) (6354:6354:6354))
        (PORT d[6] (3116:3116:3116) (2846:2846:2846))
        (PORT d[7] (3851:3851:3851) (3577:3577:3577))
        (PORT d[8] (5970:5970:5970) (5265:5265:5265))
        (PORT d[9] (5332:5332:5332) (4569:4569:4569))
        (PORT d[10] (4825:4825:4825) (4396:4396:4396))
        (PORT d[11] (4855:4855:4855) (4117:4117:4117))
        (PORT d[12] (4240:4240:4240) (3748:3748:3748))
        (PORT clk (2466:2466:2466) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2489:2489:2489))
        (PORT d[0] (5437:5437:5437) (4789:4789:4789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1240:1240:1240))
        (PORT datab (1297:1297:1297) (1181:1181:1181))
        (PORT datac (2907:2907:2907) (2310:2310:2310))
        (PORT datad (2792:2792:2792) (2368:2368:2368))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7763:7763:7763) (7011:7011:7011))
        (PORT d[1] (4089:4089:4089) (3790:3790:3790))
        (PORT d[2] (4701:4701:4701) (4211:4211:4211))
        (PORT d[3] (2901:2901:2901) (2641:2641:2641))
        (PORT d[4] (6096:6096:6096) (5243:5243:5243))
        (PORT d[5] (8042:8042:8042) (7222:7222:7222))
        (PORT d[6] (3069:3069:3069) (2768:2768:2768))
        (PORT d[7] (4095:4095:4095) (3777:3777:3777))
        (PORT d[8] (6703:6703:6703) (5916:5916:5916))
        (PORT d[9] (4837:4837:4837) (4110:4110:4110))
        (PORT d[10] (5319:5319:5319) (4858:4858:4858))
        (PORT d[11] (4132:4132:4132) (3597:3597:3597))
        (PORT d[12] (4157:4157:4157) (3617:3617:3617))
        (PORT clk (2489:2489:2489) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2514:2514:2514))
        (PORT d[0] (1306:1306:1306) (1060:1060:1060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2430:2430:2430))
        (PORT d[1] (2876:2876:2876) (2687:2687:2687))
        (PORT d[2] (3574:3574:3574) (3155:3155:3155))
        (PORT d[3] (5368:5368:5368) (4947:4947:4947))
        (PORT d[4] (5056:5056:5056) (4465:4465:4465))
        (PORT d[5] (7715:7715:7715) (7015:7015:7015))
        (PORT d[6] (3008:3008:3008) (2679:2679:2679))
        (PORT d[7] (3944:3944:3944) (3568:3568:3568))
        (PORT d[8] (2120:2120:2120) (1923:1923:1923))
        (PORT d[9] (6347:6347:6347) (5474:5474:5474))
        (PORT d[10] (3431:3431:3431) (3017:3017:3017))
        (PORT d[11] (6624:6624:6624) (5747:5747:5747))
        (PORT d[12] (5823:5823:5823) (5190:5190:5190))
        (PORT clk (2455:2455:2455) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2479:2479:2479))
        (PORT d[0] (3792:3792:3792) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6838:6838:6838) (6267:6267:6267))
        (PORT d[1] (4078:4078:4078) (3809:3809:3809))
        (PORT d[2] (5777:5777:5777) (5178:5178:5178))
        (PORT d[3] (4577:4577:4577) (4237:4237:4237))
        (PORT d[4] (7453:7453:7453) (6300:6300:6300))
        (PORT d[5] (7569:7569:7569) (6703:6703:6703))
        (PORT d[6] (3528:3528:3528) (3207:3207:3207))
        (PORT d[7] (4172:4172:4172) (3863:3863:3863))
        (PORT d[8] (6284:6284:6284) (5541:5541:5541))
        (PORT d[9] (5365:5365:5365) (4605:4605:4605))
        (PORT d[10] (4411:4411:4411) (4035:4035:4035))
        (PORT d[11] (5237:5237:5237) (4456:4456:4456))
        (PORT d[12] (4552:4552:4552) (4007:4007:4007))
        (PORT clk (2473:2473:2473) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2498:2498:2498))
        (PORT d[0] (3132:3132:3132) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2187:2187:2187) (1808:1808:1808))
        (PORT datab (1298:1298:1298) (1182:1182:1182))
        (PORT datac (1289:1289:1289) (1201:1201:1201))
        (PORT datad (2647:2647:2647) (2110:2110:2110))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5594:5594:5594) (5093:5093:5093))
        (PORT d[1] (4194:4194:4194) (3978:3978:3978))
        (PORT d[2] (5268:5268:5268) (4613:4613:4613))
        (PORT d[3] (2076:2076:2076) (1895:1895:1895))
        (PORT d[4] (2434:2434:2434) (2065:2065:2065))
        (PORT d[5] (2517:2517:2517) (2117:2117:2117))
        (PORT d[6] (3509:3509:3509) (3216:3216:3216))
        (PORT d[7] (3257:3257:3257) (2943:2943:2943))
        (PORT d[8] (2527:2527:2527) (2150:2150:2150))
        (PORT d[9] (3012:3012:3012) (2614:2614:2614))
        (PORT d[10] (3938:3938:3938) (3513:3513:3513))
        (PORT d[11] (2721:2721:2721) (2405:2405:2405))
        (PORT d[12] (2837:2837:2837) (2490:2490:2490))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT d[0] (2477:2477:2477) (2110:2110:2110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1675:1675:1675) (1330:1330:1330))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (2766:2766:2766) (2380:2380:2380))
        (PORT datad (1234:1234:1234) (1137:1137:1137))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (1494:1494:1494) (1289:1289:1289))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (3509:3509:3509))
        (PORT d[1] (3293:3293:3293) (3101:3101:3101))
        (PORT d[2] (6390:6390:6390) (5780:5780:5780))
        (PORT d[3] (3719:3719:3719) (3470:3470:3470))
        (PORT d[4] (3487:3487:3487) (3074:3074:3074))
        (PORT d[5] (6571:6571:6571) (5982:5982:5982))
        (PORT d[6] (3772:3772:3772) (3361:3361:3361))
        (PORT d[7] (2759:2759:2759) (2503:2503:2503))
        (PORT d[8] (3360:3360:3360) (3038:3038:3038))
        (PORT d[9] (4746:4746:4746) (4051:4051:4051))
        (PORT d[10] (3893:3893:3893) (3460:3460:3460))
        (PORT d[11] (4580:4580:4580) (3931:3931:3931))
        (PORT d[12] (4300:4300:4300) (3822:3822:3822))
        (PORT clk (2455:2455:2455) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2479:2479:2479))
        (PORT d[0] (3864:3864:3864) (3308:3308:3308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5539:5539:5539) (5060:5060:5060))
        (PORT d[1] (4163:4163:4163) (3959:3959:3959))
        (PORT d[2] (5786:5786:5786) (5225:5225:5225))
        (PORT d[3] (3089:3089:3089) (2935:2935:2935))
        (PORT d[4] (5431:5431:5431) (4697:4697:4697))
        (PORT d[5] (5171:5171:5171) (4522:4522:4522))
        (PORT d[6] (3495:3495:3495) (3201:3201:3201))
        (PORT d[7] (2577:2577:2577) (2396:2396:2396))
        (PORT d[8] (5135:5135:5135) (4470:4470:4470))
        (PORT d[9] (4151:4151:4151) (3586:3586:3586))
        (PORT d[10] (4302:4302:4302) (3842:3842:3842))
        (PORT d[11] (3427:3427:3427) (2999:2999:2999))
        (PORT d[12] (3441:3441:3441) (3009:3009:3009))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (PORT d[0] (3113:3113:3113) (2644:2644:2644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3008:3008:3008) (2643:2643:2643))
        (PORT datab (1880:1880:1880) (1538:1538:1538))
        (PORT datac (2750:2750:2750) (2522:2522:2522))
        (PORT datad (1815:1815:1815) (1493:1493:1493))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6600:6600:6600) (5967:5967:5967))
        (PORT d[1] (4144:4144:4144) (3874:3874:3874))
        (PORT d[2] (5066:5066:5066) (4565:4565:4565))
        (PORT d[3] (2968:2968:2968) (2781:2781:2781))
        (PORT d[4] (5274:5274:5274) (4503:4503:4503))
        (PORT d[5] (7267:7267:7267) (6530:6530:6530))
        (PORT d[6] (3116:3116:3116) (2804:2804:2804))
        (PORT d[7] (3340:3340:3340) (3106:3106:3106))
        (PORT d[8] (5897:5897:5897) (5186:5186:5186))
        (PORT d[9] (3854:3854:3854) (3253:3253:3253))
        (PORT d[10] (4104:4104:4104) (3775:3775:3775))
        (PORT d[11] (2962:2962:2962) (2543:2543:2543))
        (PORT d[12] (2975:2975:2975) (2560:2560:2560))
        (PORT clk (2447:2447:2447) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2471:2471:2471))
        (PORT d[0] (1912:1912:1912) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5615:5615:5615) (5183:5183:5183))
        (PORT d[1] (3764:3764:3764) (3519:3519:3519))
        (PORT d[2] (5486:5486:5486) (4945:4945:4945))
        (PORT d[3] (3377:3377:3377) (3158:3158:3158))
        (PORT d[4] (5704:5704:5704) (4815:4815:4815))
        (PORT d[5] (5624:5624:5624) (5022:5022:5022))
        (PORT d[6] (3602:3602:3602) (3265:3265:3265))
        (PORT d[7] (3364:3364:3364) (3156:3156:3156))
        (PORT d[8] (4789:4789:4789) (4209:4209:4209))
        (PORT d[9] (4924:4924:4924) (4174:4174:4174))
        (PORT d[10] (3973:3973:3973) (3619:3619:3619))
        (PORT d[11] (4505:4505:4505) (3800:3800:3800))
        (PORT d[12] (3786:3786:3786) (3318:3318:3318))
        (PORT clk (2444:2444:2444) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2469:2469:2469))
        (PORT d[0] (3836:3836:3836) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (652:652:652))
        (PORT datab (2265:2265:2265) (2016:2016:2016))
        (PORT datac (3235:3235:3235) (2998:2998:2998))
        (PORT datad (2301:2301:2301) (1847:1847:1847))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5572:5572:5572) (5058:5058:5058))
        (PORT d[1] (3755:3755:3755) (3491:3491:3491))
        (PORT d[2] (7893:7893:7893) (7148:7148:7148))
        (PORT d[3] (5109:5109:5109) (4769:4769:4769))
        (PORT d[4] (2486:2486:2486) (2101:2101:2101))
        (PORT d[5] (2410:2410:2410) (2054:2054:2054))
        (PORT d[6] (2489:2489:2489) (2161:2161:2161))
        (PORT d[7] (4505:4505:4505) (4122:4122:4122))
        (PORT d[8] (2855:2855:2855) (2439:2439:2439))
        (PORT d[9] (3045:3045:3045) (2658:2658:2658))
        (PORT d[10] (1193:1193:1193) (1032:1032:1032))
        (PORT d[11] (1960:1960:1960) (1727:1727:1727))
        (PORT d[12] (2038:2038:2038) (1799:1799:1799))
        (PORT clk (2490:2490:2490) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2515:2515:2515))
        (PORT d[0] (3233:3233:3233) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5184:5184:5184) (4709:4709:4709))
        (PORT d[1] (2908:2908:2908) (2729:2729:2729))
        (PORT d[2] (7454:7454:7454) (6751:6751:6751))
        (PORT d[3] (4701:4701:4701) (4401:4401:4401))
        (PORT d[4] (3592:3592:3592) (3083:3083:3083))
        (PORT d[5] (2812:2812:2812) (2422:2422:2422))
        (PORT d[6] (5599:5599:5599) (5117:5117:5117))
        (PORT d[7] (4100:4100:4100) (3773:3773:3773))
        (PORT d[8] (3191:3191:3191) (2744:2744:2744))
        (PORT d[9] (1916:1916:1916) (1638:1638:1638))
        (PORT d[10] (1940:1940:1940) (1643:1643:1643))
        (PORT d[11] (2024:2024:2024) (1783:1783:1783))
        (PORT d[12] (3513:3513:3513) (3100:3100:3100))
        (PORT clk (2475:2475:2475) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2499:2499:2499))
        (PORT d[0] (1071:1071:1071) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1042:1042:1042))
        (PORT datab (1235:1235:1235) (1033:1033:1033))
        (PORT datac (1275:1275:1275) (1185:1185:1185))
        (PORT datad (1229:1229:1229) (1130:1130:1130))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5592:5592:5592) (5071:5071:5071))
        (PORT d[1] (3307:3307:3307) (3088:3088:3088))
        (PORT d[2] (7881:7881:7881) (7136:7136:7136))
        (PORT d[3] (5090:5090:5090) (4746:4746:4746))
        (PORT d[4] (2895:2895:2895) (2467:2467:2467))
        (PORT d[5] (2820:2820:2820) (2409:2409:2409))
        (PORT d[6] (2540:2540:2540) (2206:2206:2206))
        (PORT d[7] (2158:2158:2158) (1993:1993:1993))
        (PORT d[8] (2853:2853:2853) (2445:2445:2445))
        (PORT d[9] (810:810:810) (689:689:689))
        (PORT d[10] (1177:1177:1177) (994:994:994))
        (PORT d[11] (1968:1968:1968) (1736:1736:1736))
        (PORT d[12] (2393:2393:2393) (2106:2106:2106))
        (PORT clk (2485:2485:2485) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2511:2511:2511))
        (PORT d[0] (1747:1747:1747) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5593:5593:5593) (5072:5072:5072))
        (PORT d[1] (3307:3307:3307) (3089:3089:3089))
        (PORT d[2] (7858:7858:7858) (7119:7119:7119))
        (PORT d[3] (5101:5101:5101) (4761:4761:4761))
        (PORT d[4] (2828:2828:2828) (2399:2399:2399))
        (PORT d[5] (3176:3176:3176) (2739:2739:2739))
        (PORT d[6] (2614:2614:2614) (2269:2269:2269))
        (PORT d[7] (2152:2152:2152) (1987:1987:1987))
        (PORT d[8] (2810:2810:2810) (2404:2404:2404))
        (PORT d[9] (1535:1535:1535) (1310:1310:1310))
        (PORT d[10] (1222:1222:1222) (1050:1050:1050))
        (PORT d[11] (1967:1967:1967) (1735:1735:1735))
        (PORT d[12] (2039:2039:2039) (1800:1800:1800))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (PORT d[0] (1364:1364:1364) (1105:1105:1105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (279:279:279))
        (PORT datab (1234:1234:1234) (1048:1048:1048))
        (PORT datac (1557:1557:1557) (1327:1327:1327))
        (PORT datad (1228:1228:1228) (1130:1130:1130))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2198:2198:2198) (1944:1944:1944))
        (PORT datab (1946:1946:1946) (1613:1613:1613))
        (PORT datac (226:226:226) (242:242:242))
        (PORT datad (2113:2113:2113) (1766:1766:1766))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8514:8514:8514) (7683:7683:7683))
        (PORT d[1] (4416:4416:4416) (4082:4082:4082))
        (PORT d[2] (5485:5485:5485) (4928:4928:4928))
        (PORT d[3] (2537:2537:2537) (2347:2347:2347))
        (PORT d[4] (6915:6915:6915) (5978:5978:5978))
        (PORT d[5] (8872:8872:8872) (7954:7954:7954))
        (PORT d[6] (3457:3457:3457) (3116:3116:3116))
        (PORT d[7] (2189:2189:2189) (2030:2030:2030))
        (PORT d[8] (7847:7847:7847) (6921:6921:6921))
        (PORT d[9] (5157:5157:5157) (4430:4430:4430))
        (PORT d[10] (4864:4864:4864) (4426:4426:4426))
        (PORT d[11] (3268:3268:3268) (2953:2953:2953))
        (PORT d[12] (4860:4860:4860) (4160:4160:4160))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT d[0] (2678:2678:2678) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2165:2165:2165))
        (PORT d[1] (1926:1926:1926) (1709:1709:1709))
        (PORT d[2] (1261:1261:1261) (1119:1119:1119))
        (PORT d[3] (1632:1632:1632) (1432:1432:1432))
        (PORT d[4] (2849:2849:2849) (2537:2537:2537))
        (PORT d[5] (945:945:945) (862:862:862))
        (PORT d[6] (4943:4943:4943) (4417:4417:4417))
        (PORT d[7] (1627:1627:1627) (1428:1428:1428))
        (PORT d[8] (986:986:986) (892:892:892))
        (PORT d[9] (4023:4023:4023) (3426:3426:3426))
        (PORT d[10] (3739:3739:3739) (3260:3260:3260))
        (PORT d[11] (3930:3930:3930) (3329:3329:3329))
        (PORT d[12] (4084:4084:4084) (3479:3479:3479))
        (PORT clk (2490:2490:2490) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (PORT d[0] (2990:2990:2990) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1753:1753:1753))
        (PORT d[1] (3649:3649:3649) (3381:3381:3381))
        (PORT d[2] (2846:2846:2846) (2512:2512:2512))
        (PORT d[3] (6110:6110:6110) (5597:5597:5597))
        (PORT d[4] (2096:2096:2096) (1856:1856:1856))
        (PORT d[5] (1308:1308:1308) (1183:1183:1183))
        (PORT d[6] (3810:3810:3810) (3404:3404:3404))
        (PORT d[7] (1699:1699:1699) (1506:1506:1506))
        (PORT d[8] (1330:1330:1330) (1212:1212:1212))
        (PORT d[9] (4854:4854:4854) (4176:4176:4176))
        (PORT d[10] (4523:4523:4523) (3969:3969:3969))
        (PORT d[11] (5073:5073:5073) (4379:4379:4379))
        (PORT d[12] (4916:4916:4916) (4230:4230:4230))
        (PORT clk (2476:2476:2476) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2501:2501:2501))
        (PORT d[0] (4573:4573:4573) (3852:3852:3852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (1779:1779:1779))
        (PORT d[1] (4038:4038:4038) (3727:3727:3727))
        (PORT d[2] (1285:1285:1285) (1136:1136:1136))
        (PORT d[3] (1274:1274:1274) (1133:1133:1133))
        (PORT d[4] (2501:2501:2501) (2227:2227:2227))
        (PORT d[5] (920:920:920) (835:835:835))
        (PORT d[6] (4169:4169:4169) (3728:3728:3728))
        (PORT d[7] (1278:1278:1278) (1126:1126:1126))
        (PORT d[8] (939:939:939) (859:859:859))
        (PORT d[9] (4454:4454:4454) (3814:3814:3814))
        (PORT d[10] (4144:4144:4144) (3629:3629:3629))
        (PORT d[11] (4656:4656:4656) (3998:3998:3998))
        (PORT d[12] (4554:4554:4554) (3902:3902:3902))
        (PORT clk (2492:2492:2492) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (PORT d[0] (3185:3185:3185) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1311:1311:1311))
        (PORT datab (2301:2301:2301) (2000:2000:2000))
        (PORT datac (1697:1697:1697) (1419:1419:1419))
        (PORT datad (2862:2862:2862) (2633:2633:2633))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1999:1999:1999) (1604:1604:1604))
        (PORT datab (2174:2174:2174) (1816:1816:1816))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (2861:2861:2861) (2633:2633:2633))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5632:5632:5632) (5129:5129:5129))
        (PORT d[1] (4590:4590:4590) (4342:4342:4342))
        (PORT d[2] (6004:6004:6004) (5248:5248:5248))
        (PORT d[3] (1660:1660:1660) (1525:1525:1525))
        (PORT d[4] (2728:2728:2728) (2268:2268:2268))
        (PORT d[5] (2160:2160:2160) (1814:1814:1814))
        (PORT d[6] (3487:3487:3487) (3192:3192:3192))
        (PORT d[7] (2896:2896:2896) (2661:2661:2661))
        (PORT d[8] (2093:2093:2093) (1773:1773:1773))
        (PORT d[9] (2637:2637:2637) (2285:2285:2285))
        (PORT d[10] (3952:3952:3952) (3534:3534:3534))
        (PORT d[11] (2754:2754:2754) (2445:2445:2445))
        (PORT d[12] (2842:2842:2842) (2505:2505:2505))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT d[0] (2431:2431:2431) (2052:2052:2052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (1782:1782:1782))
        (PORT d[1] (3611:3611:3611) (3347:3347:3347))
        (PORT d[2] (1632:1632:1632) (1451:1451:1451))
        (PORT d[3] (6144:6144:6144) (5625:5625:5625))
        (PORT d[4] (2114:2114:2114) (1868:1868:1868))
        (PORT d[5] (1352:1352:1352) (1224:1224:1224))
        (PORT d[6] (3400:3400:3400) (3039:3039:3039))
        (PORT d[7] (1705:1705:1705) (1513:1513:1513))
        (PORT d[8] (1353:1353:1353) (1239:1239:1239))
        (PORT d[9] (4823:4823:4823) (4151:4151:4151))
        (PORT d[10] (4486:4486:4486) (3942:3942:3942))
        (PORT d[11] (5120:5120:5120) (4424:4424:4424))
        (PORT d[12] (4988:4988:4988) (4294:4294:4294))
        (PORT clk (2475:2475:2475) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2500:2500:2500))
        (PORT d[0] (3744:3744:3744) (3389:3389:3389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1817:1817:1817) (1502:1502:1502))
        (PORT datab (2303:2303:2303) (2001:2001:2001))
        (PORT datac (1765:1765:1765) (1457:1457:1457))
        (PORT datad (2860:2860:2860) (2631:2631:2631))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5944:5944:5944) (5420:5420:5420))
        (PORT d[1] (4099:4099:4099) (3807:3807:3807))
        (PORT d[2] (6403:6403:6403) (5607:5607:5607))
        (PORT d[3] (1620:1620:1620) (1479:1479:1479))
        (PORT d[4] (2018:2018:2018) (1682:1682:1682))
        (PORT d[5] (2048:2048:2048) (1730:1730:1730))
        (PORT d[6] (3005:3005:3005) (2624:2624:2624))
        (PORT d[7] (2509:2509:2509) (2318:2318:2318))
        (PORT d[8] (2519:2519:2519) (2151:2151:2151))
        (PORT d[9] (2691:2691:2691) (2336:2336:2336))
        (PORT d[10] (4329:4329:4329) (3869:3869:3869))
        (PORT d[11] (3134:3134:3134) (2782:2782:2782))
        (PORT d[12] (3276:3276:3276) (2897:2897:2897))
        (PORT clk (2510:2510:2510) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT d[0] (3186:3186:3186) (2952:2952:2952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7604:7604:7604) (6962:6962:6962))
        (PORT d[1] (4125:4125:4125) (3877:3877:3877))
        (PORT d[2] (6566:6566:6566) (5882:5882:5882))
        (PORT d[3] (5361:5361:5361) (4947:4947:4947))
        (PORT d[4] (8281:8281:8281) (7051:7051:7051))
        (PORT d[5] (8724:8724:8724) (7732:7732:7732))
        (PORT d[6] (3900:3900:3900) (3550:3550:3550))
        (PORT d[7] (3802:3802:3802) (3554:3554:3554))
        (PORT d[8] (6744:6744:6744) (5958:5958:5958))
        (PORT d[9] (5345:5345:5345) (4588:4588:4588))
        (PORT d[10] (5644:5644:5644) (5149:5149:5149))
        (PORT d[11] (2980:2980:2980) (2732:2732:2732))
        (PORT d[12] (4917:4917:4917) (4335:4335:4335))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT d[0] (6168:6168:6168) (5440:5440:5440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1241:1241:1241))
        (PORT datab (2925:2925:2925) (2677:2677:2677))
        (PORT datac (2254:2254:2254) (1964:1964:1964))
        (PORT datad (2696:2696:2696) (2244:2244:2244))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (223:223:223) (238:238:238))
        (PORT datad (2204:2204:2204) (1898:1898:1898))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7643:7643:7643) (6998:6998:6998))
        (PORT d[1] (4487:4487:4487) (4188:4188:4188))
        (PORT d[2] (6574:6574:6574) (5891:5891:5891))
        (PORT d[3] (5341:5341:5341) (4940:4940:4940))
        (PORT d[4] (8654:8654:8654) (7379:7379:7379))
        (PORT d[5] (8398:8398:8398) (7450:7450:7450))
        (PORT d[6] (4288:4288:4288) (3895:3895:3895))
        (PORT d[7] (4220:4220:4220) (3927:3927:3927))
        (PORT d[8] (7119:7119:7119) (6294:6294:6294))
        (PORT d[9] (5353:5353:5353) (4597:4597:4597))
        (PORT d[10] (5634:5634:5634) (5138:5138:5138))
        (PORT d[11] (2615:2615:2615) (2405:2405:2405))
        (PORT d[12] (4982:4982:4982) (4395:4395:4395))
        (PORT clk (2489:2489:2489) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2512:2512:2512))
        (PORT d[0] (5779:5779:5779) (5110:5110:5110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5528:5528:5528) (5055:5055:5055))
        (PORT d[1] (4590:4590:4590) (4343:4343:4343))
        (PORT d[2] (6068:6068:6068) (5293:5293:5293))
        (PORT d[3] (1652:1652:1652) (1516:1516:1516))
        (PORT d[4] (2060:2060:2060) (1735:1735:1735))
        (PORT d[5] (2151:2151:2151) (1803:1803:1803))
        (PORT d[6] (2982:2982:2982) (2610:2610:2610))
        (PORT d[7] (2561:2561:2561) (2368:2368:2368))
        (PORT d[8] (2136:2136:2136) (1808:1808:1808))
        (PORT d[9] (3010:3010:3010) (2611:2611:2611))
        (PORT d[10] (4324:4324:4324) (3864:3864:3864))
        (PORT d[11] (3088:3088:3088) (2735:2735:2735))
        (PORT d[12] (2881:2881:2881) (2541:2541:2541))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (3586:3586:3586) (3302:3302:3302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2201:2201:2201) (1908:1908:1908))
        (PORT datab (2301:2301:2301) (2000:2000:2000))
        (PORT datac (1772:1772:1772) (1454:1454:1454))
        (PORT datad (2863:2863:2863) (2634:2634:2634))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1774:1774:1774))
        (PORT d[1] (3277:3277:3277) (3031:3031:3031))
        (PORT d[2] (2434:2434:2434) (2152:2152:2152))
        (PORT d[3] (5703:5703:5703) (5244:5244:5244))
        (PORT d[4] (2031:2031:2031) (1791:1791:1791))
        (PORT d[5] (1328:1328:1328) (1205:1205:1205))
        (PORT d[6] (3391:3391:3391) (3030:3030:3030))
        (PORT d[7] (1680:1680:1680) (1490:1490:1490))
        (PORT d[8] (1755:1755:1755) (1587:1587:1587))
        (PORT d[9] (5224:5224:5224) (4498:4498:4498))
        (PORT d[10] (4467:4467:4467) (3920:3920:3920))
        (PORT d[11] (5170:5170:5170) (4469:4469:4469))
        (PORT d[12] (5327:5327:5327) (4600:4600:4600))
        (PORT clk (2471:2471:2471) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2496:2496:2496))
        (PORT d[0] (3771:3771:3771) (3402:3402:3402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (1830:1830:1830))
        (PORT d[1] (1567:1567:1567) (1403:1403:1403))
        (PORT d[2] (1253:1253:1253) (1109:1109:1109))
        (PORT d[3] (1258:1258:1258) (1113:1113:1113))
        (PORT d[4] (2902:2902:2902) (2578:2578:2578))
        (PORT d[5] (980:980:980) (889:889:889))
        (PORT d[6] (4631:4631:4631) (4142:4142:4142))
        (PORT d[7] (961:961:961) (862:862:862))
        (PORT d[8] (937:937:937) (850:850:850))
        (PORT d[9] (4023:4023:4023) (3425:3425:3425))
        (PORT d[10] (3712:3712:3712) (3243:3243:3243))
        (PORT d[11] (3898:3898:3898) (3316:3316:3316))
        (PORT d[12] (4093:4093:4093) (3489:3489:3489))
        (PORT clk (2490:2490:2490) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2515:2515:2515))
        (PORT d[0] (3257:3257:3257) (2835:2835:2835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1433:1433:1433))
        (PORT datab (2203:2203:2203) (1823:1823:1823))
        (PORT datac (2259:2259:2259) (1970:1970:1970))
        (PORT datad (2856:2856:2856) (2626:2626:2626))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5623:5623:5623) (5109:5109:5109))
        (PORT d[1] (4488:4488:4488) (4158:4158:4158))
        (PORT d[2] (6060:6060:6060) (5303:5303:5303))
        (PORT d[3] (2008:2008:2008) (1797:1797:1797))
        (PORT d[4] (2077:2077:2077) (1745:1745:1745))
        (PORT d[5] (2386:2386:2386) (2024:2024:2024))
        (PORT d[6] (2982:2982:2982) (2609:2609:2609))
        (PORT d[7] (2602:2602:2602) (2403:2403:2403))
        (PORT d[8] (2114:2114:2114) (1779:1779:1779))
        (PORT d[9] (3016:3016:3016) (2618:2618:2618))
        (PORT d[10] (4362:4362:4362) (3898:3898:3898))
        (PORT d[11] (2762:2762:2762) (2455:2455:2455))
        (PORT d[12] (2882:2882:2882) (2541:2541:2541))
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (PORT d[0] (2099:2099:2099) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1430:1430:1430))
        (PORT d[1] (3668:3668:3668) (3382:3382:3382))
        (PORT d[2] (2823:2823:2823) (2497:2497:2497))
        (PORT d[3] (1282:1282:1282) (1140:1140:1140))
        (PORT d[4] (2099:2099:2099) (1862:1862:1862))
        (PORT d[5] (1390:1390:1390) (1240:1240:1240))
        (PORT d[6] (3793:3793:3793) (3395:3395:3395))
        (PORT d[7] (1310:1310:1310) (1164:1164:1164))
        (PORT d[8] (1015:1015:1015) (938:938:938))
        (PORT d[9] (4846:4846:4846) (4168:4168:4168))
        (PORT d[10] (4111:4111:4111) (3611:3611:3611))
        (PORT d[11] (4731:4731:4731) (4075:4075:4075))
        (PORT d[12] (4873:4873:4873) (4196:4196:4196))
        (PORT clk (2477:2477:2477) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2502:2502:2502))
        (PORT d[0] (4538:4538:4538) (3825:3825:3825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1490:1490:1490))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1490:1490:1490))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1765:1765:1765))
        (PORT d[1] (1240:1240:1240) (1118:1118:1118))
        (PORT d[2] (853:853:853) (757:757:757))
        (PORT d[3] (911:911:911) (813:813:813))
        (PORT d[4] (2506:2506:2506) (2233:2233:2233))
        (PORT d[5] (874:874:874) (773:773:773))
        (PORT d[6] (546:546:546) (494:494:494))
        (PORT d[7] (551:551:551) (505:505:505))
        (PORT d[8] (555:555:555) (511:511:511))
        (PORT d[9] (4447:4447:4447) (3806:3806:3806))
        (PORT d[10] (3721:3721:3721) (3253:3253:3253))
        (PORT d[11] (4341:4341:4341) (3710:3710:3710))
        (PORT d[12] (4516:4516:4516) (3868:3868:3868))
        (PORT clk (2491:2491:2491) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (PORT d[0] (3184:3184:3184) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1169:1169:1169))
        (PORT datab (1855:1855:1855) (1532:1532:1532))
        (PORT datac (2258:2258:2258) (1968:1968:1968))
        (PORT datad (2858:2858:2858) (2628:2628:2628))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2171:2171:2171))
        (PORT d[1] (1639:1639:1639) (1465:1465:1465))
        (PORT d[2] (1651:1651:1651) (1433:1433:1433))
        (PORT d[3] (2019:2019:2019) (1763:1763:1763))
        (PORT d[4] (2886:2886:2886) (2570:2570:2570))
        (PORT d[5] (1321:1321:1321) (1184:1184:1184))
        (PORT d[6] (4651:4651:4651) (4165:4165:4165))
        (PORT d[7] (1271:1271:1271) (1135:1135:1135))
        (PORT d[8] (945:945:945) (858:858:858))
        (PORT d[9] (3965:3965:3965) (3367:3367:3367))
        (PORT d[10] (3069:3069:3069) (2702:2702:2702))
        (PORT d[11] (3931:3931:3931) (3335:3335:3335))
        (PORT d[12] (4068:4068:4068) (3460:3460:3460))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (PORT d[0] (3641:3641:3641) (3048:3048:3048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1887:1887:1887) (1543:1543:1543))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (2077:2077:2077) (1746:1746:1746))
        (PORT datad (2861:2861:2861) (2632:2632:2632))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (280:280:280))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (431:431:431) (376:376:376))
        (PORT datad (2203:2203:2203) (1898:1898:1898))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5973:5973:5973) (5441:5441:5441))
        (PORT d[1] (4482:4482:4482) (4151:4151:4151))
        (PORT d[2] (6061:6061:6061) (5304:5304:5304))
        (PORT d[3] (1580:1580:1580) (1437:1437:1437))
        (PORT d[4] (1331:1331:1331) (1109:1109:1109))
        (PORT d[5] (2406:2406:2406) (2040:2040:2040))
        (PORT d[6] (2975:2975:2975) (2602:2602:2602))
        (PORT d[7] (2552:2552:2552) (2360:2360:2360))
        (PORT d[8] (2514:2514:2514) (2145:2145:2145))
        (PORT d[9] (2299:2299:2299) (1996:1996:1996))
        (PORT d[10] (4363:4363:4363) (3899:3899:3899))
        (PORT d[11] (3171:3171:3171) (2819:2819:2819))
        (PORT d[12] (3270:3270:3270) (2889:2889:2889))
        (PORT clk (2509:2509:2509) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (PORT d[0] (2459:2459:2459) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2088:2088:2088))
        (PORT d[1] (3259:3259:3259) (3030:3030:3030))
        (PORT d[2] (2067:2067:2067) (1832:1832:1832))
        (PORT d[3] (5743:5743:5743) (5278:5278:5278))
        (PORT d[4] (2045:2045:2045) (1807:1807:1807))
        (PORT d[5] (8073:8073:8073) (7328:7328:7328))
        (PORT d[6] (3407:3407:3407) (3038:3038:3038))
        (PORT d[7] (4318:4318:4318) (3896:3896:3896))
        (PORT d[8] (2028:2028:2028) (1819:1819:1819))
        (PORT d[9] (5231:5231:5231) (4506:4506:4506))
        (PORT d[10] (2139:2139:2139) (1758:1758:1758))
        (PORT d[11] (5463:5463:5463) (4728:4728:4728))
        (PORT d[12] (5401:5401:5401) (4662:4662:4662))
        (PORT clk (2468:2468:2468) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2494:2494:2494))
        (PORT d[0] (4202:4202:4202) (3525:3525:3525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6006:6006:6006) (5448:5448:5448))
        (PORT d[1] (4101:4101:4101) (3813:3813:3813))
        (PORT d[2] (6454:6454:6454) (5656:5656:5656))
        (PORT d[3] (1669:1669:1669) (1526:1526:1526))
        (PORT d[4] (2036:2036:2036) (1702:1702:1702))
        (PORT d[5] (2844:2844:2844) (2437:2437:2437))
        (PORT d[6] (2581:2581:2581) (2250:2250:2250))
        (PORT d[7] (2162:2162:2162) (2010:2010:2010))
        (PORT d[8] (2052:2052:2052) (1738:1738:1738))
        (PORT d[9] (2671:2671:2671) (2326:2326:2326))
        (PORT d[10] (4717:4717:4717) (4213:4213:4213))
        (PORT d[11] (3181:3181:3181) (2831:2831:2831))
        (PORT d[12] (3311:3311:3311) (2928:2928:2928))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT d[0] (2909:2909:2909) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (1591:1591:1591))
        (PORT datab (1507:1507:1507) (1203:1203:1203))
        (PORT datac (2258:2258:2258) (1969:1969:1969))
        (PORT datad (2857:2857:2857) (2628:2628:2628))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5618:5618:5618) (5113:5113:5113))
        (PORT d[1] (4007:4007:4007) (3728:3728:3728))
        (PORT d[2] (5684:5684:5684) (4973:4973:4973))
        (PORT d[3] (1695:1695:1695) (1555:1555:1555))
        (PORT d[4] (2069:2069:2069) (1745:1745:1745))
        (PORT d[5] (2463:2463:2463) (2080:2080:2080))
        (PORT d[6] (3501:3501:3501) (3208:3208:3208))
        (PORT d[7] (2885:2885:2885) (2648:2648:2648))
        (PORT d[8] (2105:2105:2105) (1779:1779:1779))
        (PORT d[9] (2677:2677:2677) (2332:2332:2332))
        (PORT d[10] (3951:3951:3951) (3533:3533:3533))
        (PORT d[11] (2739:2739:2739) (2428:2428:2428))
        (PORT d[12] (2827:2827:2827) (2488:2488:2488))
        (PORT clk (2505:2505:2505) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2529:2529:2529))
        (PORT d[0] (2489:2489:2489) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1214:1214:1214))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (1823:1823:1823) (1501:1501:1501))
        (PORT datad (2857:2857:2857) (2627:2627:2627))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1801:1801:1801))
        (PORT d[1] (1588:1588:1588) (1415:1415:1415))
        (PORT d[2] (1223:1223:1223) (1084:1084:1084))
        (PORT d[3] (1211:1211:1211) (1074:1074:1074))
        (PORT d[4] (2507:2507:2507) (2234:2234:2234))
        (PORT d[5] (923:923:923) (837:837:837))
        (PORT d[6] (4230:4230:4230) (3793:3793:3793))
        (PORT d[7] (906:906:906) (815:815:815))
        (PORT d[8] (923:923:923) (834:834:834))
        (PORT d[9] (3993:3993:3993) (3399:3399:3399))
        (PORT d[10] (3720:3720:3720) (3253:3253:3253))
        (PORT d[11] (4267:4267:4267) (3648:3648:3648))
        (PORT d[12] (4166:4166:4166) (3552:3552:3552))
        (PORT clk (2491:2491:2491) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (PORT d[0] (2799:2799:2799) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1448:1448:1448))
        (PORT d[1] (3998:3998:3998) (3690:3690:3690))
        (PORT d[2] (1307:1307:1307) (1156:1156:1156))
        (PORT d[3] (1289:1289:1289) (1153:1153:1153))
        (PORT d[4] (2510:2510:2510) (2227:2227:2227))
        (PORT d[5] (973:973:973) (887:887:887))
        (PORT d[6] (4244:4244:4244) (3795:3795:3795))
        (PORT d[7] (1628:1628:1628) (1444:1444:1444))
        (PORT d[8] (1329:1329:1329) (1206:1206:1206))
        (PORT d[9] (4469:4469:4469) (3827:3827:3827))
        (PORT d[10] (4112:4112:4112) (3606:3606:3606))
        (PORT d[11] (4711:4711:4711) (4053:4053:4053))
        (PORT d[12] (4599:4599:4599) (3941:3941:3941))
        (PORT clk (2478:2478:2478) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2503:2503:2503))
        (PORT d[0] (2591:2591:2591) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2173:2173:2173) (1830:1830:1830))
        (PORT datab (1461:1461:1461) (1240:1240:1240))
        (PORT datac (2257:2257:2257) (1968:1968:1968))
        (PORT datad (2859:2859:2859) (2629:2629:2629))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1746:1746:1746))
        (PORT d[1] (3628:3628:3628) (3356:3356:3356))
        (PORT d[2] (2413:2413:2413) (2138:2138:2138))
        (PORT d[3] (5683:5683:5683) (5231:5231:5231))
        (PORT d[4] (1756:1756:1756) (1550:1550:1550))
        (PORT d[5] (1327:1327:1327) (1204:1204:1204))
        (PORT d[6] (3441:3441:3441) (3074:3074:3074))
        (PORT d[7] (1680:1680:1680) (1489:1489:1489))
        (PORT d[8] (1397:1397:1397) (1274:1274:1274))
        (PORT d[9] (4787:4787:4787) (4117:4117:4117))
        (PORT d[10] (4487:4487:4487) (3943:3943:3943))
        (PORT d[11] (5097:5097:5097) (4406:4406:4406))
        (PORT d[12] (4946:4946:4946) (4254:4254:4254))
        (PORT clk (2473:2473:2473) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2498:2498:2498))
        (PORT d[0] (3702:3702:3702) (3323:3323:3323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2200:2200:2200))
        (PORT d[1] (1934:1934:1934) (1723:1723:1723))
        (PORT d[2] (1687:1687:1687) (1470:1470:1470))
        (PORT d[3] (1599:1599:1599) (1410:1410:1410))
        (PORT d[4] (2887:2887:2887) (2571:2571:2571))
        (PORT d[5] (1293:1293:1293) (1161:1161:1161))
        (PORT d[6] (4651:4651:4651) (4165:4165:4165))
        (PORT d[7] (1327:1327:1327) (1180:1180:1180))
        (PORT d[8] (1327:1327:1327) (1186:1186:1186))
        (PORT d[9] (3578:3578:3578) (3021:3021:3021))
        (PORT d[10] (3350:3350:3350) (2941:2941:2941))
        (PORT d[11] (3725:3725:3725) (3173:3173:3173))
        (PORT d[12] (3753:3753:3753) (3174:3174:3174))
        (PORT clk (2486:2486:2486) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (PORT d[0] (3176:3176:3176) (2734:2734:2734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1542:1542:1542))
        (PORT datab (2306:2306:2306) (2005:2005:2005))
        (PORT datac (2113:2113:2113) (1879:1879:1879))
        (PORT datad (2855:2855:2855) (2625:2625:2625))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (224:224:224) (238:238:238))
        (PORT datad (2197:2197:2197) (1891:1891:1891))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6600:6600:6600) (5966:5966:5966))
        (PORT d[1] (3770:3770:3770) (3532:3532:3532))
        (PORT d[2] (5477:5477:5477) (4917:4917:4917))
        (PORT d[3] (2549:2549:2549) (2403:2403:2403))
        (PORT d[4] (5325:5325:5325) (4541:4541:4541))
        (PORT d[5] (7295:7295:7295) (6548:6548:6548))
        (PORT d[6] (3085:3085:3085) (2809:2809:2809))
        (PORT d[7] (2955:2955:2955) (2758:2758:2758))
        (PORT d[8] (5527:5527:5527) (4859:4859:4859))
        (PORT d[9] (3910:3910:3910) (3304:3304:3304))
        (PORT d[10] (4144:4144:4144) (3812:3812:3812))
        (PORT d[11] (3354:3354:3354) (2889:2889:2889))
        (PORT d[12] (3303:3303:3303) (2849:2849:2849))
        (PORT clk (2453:2453:2453) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2478:2478:2478))
        (PORT d[0] (2876:2876:2876) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5974:5974:5974) (5422:5422:5422))
        (PORT d[1] (5036:5036:5036) (4730:4730:4730))
        (PORT d[2] (6282:6282:6282) (5687:5687:5687))
        (PORT d[3] (3490:3490:3490) (3300:3300:3300))
        (PORT d[4] (4323:4323:4323) (3735:3735:3735))
        (PORT d[5] (4394:4394:4394) (3835:3835:3835))
        (PORT d[6] (4392:4392:4392) (4038:4038:4038))
        (PORT d[7] (2949:2949:2949) (2737:2737:2737))
        (PORT d[8] (4397:4397:4397) (3826:3826:3826))
        (PORT d[9] (3060:3060:3060) (2654:2654:2654))
        (PORT d[10] (4312:4312:4312) (3866:3866:3866))
        (PORT d[11] (2654:2654:2654) (2343:2343:2343))
        (PORT d[12] (3805:3805:3805) (3339:3339:3339))
        (PORT clk (2461:2461:2461) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2487:2487:2487))
        (PORT d[0] (2496:2496:2496) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5592:5592:5592) (5128:5128:5128))
        (PORT d[1] (2930:2930:2930) (2742:2742:2742))
        (PORT d[2] (6646:6646:6646) (6018:6018:6018))
        (PORT d[3] (3878:3878:3878) (3660:3660:3660))
        (PORT d[4] (6205:6205:6205) (5367:5367:5367))
        (PORT d[5] (3556:3556:3556) (3080:3080:3080))
        (PORT d[6] (4837:4837:4837) (4443:4443:4443))
        (PORT d[7] (3406:3406:3406) (3154:3154:3154))
        (PORT d[8] (4409:4409:4409) (3841:3841:3841))
        (PORT d[9] (3777:3777:3777) (3284:3284:3284))
        (PORT d[10] (5015:5015:5015) (4493:4493:4493))
        (PORT d[11] (3402:3402:3402) (3007:3007:3007))
        (PORT d[12] (2694:2694:2694) (2372:2372:2372))
        (PORT clk (2437:2437:2437) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2462:2462:2462))
        (PORT d[0] (2160:2160:2160) (1798:1798:1798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6981:6981:6981) (6304:6304:6304))
        (PORT d[1] (4169:4169:4169) (3903:3903:3903))
        (PORT d[2] (5468:5468:5468) (4924:4924:4924))
        (PORT d[3] (2960:2960:2960) (2761:2761:2761))
        (PORT d[4] (5718:5718:5718) (4895:4895:4895))
        (PORT d[5] (7276:7276:7276) (6539:6539:6539))
        (PORT d[6] (2756:2756:2756) (2485:2485:2485))
        (PORT d[7] (3314:3314:3314) (3070:3070:3070))
        (PORT d[8] (6338:6338:6338) (5565:5565:5565))
        (PORT d[9] (4043:4043:4043) (3413:3413:3413))
        (PORT d[10] (4517:4517:4517) (4148:4148:4148))
        (PORT d[11] (3319:3319:3319) (2868:2868:2868))
        (PORT d[12] (3389:3389:3389) (2928:2928:2928))
        (PORT clk (2453:2453:2453) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2478:2478:2478))
        (PORT d[0] (2488:2488:2488) (2052:2052:2052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3278:3278:3278) (3038:3038:3038))
        (PORT datab (1757:1757:1757) (1473:1473:1473))
        (PORT datac (1162:1162:1162) (955:955:955))
        (PORT datad (2216:2216:2216) (1970:1970:1970))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3280:3280:3280) (3039:3039:3039))
        (PORT datab (1454:1454:1454) (1166:1166:1166))
        (PORT datac (1626:1626:1626) (1460:1460:1460))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7040:7040:7040) (6351:6351:6351))
        (PORT d[1] (4511:4511:4511) (4190:4190:4190))
        (PORT d[2] (5476:5476:5476) (4924:4924:4924))
        (PORT d[3] (2984:2984:2984) (2781:2781:2781))
        (PORT d[4] (5346:5346:5346) (4566:4566:4566))
        (PORT d[5] (7315:7315:7315) (6571:6571:6571))
        (PORT d[6] (3105:3105:3105) (2790:2790:2790))
        (PORT d[7] (3348:3348:3348) (3115:3115:3115))
        (PORT d[8] (6278:6278:6278) (5512:5512:5512))
        (PORT d[9] (3576:3576:3576) (2987:2987:2987))
        (PORT d[10] (4509:4509:4509) (4138:4138:4138))
        (PORT d[11] (3338:3338:3338) (2877:2877:2877))
        (PORT d[12] (3290:3290:3290) (2802:2802:2802))
        (PORT clk (2439:2439:2439) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2464:2464:2464))
        (PORT d[0] (3410:3410:3410) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7432:7432:7432) (6711:6711:6711))
        (PORT d[1] (3289:3289:3289) (3091:3091:3091))
        (PORT d[2] (5880:5880:5880) (5290:5290:5290))
        (PORT d[3] (2202:2202:2202) (2047:2047:2047))
        (PORT d[4] (5740:5740:5740) (4921:4921:4921))
        (PORT d[5] (7687:7687:7687) (6900:6900:6900))
        (PORT d[6] (2654:2654:2654) (2356:2356:2356))
        (PORT d[7] (3720:3720:3720) (3445:3445:3445))
        (PORT d[8] (6671:6671:6671) (5864:5864:5864))
        (PORT d[9] (3980:3980:3980) (3360:3360:3360))
        (PORT d[10] (4894:4894:4894) (4484:4484:4484))
        (PORT d[11] (3737:3737:3737) (3239:3239:3239))
        (PORT d[12] (3710:3710:3710) (3215:3215:3215))
        (PORT clk (2466:2466:2466) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2492:2492:2492))
        (PORT d[0] (2641:2641:2641) (2356:2356:2356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3281:3281:3281) (3040:3040:3040))
        (PORT datab (2262:2262:2262) (2012:2012:2012))
        (PORT datac (1094:1094:1094) (906:906:906))
        (PORT datad (1458:1458:1458) (1221:1221:1221))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7375:7375:7375) (6665:6665:6665))
        (PORT d[1] (4577:4577:4577) (4251:4251:4251))
        (PORT d[2] (5887:5887:5887) (5297:5297:5297))
        (PORT d[3] (3352:3352:3352) (3100:3100:3100))
        (PORT d[4] (5706:5706:5706) (4893:4893:4893))
        (PORT d[5] (7688:7688:7688) (6901:6901:6901))
        (PORT d[6] (2718:2718:2718) (2452:2452:2452))
        (PORT d[7] (3719:3719:3719) (3446:3446:3446))
        (PORT d[8] (6311:6311:6311) (5563:5563:5563))
        (PORT d[9] (4345:4345:4345) (3679:3679:3679))
        (PORT d[10] (4944:4944:4944) (4528:4528:4528))
        (PORT d[11] (3710:3710:3710) (3222:3222:3222))
        (PORT d[12] (3760:3760:3760) (3256:3256:3256))
        (PORT clk (2471:2471:2471) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2497:2497:2497))
        (PORT d[0] (2317:2317:2317) (1871:1871:1871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5215:5215:5215) (4780:4780:4780))
        (PORT d[1] (3690:3690:3690) (3466:3466:3466))
        (PORT d[2] (4989:4989:4989) (4471:4471:4471))
        (PORT d[3] (4165:4165:4165) (3875:3875:3875))
        (PORT d[4] (7136:7136:7136) (6018:6018:6018))
        (PORT d[5] (7171:7171:7171) (6345:6345:6345))
        (PORT d[6] (3138:3138:3138) (2856:2856:2856))
        (PORT d[7] (3801:3801:3801) (3536:3536:3536))
        (PORT d[8] (5591:5591:5591) (4923:4923:4923))
        (PORT d[9] (5393:5393:5393) (4620:4620:4620))
        (PORT d[10] (4768:4768:4768) (4306:4306:4306))
        (PORT d[11] (4869:4869:4869) (4133:4133:4133))
        (PORT d[12] (4166:4166:4166) (3662:3662:3662))
        (PORT clk (2455:2455:2455) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2480:2480:2480))
        (PORT d[0] (2363:2363:2363) (1996:1996:1996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1264:1264:1264))
        (PORT datab (2261:2261:2261) (2012:2012:2012))
        (PORT datac (3233:3233:3233) (2995:2995:2995))
        (PORT datad (2779:2779:2779) (2280:2280:2280))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (2159:2159:2159) (1911:1911:1911))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1430:1430:1430))
        (PORT d[1] (4013:4013:4013) (3699:3699:3699))
        (PORT d[2] (1272:1272:1272) (1134:1134:1134))
        (PORT d[3] (1273:1273:1273) (1131:1131:1131))
        (PORT d[4] (1311:1311:1311) (1162:1162:1162))
        (PORT d[5] (949:949:949) (869:869:869))
        (PORT d[6] (3843:3843:3843) (3439:3439:3439))
        (PORT d[7] (1309:1309:1309) (1163:1163:1163))
        (PORT d[8] (973:973:973) (899:899:899))
        (PORT d[9] (4404:4404:4404) (3776:3776:3776))
        (PORT d[10] (4113:4113:4113) (3606:3606:3606))
        (PORT d[11] (4689:4689:4689) (4036:4036:4036))
        (PORT d[12] (4577:4577:4577) (3936:3936:3936))
        (PORT clk (2477:2477:2477) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2503:2503:2503))
        (PORT d[0] (3177:3177:3177) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5975:5975:5975) (5412:5412:5412))
        (PORT d[1] (3716:3716:3716) (3466:3466:3466))
        (PORT d[2] (8254:8254:8254) (7474:7474:7474))
        (PORT d[3] (5487:5487:5487) (5104:5104:5104))
        (PORT d[4] (2104:2104:2104) (1775:1775:1775))
        (PORT d[5] (2868:2868:2868) (2455:2455:2455))
        (PORT d[6] (2943:2943:2943) (2560:2560:2560))
        (PORT d[7] (2153:2153:2153) (2000:2000:2000))
        (PORT d[8] (2102:2102:2102) (1776:1776:1776))
        (PORT d[9] (2680:2680:2680) (2336:2336:2336))
        (PORT d[10] (4756:4756:4756) (4249:4249:4249))
        (PORT d[11] (3540:3540:3540) (3144:3144:3144))
        (PORT d[12] (1705:1705:1705) (1500:1500:1500))
        (PORT clk (2494:2494:2494) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2519:2519:2519))
        (PORT d[0] (1463:1463:1463) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1724:1724:1724))
        (PORT datab (1038:1038:1038) (828:828:828))
        (PORT datac (2260:2260:2260) (1971:1971:1971))
        (PORT datad (2854:2854:2854) (2623:2623:2623))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5574:5574:5574) (5104:5104:5104))
        (PORT d[1] (5341:5341:5341) (5001:5001:5001))
        (PORT d[2] (6667:6667:6667) (6032:6032:6032))
        (PORT d[3] (3509:3509:3509) (3324:3324:3324))
        (PORT d[4] (5833:5833:5833) (5042:5042:5042))
        (PORT d[5] (4003:4003:4003) (3465:3465:3465))
        (PORT d[6] (4771:4771:4771) (4375:4375:4375))
        (PORT d[7] (2976:2976:2976) (2770:2770:2770))
        (PORT d[8] (4387:4387:4387) (3816:3816:3816))
        (PORT d[9] (3409:3409:3409) (2961:2961:2961))
        (PORT d[10] (4644:4644:4644) (4165:4165:4165))
        (PORT d[11] (3057:3057:3057) (2697:2697:2697))
        (PORT d[12] (2363:2363:2363) (2068:2068:2068))
        (PORT clk (2443:2443:2443) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2468:2468:2468))
        (PORT d[0] (2452:2452:2452) (2050:2050:2050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6655:6655:6655) (6011:6011:6011))
        (PORT d[1] (4047:4047:4047) (3794:3794:3794))
        (PORT d[2] (5507:5507:5507) (4943:4943:4943))
        (PORT d[3] (2960:2960:2960) (2773:2773:2773))
        (PORT d[4] (4918:4918:4918) (4200:4200:4200))
        (PORT d[5] (5660:5660:5660) (5048:5048:5048))
        (PORT d[6] (3081:3081:3081) (2803:2803:2803))
        (PORT d[7] (3329:3329:3329) (3073:3073:3073))
        (PORT d[8] (5527:5527:5527) (4858:4858:4858))
        (PORT d[9] (3875:3875:3875) (3278:3278:3278))
        (PORT d[10] (4104:4104:4104) (3775:3775:3775))
        (PORT d[11] (3369:3369:3369) (2905:2905:2905))
        (PORT d[12] (3317:3317:3317) (2865:2865:2865))
        (PORT clk (2460:2460:2460) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2485:2485:2485))
        (PORT d[0] (3283:3283:3283) (2892:2892:2892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3087:3087:3087) (2681:2681:2681))
        (PORT datab (1776:1776:1776) (1473:1473:1473))
        (PORT datac (3230:3230:3230) (2993:2993:2993))
        (PORT datad (1093:1093:1093) (899:899:899))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6190:6190:6190) (5588:5588:5588))
        (PORT d[1] (4098:4098:4098) (3822:3822:3822))
        (PORT d[2] (5488:5488:5488) (4922:4922:4922))
        (PORT d[3] (2557:2557:2557) (2414:2414:2414))
        (PORT d[4] (5619:5619:5619) (4796:4796:4796))
        (PORT d[5] (6876:6876:6876) (6176:6176:6176))
        (PORT d[6] (3100:3100:3100) (2825:2825:2825))
        (PORT d[7] (2949:2949:2949) (2748:2748:2748))
        (PORT d[8] (5505:5505:5505) (4833:4833:4833))
        (PORT d[9] (4231:4231:4231) (3588:3588:3588))
        (PORT d[10] (3943:3943:3943) (3552:3552:3552))
        (PORT d[11] (3388:3388:3388) (2922:2922:2922))
        (PORT d[12] (3325:3325:3325) (2874:2874:2874))
        (PORT clk (2471:2471:2471) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2497:2497:2497))
        (PORT d[0] (4273:4273:4273) (3493:3493:3493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5254:5254:5254) (4816:4816:4816))
        (PORT d[1] (4660:4660:4660) (4399:4399:4399))
        (PORT d[2] (5869:5869:5869) (5308:5308:5308))
        (PORT d[3] (3090:3090:3090) (2939:2939:2939))
        (PORT d[4] (4705:4705:4705) (4072:4072:4072))
        (PORT d[5] (4780:4780:4780) (4184:4184:4184))
        (PORT d[6] (3630:3630:3630) (3354:3354:3354))
        (PORT d[7] (2583:2583:2583) (2410:2410:2410))
        (PORT d[8] (4781:4781:4781) (4168:4168:4168))
        (PORT d[9] (4478:4478:4478) (3868:3868:3868))
        (PORT d[10] (4680:4680:4680) (4180:4180:4180))
        (PORT d[11] (3421:3421:3421) (3010:3010:3010))
        (PORT d[12] (3424:3424:3424) (2998:2998:2998))
        (PORT clk (2479:2479:2479) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2505:2505:2505))
        (PORT d[0] (3078:3078:3078) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3284:3284:3284) (3044:3044:3044))
        (PORT datab (2266:2266:2266) (2017:2017:2017))
        (PORT datac (1103:1103:1103) (913:913:913))
        (PORT datad (2462:2462:2462) (2243:2243:2243))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5621:5621:5621) (5185:5185:5185))
        (PORT d[1] (3741:3741:3741) (3484:3484:3484))
        (PORT d[2] (5529:5529:5529) (4984:4984:4984))
        (PORT d[3] (3372:3372:3372) (3163:3163:3163))
        (PORT d[4] (6324:6324:6324) (5331:5331:5331))
        (PORT d[5] (5672:5672:5672) (5060:5060:5060))
        (PORT d[6] (3553:3553:3553) (3225:3225:3225))
        (PORT d[7] (3360:3360:3360) (3151:3151:3151))
        (PORT d[8] (5211:5211:5211) (4586:4586:4586))
        (PORT d[9] (4905:4905:4905) (4153:4153:4153))
        (PORT d[10] (3980:3980:3980) (3627:3627:3627))
        (PORT d[11] (3820:3820:3820) (3244:3244:3244))
        (PORT d[12] (3748:3748:3748) (3276:3276:3276))
        (PORT clk (2430:2430:2430) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2455:2455:2455))
        (PORT d[0] (1985:1985:1985) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5995:5995:5995) (5504:5504:5504))
        (PORT d[1] (3362:3362:3362) (3170:3170:3170))
        (PORT d[2] (5491:5491:5491) (4951:4951:4951))
        (PORT d[3] (3411:3411:3411) (3189:3189:3189))
        (PORT d[4] (6417:6417:6417) (5404:5404:5404))
        (PORT d[5] (6353:6353:6353) (5629:5629:5629))
        (PORT d[6] (3196:3196:3196) (2910:2910:2910))
        (PORT d[7] (2994:2994:2994) (2832:2832:2832))
        (PORT d[8] (5176:5176:5176) (4560:4560:4560))
        (PORT d[9] (4463:4463:4463) (3716:3716:3716))
        (PORT d[10] (4375:4375:4375) (3970:3970:3970))
        (PORT d[11] (4548:4548:4548) (3838:3838:3838))
        (PORT d[12] (3791:3791:3791) (3324:3324:3324))
        (PORT clk (2423:2423:2423) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2447:2447:2447))
        (PORT d[0] (4473:4473:4473) (3630:3630:3630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3285:3285:3285) (3045:3045:3045))
        (PORT datab (2267:2267:2267) (2018:2018:2018))
        (PORT datac (1956:1956:1956) (1544:1544:1544))
        (PORT datad (2355:2355:2355) (1867:1867:1867))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (2158:2158:2158) (1910:1910:1910))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3508:3508:3508))
        (PORT d[1] (3286:3286:3286) (3093:3093:3093))
        (PORT d[2] (6741:6741:6741) (6086:6086:6086))
        (PORT d[3] (4105:4105:4105) (3810:3810:3810))
        (PORT d[4] (3907:3907:3907) (3447:3447:3447))
        (PORT d[5] (6995:6995:6995) (6356:6356:6356))
        (PORT d[6] (4185:4185:4185) (3725:3725:3725))
        (PORT d[7] (3180:3180:3180) (2873:2873:2873))
        (PORT d[8] (3368:3368:3368) (3038:3038:3038))
        (PORT d[9] (5156:5156:5156) (4415:4415:4415))
        (PORT d[10] (4314:4314:4314) (3831:3831:3831))
        (PORT d[11] (5016:5016:5016) (4324:4324:4324))
        (PORT d[12] (4654:4654:4654) (4147:4147:4147))
        (PORT clk (2439:2439:2439) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2465:2465:2465))
        (PORT d[0] (3722:3722:3722) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3098:3098:3098))
        (PORT d[1] (3298:3298:3298) (3101:3101:3101))
        (PORT d[2] (3164:3164:3164) (2800:2800:2800))
        (PORT d[3] (4492:4492:4492) (4157:4157:4157))
        (PORT d[4] (4291:4291:4291) (3789:3789:3789))
        (PORT d[5] (6961:6961:6961) (6338:6338:6338))
        (PORT d[6] (4525:4525:4525) (4030:4030:4030))
        (PORT d[7] (3159:3159:3159) (2864:2864:2864))
        (PORT d[8] (2913:2913:2913) (2637:2637:2637))
        (PORT d[9] (5570:5570:5570) (4783:4783:4783))
        (PORT d[10] (3489:3489:3489) (3074:3074:3074))
        (PORT d[11] (5429:5429:5429) (4693:4693:4693))
        (PORT d[12] (5044:5044:5044) (4496:4496:4496))
        (PORT clk (2419:2419:2419) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2445:2445:2445))
        (PORT d[0] (1955:1955:1955) (1768:1768:1768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3006:3006:3006) (2641:2641:2641))
        (PORT datab (1438:1438:1438) (1161:1161:1161))
        (PORT datac (2753:2753:2753) (2526:2526:2526))
        (PORT datad (1899:1899:1899) (1657:1657:1657))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2455:2455:2455))
        (PORT d[1] (3740:3740:3740) (3488:3488:3488))
        (PORT d[2] (2361:2361:2361) (2095:2095:2095))
        (PORT d[3] (4902:4902:4902) (4534:4534:4534))
        (PORT d[4] (5075:5075:5075) (4478:4478:4478))
        (PORT d[5] (7717:7717:7717) (7010:7010:7010))
        (PORT d[6] (2706:2706:2706) (2412:2412:2412))
        (PORT d[7] (3985:3985:3985) (3602:3602:3602))
        (PORT d[8] (2127:2127:2127) (1932:1932:1932))
        (PORT d[9] (6297:6297:6297) (5434:5434:5434))
        (PORT d[10] (3866:3866:3866) (3415:3415:3415))
        (PORT d[11] (6243:6243:6243) (5421:5421:5421))
        (PORT d[12] (5811:5811:5811) (5176:5176:5176))
        (PORT clk (2449:2449:2449) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2475:2475:2475))
        (PORT d[0] (3427:3427:3427) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (2795:2795:2795))
        (PORT d[1] (3316:3316:3316) (3122:3122:3122))
        (PORT d[2] (3525:3525:3525) (3113:3113:3113))
        (PORT d[3] (4493:4493:4493) (4158:4158:4158))
        (PORT d[4] (4295:4295:4295) (3795:3795:3795))
        (PORT d[5] (7375:7375:7375) (6697:6697:6697))
        (PORT d[6] (4575:4575:4575) (4075:4075:4075))
        (PORT d[7] (3572:3572:3572) (3225:3225:3225))
        (PORT d[8] (2972:2972:2972) (2681:2681:2681))
        (PORT d[9] (5540:5540:5540) (4757:4757:4757))
        (PORT d[10] (3472:3472:3472) (3065:3065:3065))
        (PORT d[11] (5430:5430:5430) (4684:4684:4684))
        (PORT d[12] (5052:5052:5052) (4504:4504:4504))
        (PORT clk (2412:2412:2412) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2438:2438:2438))
        (PORT d[0] (3094:3094:3094) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3008:3008:3008) (2642:2642:2642))
        (PORT datab (2161:2161:2161) (1961:1961:1961))
        (PORT datac (2751:2751:2751) (2524:2524:2524))
        (PORT datad (1713:1713:1713) (1418:1418:1418))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5620:5620:5620) (5139:5139:5139))
        (PORT d[1] (4966:4966:4966) (4670:4670:4670))
        (PORT d[2] (5878:5878:5878) (5318:5318:5318))
        (PORT d[3] (3078:3078:3078) (2937:2937:2937))
        (PORT d[4] (4301:4301:4301) (3718:3718:3718))
        (PORT d[5] (4444:4444:4444) (3881:3881:3881))
        (PORT d[6] (3994:3994:3994) (3676:3676:3676))
        (PORT d[7] (2637:2637:2637) (2463:2463:2463))
        (PORT d[8] (4363:4363:4363) (3800:3800:3800))
        (PORT d[9] (3822:3822:3822) (3317:3317:3317))
        (PORT d[10] (5048:5048:5048) (4501:4501:4501))
        (PORT d[11] (3428:3428:3428) (3019:3019:3019))
        (PORT d[12] (3404:3404:3404) (2988:2988:2988))
        (PORT clk (2472:2472:2472) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2496:2496:2496))
        (PORT d[0] (2873:2873:2873) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2451:2451:2451))
        (PORT d[1] (3722:3722:3722) (3488:3488:3488))
        (PORT d[2] (3141:3141:3141) (2781:2781:2781))
        (PORT d[3] (4927:4927:4927) (4560:4560:4560))
        (PORT d[4] (4684:4684:4684) (4144:4144:4144))
        (PORT d[5] (7716:7716:7716) (7010:7010:7010))
        (PORT d[6] (4942:4942:4942) (4390:4390:4390))
        (PORT d[7] (3936:3936:3936) (3559:3559:3559))
        (PORT d[8] (2170:2170:2170) (1968:1968:1968))
        (PORT d[9] (5893:5893:5893) (5080:5080:5080))
        (PORT d[10] (3896:3896:3896) (3441:3441:3441))
        (PORT d[11] (6315:6315:6315) (5481:5481:5481))
        (PORT d[12] (5492:5492:5492) (4898:4898:4898))
        (PORT clk (2444:2444:2444) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2471:2471:2471))
        (PORT d[0] (3920:3920:3920) (3363:3363:3363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (282:282:282))
        (PORT datab (1411:1411:1411) (1138:1138:1138))
        (PORT datac (2741:2741:2741) (2510:2510:2510))
        (PORT datad (2327:2327:2327) (2060:2060:2060))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (3831:3831:3831))
        (PORT d[1] (3277:3277:3277) (3076:3076:3076))
        (PORT d[2] (6362:6362:6362) (5733:5733:5733))
        (PORT d[3] (3372:3372:3372) (3173:3173:3173))
        (PORT d[4] (3901:3901:3901) (3438:3438:3438))
        (PORT d[5] (6539:6539:6539) (5939:5939:5939))
        (PORT d[6] (3368:3368:3368) (2991:2991:2991))
        (PORT d[7] (2719:2719:2719) (2454:2454:2454))
        (PORT d[8] (3705:3705:3705) (3346:3346:3346))
        (PORT d[9] (4752:4752:4752) (4048:4048:4048))
        (PORT d[10] (3836:3836:3836) (3401:3401:3401))
        (PORT d[11] (5025:5025:5025) (4297:4297:4297))
        (PORT d[12] (4235:4235:4235) (3761:3761:3761))
        (PORT clk (2465:2465:2465) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2491:2491:2491))
        (PORT d[0] (4146:4146:4146) (3546:3546:3546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1479:1479:1479))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1479:1479:1479))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5183:5183:5183) (4761:4761:4761))
        (PORT d[1] (5008:5008:5008) (4689:4689:4689))
        (PORT d[2] (5843:5843:5843) (5288:5288:5288))
        (PORT d[3] (3101:3101:3101) (2954:2954:2954))
        (PORT d[4] (5069:5069:5069) (4380:4380:4380))
        (PORT d[5] (4786:4786:4786) (4177:4177:4177))
        (PORT d[6] (3631:3631:3631) (3355:3355:3355))
        (PORT d[7] (2587:2587:2587) (2419:2419:2419))
        (PORT d[8] (4725:4725:4725) (4118:4118:4118))
        (PORT d[9] (3367:3367:3367) (2925:2925:2925))
        (PORT d[10] (3933:3933:3933) (3521:3521:3521))
        (PORT d[11] (3428:3428:3428) (3018:3018:3018))
        (PORT d[12] (3396:3396:3396) (2980:2980:2980))
        (PORT clk (2475:2475:2475) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2499:2499:2499))
        (PORT d[0] (2813:2813:2813) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3019:3019:3019) (2655:2655:2655))
        (PORT datab (2170:2170:2170) (1807:1807:1807))
        (PORT datac (2739:2739:2739) (2507:2507:2507))
        (PORT datad (1345:1345:1345) (1100:1100:1100))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (3008:3008:3008) (2630:2630:2630))
        (PORT datad (225:225:225) (231:231:231))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5939:5939:5939) (5379:5379:5379))
        (PORT d[1] (3210:3210:3210) (3002:3002:3002))
        (PORT d[2] (8289:8289:8289) (7503:7503:7503))
        (PORT d[3] (5493:5493:5493) (5110:5110:5110))
        (PORT d[4] (2117:2117:2117) (1770:1770:1770))
        (PORT d[5] (2886:2886:2886) (2470:2470:2470))
        (PORT d[6] (2580:2580:2580) (2250:2250:2250))
        (PORT d[7] (2203:2203:2203) (2043:2043:2043))
        (PORT d[8] (2104:2104:2104) (1780:1780:1780))
        (PORT d[9] (2679:2679:2679) (2335:2335:2335))
        (PORT d[10] (4755:4755:4755) (4248:4248:4248))
        (PORT d[11] (3143:3143:3143) (2791:2791:2791))
        (PORT d[12] (1676:1676:1676) (1467:1467:1467))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT d[0] (1673:1673:1673) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7240:7240:7240) (6634:6634:6634))
        (PORT d[1] (4111:4111:4111) (3851:3851:3851))
        (PORT d[2] (6224:6224:6224) (5572:5572:5572))
        (PORT d[3] (4949:4949:4949) (4585:4585:4585))
        (PORT d[4] (8234:8234:8234) (6986:6986:6986))
        (PORT d[5] (7970:7970:7970) (7065:7065:7065))
        (PORT d[6] (3920:3920:3920) (3559:3559:3559))
        (PORT d[7] (3777:3777:3777) (3524:3524:3524))
        (PORT d[8] (6367:6367:6367) (5628:5628:5628))
        (PORT d[9] (5372:5372:5372) (4604:4604:4604))
        (PORT d[10] (5957:5957:5957) (5426:5426:5426))
        (PORT d[11] (3319:3319:3319) (3011:3011:3011))
        (PORT d[12] (5013:5013:5013) (4421:4421:4421))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT d[0] (3641:3641:3641) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1236:1236:1236))
        (PORT datab (1535:1535:1535) (1331:1331:1331))
        (PORT datac (3210:3210:3210) (2687:2687:2687))
        (PORT datad (1233:1233:1233) (1136:1136:1136))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5967:5967:5967) (5404:5404:5404))
        (PORT d[1] (3771:3771:3771) (3510:3510:3510))
        (PORT d[2] (8233:8233:8233) (7449:7449:7449))
        (PORT d[3] (5110:5110:5110) (4770:4770:4770))
        (PORT d[4] (2509:2509:2509) (2132:2132:2132))
        (PORT d[5] (2497:2497:2497) (2127:2127:2127))
        (PORT d[6] (2152:2152:2152) (1871:1871:1871))
        (PORT d[7] (2095:2095:2095) (1913:1913:1913))
        (PORT d[8] (2799:2799:2799) (2394:2394:2394))
        (PORT d[9] (3040:3040:3040) (2652:2652:2652))
        (PORT d[10] (1242:1242:1242) (1073:1073:1073))
        (PORT d[11] (3546:3546:3546) (3152:3152:3152))
        (PORT d[12] (2433:2433:2433) (2134:2134:2134))
        (PORT clk (2492:2492:2492) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2516:2516:2516))
        (PORT d[0] (1295:1295:1295) (1060:1060:1060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5999:5999:5999) (5484:5484:5484))
        (PORT d[1] (2926:2926:2926) (2736:2736:2736))
        (PORT d[2] (7026:7026:7026) (6355:6355:6355))
        (PORT d[3] (3910:3910:3910) (3687:3687:3687))
        (PORT d[4] (3615:3615:3615) (3116:3116:3116))
        (PORT d[5] (3635:3635:3635) (3143:3143:3143))
        (PORT d[6] (5163:5163:5163) (4731:4731:4731))
        (PORT d[7] (3365:3365:3365) (3120:3120:3120))
        (PORT d[8] (4781:4781:4781) (4162:4162:4162))
        (PORT d[9] (3777:3777:3777) (3283:3283:3283))
        (PORT d[10] (5071:5071:5071) (4543:4543:4543))
        (PORT d[11] (3452:3452:3452) (3051:3051:3051))
        (PORT d[12] (2737:2737:2737) (2408:2408:2408))
        (PORT clk (2443:2443:2443) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2468:2468:2468))
        (PORT d[0] (2593:2593:2593) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1388:1388:1388))
        (PORT datab (1297:1297:1297) (1181:1181:1181))
        (PORT datac (1288:1288:1288) (1200:1200:1200))
        (PORT datad (1542:1542:1542) (1314:1314:1314))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5185:5185:5185) (4710:4710:4710))
        (PORT d[1] (3349:3349:3349) (3117:3117:3117))
        (PORT d[2] (7489:7489:7489) (6780:6780:6780))
        (PORT d[3] (4709:4709:4709) (4409:4409:4409))
        (PORT d[4] (3599:3599:3599) (3091:3091:3091))
        (PORT d[5] (2795:2795:2795) (2400:2400:2400))
        (PORT d[6] (2180:2180:2180) (1892:1892:1892))
        (PORT d[7] (4150:4150:4150) (3816:3816:3816))
        (PORT d[8] (2874:2874:2874) (2460:2460:2460))
        (PORT d[9] (2242:2242:2242) (1930:1930:1930))
        (PORT d[10] (1531:1531:1531) (1303:1303:1303))
        (PORT d[11] (2390:2390:2390) (2103:2103:2103))
        (PORT d[12] (3556:3556:3556) (3135:3135:3135))
        (PORT clk (2479:2479:2479) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2505:2505:2505))
        (PORT d[0] (1357:1357:1357) (1112:1112:1112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2108:2108:2108))
        (PORT d[1] (2894:2894:2894) (2688:2688:2688))
        (PORT d[2] (3551:3551:3551) (3139:3139:3139))
        (PORT d[3] (5340:5340:5340) (4926:4926:4926))
        (PORT d[4] (5056:5056:5056) (4469:4469:4469))
        (PORT d[5] (8121:8121:8121) (7365:7365:7365))
        (PORT d[6] (2991:2991:2991) (2668:2668:2668))
        (PORT d[7] (4343:4343:4343) (3909:3909:3909))
        (PORT d[8] (2179:2179:2179) (1968:1968:1968))
        (PORT d[9] (6305:6305:6305) (5442:5442:5442))
        (PORT d[10] (2459:2459:2459) (2048:2048:2048))
        (PORT d[11] (5527:5527:5527) (4785:4785:4785))
        (PORT d[12] (5828:5828:5828) (5196:5196:5196))
        (PORT clk (2458:2458:2458) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2483:2483:2483))
        (PORT d[0] (4289:4289:4289) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (4314:4314:4314))
        (PORT d[1] (2949:2949:2949) (2757:2757:2757))
        (PORT d[2] (7084:7084:7084) (6412:6412:6412))
        (PORT d[3] (4278:4278:4278) (4020:4020:4020))
        (PORT d[4] (3222:3222:3222) (2755:2755:2755))
        (PORT d[5] (3173:3173:3173) (2737:2737:2737))
        (PORT d[6] (5224:5224:5224) (4789:4789:4789))
        (PORT d[7] (3772:3772:3772) (3479:3479:3479))
        (PORT d[8] (3254:3254:3254) (2801:2801:2801))
        (PORT d[9] (1904:1904:1904) (1639:1639:1639))
        (PORT d[10] (5375:5375:5375) (4808:4808:4808))
        (PORT d[11] (3867:3867:3867) (3415:3415:3415))
        (PORT d[12] (3094:3094:3094) (2729:2729:2729))
        (PORT clk (2461:2461:2461) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2487:2487:2487))
        (PORT d[0] (1485:1485:1485) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5209:5209:5209) (4727:4727:4727))
        (PORT d[1] (2907:2907:2907) (2728:2728:2728))
        (PORT d[2] (7476:7476:7476) (6768:6768:6768))
        (PORT d[3] (4690:4690:4690) (4385:4385:4385))
        (PORT d[4] (3262:3262:3262) (2797:2797:2797))
        (PORT d[5] (3186:3186:3186) (2742:2742:2742))
        (PORT d[6] (5556:5556:5556) (5083:5083:5083))
        (PORT d[7] (4066:4066:4066) (3725:3725:3725))
        (PORT d[8] (3233:3233:3233) (2786:2786:2786))
        (PORT d[9] (2236:2236:2236) (1923:1923:1923))
        (PORT d[10] (1537:1537:1537) (1310:1310:1310))
        (PORT d[11] (2023:2023:2023) (1783:1783:1783))
        (PORT d[12] (3506:3506:3506) (3093:3093:3093))
        (PORT clk (2472:2472:2472) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2496:2496:2496))
        (PORT d[0] (1081:1081:1081) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1105:1105:1105))
        (PORT datab (1228:1228:1228) (1037:1037:1037))
        (PORT datac (1283:1283:1283) (1193:1193:1193))
        (PORT datad (1233:1233:1233) (1135:1135:1135))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (734:734:734))
        (PORT datab (2136:2136:2136) (1776:1776:1776))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (1231:1231:1231) (1134:1134:1134))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (268:268:268) (276:276:276))
        (PORT datac (1491:1491:1491) (1286:1286:1286))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6609:6609:6609) (5966:5966:5966))
        (PORT d[1] (3755:3755:3755) (3539:3539:3539))
        (PORT d[2] (5465:5465:5465) (4914:4914:4914))
        (PORT d[3] (2580:2580:2580) (2417:2417:2417))
        (PORT d[4] (5261:5261:5261) (4489:4489:4489))
        (PORT d[5] (6846:6846:6846) (6158:6158:6158))
        (PORT d[6] (3080:3080:3080) (2770:2770:2770))
        (PORT d[7] (2955:2955:2955) (2754:2754:2754))
        (PORT d[8] (5886:5886:5886) (5159:5159:5159))
        (PORT d[9] (3876:3876:3876) (3279:3279:3279))
        (PORT d[10] (4047:4047:4047) (3718:3718:3718))
        (PORT d[11] (3345:3345:3345) (2887:2887:2887))
        (PORT d[12] (3324:3324:3324) (2873:2873:2873))
        (PORT clk (2466:2466:2466) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2492:2492:2492))
        (PORT d[0] (2281:2281:2281) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6252:6252:6252) (5628:5628:5628))
        (PORT d[1] (4040:4040:4040) (3791:3791:3791))
        (PORT d[2] (5097:5097:5097) (4586:4586:4586))
        (PORT d[3] (3248:3248:3248) (2995:2995:2995))
        (PORT d[4] (5639:5639:5639) (4812:4812:4812))
        (PORT d[5] (6467:6467:6467) (5819:5819:5819))
        (PORT d[6] (3101:3101:3101) (2825:2825:2825))
        (PORT d[7] (2579:2579:2579) (2420:2420:2420))
        (PORT d[8] (5134:5134:5134) (4506:4506:4506))
        (PORT d[9] (4286:4286:4286) (3633:3633:3633))
        (PORT d[10] (4287:4287:4287) (3873:3873:3873))
        (PORT d[11] (3708:3708:3708) (3203:3203:3203))
        (PORT d[12] (3748:3748:3748) (3242:3242:3242))
        (PORT clk (2476:2476:2476) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2502:2502:2502))
        (PORT d[0] (3370:3370:3370) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1490:1490:1490))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1490:1490:1490))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1188:1188:1188))
        (PORT datab (2265:2265:2265) (2015:2015:2015))
        (PORT datac (3235:3235:3235) (2997:2997:2997))
        (PORT datad (1496:1496:1496) (1242:1242:1242))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5238:5238:5238) (4803:4803:4803))
        (PORT d[1] (5340:5340:5340) (5001:5001:5001))
        (PORT d[2] (6292:6292:6292) (5698:5698:5698))
        (PORT d[3] (3478:3478:3478) (3297:3297:3297))
        (PORT d[4] (3958:3958:3958) (3405:3405:3405))
        (PORT d[5] (3967:3967:3967) (3450:3450:3450))
        (PORT d[6] (4444:4444:4444) (4088:4088:4088))
        (PORT d[7] (3018:3018:3018) (2803:2803:2803))
        (PORT d[8] (4018:4018:4018) (3487:3487:3487))
        (PORT d[9] (3402:3402:3402) (2953:2953:2953))
        (PORT d[10] (4686:4686:4686) (4198:4198:4198))
        (PORT d[11] (3006:3006:3006) (2654:2654:2654))
        (PORT d[12] (2367:2367:2367) (2069:2069:2069))
        (PORT clk (2450:2450:2450) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2476:2476:2476))
        (PORT d[0] (2375:2375:2375) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5500:5500:5500) (4990:4990:4990))
        (PORT d[1] (4105:4105:4105) (3831:3831:3831))
        (PORT d[2] (5139:5139:5139) (4621:4621:4621))
        (PORT d[3] (2564:2564:2564) (2417:2417:2417))
        (PORT d[4] (5631:5631:5631) (4808:4808:4808))
        (PORT d[5] (6473:6473:6473) (5816:5816:5816))
        (PORT d[6] (3096:3096:3096) (2810:2810:2810))
        (PORT d[7] (2614:2614:2614) (2445:2445:2445))
        (PORT d[8] (5478:5478:5478) (4799:4799:4799))
        (PORT d[9] (4249:4249:4249) (3606:3606:3606))
        (PORT d[10] (4014:4014:4014) (3677:3677:3677))
        (PORT d[11] (3757:3757:3757) (3242:3242:3242))
        (PORT d[12] (3723:3723:3723) (3222:3222:3222))
        (PORT clk (2485:2485:2485) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (PORT d[0] (3600:3600:3600) (2960:2960:2960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1825:1825:1825) (1505:1505:1505))
        (PORT datab (2261:2261:2261) (2011:2011:2011))
        (PORT datac (3232:3232:3232) (2995:2995:2995))
        (PORT datad (1486:1486:1486) (1231:1231:1231))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6016:6016:6016) (5528:5528:5528))
        (PORT d[1] (3694:3694:3694) (3437:3437:3437))
        (PORT d[2] (5495:5495:5495) (4932:4932:4932))
        (PORT d[3] (3754:3754:3754) (3514:3514:3514))
        (PORT d[4] (6694:6694:6694) (5655:5655:5655))
        (PORT d[5] (6766:6766:6766) (5987:5987:5987))
        (PORT d[6] (3101:3101:3101) (2825:2825:2825))
        (PORT d[7] (3405:3405:3405) (3189:3189:3189))
        (PORT d[8] (5534:5534:5534) (4870:4870:4870))
        (PORT d[9] (5713:5713:5713) (4911:4911:4911))
        (PORT d[10] (4436:4436:4436) (4052:4052:4052))
        (PORT d[11] (4495:4495:4495) (3803:3803:3803))
        (PORT d[12] (3767:3767:3767) (3312:3312:3312))
        (PORT clk (2444:2444:2444) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2469:2469:2469))
        (PORT d[0] (2788:2788:2788) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6979:6979:6979) (6305:6305:6305))
        (PORT d[1] (4538:4538:4538) (4228:4228:4228))
        (PORT d[2] (5483:5483:5483) (4922:4922:4922))
        (PORT d[3] (3340:3340:3340) (3107:3107:3107))
        (PORT d[4] (5667:5667:5667) (4858:4858:4858))
        (PORT d[5] (7638:7638:7638) (6860:6860:6860))
        (PORT d[6] (3066:3066:3066) (2743:2743:2743))
        (PORT d[7] (3720:3720:3720) (3444:3444:3444))
        (PORT d[8] (6290:6290:6290) (5538:5538:5538))
        (PORT d[9] (4021:4021:4021) (3397:3397:3397))
        (PORT d[10] (4487:4487:4487) (4119:4119:4119))
        (PORT d[11] (3320:3320:3320) (2869:2869:2869))
        (PORT d[12] (3390:3390:3390) (2929:2929:2929))
        (PORT clk (2460:2460:2460) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2485:2485:2485))
        (PORT d[0] (2842:2842:2842) (2363:2363:2363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3282:3282:3282) (3041:3041:3041))
        (PORT datab (2263:2263:2263) (2014:2014:2014))
        (PORT datac (2280:2280:2280) (1837:1837:1837))
        (PORT datad (1147:1147:1147) (949:949:949))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5195:5195:5195) (4767:4767:4767))
        (PORT d[1] (3324:3324:3324) (3078:3078:3078))
        (PORT d[2] (6675:6675:6675) (6040:6040:6040))
        (PORT d[3] (3890:3890:3890) (3662:3662:3662))
        (PORT d[4] (5865:5865:5865) (5069:5069:5069))
        (PORT d[5] (3938:3938:3938) (3408:3408:3408))
        (PORT d[6] (4777:4777:4777) (4382:4382:4382))
        (PORT d[7] (3325:3325:3325) (3072:3072:3072))
        (PORT d[8] (4433:4433:4433) (3859:3859:3859))
        (PORT d[9] (3410:3410:3410) (2962:2962:2962))
        (PORT d[10] (4696:4696:4696) (4215:4215:4215))
        (PORT d[11] (3015:3015:3015) (2664:2664:2664))
        (PORT d[12] (2714:2714:2714) (2382:2382:2382))
        (PORT clk (2437:2437:2437) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2462:2462:2462))
        (PORT d[0] (2801:2801:2801) (2356:2356:2356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6981:6981:6981) (6304:6304:6304))
        (PORT d[1] (4185:4185:4185) (3901:3901:3901))
        (PORT d[2] (5460:5460:5460) (4915:4915:4915))
        (PORT d[3] (3302:3302:3302) (3073:3073:3073))
        (PORT d[4] (5312:5312:5312) (4539:4539:4539))
        (PORT d[5] (7316:7316:7316) (6571:6571:6571))
        (PORT d[6] (2721:2721:2721) (2459:2459:2459))
        (PORT d[7] (3349:3349:3349) (3116:3116:3116))
        (PORT d[8] (5919:5919:5919) (5210:5210:5210))
        (PORT d[9] (3954:3954:3954) (3329:3329:3329))
        (PORT d[10] (4559:4559:4559) (4181:4181:4181))
        (PORT d[11] (3342:3342:3342) (2886:2886:2886))
        (PORT d[12] (3339:3339:3339) (2886:2886:2886))
        (PORT clk (2447:2447:2447) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2471:2471:2471))
        (PORT d[0] (3641:3641:3641) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3279:3279:3279) (3039:3039:3039))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (1453:1453:1453) (1186:1186:1186))
        (PORT datad (1067:1067:1067) (890:890:890))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (268:268:268) (274:274:274))
        (PORT datac (2159:2159:2159) (1911:1911:1911))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2451:2451:2451))
        (PORT d[1] (3718:3718:3718) (3482:3482:3482))
        (PORT d[2] (3163:3163:3163) (2794:2794:2794))
        (PORT d[3] (4962:4962:4962) (4582:4582:4582))
        (PORT d[4] (4684:4684:4684) (4143:4143:4143))
        (PORT d[5] (7752:7752:7752) (7036:7036:7036))
        (PORT d[6] (4985:4985:4985) (4435:4435:4435))
        (PORT d[7] (3964:3964:3964) (3577:3577:3577))
        (PORT d[8] (2575:2575:2575) (2325:2325:2325))
        (PORT d[9] (5923:5923:5923) (5100:5100:5100))
        (PORT d[10] (3858:3858:3858) (3407:3407:3407))
        (PORT d[11] (6272:6272:6272) (5447:5447:5447))
        (PORT d[12] (5449:5449:5449) (4862:4862:4862))
        (PORT clk (2439:2439:2439) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2465:2465:2465))
        (PORT d[0] (3421:3421:3421) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (2773:2773:2773))
        (PORT d[1] (3700:3700:3700) (3464:3464:3464))
        (PORT d[2] (2795:2795:2795) (2474:2474:2474))
        (PORT d[3] (4861:4861:4861) (4480:4480:4480))
        (PORT d[4] (4680:4680:4680) (4137:4137:4137))
        (PORT d[5] (7338:7338:7338) (6677:6677:6677))
        (PORT d[6] (4984:4984:4984) (4435:4435:4435))
        (PORT d[7] (3552:3552:3552) (3216:3216:3216))
        (PORT d[8] (2516:2516:2516) (2280:2280:2280))
        (PORT d[9] (5964:5964:5964) (5132:5132:5132))
        (PORT d[10] (3036:3036:3036) (2675:2675:2675))
        (PORT d[11] (6225:6225:6225) (5405:5405:5405))
        (PORT d[12] (5442:5442:5442) (4854:4854:4854))
        (PORT clk (2433:2433:2433) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2459:2459:2459))
        (PORT d[0] (2770:2770:2770) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3015:3015:3015) (2650:2650:2650))
        (PORT datab (2218:2218:2218) (1852:1852:1852))
        (PORT datac (2744:2744:2744) (2514:2514:2514))
        (PORT datad (2106:2106:2106) (1744:1744:1744))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3133:3133:3133))
        (PORT d[1] (3286:3286:3286) (3094:3094:3094))
        (PORT d[2] (6775:6775:6775) (6120:6120:6120))
        (PORT d[3] (4105:4105:4105) (3811:3811:3811))
        (PORT d[4] (3907:3907:3907) (3448:3448:3448))
        (PORT d[5] (6959:6959:6959) (6329:6329:6329))
        (PORT d[6] (4186:4186:4186) (3726:3726:3726))
        (PORT d[7] (3151:3151:3151) (2855:2855:2855))
        (PORT d[8] (2963:2963:2963) (2681:2681:2681))
        (PORT d[9] (5129:5129:5129) (4396:4396:4396))
        (PORT d[10] (4271:4271:4271) (3787:3787:3787))
        (PORT d[11] (5463:5463:5463) (4717:4717:4717))
        (PORT d[12] (4697:4697:4697) (4182:4182:4182))
        (PORT clk (2433:2433:2433) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2459:2459:2459))
        (PORT d[0] (3430:3430:3430) (2903:2903:2903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5488:5488:5488) (5020:5020:5020))
        (PORT d[1] (4622:4622:4622) (4365:4365:4365))
        (PORT d[2] (5820:5820:5820) (5261:5261:5261))
        (PORT d[3] (3099:3099:3099) (2939:2939:2939))
        (PORT d[4] (4701:4701:4701) (4068:4068:4068))
        (PORT d[5] (4788:4788:4788) (4192:4192:4192))
        (PORT d[6] (3624:3624:3624) (3347:3347:3347))
        (PORT d[7] (2556:2556:2556) (2366:2366:2366))
        (PORT d[8] (4745:4745:4745) (4142:4142:4142))
        (PORT d[9] (4473:4473:4473) (3862:3862:3862))
        (PORT d[10] (4632:4632:4632) (4141:4141:4141))
        (PORT d[11] (3407:3407:3407) (2995:2995:2995))
        (PORT d[12] (3072:3072:3072) (2686:2686:2686))
        (PORT clk (2482:2482:2482) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2508:2508:2508))
        (PORT d[0] (2515:2515:2515) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (1743:1743:1743) (1561:1561:1561))
        (PORT datac (2742:2742:2742) (2511:2511:2511))
        (PORT datad (1713:1713:1713) (1408:1408:1408))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5577:5577:5577) (5100:5100:5100))
        (PORT d[1] (5333:5333:5333) (4993:4993:4993))
        (PORT d[2] (6258:6258:6258) (5668:5668:5668))
        (PORT d[3] (3501:3501:3501) (3315:3315:3315))
        (PORT d[4] (5450:5450:5450) (4701:4701:4701))
        (PORT d[5] (4421:4421:4421) (3852:3852:3852))
        (PORT d[6] (4401:4401:4401) (4049:4049:4049))
        (PORT d[7] (2967:2967:2967) (2760:2760:2760))
        (PORT d[8] (4747:4747:4747) (4124:4124:4124))
        (PORT d[9] (2993:2993:2993) (2595:2595:2595))
        (PORT d[10] (4313:4313:4313) (3866:3866:3866))
        (PORT d[11] (3825:3825:3825) (3365:3365:3365))
        (PORT d[12] (3810:3810:3810) (3345:3345:3345))
        (PORT clk (2456:2456:2456) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2482:2482:2482))
        (PORT d[0] (1857:1857:1857) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (3497:3497:3497))
        (PORT d[1] (3278:3278:3278) (3085:3085:3085))
        (PORT d[2] (6719:6719:6719) (6067:6067:6067))
        (PORT d[3] (4232:4232:4232) (3935:3935:3935))
        (PORT d[4] (3903:3903:3903) (3441:3441:3441))
        (PORT d[5] (6580:6580:6580) (5993:5993:5993))
        (PORT d[6] (4136:4136:4136) (3685:3685:3685))
        (PORT d[7] (2767:2767:2767) (2512:2512:2512))
        (PORT d[8] (3310:3310:3310) (2994:2994:2994))
        (PORT d[9] (5186:5186:5186) (4441:4441:4441))
        (PORT d[10] (4313:4313:4313) (3830:3830:3830))
        (PORT d[11] (5015:5015:5015) (4323:4323:4323))
        (PORT d[12] (4647:4647:4647) (4138:4138:4138))
        (PORT clk (2444:2444:2444) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2471:2471:2471))
        (PORT d[0] (3734:3734:3734) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3012:3012:3012) (2647:2647:2647))
        (PORT datab (1135:1135:1135) (894:894:894))
        (PORT datac (2747:2747:2747) (2518:2518:2518))
        (PORT datad (1494:1494:1494) (1246:1246:1246))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (3857:3857:3857))
        (PORT d[1] (3317:3317:3317) (3119:3119:3119))
        (PORT d[2] (6394:6394:6394) (5771:5771:5771))
        (PORT d[3] (3825:3825:3825) (3577:3577:3577))
        (PORT d[4] (4207:4207:4207) (3692:3692:3692))
        (PORT d[5] (6587:6587:6587) (5991:5991:5991))
        (PORT d[6] (3722:3722:3722) (3316:3316:3316))
        (PORT d[7] (2787:2787:2787) (2521:2521:2521))
        (PORT d[8] (3759:3759:3759) (3384:3384:3384))
        (PORT d[9] (4786:4786:4786) (4085:4085:4085))
        (PORT d[10] (3852:3852:3852) (3421:3421:3421))
        (PORT d[11] (4652:4652:4652) (3991:3991:3991))
        (PORT d[12] (4257:4257:4257) (3787:3787:3787))
        (PORT clk (2458:2458:2458) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2483:2483:2483))
        (PORT d[0] (3874:3874:3874) (3319:3319:3319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4289:4289:4289) (3844:3844:3844))
        (PORT d[1] (3303:3303:3303) (3103:3103:3103))
        (PORT d[2] (5975:5975:5975) (5413:5413:5413))
        (PORT d[3] (3776:3776:3776) (3531:3531:3531))
        (PORT d[4] (3895:3895:3895) (3431:3431:3431))
        (PORT d[5] (6480:6480:6480) (5863:5863:5863))
        (PORT d[6] (3707:3707:3707) (3298:3298:3298))
        (PORT d[7] (2440:2440:2440) (2216:2216:2216))
        (PORT d[8] (3699:3699:3699) (3339:3339:3339))
        (PORT d[9] (5066:5066:5066) (4329:4329:4329))
        (PORT d[10] (3853:3853:3853) (3422:3422:3422))
        (PORT d[11] (5033:5033:5033) (4307:4307:4307))
        (PORT d[12] (4249:4249:4249) (3778:3778:3778))
        (PORT clk (2462:2462:2462) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2488:2488:2488))
        (PORT d[0] (4145:4145:4145) (3562:3562:3562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3016:3016:3016) (2651:2651:2651))
        (PORT datab (1790:1790:1790) (1499:1499:1499))
        (PORT datac (2744:2744:2744) (2513:2513:2513))
        (PORT datad (2149:2149:2149) (1789:1789:1789))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (3004:3004:3004) (2625:2625:2625))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3431:3431:3431))
        (PORT d[1] (3294:3294:3294) (3101:3101:3101))
        (PORT d[2] (6439:6439:6439) (5825:5825:5825))
        (PORT d[3] (3768:3768:3768) (3531:3531:3531))
        (PORT d[4] (3920:3920:3920) (3451:3451:3451))
        (PORT d[5] (6579:6579:6579) (5992:5992:5992))
        (PORT d[6] (3773:3773:3773) (3362:3362:3362))
        (PORT d[7] (2808:2808:2808) (2546:2546:2546))
        (PORT d[8] (3317:3317:3317) (3002:3002:3002))
        (PORT d[9] (5148:5148:5148) (4407:4407:4407))
        (PORT d[10] (4232:4232:4232) (3761:3761:3761))
        (PORT d[11] (5048:5048:5048) (4348:4348:4348))
        (PORT d[12] (4632:4632:4632) (4121:4121:4121))
        (PORT clk (2449:2449:2449) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2475:2475:2475))
        (PORT d[0] (3740:3740:3740) (3174:3174:3174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5592:5592:5592) (5127:5127:5127))
        (PORT d[1] (2931:2931:2931) (2743:2743:2743))
        (PORT d[2] (6710:6710:6710) (6069:6069:6069))
        (PORT d[3] (3901:3901:3901) (3677:3677:3677))
        (PORT d[4] (6193:6193:6193) (5353:5353:5353))
        (PORT d[5] (3556:3556:3556) (3080:3080:3080))
        (PORT d[6] (4821:4821:4821) (4415:4415:4415))
        (PORT d[7] (3355:3355:3355) (3109:3109:3109))
        (PORT d[8] (4451:4451:4451) (3875:3875:3875))
        (PORT d[9] (2661:2661:2661) (2292:2292:2292))
        (PORT d[10] (4697:4697:4697) (4216:4216:4216))
        (PORT d[11] (3387:3387:3387) (2990:2990:2990))
        (PORT d[12] (2687:2687:2687) (2364:2364:2364))
        (PORT clk (2429:2429:2429) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2454:2454:2454))
        (PORT d[0] (2238:2238:2238) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3011:3011:3011) (2646:2646:2646))
        (PORT datab (1772:1772:1772) (1450:1450:1450))
        (PORT datac (2748:2748:2748) (2519:2519:2519))
        (PORT datad (1413:1413:1413) (1142:1142:1142))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5248:5248:5248) (4809:4809:4809))
        (PORT d[1] (4639:4639:4639) (4375:4375:4375))
        (PORT d[2] (5475:5475:5475) (4965:4965:4965))
        (PORT d[3] (3393:3393:3393) (3190:3190:3190))
        (PORT d[4] (4681:4681:4681) (4054:4054:4054))
        (PORT d[5] (4831:4831:4831) (4227:4227:4227))
        (PORT d[6] (3640:3640:3640) (3358:3358:3358))
        (PORT d[7] (2523:2523:2523) (2352:2352:2352))
        (PORT d[8] (4746:4746:4746) (4143:4143:4143))
        (PORT d[9] (3751:3751:3751) (3251:3251:3251))
        (PORT d[10] (4993:4993:4993) (4445:4445:4445))
        (PORT d[11] (3692:3692:3692) (3195:3195:3195))
        (PORT d[12] (3112:3112:3112) (2731:2731:2731))
        (PORT clk (2485:2485:2485) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2511:2511:2511))
        (PORT d[0] (2515:2515:2515) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (2802:2802:2802))
        (PORT d[1] (3339:3339:3339) (3129:3129:3129))
        (PORT d[2] (2724:2724:2724) (2412:2412:2412))
        (PORT d[3] (4525:4525:4525) (4203:4203:4203))
        (PORT d[4] (4697:4697:4697) (4147:4147:4147))
        (PORT d[5] (7340:7340:7340) (6672:6672:6672))
        (PORT d[6] (4935:4935:4935) (4395:4395:4395))
        (PORT d[7] (3593:3593:3593) (3250:3250:3250))
        (PORT d[8] (2524:2524:2524) (2289:2289:2289))
        (PORT d[9] (5915:5915:5915) (5092:5092:5092))
        (PORT d[10] (3512:3512:3512) (3101:3101:3101))
        (PORT d[11] (5869:5869:5869) (5091:5091:5091))
        (PORT d[12] (5427:5427:5427) (4837:4837:4837))
        (PORT clk (2426:2426:2426) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2452:2452:2452))
        (PORT d[0] (3014:3014:3014) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (2794:2794:2794))
        (PORT d[1] (3321:3321:3321) (3128:3128:3128))
        (PORT d[2] (3502:3502:3502) (3097:3097:3097))
        (PORT d[3] (4545:4545:4545) (4219:4219:4219))
        (PORT d[4] (4296:4296:4296) (3796:3796:3796))
        (PORT d[5] (7339:7339:7339) (6671:6671:6671))
        (PORT d[6] (4576:4576:4576) (4076:4076:4076))
        (PORT d[7] (3544:3544:3544) (3207:3207:3207))
        (PORT d[8] (2567:2567:2567) (2324:2324:2324))
        (PORT d[9] (5511:5511:5511) (4738:4738:4738))
        (PORT d[10] (3512:3512:3512) (3100:3100:3100))
        (PORT d[11] (5940:5940:5940) (5152:5152:5152))
        (PORT d[12] (5094:5094:5094) (4540:4540:4540))
        (PORT clk (2419:2419:2419) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2445:2445:2445))
        (PORT d[0] (3097:3097:3097) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3014:3014:3014) (2649:2649:2649))
        (PORT datab (2176:2176:2176) (1791:1791:1791))
        (PORT datac (2745:2745:2745) (2515:2515:2515))
        (PORT datad (2145:2145:2145) (1793:1793:1793))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3494:3494:3494) (3132:3132:3132))
        (PORT d[1] (3261:3261:3261) (3040:3040:3040))
        (PORT d[2] (3093:3093:3093) (2735:2735:2735))
        (PORT d[3] (4147:4147:4147) (3867:3867:3867))
        (PORT d[4] (4308:4308:4308) (3799:3799:3799))
        (PORT d[5] (6960:6960:6960) (6330:6330:6330))
        (PORT d[6] (4147:4147:4147) (3689:3689:3689))
        (PORT d[7] (3201:3201:3201) (2898:2898:2898))
        (PORT d[8] (2921:2921:2921) (2646:2646:2646))
        (PORT d[9] (5532:5532:5532) (4749:4749:4749))
        (PORT d[10] (3046:3046:3046) (2688:2688:2688))
        (PORT d[11] (5429:5429:5429) (4692:4692:4692))
        (PORT d[12] (5030:5030:5030) (4479:4479:4479))
        (PORT clk (2426:2426:2426) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2452:2452:2452))
        (PORT d[0] (3528:3528:3528) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (1479:1479:1479))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (2743:2743:2743) (2512:2512:2512))
        (PORT datad (1421:1421:1421) (1200:1200:1200))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (3852:3852:3852))
        (PORT d[1] (3288:3288:3288) (3088:3088:3088))
        (PORT d[2] (5555:5555:5555) (5047:5047:5047))
        (PORT d[3] (3749:3749:3749) (3494:3494:3494))
        (PORT d[4] (3902:3902:3902) (3439:3439:3439))
        (PORT d[5] (6551:6551:6551) (5953:5953:5953))
        (PORT d[6] (3739:3739:3739) (3313:3313:3313))
        (PORT d[7] (2446:2446:2446) (2220:2220:2220))
        (PORT d[8] (3748:3748:3748) (3381:3381:3381))
        (PORT d[9] (4308:4308:4308) (3662:3662:3662))
        (PORT d[10] (3417:3417:3417) (3025:3025:3025))
        (PORT d[11] (4230:4230:4230) (3635:3635:3635))
        (PORT d[12] (3858:3858:3858) (3428:3428:3428))
        (PORT clk (2468:2468:2468) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2494:2494:2494))
        (PORT d[0] (4071:4071:4071) (3471:3471:3471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5626:5626:5626) (5146:5146:5146))
        (PORT d[1] (4967:4967:4967) (4671:4671:4671))
        (PORT d[2] (6232:6232:6232) (5639:5639:5639))
        (PORT d[3] (3109:3109:3109) (2964:2964:2964))
        (PORT d[4] (5442:5442:5442) (4693:4693:4693))
        (PORT d[5] (4402:4402:4402) (3844:3844:3844))
        (PORT d[6] (4037:4037:4037) (3710:3710:3710))
        (PORT d[7] (2596:2596:2596) (2429:2429:2429))
        (PORT d[8] (4362:4362:4362) (3800:3800:3800))
        (PORT d[9] (3103:3103:3103) (2694:2694:2694))
        (PORT d[10] (5006:5006:5006) (4469:4469:4469))
        (PORT d[11] (3819:3819:3819) (3359:3359:3359))
        (PORT d[12] (3446:3446:3446) (3024:3024:3024))
        (PORT clk (2466:2466:2466) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2492:2492:2492))
        (PORT d[0] (2844:2844:2844) (2389:2389:2389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3010:3010:3010) (2645:2645:2645))
        (PORT datab (2109:2109:2109) (1766:1766:1766))
        (PORT datac (2749:2749:2749) (2520:2520:2520))
        (PORT datad (1420:1420:1420) (1156:1156:1156))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3062:3062:3062) (2667:2667:2667))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7762:7762:7762) (7010:7010:7010))
        (PORT d[1] (3676:3676:3676) (3426:3426:3426))
        (PORT d[2] (4666:4666:4666) (4181:4181:4181))
        (PORT d[3] (2514:2514:2514) (2318:2318:2318))
        (PORT d[4] (6130:6130:6130) (5271:5271:5271))
        (PORT d[5] (7993:7993:7993) (7180:7180:7180))
        (PORT d[6] (2712:2712:2712) (2455:2455:2455))
        (PORT d[7] (2582:2582:2582) (2384:2384:2384))
        (PORT d[8] (7063:7063:7063) (6217:6217:6217))
        (PORT d[9] (4356:4356:4356) (3695:3695:3695))
        (PORT d[10] (5270:5270:5270) (4817:4817:4817))
        (PORT d[11] (4130:4130:4130) (3589:3589:3589))
        (PORT d[12] (4157:4157:4157) (3616:3616:3616))
        (PORT clk (2485:2485:2485) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (PORT d[0] (2440:2440:2440) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5258:5258:5258) (4808:4808:4808))
        (PORT d[1] (4567:4567:4567) (4281:4281:4281))
        (PORT d[2] (6349:6349:6349) (5710:5710:5710))
        (PORT d[3] (2118:2118:2118) (1929:1929:1929))
        (PORT d[4] (7674:7674:7674) (6665:6665:6665))
        (PORT d[5] (6002:6002:6002) (5358:5358:5358))
        (PORT d[6] (3521:3521:3521) (3227:3227:3227))
        (PORT d[7] (2853:2853:2853) (2600:2600:2600))
        (PORT d[8] (8306:8306:8306) (7354:7354:7354))
        (PORT d[9] (3592:3592:3592) (3053:3053:3053))
        (PORT d[10] (4076:4076:4076) (3714:3714:3714))
        (PORT d[11] (2888:2888:2888) (2626:2626:2626))
        (PORT d[12] (3427:3427:3427) (2919:2919:2919))
        (PORT clk (2513:2513:2513) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (PORT d[0] (2957:2957:2957) (2408:2408:2408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1124:1124:1124))
        (PORT datab (2261:2261:2261) (1964:1964:1964))
        (PORT datac (1595:1595:1595) (1398:1398:1398))
        (PORT datad (3293:3293:3293) (3050:3050:3050))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7756:7756:7756) (7003:7003:7003))
        (PORT d[1] (3693:3693:3693) (3425:3425:3425))
        (PORT d[2] (4657:4657:4657) (4172:4172:4172))
        (PORT d[3] (2122:2122:2122) (1982:1982:1982))
        (PORT d[4] (6057:6057:6057) (5208:5208:5208))
        (PORT d[5] (8021:8021:8021) (7198:7198:7198))
        (PORT d[6] (2711:2711:2711) (2454:2454:2454))
        (PORT d[7] (4089:4089:4089) (3771:3771:3771))
        (PORT d[8] (6682:6682:6682) (5891:5891:5891))
        (PORT d[9] (4389:4389:4389) (3723:3723:3723))
        (PORT d[10] (4860:4860:4860) (4446:4446:4446))
        (PORT d[11] (3718:3718:3718) (3232:3232:3232))
        (PORT d[12] (4149:4149:4149) (3607:3607:3607))
        (PORT clk (2482:2482:2482) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (PORT d[0] (1296:1296:1296) (1049:1049:1049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5989:5989:5989) (5464:5464:5464))
        (PORT d[1] (4820:4820:4820) (4426:4426:4426))
        (PORT d[2] (5903:5903:5903) (5314:5314:5314))
        (PORT d[3] (2961:2961:2961) (2723:2723:2723))
        (PORT d[4] (7249:7249:7249) (6284:6284:6284))
        (PORT d[5] (6006:6006:6006) (5363:5363:5363))
        (PORT d[6] (3831:3831:3831) (3445:3445:3445))
        (PORT d[7] (2529:2529:2529) (2335:2335:2335))
        (PORT d[8] (7875:7875:7875) (6967:6967:6967))
        (PORT d[9] (4732:4732:4732) (4058:4058:4058))
        (PORT d[10] (4427:4427:4427) (4035:4035:4035))
        (PORT d[11] (2840:2840:2840) (2574:2574:2574))
        (PORT d[12] (4487:4487:4487) (3831:3831:3831))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (PORT d[0] (3061:3061:3061) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8142:8142:8142) (7353:7353:7353))
        (PORT d[1] (4464:4464:4464) (4123:4123:4123))
        (PORT d[2] (5110:5110:5110) (4584:4584:4584))
        (PORT d[3] (2480:2480:2480) (2291:2291:2291))
        (PORT d[4] (6489:6489:6489) (5596:5596:5596))
        (PORT d[5] (8464:8464:8464) (7596:7596:7596))
        (PORT d[6] (3480:3480:3480) (3130:3130:3130))
        (PORT d[7] (2175:2175:2175) (2027:2027:2027))
        (PORT d[8] (7095:7095:7095) (6268:6268:6268))
        (PORT d[9] (5177:5177:5177) (4454:4454:4454))
        (PORT d[10] (5257:5257:5257) (4781:4781:4781))
        (PORT d[11] (3627:3627:3627) (3263:3263:3263))
        (PORT d[12] (4920:4920:4920) (4218:4218:4218))
        (PORT clk (2500:2500:2500) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (PORT d[0] (3684:3684:3684) (3144:3144:3144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (799:799:799))
        (PORT datab (3362:3362:3362) (3098:3098:3098))
        (PORT datac (2206:2206:2206) (1919:1919:1919))
        (PORT datad (1129:1129:1129) (928:928:928))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (386:386:386))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8515:8515:8515) (7684:7684:7684))
        (PORT d[1] (4746:4746:4746) (4372:4372:4372))
        (PORT d[2] (5486:5486:5486) (4929:4929:4929))
        (PORT d[3] (2848:2848:2848) (2616:2616:2616))
        (PORT d[4] (6882:6882:6882) (5950:5950:5950))
        (PORT d[5] (6059:6059:6059) (5410:5410:5410))
        (PORT d[6] (3843:3843:3843) (3447:3447:3447))
        (PORT d[7] (3269:3269:3269) (3022:3022:3022))
        (PORT d[8] (7488:7488:7488) (6620:6620:6620))
        (PORT d[9] (4786:4786:4786) (4110:4110:4110))
        (PORT d[10] (4873:4873:4873) (4434:4434:4434))
        (PORT d[11] (3225:3225:3225) (2917:2917:2917))
        (PORT d[12] (4541:4541:4541) (3882:3882:3882))
        (PORT clk (2505:2505:2505) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2529:2529:2529))
        (PORT d[0] (2985:2985:2985) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1826:1826:1826) (1533:1533:1533))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (849:849:849) (724:724:724))
        (PORT datad (3296:3296:3296) (3054:3054:3054))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7758:7758:7758) (7014:7014:7014))
        (PORT d[1] (4114:4114:4114) (3797:3797:3797))
        (PORT d[2] (5083:5083:5083) (4553:4553:4553))
        (PORT d[3] (2547:2547:2547) (2341:2341:2341))
        (PORT d[4] (6501:6501:6501) (5599:5599:5599))
        (PORT d[5] (8043:8043:8043) (7223:7223:7223))
        (PORT d[6] (3110:3110:3110) (2800:2800:2800))
        (PORT d[7] (2197:2197:2197) (2052:2052:2052))
        (PORT d[8] (7122:7122:7122) (6271:6271:6271))
        (PORT d[9] (4795:4795:4795) (4078:4078:4078))
        (PORT d[10] (5278:5278:5278) (4825:4825:4825))
        (PORT d[11] (4108:4108:4108) (3578:3578:3578))
        (PORT d[12] (4488:4488:4488) (3912:3912:3912))
        (PORT clk (2492:2492:2492) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (PORT d[0] (3047:3047:3047) (2705:2705:2705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7643:7643:7643) (6997:6997:6997))
        (PORT d[1] (4486:4486:4486) (4188:4188:4188))
        (PORT d[2] (6608:6608:6608) (5918:5918:5918))
        (PORT d[3] (5361:5361:5361) (4948:4948:4948))
        (PORT d[4] (8639:8639:8639) (7360:7360:7360))
        (PORT d[5] (8398:8398:8398) (7449:7449:7449))
        (PORT d[6] (4314:4314:4314) (3911:3911:3911))
        (PORT d[7] (4214:4214:4214) (3921:3921:3921))
        (PORT d[8] (6739:6739:6739) (5955:5955:5955))
        (PORT d[9] (5352:5352:5352) (4596:4596:4596))
        (PORT d[10] (5602:5602:5602) (5109:5109:5109))
        (PORT d[11] (2964:2964:2964) (2706:2706:2706))
        (PORT d[12] (4539:4539:4539) (4014:4014:4014))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT d[0] (6121:6121:6121) (5398:5398:5398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1285:1285:1285))
        (PORT datab (3361:3361:3361) (3097:3097:3097))
        (PORT datac (2207:2207:2207) (1921:1921:1921))
        (PORT datad (2073:2073:2073) (1675:1675:1675))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (285:285:285))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (2153:2153:2153) (1850:1850:1850))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8062:8062:8062) (7372:7372:7372))
        (PORT d[1] (4510:4510:4510) (4219:4219:4219))
        (PORT d[2] (6941:6941:6941) (6213:6213:6213))
        (PORT d[3] (5759:5759:5759) (5310:5310:5310))
        (PORT d[4] (8679:8679:8679) (7408:7408:7408))
        (PORT d[5] (9113:9113:9113) (8079:8079:8079))
        (PORT d[6] (4299:4299:4299) (3907:3907:3907))
        (PORT d[7] (4198:4198:4198) (3910:3910:3910))
        (PORT d[8] (7130:7130:7130) (6306:6306:6306))
        (PORT d[9] (5762:5762:5762) (4958:4958:4958))
        (PORT d[10] (5180:5180:5180) (4723:4723:4723))
        (PORT d[11] (2572:2572:2572) (2364:2364:2364))
        (PORT d[12] (4997:4997:4997) (4412:4412:4412))
        (PORT clk (2502:2502:2502) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (PORT d[0] (2843:2843:2843) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6788:6788:6788) (6220:6220:6220))
        (PORT d[1] (3738:3738:3738) (3524:3524:3524))
        (PORT d[2] (5817:5817:5817) (5215:5215:5215))
        (PORT d[3] (4531:4531:4531) (4214:4214:4214))
        (PORT d[4] (7842:7842:7842) (6651:6651:6651))
        (PORT d[5] (7578:7578:7578) (6713:6713:6713))
        (PORT d[6] (3507:3507:3507) (3197:3197:3197))
        (PORT d[7] (4223:4223:4223) (3904:3904:3904))
        (PORT d[8] (6301:6301:6301) (5560:5560:5560))
        (PORT d[9] (5323:5323:5323) (4558:4558:4558))
        (PORT d[10] (4769:4769:4769) (4348:4348:4348))
        (PORT d[11] (3370:3370:3370) (3084:3084:3084))
        (PORT d[12] (4897:4897:4897) (4302:4302:4302))
        (PORT clk (2479:2479:2479) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2503:2503:2503))
        (PORT d[0] (6533:6533:6533) (5762:5762:5762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (1787:1787:1787))
        (PORT datab (2258:2258:2258) (1961:1961:1961))
        (PORT datac (2279:2279:2279) (1869:1869:1869))
        (PORT datad (3295:3295:3295) (3053:3053:3053))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7563:7563:7563) (6911:6911:6911))
        (PORT d[1] (4510:4510:4510) (4219:4219:4219))
        (PORT d[2] (5365:5365:5365) (4842:4842:4842))
        (PORT d[3] (5317:5317:5317) (4920:4920:4920))
        (PORT d[4] (8639:8639:8639) (7373:7373:7373))
        (PORT d[5] (8769:8769:8769) (7775:7775:7775))
        (PORT d[6] (4298:4298:4298) (3906:3906:3906))
        (PORT d[7] (4197:4197:4197) (3909:3909:3909))
        (PORT d[8] (7087:7087:7087) (6271:6271:6271))
        (PORT d[9] (5757:5757:5757) (4952:4952:4952))
        (PORT d[10] (5538:5538:5538) (5045:5045:5045))
        (PORT d[11] (2570:2570:2570) (2361:2361:2361))
        (PORT d[12] (4909:4909:4909) (4343:4343:4343))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (PORT d[0] (2759:2759:2759) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8132:8132:8132) (7345:7345:7345))
        (PORT d[1] (4489:4489:4489) (4130:4130:4130))
        (PORT d[2] (5492:5492:5492) (4926:4926:4926))
        (PORT d[3] (2594:2594:2594) (2393:2393:2393))
        (PORT d[4] (6893:6893:6893) (5952:5952:5952))
        (PORT d[5] (8822:8822:8822) (7913:7913:7913))
        (PORT d[6] (3481:3481:3481) (3131:3131:3131))
        (PORT d[7] (2089:2089:2089) (1933:1933:1933))
        (PORT d[8] (7096:7096:7096) (6269:6269:6269))
        (PORT d[9] (5176:5176:5176) (4453:4453:4453))
        (PORT d[10] (5281:5281:5281) (4799:4799:4799))
        (PORT d[11] (3261:3261:3261) (2965:2965:2965))
        (PORT d[12] (4962:4962:4962) (4250:4250:4250))
        (PORT clk (2502:2502:2502) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (PORT d[0] (3650:3650:3650) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2142:2142:2142) (1732:1732:1732))
        (PORT datab (2253:2253:2253) (1955:1955:1955))
        (PORT datac (851:851:851) (734:734:734))
        (PORT datad (3300:3300:3300) (3058:3058:3058))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5633:5633:5633) (5147:5147:5147))
        (PORT d[1] (4617:4617:4617) (4359:4359:4359))
        (PORT d[2] (5912:5912:5912) (5325:5325:5325))
        (PORT d[3] (2097:2097:2097) (1892:1892:1892))
        (PORT d[4] (7288:7288:7288) (6320:6320:6320))
        (PORT d[5] (5614:5614:5614) (5017:5017:5017))
        (PORT d[6] (3510:3510:3510) (3215:3215:3215))
        (PORT d[7] (2897:2897:2897) (2694:2694:2694))
        (PORT d[8] (7896:7896:7896) (6990:6990:6990))
        (PORT d[9] (4372:4372:4372) (3727:3727:3727))
        (PORT d[10] (4475:4475:4475) (4071:4071:4071))
        (PORT d[11] (2815:2815:2815) (2545:2545:2545))
        (PORT d[12] (4138:4138:4138) (3513:3513:3513))
        (PORT clk (2518:2518:2518) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (PORT d[0] (2635:2635:2635) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5591:5591:5591) (5108:5108:5108))
        (PORT d[1] (4219:4219:4219) (4012:4012:4012))
        (PORT d[2] (6307:6307:6307) (5673:5673:5673))
        (PORT d[3] (1728:1728:1728) (1590:1590:1590))
        (PORT d[4] (7685:7685:7685) (6656:6656:6656))
        (PORT d[5] (5995:5995:5995) (5351:5351:5351))
        (PORT d[6] (3504:3504:3504) (3208:3208:3208))
        (PORT d[7] (2889:2889:2889) (2686:2686:2686))
        (PORT d[8] (8298:8298:8298) (7346:7346:7346))
        (PORT d[9] (4322:4322:4322) (3683:3683:3683))
        (PORT d[10] (4045:4045:4045) (3690:3690:3690))
        (PORT d[11] (2858:2858:2858) (2599:2599:2599))
        (PORT d[12] (4129:4129:4129) (3503:3503:3503))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (2862:2862:2862) (2369:2369:2369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (3355:3355:3355) (3090:3090:3090))
        (PORT datac (1229:1229:1229) (1063:1063:1063))
        (PORT datad (1543:1543:1543) (1294:1294:1294))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5568:5568:5568) (5091:5091:5091))
        (PORT d[1] (4572:4572:4572) (4312:4312:4312))
        (PORT d[2] (6323:6323:6323) (5683:5683:5683))
        (PORT d[3] (1686:1686:1686) (1552:1552:1552))
        (PORT d[4] (7688:7688:7688) (6670:6670:6670))
        (PORT d[5] (5982:5982:5982) (5336:5336:5336))
        (PORT d[6] (3459:3459:3459) (3161:3161:3161))
        (PORT d[7] (2896:2896:2896) (2693:2693:2693))
        (PORT d[8] (7897:7897:7897) (6991:6991:6991))
        (PORT d[9] (4371:4371:4371) (3726:3726:3726))
        (PORT d[10] (4498:4498:4498) (4090:4090:4090))
        (PORT d[11] (2530:2530:2530) (2313:2313:2313))
        (PORT d[12] (4178:4178:4178) (3548:3548:3548))
        (PORT clk (2517:2517:2517) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2542:2542:2542))
        (PORT d[0] (2925:2925:2925) (2371:2371:2371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7241:7241:7241) (6635:6635:6635))
        (PORT d[1] (4112:4112:4112) (3852:3852:3852))
        (PORT d[2] (6190:6190:6190) (5545:5545:5545))
        (PORT d[3] (4928:4928:4928) (4576:4576:4576))
        (PORT d[4] (8260:8260:8260) (7026:7026:7026))
        (PORT d[5] (8020:8020:8020) (7108:7108:7108))
        (PORT d[6] (3892:3892:3892) (3541:3541:3541))
        (PORT d[7] (3793:3793:3793) (3543:3543:3543))
        (PORT d[8] (6737:6737:6737) (5950:5950:5950))
        (PORT d[9] (5377:5377:5377) (4611:4611:4611))
        (PORT d[10] (6024:6024:6024) (5479:5479:5479))
        (PORT d[11] (2990:2990:2990) (2742:2742:2742))
        (PORT d[12] (4970:4970:4970) (4386:4386:4386))
        (PORT clk (2486:2486:2486) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (PORT d[0] (3601:3601:3601) (3198:3198:3198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1303:1303:1303))
        (PORT datab (3358:3358:3358) (3094:3094:3094))
        (PORT datac (2210:2210:2210) (1924:1924:1924))
        (PORT datad (2002:2002:2002) (1634:1634:1634))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (280:280:280))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (2148:2148:2148) (1845:1845:1845))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6296:6296:6296) (5720:5720:5720))
        (PORT d[1] (4622:4622:4622) (4365:4365:4365))
        (PORT d[2] (5911:5911:5911) (5324:5324:5324))
        (PORT d[3] (1644:1644:1644) (1498:1498:1498))
        (PORT d[4] (7321:7321:7321) (6348:6348:6348))
        (PORT d[5] (5989:5989:5989) (5344:5344:5344))
        (PORT d[6] (3567:3567:3567) (3265:3265:3265))
        (PORT d[7] (3277:3277:3277) (3024:3024:3024))
        (PORT d[8] (8256:8256:8256) (7294:7294:7294))
        (PORT d[9] (4755:4755:4755) (4075:4075:4075))
        (PORT d[10] (4464:4464:4464) (4065:4065:4065))
        (PORT d[11] (2799:2799:2799) (2538:2538:2538))
        (PORT d[12] (4486:4486:4486) (3830:3830:3830))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (PORT d[0] (1981:1981:1981) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8508:8508:8508) (7676:7676:7676))
        (PORT d[1] (4472:4472:4472) (4131:4131:4131))
        (PORT d[2] (5477:5477:5477) (4918:4918:4918))
        (PORT d[3] (2536:2536:2536) (2346:2346:2346))
        (PORT d[4] (6843:6843:6843) (5914:5914:5914))
        (PORT d[5] (8871:8871:8871) (7953:7953:7953))
        (PORT d[6] (3439:3439:3439) (3095:3095:3095))
        (PORT d[7] (2134:2134:2134) (1983:1983:1983))
        (PORT d[8] (7466:7466:7466) (6595:6595:6595))
        (PORT d[9] (5128:5128:5128) (4412:4412:4412))
        (PORT d[10] (4824:4824:4824) (4396:4396:4396))
        (PORT d[11] (3299:3299:3299) (2977:2977:2977))
        (PORT d[12] (4864:4864:4864) (4165:4165:4165))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT d[0] (3603:3603:3603) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5968:5968:5968) (5449:5449:5449))
        (PORT d[1] (4762:4762:4762) (4389:4389:4389))
        (PORT d[2] (5909:5909:5909) (5312:5312:5312))
        (PORT d[3] (2923:2923:2923) (2690:2690:2690))
        (PORT d[4] (7291:7291:7291) (6313:6313:6313))
        (PORT d[5] (6016:6016:6016) (5375:5375:5375))
        (PORT d[6] (3844:3844:3844) (3448:3448:3448))
        (PORT d[7] (2511:2511:2511) (2316:2316:2316))
        (PORT d[8] (7488:7488:7488) (6621:6621:6621))
        (PORT d[9] (4785:4785:4785) (4109:4109:4109))
        (PORT d[10] (4896:4896:4896) (4452:4452:4452))
        (PORT d[11] (2891:2891:2891) (2641:2641:2641))
        (PORT d[12] (4582:4582:4582) (3916:3916:3916))
        (PORT clk (2505:2505:2505) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2529:2529:2529))
        (PORT d[0] (3096:3096:3096) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (963:963:963))
        (PORT datab (3362:3362:3362) (3099:3099:3099))
        (PORT datac (2204:2204:2204) (1918:1918:1918))
        (PORT datad (895:895:895) (761:761:761))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5900:5900:5900) (5366:5366:5366))
        (PORT d[1] (4582:4582:4582) (4298:4298:4298))
        (PORT d[2] (6314:6314:6314) (5681:5681:5681))
        (PORT d[3] (1695:1695:1695) (1562:1562:1562))
        (PORT d[4] (7708:7708:7708) (6692:6692:6692))
        (PORT d[5] (6001:6001:6001) (5357:5357:5357))
        (PORT d[6] (3559:3559:3559) (3254:3254:3254))
        (PORT d[7] (2906:2906:2906) (2696:2696:2696))
        (PORT d[8] (8305:8305:8305) (7353:7353:7353))
        (PORT d[9] (4349:4349:4349) (3700:3700:3700))
        (PORT d[10] (4085:4085:4085) (3724:3724:3724))
        (PORT d[11] (2913:2913:2913) (2647:2647:2647))
        (PORT d[12] (4082:4082:4082) (3457:3457:3457))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT d[0] (3514:3514:3514) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1380:1380:1380))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (1514:1514:1514) (1260:1260:1260))
        (PORT datad (3301:3301:3301) (3059:3059:3059))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5167:5167:5167) (4730:4730:4730))
        (PORT d[1] (4000:4000:4000) (3720:3720:3720))
        (PORT d[2] (5316:5316:5316) (4655:4655:4655))
        (PORT d[3] (2100:2100:2100) (1914:1914:1914))
        (PORT d[4] (2506:2506:2506) (2126:2126:2126))
        (PORT d[5] (2900:2900:2900) (2416:2416:2416))
        (PORT d[6] (3508:3508:3508) (3215:3215:3215))
        (PORT d[7] (2535:2535:2535) (2339:2339:2339))
        (PORT d[8] (2572:2572:2572) (2186:2186:2186))
        (PORT d[9] (2658:2658:2658) (2303:2303:2303))
        (PORT d[10] (3953:3953:3953) (3532:3532:3532))
        (PORT d[11] (2705:2705:2705) (2388:2388:2388))
        (PORT d[12] (2473:2473:2473) (2182:2182:2182))
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (PORT d[0] (2473:2473:2473) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8141:8141:8141) (7352:7352:7352))
        (PORT d[1] (4051:4051:4051) (3760:3760:3760))
        (PORT d[2] (5076:5076:5076) (4555:4555:4555))
        (PORT d[3] (2180:2180:2180) (2023:2023:2023))
        (PORT d[4] (6522:6522:6522) (5624:5624:5624))
        (PORT d[5] (8463:8463:8463) (7596:7596:7596))
        (PORT d[6] (3088:3088:3088) (2790:2790:2790))
        (PORT d[7] (2514:2514:2514) (2324:2324:2324))
        (PORT d[8] (7455:7455:7455) (6569:6569:6569))
        (PORT d[9] (4730:4730:4730) (4025:4025:4025))
        (PORT d[10] (5247:5247:5247) (4774:4774:4774))
        (PORT d[11] (3659:3659:3659) (3288:3288:3288))
        (PORT d[12] (4538:4538:4538) (3953:3953:3953))
        (PORT clk (2498:2498:2498) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (PORT d[0] (2821:2821:2821) (2433:2433:2433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2694:2694:2694) (2268:2268:2268))
        (PORT datab (2250:2250:2250) (1952:1952:1952))
        (PORT datac (1190:1190:1190) (1001:1001:1001))
        (PORT datad (3302:3302:3302) (3060:3060:3060))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7201:7201:7201) (6598:6598:6598))
        (PORT d[1] (3738:3738:3738) (3527:3527:3527))
        (PORT d[2] (6184:6184:6184) (5537:5537:5537))
        (PORT d[3] (4938:4938:4938) (4576:4576:4576))
        (PORT d[4] (7883:7883:7883) (6688:6688:6688))
        (PORT d[5] (7955:7955:7955) (7047:7047:7047))
        (PORT d[6] (3508:3508:3508) (3198:3198:3198))
        (PORT d[7] (3393:3393:3393) (3182:3182:3182))
        (PORT d[8] (6324:6324:6324) (5592:5592:5592))
        (PORT d[9] (5650:5650:5650) (4848:4848:4848))
        (PORT d[10] (4774:4774:4774) (4354:4354:4354))
        (PORT d[11] (3374:3374:3374) (3083:3083:3083))
        (PORT d[12] (4198:4198:4198) (3716:3716:3716))
        (PORT clk (2482:2482:2482) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2506:2506:2506))
        (PORT d[0] (2373:2373:2373) (2164:2164:2164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7173:7173:7173) (6563:6563:6563))
        (PORT d[1] (4113:4113:4113) (3861:3861:3861))
        (PORT d[2] (6193:6193:6193) (5551:5551:5551))
        (PORT d[3] (4929:4929:4929) (4577:4577:4577))
        (PORT d[4] (8240:8240:8240) (7015:7015:7015))
        (PORT d[5] (7979:7979:7979) (7074:7074:7074))
        (PORT d[6] (3899:3899:3899) (3549:3549:3549))
        (PORT d[7] (3801:3801:3801) (3553:3553:3553))
        (PORT d[8] (6701:6701:6701) (5924:5924:5924))
        (PORT d[9] (5373:5373:5373) (4606:4606:4606))
        (PORT d[10] (4849:4849:4849) (4451:4451:4451))
        (PORT d[11] (2978:2978:2978) (2733:2733:2733))
        (PORT d[12] (4963:4963:4963) (4378:4378:4378))
        (PORT clk (2488:2488:2488) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2511:2511:2511))
        (PORT d[0] (6140:6140:6140) (5420:5420:5420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2043:2043:2043) (1678:1678:1678))
        (PORT datab (2259:2259:2259) (1962:1962:1962))
        (PORT datac (1987:1987:1987) (1612:1612:1612))
        (PORT datad (3295:3295:3295) (3052:3052:3052))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_Image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (267:267:267) (275:275:275))
        (PORT datac (2149:2149:2149) (1846:1846:1846))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
)
