# Compile of spi_clgen.v was successful.
# Compile of spi_defines.v was successful.
# Compile of spi_shift.v was successful.
# Compile of spi_slave.v was successful.
# Compile of spi_top.v was successful.
# Compile of wishbone_master.v was successful.
# Compile of tb.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.tb
# vsim -gui work.tb 
# Start time: 15:22:26 on Oct 26,2023
# Loading work.tb
# Loading work.wishbone_master
# Loading work.spi_top
# Loading work.spi_clgen
# Loading work.spi_shift
# Loading work.spi_slave
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'p_in'. The port definition is at: D:/college/Maven Silicon/SPI/rtl/spi_shift.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/SPI_CORE/SR File: D:/college/Maven Silicon/SPI/rtl/spi_top.v Line: 54
add wave -r /*
run -all
# ** Note: $finish    : D:/college/Maven Silicon/SPI/sim/spi master core/tb.v(82)
#    Time: 2300 ps  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at D:/college/Maven Silicon/SPI/sim/spi master core/tb.v line 82
# End time: 15:29:26 on Oct 26,2023, Elapsed time: 0:07:00
# Errors: 0, Warnings: 7
