{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477178616248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477178616254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 22 19:23:36 2016 " "Processing started: Sat Oct 22 19:23:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477178616254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477178616254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5p1 -c Lab5p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5p1 -c Lab5p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477178616255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1477178616907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1477178616907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q Lab5p1.v(82) " "Verilog HDL Declaration information at Lab5p1.v(82): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "Lab5p1.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part1/Lab5p1.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1477178632099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5p1.v 5 5 " "Found 5 design units, including 5 entities, in source file lab5p1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5p1 " "Found entity 1: Lab5p1" {  } { { "Lab5p1.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part1/Lab5p1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477178632101 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter4b " "Found entity 2: counter4b" {  } { { "Lab5p1.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part1/Lab5p1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477178632101 ""} { "Info" "ISGN_ENTITY_NAME" "3 TFlipflop " "Found entity 3: TFlipflop" {  } { { "Lab5p1.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part1/Lab5p1.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477178632101 ""} { "Info" "ISGN_ENTITY_NAME" "4 DFlipflop " "Found entity 4: DFlipflop" {  } { { "Lab5p1.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part1/Lab5p1.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477178632101 ""} { "Info" "ISGN_ENTITY_NAME" "5 bithex " "Found entity 5: bithex" {  } { { "Lab5p1.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part1/Lab5p1.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477178632101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477178632101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5p1 " "Elaborating entity \"Lab5p1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477178632135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4b counter4b:counter0 " "Elaborating entity \"counter4b\" for hierarchy \"counter4b:counter0\"" {  } { { "Lab5p1.v" "counter0" { Text "C:/Dev/FPGA/Project/Lab5/Part1/Lab5p1.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477178632177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFlipflop counter4b:counter0\|TFlipflop:TFF0 " "Elaborating entity \"TFlipflop\" for hierarchy \"counter4b:counter0\|TFlipflop:TFF0\"" {  } { { "Lab5p1.v" "TFF0" { Text "C:/Dev/FPGA/Project/Lab5/Part1/Lab5p1.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477178632192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipflop counter4b:counter0\|TFlipflop:TFF0\|DFlipflop:DFF0 " "Elaborating entity \"DFlipflop\" for hierarchy \"counter4b:counter0\|TFlipflop:TFF0\|DFlipflop:DFF0\"" {  } { { "Lab5p1.v" "DFF0" { Text "C:/Dev/FPGA/Project/Lab5/Part1/Lab5p1.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477178632205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bithex bithex:bh0 " "Elaborating entity \"bithex\" for hierarchy \"bithex:bh0\"" {  } { { "Lab5p1.v" "bh0" { Text "C:/Dev/FPGA/Project/Lab5/Part1/Lab5p1.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477178632226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1477178633218 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Dev/FPGA/Project/Lab5/Part1/output_files/Lab5p1.map.smsg " "Generated suppressed messages file C:/Dev/FPGA/Project/Lab5/Part1/output_files/Lab5p1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477178633546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477178633778 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477178633778 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Lab5p1.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part1/Lab5p1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477178633852 "|Lab5p1|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1477178633852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477178633853 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477178633853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477178633853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477178633853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477178633907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 22 19:23:53 2016 " "Processing ended: Sat Oct 22 19:23:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477178633907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477178633907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477178633907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477178633907 ""}
