Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'd' is not connected on this instance [C:/Users/dilafet/lab6/lab6.srcs/sources_1/new/cpu.v:843]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.hazerd_detection
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.data_io_memory
Compiling module xil_defaultlib.binaryToBCD
Compiling module xil_defaultlib.BCDToBinary
Compiling module xil_defaultlib.tx
Compiling module xil_defaultlib.ecall
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
