INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab7/lab7/lab7.srcs/sources_1/ip/dds_compiler_0_1/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_compiler_0'
