

Microchip MPLAB XC8 Assembler V2.30 build 20200825195618 
                                                                                               Wed Oct 14 20:07:34 2020

Microchip MPLAB XC8 C Compiler v2.30 (Free license) build 20200825195618 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATCbits	set	3979
    48  0000                     _PORTBbits	set	3969
    49  0000                     _TRISCbits	set	3988
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FA8                     __pcinit:
    55                           	callstack 0
    56  007FA8                     start_initialization:
    57                           	callstack 0
    58  007FA8                     __initialization:
    59                           	callstack 0
    60  007FA8                     end_of_initialization:
    61                           	callstack 0
    62  007FA8                     __end_of__initialization:
    63                           	callstack 0
    64  007FA8  0100               	movlb	0
    65  007FAA  EFD7  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 19 in file "maincode2.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  007FAE                     __ptext0:
   108                           	callstack 0
   109  007FAE                     _main:
   110                           	callstack 31
   111  007FAE                     
   112                           ;maincode2.c: 20:     TRISCbits.RC0 = 0;
   113  007FAE  9094               	bcf	148,0,c	;volatile
   114  007FB0                     l13:
   115                           
   116                           ;maincode2.c: 22:         if (PORTBbits.RB7 == 1){
   117  007FB0  AE81               	btfss	129,7,c	;volatile
   118  007FB2  EFDD  F03F         	goto	u11
   119  007FB6  EFDF  F03F         	goto	u10
   120  007FBA                     u11:
   121  007FBA  EFFB  F03F         	goto	l14
   122  007FBE                     u10:
   123  007FBE                     
   124                           ;maincode2.c: 23:             LATCbits.LC0 = 1;
   125  007FBE  808B               	bsf	139,0,c	;volatile
   126  007FC0                     
   127                           ;maincode2.c: 24:             _delay((unsigned long)((100)*(48000000UL/4000.0)));
   128  007FC0  0E07               	movlw	7
   129  007FC2  6E02               	movwf	(??_main+1)^0,c
   130  007FC4  0E17               	movlw	23
   131  007FC6  6E01               	movwf	??_main^0,c
   132  007FC8  0E6A               	movlw	106
   133  007FCA                     u27:
   134  007FCA  2EE8               	decfsz	wreg,f,c
   135  007FCC  D7FE               	bra	u27
   136  007FCE  2E01               	decfsz	??_main^0,f,c
   137  007FD0  D7FC               	bra	u27
   138  007FD2  2E02               	decfsz	(??_main+1)^0,f,c
   139  007FD4  D7FA               	bra	u27
   140  007FD6  D000               	nop2	
   141  007FD8                     
   142                           ;maincode2.c: 25:             LATCbits.LC0 = 0;
   143  007FD8  908B               	bcf	139,0,c	;volatile
   144                           
   145                           ;maincode2.c: 26:             _delay((unsigned long)((100)*(48000000UL/4000.0)));
   146  007FDA  0E07               	movlw	7
   147  007FDC  6E02               	movwf	(??_main+1)^0,c
   148  007FDE  0E17               	movlw	23
   149  007FE0  6E01               	movwf	??_main^0,c
   150  007FE2  0E6A               	movlw	106
   151  007FE4                     u37:
   152  007FE4  2EE8               	decfsz	wreg,f,c
   153  007FE6  D7FE               	bra	u37
   154  007FE8  2E01               	decfsz	??_main^0,f,c
   155  007FEA  D7FC               	bra	u37
   156  007FEC  2E02               	decfsz	(??_main+1)^0,f,c
   157  007FEE  D7FA               	bra	u37
   158  007FF0  D000               	nop2	
   159                           
   160                           ;maincode2.c: 27:         }
   161  007FF2  EFD8  F03F         	goto	l13
   162  007FF6                     l14:
   163                           
   164                           ;maincode2.c: 29:             LATCbits.LC0 = 0;
   165  007FF6  908B               	bcf	139,0,c	;volatile
   166  007FF8  EFD8  F03F         	goto	l13
   167  007FFC  EF00  F000         	goto	start
   168  008000                     __end_of_main:
   169                           	callstack 0
   170  0000                     
   171                           	psect	rparam
   172  0000                     
   173                           	psect	idloc
   174                           
   175                           ;Config register IDLOC0 @ 0x200000
   176                           ;	unspecified, using default values
   177  200000                     	org	2097152
   178  200000  FF                 	db	255
   179                           
   180                           ;Config register IDLOC1 @ 0x200001
   181                           ;	unspecified, using default values
   182  200001                     	org	2097153
   183  200001  FF                 	db	255
   184                           
   185                           ;Config register IDLOC2 @ 0x200002
   186                           ;	unspecified, using default values
   187  200002                     	org	2097154
   188  200002  FF                 	db	255
   189                           
   190                           ;Config register IDLOC3 @ 0x200003
   191                           ;	unspecified, using default values
   192  200003                     	org	2097155
   193  200003  FF                 	db	255
   194                           
   195                           ;Config register IDLOC4 @ 0x200004
   196                           ;	unspecified, using default values
   197  200004                     	org	2097156
   198  200004  FF                 	db	255
   199                           
   200                           ;Config register IDLOC5 @ 0x200005
   201                           ;	unspecified, using default values
   202  200005                     	org	2097157
   203  200005  FF                 	db	255
   204                           
   205                           ;Config register IDLOC6 @ 0x200006
   206                           ;	unspecified, using default values
   207  200006                     	org	2097158
   208  200006  FF                 	db	255
   209                           
   210                           ;Config register IDLOC7 @ 0x200007
   211                           ;	unspecified, using default values
   212  200007                     	org	2097159
   213  200007  FF                 	db	255
   214                           
   215                           	psect	config
   216                           
   217                           ;Config register CONFIG1L @ 0x300000
   218                           ;	PLL Prescaler Selection bits
   219                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   220                           ;	System Clock Postscaler Selection bits
   221                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   222                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   223                           ;	USBDIV = 0x0, unprogrammed default
   224  300000                     	org	3145728
   225  300000  00                 	db	0
   226                           
   227                           ;Config register CONFIG1H @ 0x300001
   228                           ;	Oscillator Selection bits
   229                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   230                           ;	Fail-Safe Clock Monitor Enable bit
   231                           ;	FCMEN = 0x0, unprogrammed default
   232                           ;	Internal/External Oscillator Switchover bit
   233                           ;	IESO = 0x0, unprogrammed default
   234  300001                     	org	3145729
   235  300001  02                 	db	2
   236                           
   237                           ;Config register CONFIG2L @ 0x300002
   238                           ;	Power-up Timer Enable bit
   239                           ;	PWRT = ON, PWRT enabled
   240                           ;	Brown-out Reset Enable bits
   241                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   242                           ;	Brown-out Reset Voltage bits
   243                           ;	BORV = 0x3, unprogrammed default
   244                           ;	USB Voltage Regulator Enable bit
   245                           ;	VREGEN = 0x0, unprogrammed default
   246  300002                     	org	3145730
   247  300002  18                 	db	24
   248                           
   249                           ;Config register CONFIG2H @ 0x300003
   250                           ;	Watchdog Timer Enable bit
   251                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   252                           ;	Watchdog Timer Postscale Select bits
   253                           ;	WDTPS = 0xF, unprogrammed default
   254  300003                     	org	3145731
   255  300003  1E                 	db	30
   256                           
   257                           ; Padding undefined space
   258  300004                     	org	3145732
   259  300004  FF                 	db	255
   260                           
   261                           ;Config register CONFIG3H @ 0x300005
   262                           ;	CCP2 MUX bit
   263                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   264                           ;	PORTB A/D Enable bit
   265                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   266                           ;	Low-Power Timer 1 Oscillator Enable bit
   267                           ;	LPT1OSC = 0x0, unprogrammed default
   268                           ;	MCLR Pin Enable bit
   269                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   270  300005                     	org	3145733
   271  300005  81                 	db	129
   272                           
   273                           ;Config register CONFIG4L @ 0x300006
   274                           ;	Stack Full/Underflow Reset Enable bit
   275                           ;	STVREN = 0x1, unprogrammed default
   276                           ;	Single-Supply ICSP Enable bit
   277                           ;	LVP = OFF, Single-Supply ICSP disabled
   278                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   279                           ;	ICPRT = 0x0, unprogrammed default
   280                           ;	Extended Instruction Set Enable bit
   281                           ;	XINST = 0x0, unprogrammed default
   282                           ;	Background Debugger Enable bit
   283                           ;	DEBUG = 0x1, unprogrammed default
   284  300006                     	org	3145734
   285  300006  81                 	db	129
   286                           
   287                           ; Padding undefined space
   288  300007                     	org	3145735
   289  300007  FF                 	db	255
   290                           
   291                           ;Config register CONFIG5L @ 0x300008
   292                           ;	unspecified, using default values
   293                           ;	Code Protection bit
   294                           ;	CP0 = 0x1, unprogrammed default
   295                           ;	Code Protection bit
   296                           ;	CP1 = 0x1, unprogrammed default
   297                           ;	Code Protection bit
   298                           ;	CP2 = 0x1, unprogrammed default
   299                           ;	Code Protection bit
   300                           ;	CP3 = 0x1, unprogrammed default
   301  300008                     	org	3145736
   302  300008  0F                 	db	15
   303                           
   304                           ;Config register CONFIG5H @ 0x300009
   305                           ;	unspecified, using default values
   306                           ;	Boot Block Code Protection bit
   307                           ;	CPB = 0x1, unprogrammed default
   308                           ;	Data EEPROM Code Protection bit
   309                           ;	CPD = 0x1, unprogrammed default
   310  300009                     	org	3145737
   311  300009  C0                 	db	192
   312                           
   313                           ;Config register CONFIG6L @ 0x30000A
   314                           ;	unspecified, using default values
   315                           ;	Write Protection bit
   316                           ;	WRT0 = 0x1, unprogrammed default
   317                           ;	Write Protection bit
   318                           ;	WRT1 = 0x1, unprogrammed default
   319                           ;	Write Protection bit
   320                           ;	WRT2 = 0x1, unprogrammed default
   321                           ;	Write Protection bit
   322                           ;	WRT3 = 0x1, unprogrammed default
   323  30000A                     	org	3145738
   324  30000A  0F                 	db	15
   325                           
   326                           ;Config register CONFIG6H @ 0x30000B
   327                           ;	unspecified, using default values
   328                           ;	Configuration Register Write Protection bit
   329                           ;	WRTC = 0x1, unprogrammed default
   330                           ;	Boot Block Write Protection bit
   331                           ;	WRTB = 0x1, unprogrammed default
   332                           ;	Data EEPROM Write Protection bit
   333                           ;	WRTD = 0x1, unprogrammed default
   334  30000B                     	org	3145739
   335  30000B  E0                 	db	224
   336                           
   337                           ;Config register CONFIG7L @ 0x30000C
   338                           ;	unspecified, using default values
   339                           ;	Table Read Protection bit
   340                           ;	EBTR0 = 0x1, unprogrammed default
   341                           ;	Table Read Protection bit
   342                           ;	EBTR1 = 0x1, unprogrammed default
   343                           ;	Table Read Protection bit
   344                           ;	EBTR2 = 0x1, unprogrammed default
   345                           ;	Table Read Protection bit
   346                           ;	EBTR3 = 0x1, unprogrammed default
   347  30000C                     	org	3145740
   348  30000C  0F                 	db	15
   349                           
   350                           ;Config register CONFIG7H @ 0x30000D
   351                           ;	unspecified, using default values
   352                           ;	Boot Block Table Read Protection bit
   353                           ;	EBTRB = 0x1, unprogrammed default
   354  30000D                     	org	3145741
   355  30000D  40                 	db	64
   356                           tosu	equ	0xFFF
   357                           tosh	equ	0xFFE
   358                           tosl	equ	0xFFD
   359                           stkptr	equ	0xFFC
   360                           pclatu	equ	0xFFB
   361                           pclath	equ	0xFFA
   362                           pcl	equ	0xFF9
   363                           tblptru	equ	0xFF8
   364                           tblptrh	equ	0xFF7
   365                           tblptrl	equ	0xFF6
   366                           tablat	equ	0xFF5
   367                           prodh	equ	0xFF4
   368                           prodl	equ	0xFF3
   369                           indf0	equ	0xFEF
   370                           postinc0	equ	0xFEE
   371                           postdec0	equ	0xFED
   372                           preinc0	equ	0xFEC
   373                           plusw0	equ	0xFEB
   374                           fsr0h	equ	0xFEA
   375                           fsr0l	equ	0xFE9
   376                           wreg	equ	0xFE8
   377                           indf1	equ	0xFE7
   378                           postinc1	equ	0xFE6
   379                           postdec1	equ	0xFE5
   380                           preinc1	equ	0xFE4
   381                           plusw1	equ	0xFE3
   382                           fsr1h	equ	0xFE2
   383                           fsr1l	equ	0xFE1
   384                           bsr	equ	0xFE0
   385                           indf2	equ	0xFDF
   386                           postinc2	equ	0xFDE
   387                           postdec2	equ	0xFDD
   388                           preinc2	equ	0xFDC
   389                           plusw2	equ	0xFDB
   390                           fsr2h	equ	0xFDA
   391                           fsr2l	equ	0xFD9
   392                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.30 build 20200825195618 
Symbol Table                                                                                   Wed Oct 14 20:07:34 2020

                     l13 7FB0                       l14 7FF6                       u10 7FBE  
                     u11 7FBA                       u27 7FCA                       u37 7FE4  
                    l700 7FD8                      l694 7FAE                      l696 7FBE  
                    l698 7FC0                      wreg 000FE8                     _main 7FAE  
                   start 0000             ___param_bank 000000                    ?_main 0001  
        __initialization 7FA8             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000               __accesstop 0060  __end_of__initialization 7FA8  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FA8                  __ramtop 0800  
                __ptext0 7FAE     end_of_initialization 7FA8                _PORTBbits 000F81  
              _TRISCbits 000F94      start_initialization 7FA8                 _LATCbits 000F8B  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0052  
