# RISC-V Mini OS

**Educational microkernel in C â€” built step by step following *Operating System in 1000 Lines*.**

> ðŸ“š **Read the full documentation and tutorial:**
> [**https://carlovend.github.io/riscv-mini-os/**](https://carlovend.github.io/riscv-mini-os/)

---

## ðŸ“– Overview
This project documents the creation of a small kernel for RISC-V, starting from scratch. The goal is clarity and creating minimal components to demonstrate real operating system mechanisms.

Inspired by:
* *Operating System in 1000 Lines*
* *Operating Systems: Three Easy Pieces*

## ðŸ“˜ Roadmap

This roadmap reflects the step-by-step implementation documented on the website.

* **[M0 â€“ Setup & Toolchain](https://carlovend.github.io/riscv-mini-os/m0_setup.html)**
    * Environment setup, QEMU, and cross-compiler.
* **[M1 â€“ Boot & Linker Script](https://carlovend.github.io/riscv-mini-os/m1_boot.html)**
    * OpenSBI boot, stack setup, and `.bss` zeroing.
* **[M2 â€“ UART, printf & LibC](https://carlovend.github.io/riscv-mini-os/m2-printf.html)**
    * Minimal C library implementation and formatted output.
* **[M3 â€“ Exception Handling & Panic](https://carlovend.github.io/riscv-mini-os/m3-exceptions.html)**
    * Trap handler, `kernel_entry` assembly, and panic macros.
* **[M4 â€“ Memory: The Page Allocator](https://carlovend.github.io/riscv-mini-os/m4-memory.html)**
    * Physical memory management and bump allocator.
* **M5 â€“ Paging & TLB**
    * Virtual memory mapping and page tables.
* **M6 â€“ Processes & Context Switch**
    * Process Control Block (PCB) and scheduler.
* **M7 â€“ System Calls**
    * User/Kernel boundary and ABI.
* **M8 â€“ File System & Shell**
    * Simple file system and user interaction.

---

## ðŸ’¬ About
This project is part of my learning path in low-level systems and cybersecurity.
