{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700792456760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700792456761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 10:20:56 2023 " "Processing started: Fri Nov 24 10:20:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700792456761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700792456761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter10_JK -c Counter10_JK " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter10_JK -c Counter10_JK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700792456761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700792456995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700792456995 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide ../divide/divide.v " "Entity \"divide\" obtained from \"../divide/divide.v\" instead of from Quartus Prime megafunction library" {  } { { "../divide/divide.v" "" { Text "D:/ShuDianShiYan/divide/divide.v" 18 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1700792462401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/divide/divide.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/divide/divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "../divide/divide.v" "" { Text "D:/ShuDianShiYan/divide/divide.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700792462401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700792462401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/jk_ff/jk_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/jk_ff/jk_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 JK_ff " "Found entity 1: JK_ff" {  } { { "../JK_ff/JK_ff.v" "" { Text "D:/ShuDianShiYan/JK_ff/JK_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700792462402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700792462402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700792462403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700792462403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter10_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file counter10_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter10_JK " "Found entity 1: Counter10_JK" {  } { { "Counter10_JK.v" "" { Text "D:/ShuDianShiYan/Counter10_JK/Counter10_JK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700792462404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700792462404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_jk4.v 1 1 " "Found 1 design units, including 1 entities, in source file my_jk4.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_JK4 " "Found entity 1: my_JK4" {  } { { "my_JK4.v" "" { Text "D:/ShuDianShiYan/Counter10_JK/my_JK4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700792462405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700792462405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1Hz Counter10_JK.v(19) " "Verilog HDL Implicit Net warning at Counter10_JK.v(19): created implicit net for \"clk_1Hz\"" {  } { { "Counter10_JK.v" "" { Text "D:/ShuDianShiYan/Counter10_JK/Counter10_JK.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700792462405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out my_JK4.v(44) " "Verilog HDL Implicit Net warning at my_JK4.v(44): created implicit net for \"out\"" {  } { { "my_JK4.v" "" { Text "D:/ShuDianShiYan/Counter10_JK/my_JK4.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700792462405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter10_JK " "Elaborating entity \"Counter10_JK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700792462426 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 Counter10_JK.v(9) " "Net \"seg.data_a\" at Counter10_JK.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Counter10_JK.v" "" { Text "D:/ShuDianShiYan/Counter10_JK/Counter10_JK.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700792462427 "|Counter10_JK"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 Counter10_JK.v(9) " "Net \"seg.waddr_a\" at Counter10_JK.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Counter10_JK.v" "" { Text "D:/ShuDianShiYan/Counter10_JK/Counter10_JK.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700792462427 "|Counter10_JK"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 Counter10_JK.v(9) " "Net \"seg.we_a\" at Counter10_JK.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Counter10_JK.v" "" { Text "D:/ShuDianShiYan/Counter10_JK/Counter10_JK.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700792462427 "|Counter10_JK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:c1 " "Elaborating entity \"divide\" for hierarchy \"divide:c1\"" {  } { { "Counter10_JK.v" "c1" { Text "D:/ShuDianShiYan/Counter10_JK/Counter10_JK.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700792462431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_ff JK_ff:f0 " "Elaborating entity \"JK_ff\" for hierarchy \"JK_ff:f0\"" {  } { { "Counter10_JK.v" "f0" { Text "D:/ShuDianShiYan/Counter10_JK/Counter10_JK.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700792462432 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 D:/ShuDianShiYan/Counter10_JK/db/Counter10_JK.ram0_Counter10_JK_385591cb.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"D:/ShuDianShiYan/Counter10_JK/db/Counter10_JK.ram0_Counter10_JK_385591cb.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1700792462533 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "seg " "RAM logic \"seg\" is uninferred because MIF is not supported for the selected family" {  } { { "Counter10_JK.v" "seg" { Text "D:/ShuDianShiYan/Counter10_JK/Counter10_JK.v" 9 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1700792462546 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700792462546 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "JK_ff:f0\|q JK_ff:f0\|q~_emulated JK_ff:f0\|q~1 " "Register \"JK_ff:f0\|q\" is converted into an equivalent circuit using register \"JK_ff:f0\|q~_emulated\" and latch \"JK_ff:f0\|q~1\"" {  } { { "../JK_ff/JK_ff.v" "" { Text "D:/ShuDianShiYan/JK_ff/JK_ff.v" 9 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700792462667 "|Counter10_JK|JK_ff:f0|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "JK_ff:f1\|q JK_ff:f1\|q~_emulated JK_ff:f0\|q~1 " "Register \"JK_ff:f1\|q\" is converted into an equivalent circuit using register \"JK_ff:f1\|q~_emulated\" and latch \"JK_ff:f0\|q~1\"" {  } { { "../JK_ff/JK_ff.v" "" { Text "D:/ShuDianShiYan/JK_ff/JK_ff.v" 9 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700792462667 "|Counter10_JK|JK_ff:f1|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "JK_ff:f2\|q JK_ff:f2\|q~_emulated JK_ff:f0\|q~1 " "Register \"JK_ff:f2\|q\" is converted into an equivalent circuit using register \"JK_ff:f2\|q~_emulated\" and latch \"JK_ff:f0\|q~1\"" {  } { { "../JK_ff/JK_ff.v" "" { Text "D:/ShuDianShiYan/JK_ff/JK_ff.v" 9 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700792462667 "|Counter10_JK|JK_ff:f2|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "JK_ff:f3\|q JK_ff:f3\|q~_emulated JK_ff:f0\|q~1 " "Register \"JK_ff:f3\|q\" is converted into an equivalent circuit using register \"JK_ff:f3\|q~_emulated\" and latch \"JK_ff:f0\|q~1\"" {  } { { "../JK_ff/JK_ff.v" "" { Text "D:/ShuDianShiYan/JK_ff/JK_ff.v" 9 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700792462667 "|Counter10_JK|JK_ff:f3|q"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1700792462667 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[7\] GND " "Pin \"seg_led\[7\]\" is stuck at GND" {  } { { "Counter10_JK.v" "" { Text "D:/ShuDianShiYan/Counter10_JK/Counter10_JK.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700792462676 "|Counter10_JK|seg_led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[8\] GND " "Pin \"seg_led\[8\]\" is stuck at GND" {  } { { "Counter10_JK.v" "" { Text "D:/ShuDianShiYan/Counter10_JK/Counter10_JK.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700792462676 "|Counter10_JK|seg_led[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700792462676 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700792462721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700792463118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700792463118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700792463139 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700792463139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700792463139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700792463139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700792463147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 10:21:03 2023 " "Processing ended: Fri Nov 24 10:21:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700792463147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700792463147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700792463147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700792463147 ""}
