// Seed: 1328011300
module module_0 ();
  id_1 :
  assert property (@(posedge id_1 or posedge 1 ? id_1 : (id_1) ? 1'b0 == id_1 : id_1) 1'b0)
  else;
endmodule
program module_1 (
    output supply1 id_0,
    output wand id_1,
    output wire id_2,
    output wand id_3,
    input tri id_4,
    output tri1 id_5
    , id_10,
    output wor id_6,
    output tri id_7,
    input wand id_8
);
  assign id_7 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endprogram
