

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Sun Jun 16 23:48:15 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  2.447 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |        2|     1922|  13.468 ns|  12.943 us|    1|  1921|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width  |        0|     1920|         2|          1|          1|  0 ~ 1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      84|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     104|    -|
|Register         |        -|     -|      47|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      47|     188|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_4_fu_221_p2                     |         +|   0|  0|  18|          11|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_278                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_281                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_286                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln850_fu_215_p2              |      icmp|   0|  0|  18|          11|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln854_fu_227_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln880_1_fu_297_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln880_2_fu_304_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln880_fu_280_p3            |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  84|          34|          52|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_178_p4  |  14|          3|    1|          3|
    |ap_phi_mux_sof_phi_fu_189_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3          |   9|          2|   11|         22|
    |axi_data_fu_98                |   9|          2|   30|         60|
    |axi_last_fu_102               |   9|          2|    1|          2|
    |eol_reg_175                   |   9|          2|    1|          2|
    |j_fu_94                       |   9|          2|   11|         22|
    |s_axis_video_TDATA_blk_n      |   9|          2|    1|          2|
    |srcYUV_blk_n                  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 104|         23|   60|        121|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_data_fu_98           |  30|   0|   30|          0|
    |axi_last_fu_102          |   1|   0|    1|          0|
    |eol_reg_175              |   1|   0|    1|          0|
    |icmp_ln850_reg_355       |   1|   0|    1|          0|
    |j_fu_94                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  47|   0|   47|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|s_axis_video_TVALID    |   in|    1|        axis|                        s_axis_video_V_data_V|       pointer|
|s_axis_video_TDATA     |   in|   32|        axis|                        s_axis_video_V_data_V|       pointer|
|srcYUV_din             |  out|   30|     ap_fifo|                                       srcYUV|       pointer|
|srcYUV_num_data_valid  |   in|    5|     ap_fifo|                                       srcYUV|       pointer|
|srcYUV_fifo_cap        |   in|    5|     ap_fifo|                                       srcYUV|       pointer|
|srcYUV_full_n          |   in|    1|     ap_fifo|                                       srcYUV|       pointer|
|srcYUV_write           |  out|    1|     ap_fifo|                                       srcYUV|       pointer|
|sof_4                  |   in|    1|     ap_none|                                        sof_4|        scalar|
|axi_last_2             |   in|    1|     ap_none|                                   axi_last_2|        scalar|
|axi_data_6             |   in|   30|     ap_none|                                   axi_data_6|        scalar|
|empty                  |   in|   11|     ap_none|                                        empty|        scalar|
|cond                   |   in|    1|     ap_none|                                         cond|        scalar|
|s_axis_video_TREADY    |  out|    1|        axis|                        s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST     |   in|    1|        axis|                        s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP     |   in|    4|        axis|                        s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB     |   in|    4|        axis|                        s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER     |   in|    1|        axis|                        s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST     |   in|    1|        axis|                        s_axis_video_V_last_V|       pointer|
|s_axis_video_TID       |   in|    1|        axis|                          s_axis_video_V_id_V|       pointer|
|eol_out                |  out|    1|      ap_vld|                                      eol_out|       pointer|
|eol_out_ap_vld         |  out|    1|      ap_vld|                                      eol_out|       pointer|
|axi_data_7_out         |  out|   30|      ap_vld|                               axi_data_7_out|       pointer|
|axi_data_7_out_ap_vld  |  out|    1|      ap_vld|                               axi_data_7_out|       pointer|
+-----------------------+-----+-----+------------+---------------------------------------------+--------------+

