Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 24 22:09:07 2019
| Host         : DESKTOP-975EH1T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DDU_timing_summary_routed.rpt -pb DDU_timing_summary_routed.pb -rpx DDU_timing_summary_routed.rpx -warn_on_violation
| Design       : DDU
| Device       : xq7a100t-cs324
| Speed File   : -1I  PRODUCTION 1.11 2017-05-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1434 register/latch pins with no clock driven by root clock pin: cont (HIGH)

 There are 1434 register/latch pins with no clock driven by root clock pin: FSM_sequential_run_state_reg[0]/Q (HIGH)

 There are 1434 register/latch pins with no clock driven by root clock pin: FSM_sequential_run_state_reg[1]/Q (HIGH)

 There are 1453 register/latch pins with no clock driven by root clock pin: M1/clk_1000HZ_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: M3/M5/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: M3/M5/PCSource_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: M3/M5/PCSource_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5723 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.897        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.897        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 M1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 1.120ns (31.818%)  route 2.400ns (68.182%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.632     5.235    M1/clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  M1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  M1/q_reg[2]/Q
                         net (fo=2, routed)           0.951     6.704    M1/q[2]
    SLICE_X51Y97         LUT5 (Prop_lut5_I3_O)        0.152     6.856 f  M1/q[20]_i_7/O
                         net (fo=1, routed)           0.154     7.010    M1/q[20]_i_7_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     7.336 f  M1/q[20]_i_4/O
                         net (fo=1, routed)           0.445     7.781    M1/q[20]_i_4_n_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.905 r  M1/q[20]_i_3/O
                         net (fo=21, routed)          0.850     8.755    M1/q[20]_i_1_n_1
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.935    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[13]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.651    M1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 M1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 1.120ns (31.818%)  route 2.400ns (68.182%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.632     5.235    M1/clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  M1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  M1/q_reg[2]/Q
                         net (fo=2, routed)           0.951     6.704    M1/q[2]
    SLICE_X51Y97         LUT5 (Prop_lut5_I3_O)        0.152     6.856 f  M1/q[20]_i_7/O
                         net (fo=1, routed)           0.154     7.010    M1/q[20]_i_7_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     7.336 f  M1/q[20]_i_4/O
                         net (fo=1, routed)           0.445     7.781    M1/q[20]_i_4_n_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.905 r  M1/q[20]_i_3/O
                         net (fo=21, routed)          0.850     8.755    M1/q[20]_i_1_n_1
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.935    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[14]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.651    M1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 M1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 1.120ns (31.818%)  route 2.400ns (68.182%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.632     5.235    M1/clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  M1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  M1/q_reg[2]/Q
                         net (fo=2, routed)           0.951     6.704    M1/q[2]
    SLICE_X51Y97         LUT5 (Prop_lut5_I3_O)        0.152     6.856 f  M1/q[20]_i_7/O
                         net (fo=1, routed)           0.154     7.010    M1/q[20]_i_7_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     7.336 f  M1/q[20]_i_4/O
                         net (fo=1, routed)           0.445     7.781    M1/q[20]_i_4_n_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.905 r  M1/q[20]_i_3/O
                         net (fo=21, routed)          0.850     8.755    M1/q[20]_i_1_n_1
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.935    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[15]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.651    M1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 M1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 1.120ns (31.818%)  route 2.400ns (68.182%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.632     5.235    M1/clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  M1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  M1/q_reg[2]/Q
                         net (fo=2, routed)           0.951     6.704    M1/q[2]
    SLICE_X51Y97         LUT5 (Prop_lut5_I3_O)        0.152     6.856 f  M1/q[20]_i_7/O
                         net (fo=1, routed)           0.154     7.010    M1/q[20]_i_7_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     7.336 f  M1/q[20]_i_4/O
                         net (fo=1, routed)           0.445     7.781    M1/q[20]_i_4_n_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.905 r  M1/q[20]_i_3/O
                         net (fo=21, routed)          0.850     8.755    M1/q[20]_i_1_n_1
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.935    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[16]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.651    M1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 M1/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.890ns (26.154%)  route 2.513ns (73.846%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.236    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  M1/q_reg[15]/Q
                         net (fo=2, routed)           0.867     6.621    M1/q[15]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.745 f  M1/q[20]_i_6/O
                         net (fo=1, routed)           0.473     7.218    M1/q[20]_i_6_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.342 f  M1/q[20]_i_4/O
                         net (fo=1, routed)           0.445     7.787    M1/q[20]_i_4_n_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  M1/q[20]_i_3/O
                         net (fo=21, routed)          0.728     8.639    M1/q[20]_i_1_n_1
    SLICE_X50Y98         FDRE                                         r  M1/q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.935    M1/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  M1/q_reg[17]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    M1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 M1/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.890ns (26.154%)  route 2.513ns (73.846%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.236    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  M1/q_reg[15]/Q
                         net (fo=2, routed)           0.867     6.621    M1/q[15]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.745 f  M1/q[20]_i_6/O
                         net (fo=1, routed)           0.473     7.218    M1/q[20]_i_6_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.342 f  M1/q[20]_i_4/O
                         net (fo=1, routed)           0.445     7.787    M1/q[20]_i_4_n_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  M1/q[20]_i_3/O
                         net (fo=21, routed)          0.728     8.639    M1/q[20]_i_1_n_1
    SLICE_X50Y98         FDRE                                         r  M1/q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.935    M1/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  M1/q_reg[18]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    M1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 M1/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.890ns (26.154%)  route 2.513ns (73.846%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.236    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  M1/q_reg[15]/Q
                         net (fo=2, routed)           0.867     6.621    M1/q[15]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.745 f  M1/q[20]_i_6/O
                         net (fo=1, routed)           0.473     7.218    M1/q[20]_i_6_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.342 f  M1/q[20]_i_4/O
                         net (fo=1, routed)           0.445     7.787    M1/q[20]_i_4_n_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  M1/q[20]_i_3/O
                         net (fo=21, routed)          0.728     8.639    M1/q[20]_i_1_n_1
    SLICE_X50Y98         FDRE                                         r  M1/q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.935    M1/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  M1/q_reg[19]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    M1/q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 M1/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.890ns (26.154%)  route 2.513ns (73.846%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.236    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  M1/q_reg[15]/Q
                         net (fo=2, routed)           0.867     6.621    M1/q[15]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.745 f  M1/q[20]_i_6/O
                         net (fo=1, routed)           0.473     7.218    M1/q[20]_i_6_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.342 f  M1/q[20]_i_4/O
                         net (fo=1, routed)           0.445     7.787    M1/q[20]_i_4_n_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  M1/q[20]_i_3/O
                         net (fo=21, routed)          0.728     8.639    M1/q[20]_i_1_n_1
    SLICE_X50Y98         FDRE                                         r  M1/q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.935    M1/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  M1/q_reg[20]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    M1/q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 M1/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.295%)  route 2.495ns (73.705%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.236    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  M1/q_reg[15]/Q
                         net (fo=2, routed)           0.867     6.621    M1/q[15]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.745 f  M1/q[20]_i_6/O
                         net (fo=1, routed)           0.473     7.218    M1/q[20]_i_6_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.342 f  M1/q[20]_i_4/O
                         net (fo=1, routed)           0.445     7.787    M1/q[20]_i_4_n_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  M1/q[20]_i_3/O
                         net (fo=21, routed)          0.710     8.620    M1/q[20]_i_1_n_1
    SLICE_X50Y96         FDRE                                         r  M1/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511    14.934    M1/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  M1/q_reg[10]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDRE (Setup_fdre_C_R)       -0.524    14.650    M1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 M1/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.295%)  route 2.495ns (73.705%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.236    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  M1/q_reg[15]/Q
                         net (fo=2, routed)           0.867     6.621    M1/q[15]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.745 f  M1/q[20]_i_6/O
                         net (fo=1, routed)           0.473     7.218    M1/q[20]_i_6_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.342 f  M1/q[20]_i_4/O
                         net (fo=1, routed)           0.445     7.787    M1/q[20]_i_4_n_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  M1/q[20]_i_3/O
                         net (fo=21, routed)          0.710     8.620    M1/q[20]_i_1_n_1
    SLICE_X50Y96         FDRE                                         r  M1/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511    14.934    M1/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  M1/q_reg[11]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDRE (Setup_fdre_C_R)       -0.524    14.650    M1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 M1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.485    M1/clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  M1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  M1/q_reg[0]/Q
                         net (fo=3, routed)           0.168     1.795    M1/q[0]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.840 r  M1/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    M1/q_0[0]
    SLICE_X51Y97         FDRE                                         r  M1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    M1/clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  M1/q_reg[0]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.091     1.576    M1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 M1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.484    M1/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  M1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  M1/q_reg[7]/Q
                         net (fo=2, routed)           0.126     1.774    M1/q[7]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  M1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    M1/q0[7]
    SLICE_X50Y95         FDRE                                         r  M1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    M1/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  M1/q_reg[7]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134     1.618    M1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 M1/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.485    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  M1/q_reg[15]/Q
                         net (fo=2, routed)           0.126     1.775    M1/q[15]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  M1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    M1/q0[15]
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[15]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.134     1.619    M1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M1/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.484    M1/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  M1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  M1/q_reg[11]/Q
                         net (fo=2, routed)           0.127     1.775    M1/q[11]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  M1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    M1/q0[11]
    SLICE_X50Y96         FDRE                                         r  M1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    M1/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  M1/q_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.134     1.618    M1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M1/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.485    M1/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  M1/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  M1/q_reg[19]/Q
                         net (fo=2, routed)           0.127     1.776    M1/q[19]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  M1/q_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.886    M1/q0[19]
    SLICE_X50Y98         FDRE                                         r  M1/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    M1/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  M1/q_reg[19]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.134     1.619    M1/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.484    M1/clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  M1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  M1/q_reg[3]/Q
                         net (fo=2, routed)           0.127     1.775    M1/q[3]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  M1/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    M1/q0[3]
    SLICE_X50Y94         FDRE                                         r  M1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    M1/clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  M1/q_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134     1.618    M1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 M1/clk_1000HZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clk_1000HZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.665%)  route 0.196ns (51.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.484    M1/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  M1/clk_1000HZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  M1/clk_1000HZ_reg/Q
                         net (fo=21, routed)          0.196     1.822    M1/clk_1000HZ
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.867 r  M1/clk_1000HZ_i_1/O
                         net (fo=1, routed)           0.000     1.867    M1/clk_1000HZ_i_1_n_1
    SLICE_X51Y96         FDRE                                         r  M1/clk_1000HZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    M1/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  M1/clk_1000HZ_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.575    M1/clk_1000HZ_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M1/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.485    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  M1/q_reg[15]/Q
                         net (fo=2, routed)           0.126     1.775    M1/q[15]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.921 r  M1/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    M1/q0[16]
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    M1/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  M1/q_reg[16]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.134     1.619    M1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.484    M1/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  M1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  M1/q_reg[7]/Q
                         net (fo=2, routed)           0.126     1.774    M1/q[7]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.920 r  M1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    M1/q0[8]
    SLICE_X50Y95         FDRE                                         r  M1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    M1/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  M1/q_reg[8]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134     1.618    M1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 M1/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.484    M1/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  M1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  M1/q_reg[11]/Q
                         net (fo=2, routed)           0.127     1.775    M1/q[11]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.921 r  M1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    M1/q0[12]
    SLICE_X50Y96         FDRE                                         r  M1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    M1/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  M1/q_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.134     1.618    M1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    M1/clk_1000HZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97    M1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    M1/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    M1/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    M1/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    M1/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    M1/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    M1/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    M1/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    M1/clk_1000HZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    M1/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    M1/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    M1/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    M1/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    M1/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    M1/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    M1/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    M1/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y98    M1/q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    M1/clk_1000HZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    M1/clk_1000HZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    M1/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    M1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    M1/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    M1/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    M1/q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    M1/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    M1/q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    M1/q_reg[12]/C



