#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Aug 22 16:09:09 2024
# Process ID: 1232964
# Current directory: /home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware
# Command line: vivado
# Log file: /home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/vivado.log
# Journal file: /home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/vivado.jou
# Running On: imne1, OS: Linux, CPU Frequency: 4598.155 MHz, CPU Physical cores: 8, Host memory: 16559 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/camera_detect_tcu/camera_detect_tcu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/IPs.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 7132.047 ; gain = 243.867 ; free physical = 325 ; free virtual = 6599
update_compile_order -fileset sources_1
open_bd_design {/home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/camera_detect_tcu/camera_detect_tcu.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/camera_detect_tcu/camera_detect_tcu.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_0
Adding component instance block -- digilentinc.com:user:AXI_GammaCorrection:1.0 - AXI_GammaCorrection_1
Adding component instance block -- digilentinc.com:ip:MIPI_CSI_2_RX:1.2 - MIPI_CSI_2_RX_0
Adding component instance block -- digilentinc.com:ip:MIPI_D_PHY_RX:1.3 - MIPI_D_PHY_RX_0
Adding component instance block -- xilinx.com:module_ref:RGB2Gray:1.0 - RGB2Gray_0
Adding component instance block -- xilinx.com:module_ref:StreamSplitter:1.0 - StreamSplitter_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_2
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_3
Adding component instance block -- xilinx.com:module_ref:top_zyboz7:1.0 - top_zyboz7_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Successfully read diagram <system> from block design file </home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/camera_detect_tcu/camera_detect_tcu.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 7391.180 ; gain = 0.000 ; free physical = 347 ; free virtual = 6126
set_property location {10 3230 700} [get_bd_cells axi_interconnect_1]
set_property location {10 3230 690} [get_bd_cells axi_interconnect_1]
set_property location {10 3230 680} [get_bd_cells axi_interconnect_1]
set_property location {10 3240 670} [get_bd_cells axi_interconnect_1]
set_property location {10 3240 660} [get_bd_cells axi_interconnect_1]
set_property location {10 3240 650} [get_bd_cells axi_interconnect_1]
set_property location {10 3240 640} [get_bd_cells axi_interconnect_1]
set_property location {10 3240 630} [get_bd_cells axi_interconnect_1]
set_property location {10 3240 620} [get_bd_cells axi_interconnect_1]
set_property location {10 3276 300} [get_bd_cells xlconcat_0]
set_property location {10 3240 310} [get_bd_cells xlconcat_0]
set_property location {10 3240 320} [get_bd_cells xlconcat_0]
set_property location {10 3240 330} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_timer_0_interrupt] [get_bd_intf_nets ps7_0_axi_periph_M06_AXI] [get_bd_cells axi_timer_0]
startgroup
set_property CONFIG.NUM_MI {6} [get_bd_cells ps7_0_axi_periph]
endgroup
set_property location {1 -220 240} [get_bd_cells axi_interconnect_0]
set_property location {1 -220 230} [get_bd_cells axi_interconnect_0]
set_property location {11 3660 210} [get_bd_cells processing_system7_0]
set_property location {11 3660 220} [get_bd_cells processing_system7_0]
set_property location {11 3660 460} [get_bd_cells axi_gpio_0]
set_property location {11 3660 450} [get_bd_cells axi_gpio_0]
set_property location {7 2130 200} [get_bd_cells smartconnect_1]
set_property location {7 2140 190} [get_bd_cells smartconnect_1]
set_property location {7 2140 340} [get_bd_cells smartconnect_0]
set_property location {7 2140 330} [get_bd_cells smartconnect_0]
set_property location {6 1810 170} [get_bd_cells top_zyboz7_0]
set_property location {6 1810 160} [get_bd_cells top_zyboz7_0]
set_property location {5 1440 160} [get_bd_cells axi_dma_0]
set_property location {5 1440 150} [get_bd_cells axi_dma_0]
set_property location {4 1090 130} [get_bd_cells smartconnect_3]
set_property location {4 1090 120} [get_bd_cells smartconnect_3]
set_property location {7 2140 610} [get_bd_cells StreamSplitter_0]
regenerate_bd_layout -routing
set_property location {11 3905 605} [get_bd_cells axi_gpio_0]
set_property location {11 3900 230} [get_bd_cells processing_system7_0]
set_property location {11 3900 240} [get_bd_cells processing_system7_0]
set_property location {11 3900 250} [get_bd_cells processing_system7_0]
set_property location {11 3900 260} [get_bd_cells processing_system7_0]
set_property location {1 190 180} [get_bd_cells axi_interconnect_0]
set_property location {1 190 190} [get_bd_cells axi_interconnect_0]
set_property location {1 190 200} [get_bd_cells axi_interconnect_0]
set_property location {1 190 210} [get_bd_cells axi_interconnect_0]
set_property location {1 190 220} [get_bd_cells axi_interconnect_0]
set_property location {1 190 230} [get_bd_cells axi_interconnect_0]
set_property location {1 190 240} [get_bd_cells axi_interconnect_0]
set_property location {1 190 250} [get_bd_cells axi_interconnect_0]
set_property location {1 190 260} [get_bd_cells axi_interconnect_0]
set_property location {1 190 270} [get_bd_cells axi_interconnect_0]
set_property location {1 190 280} [get_bd_cells axi_interconnect_0]
write_bd_layout -format pdf -orientation portrait /home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/camera_detect_tcu/system.pdf
/home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/camera_detect_tcu/system.pdf
write_bd_layout -format pdf -orientation landscape -force /home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/camera_detect_tcu/system.pdf
/home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/camera_detect_tcu/system.pdf
write_bd_layout -format pdf -orientation landscape -force /home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/camera_detect_tcu/system.pdf
/home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/camera_detect_tcu/system.pdf
save_bd_design
Wrote  : </home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/camera_detect_tcu/camera_detect_tcu.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/lubin/DeepEmbeddedEntomology/hardware/camera_detect_tcu/camera_detect_tcu/camera_detect_tcu.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
close_project
open_project /home/lubin/DeepEmbeddedEntomology/hardware/camera_detect/camera_detect.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lubin/DeepEmbeddedEntomology/hardware/camera_detect/IPs.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 8881.840 ; gain = 0.000 ; free physical = 620 ; free virtual = 6239
update_compile_order -fileset sources_1
open_bd_design {/home/lubin/DeepEmbeddedEntomology/hardware/camera_detect/camera_detect.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/lubin/DeepEmbeddedEntomology/hardware/camera_detect/camera_detect.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_0
Adding component instance block -- digilentinc.com:user:AXI_GammaCorrection:1.0 - AXI_GammaCorrection_1
Adding component instance block -- digilentinc.com:ip:MIPI_CSI_2_RX:1.2 - MIPI_CSI_2_RX_0
Adding component instance block -- digilentinc.com:ip:MIPI_D_PHY_RX:1.3 - MIPI_D_PHY_RX_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_150M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:module_ref:RGB2Gray:1.0 - RGB2Gray_0
Adding component instance block -- xilinx.com:module_ref:StreamSplitter:1.0 - StreamSplitter_0
Adding component instance block -- xilinx.com:module_ref:BrightnessAndContrast:1.0 - BrightnessAndContrast_0
Successfully read diagram <system> from block design file </home/lubin/DeepEmbeddedEntomology/hardware/camera_detect/camera_detect.srcs/sources_1/bd/system/system.bd>
delete_bd_objs [get_bd_intf_ports ULPI_0]
delete_bd_objs [get_bd_intf_nets StreamSplitter_0_m_axis_0] [get_bd_intf_nets BrightnessAndContrast_0_m_axis] [get_bd_cells BrightnessAndContrast_0]
connect_bd_intf_net [get_bd_intf_pins StreamSplitter_0/m_axis_0] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells rst_clk_wiz_0_150M]
delete_bd_objs [get_bd_cells rst_ps7_0_50M]
regenerate_bd_layout -routing
set_property location {4 1190 630} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 640} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 650} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 660} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 670} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 680} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 690} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 700} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 710} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 720} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 730} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 720} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 710} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 700} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 690} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {4 1190 680} [get_bd_cells MIPI_D_PHY_RX_0]
set_property location {5 1574 663} [get_bd_cells MIPI_CSI_2_RX_0]
set_property location {5 1570 670} [get_bd_cells MIPI_CSI_2_RX_0]
set_property location {6 1925 673} [get_bd_cells AXI_BayerToRGB_0]
set_property location {6 1930 680} [get_bd_cells AXI_BayerToRGB_0]
set_property location {6 1930 690} [get_bd_cells AXI_BayerToRGB_0]
set_property location {7 2286 710} [get_bd_cells AXI_GammaCorrection_1]
set_property location {7 2290 720} [get_bd_cells AXI_GammaCorrection_1]
set_property location {7 2290 730} [get_bd_cells AXI_GammaCorrection_1]
set_property location {7 2290 740} [get_bd_cells AXI_GammaCorrection_1]
set_property location {8 2572 751} [get_bd_cells StreamSplitter_0]
set_property location {8 2590 760} [get_bd_cells StreamSplitter_0]
set_property location {11 3830 865} [get_bd_cells axi_interconnect_1]
set_property location {11 3802 469} [get_bd_cells axi_interconnect_0]
set_property location {10 3378 454} [get_bd_cells axi_vdma_0]
set_property location {9 2938 876} [get_bd_cells RGB2Gray_0]
set_property location {10 3419 945} [get_bd_cells axi_vdma_1]
set_property location {10 3420 930} [get_bd_cells axi_vdma_1]
set_property location {10 3420 920} [get_bd_cells axi_vdma_1]
set_property location {10 3391 665} [get_bd_cells axi_vdma_0]
set_property location {11 3850 870} [get_bd_cells axi_interconnect_1]
set_property location {11 3850 880} [get_bd_cells axi_interconnect_1]
set_property location {11 3841 963} [get_bd_cells axi_interconnect_1]
set_property location {11 3839 697} [get_bd_cells axi_interconnect_0]
set_property location {12 4264 462} [get_bd_cells processing_system7_0]
set_property location {11 3837 497} [get_bd_cells xlconcat_0]
set_property location {12 4290 450} [get_bd_cells processing_system7_0]
set_property location {12 4290 440} [get_bd_cells processing_system7_0]
set_property location {12 4290 430} [get_bd_cells processing_system7_0]
set_property location {12 4327 698} [get_bd_cells axi_uartlite_0]
set_property location {12 4281 843} [get_bd_cells axi_uartlite_0]
set_property location {12 4290 657} [get_bd_cells axi_gpio_0]
regenerate_bd_layout -routing
set_property location {3 889 222} [get_bd_cells ps7_0_axi_periph]
set_property location {3 891 212} [get_bd_cells ps7_0_axi_periph]
set_property location {3 886 213} [get_bd_cells ps7_0_axi_periph]
set_property location {3 863 539} [get_bd_cells rst_clk_wiz_0_50M]
set_property location {1.5 529 193} [get_bd_cells rst_clk_wiz_0_50M]
set_property location {2 513 349} [get_bd_cells clk_wiz_0]
regenerate_bd_layout -routing
set_property location {4440 571} [get_bd_intf_ports UART]
regenerate_bd_layout -routing
set_property location {4263 210} [get_bd_intf_ports FIXED_IO]
regenerate_bd_layout -routing
set_property location {-67 534} [get_bd_ports dphy_data_hs_p]
regenerate_bd_layout -routing
set_property location {-196 486} [get_bd_ports dphy_clk_lp_n]
set_property location {-112 464} [get_bd_ports dphy_clk_lp_p]
set_property location {-10 550} [get_bd_ports dphy_data_hs_p]
set_property location {-20 540} [get_bd_ports dphy_data_hs_n]
set_property location {-20 590} [get_bd_ports dphy_data_lp_p]
set_property location {-20 620} [get_bd_ports dphy_data_lp_n]
set_property location {-20 470} [get_bd_ports dphy_clk_lp_p]
set_property location {-20 500} [get_bd_ports dphy_clk_lp_n]
set_property location {-20 530} [get_bd_intf_ports dphy_hs_clock]
set_property location {-20 570} [get_bd_ports dphy_data_hs_p]
set_property location {-20 650} [get_bd_ports dphy_data_hs_n]
set_property location {-20 600} [get_bd_ports dphy_data_lp_p]
set_property location {-20 630} [get_bd_ports dphy_data_lp_n]
set_property location {-20 480} [get_bd_ports dphy_clk_lp_p]
set_property location {-20 510} [get_bd_ports dphy_clk_lp_n]
set_property location {-20 540} [get_bd_intf_ports dphy_hs_clock]
set_property location {-20 580} [get_bd_ports dphy_data_hs_p]
set_property location {-20 660} [get_bd_ports dphy_data_hs_n]
set_property location {-20 610} [get_bd_ports dphy_data_lp_p]
set_property location {-20 640} [get_bd_ports dphy_data_lp_n]
set_property location {-20 490} [get_bd_ports dphy_clk_lp_p]
set_property location {-20 520} [get_bd_ports dphy_clk_lp_n]
set_property location {-20 550} [get_bd_intf_ports dphy_hs_clock]
set_property location {-20 590} [get_bd_ports dphy_data_hs_p]
set_property location {-20 670} [get_bd_ports dphy_data_hs_n]
set_property location {-20 620} [get_bd_ports dphy_data_lp_p]
set_property location {-20 650} [get_bd_ports dphy_data_lp_n]
set_property location {-20 500} [get_bd_ports dphy_clk_lp_p]
set_property location {-20 530} [get_bd_ports dphy_clk_lp_n]
set_property location {-20 560} [get_bd_intf_ports dphy_hs_clock]
set_property location {-20 600} [get_bd_ports dphy_data_hs_p]
set_property location {-20 680} [get_bd_ports dphy_data_hs_n]
set_property location {-20 630} [get_bd_ports dphy_data_lp_p]
set_property location {-20 660} [get_bd_ports dphy_data_lp_n]
set_property location {-20 510} [get_bd_ports dphy_clk_lp_p]
set_property location {-20 540} [get_bd_ports dphy_clk_lp_n]
set_property location {-20 570} [get_bd_intf_ports dphy_hs_clock]
set_property location {-20 610} [get_bd_ports dphy_data_hs_p]
set_property location {-20 690} [get_bd_ports dphy_data_hs_n]
set_property location {-20 640} [get_bd_ports dphy_data_lp_p]
set_property location {-20 670} [get_bd_ports dphy_data_lp_n]
set_property location {-20 520} [get_bd_ports dphy_clk_lp_p]
set_property location {-20 550} [get_bd_ports dphy_clk_lp_n]
set_property location {-20 580} [get_bd_intf_ports dphy_hs_clock]
set_property location {-20 620} [get_bd_ports dphy_data_hs_p]
set_property location {-20 700} [get_bd_ports dphy_data_hs_n]
set_property location {-20 650} [get_bd_ports dphy_data_lp_p]
set_property location {-20 680} [get_bd_ports dphy_data_lp_n]
set_property location {-20 530} [get_bd_ports dphy_clk_lp_p]
set_property location {-20 560} [get_bd_ports dphy_clk_lp_n]
set_property location {-20 590} [get_bd_intf_ports dphy_hs_clock]
regenerate_bd_layout -routing
set_property location {-20 485} [get_bd_intf_ports dphy_hs_clock]
regenerate_bd_layout -routing
set_property location {3 976 746} [get_bd_cells MIPI_D_PHY_RX_0]
regenerate_bd_layout -routing
set_property location {8 2655 633} [get_bd_cells RGB2Gray_0]
set_property location {8 2650 640} [get_bd_cells RGB2Gray_0]
set_property location {10 3431 295} [get_bd_cells xlconcat_0]
set_property location {10 3430 166} [get_bd_cells xlconcat_0]
set_property location {10 3431 466} [get_bd_cells axi_interconnect_0]
set_property location {10 3430 480} [get_bd_cells axi_interconnect_0]
set_property location {10 3431 821} [get_bd_cells axi_interconnect_1]
set_property location {10 3432 707} [get_bd_cells axi_interconnect_1]
set_property location {10 3430 490} [get_bd_cells axi_interconnect_0]
set_property location {10 3430 480} [get_bd_cells axi_interconnect_0]
set_property location {10 3430 720} [get_bd_cells axi_interconnect_1]
set_property location {10 3449 286} [get_bd_cells xlconcat_0]
set_property location {11 3870 250} [get_bd_cells processing_system7_0]
set_property location {11 3870 240} [get_bd_cells processing_system7_0]
set_property location {11 3870 230} [get_bd_cells processing_system7_0]
set_property location {11 3870 220} [get_bd_cells processing_system7_0]
write_bd_layout -format pdf -orientation landscape /home/lubin/DeepEmbeddedEntomology/hardware/camera_detect/camera_detect.pdf
/home/lubin/DeepEmbeddedEntomology/hardware/camera_detect/camera_detect.pdf
save_bd_design
Wrote  : </home/lubin/DeepEmbeddedEntomology/hardware/camera_detect/camera_detect.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/lubin/DeepEmbeddedEntomology/hardware/camera_detect/camera_detect.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 22 16:47:52 2024...
