#ifndef AW9320X_REG_H_
#define AW9320X_REG_H_

#define AFE_BASE_ADDR					(0x1BA0)
#define DSP_BASE_ADDR					(0x1BA0)
#define TWS_BASE_ADDR					(0x1BA0)
#define STAT_BASE_ADDR					(0x1BA0)
#define SFR_BASE_ADDR					(0x0000)
#define DATA_BASE_ADDR					(0x1BA0)
/* registers list */
//SRAM_93208_1021_AFE MAP
#define REG_SCANCTRL0					((0x0000) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH0					((0x0028) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH0					((0x0034) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH1					((0x0080) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH1					((0x008C) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH2					((0x00D8) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH2					((0x00E4) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH3					((0x0130) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH3					((0x013C) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH4					((0x0188) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH4					((0x0194) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH5					((0x01E0) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH5					((0x01EC) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH6					((0x0238) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH6					((0x0244) + AFE_BASE_ADDR)
#define REG_AFECFG0_CH7					((0x0290) + AFE_BASE_ADDR)
#define REG_AFECFG3_CH7					((0x029C) + AFE_BASE_ADDR)

/* registers list */
//SRAM_93208_1021_DSP MAP
#define REG_FILTREFCTRL_CH0				((0x0038) + DSP_BASE_ADDR)
#define REG_REFERENCE_CH0				((0x003C) + DSP_BASE_ADDR)
#define REG_BLFILTCTRL_CH0				((0x0040) + DSP_BASE_ADDR)
#define REG_BLERRAOT_CH0				((0x0044) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH0				((0x0048) + DSP_BASE_ADDR)
#define REG_PROXTH_CH0					((0x004C) + DSP_BASE_ADDR)
#define REG_TOUCHTH_CH0					((0x0050) + DSP_BASE_ADDR)
#define REG_FILTREFCTRL_CH1				((0x0090) + DSP_BASE_ADDR)
#define REG_REFERENCE_CH1				((0x0094) + DSP_BASE_ADDR)
#define REG_BLFILTCTRL_CH1				((0x0098) + DSP_BASE_ADDR)
#define REG_BLERRAOT_CH1				((0x009C) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH1				((0x00A0) + DSP_BASE_ADDR)
#define REG_PROXTH_CH1					((0x00A4) + DSP_BASE_ADDR)
#define REG_TOUCHTH_CH1					((0x00A8) + DSP_BASE_ADDR)
#define REG_FILTREFCTRL_CH2				((0x00E8) + DSP_BASE_ADDR)
#define REG_REFERENCE_CH2				((0x00EC) + DSP_BASE_ADDR)
#define REG_BLFILTCTRL_CH2				((0x00F0) + DSP_BASE_ADDR)
#define REG_BLERRAOT_CH2				((0x00F4) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH2				((0x00F8) + DSP_BASE_ADDR)
#define REG_PROXTH_CH2					((0x00FC) + DSP_BASE_ADDR)
#define REG_TOUCHTH_CH2					((0x0100) + DSP_BASE_ADDR)
#define REG_FILTREFCTRL_CH3				((0x0140) + DSP_BASE_ADDR)
#define REG_REFERENCE_CH3				((0x0144) + DSP_BASE_ADDR)
#define REG_BLFILTCTRL_CH3				((0x0148) + DSP_BASE_ADDR)
#define REG_BLERRAOT_CH3				((0x014C) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH3				((0x0150) + DSP_BASE_ADDR)
#define REG_PROXTH_CH3					((0x0154) + DSP_BASE_ADDR)
#define REG_TOUCHTH_CH3					((0x0158) + DSP_BASE_ADDR)
#define REG_FILTREFCTRL_CH4				((0x0198) + DSP_BASE_ADDR)
#define REG_REFERENCE_CH4				((0x019C) + DSP_BASE_ADDR)
#define REG_BLFILTCTRL_CH4				((0x01A0) + DSP_BASE_ADDR)
#define REG_BLERRAOT_CH4				((0x01A4) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH4				((0x01A8) + DSP_BASE_ADDR)
#define REG_PROXTH_CH4					((0x01AC) + DSP_BASE_ADDR)
#define REG_TOUCHTH_CH4					((0x01B0) + DSP_BASE_ADDR)
#define REG_FILTREFCTRL_CH5				((0x01F0) + DSP_BASE_ADDR)
#define REG_REFERENCE_CH5				((0x01F4) + DSP_BASE_ADDR)
#define REG_BLFILTCTRL_CH5				((0x01F8) + DSP_BASE_ADDR)
#define REG_BLERRAOT_CH5				((0x01FC) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH5				((0x0200) + DSP_BASE_ADDR)
#define REG_PROXTH_CH5					((0x0204) + DSP_BASE_ADDR)
#define REG_TOUCHTH_CH5					((0x0208) + DSP_BASE_ADDR)
#define REG_FILTREFCTRL_CH6				((0x0248) + DSP_BASE_ADDR)
#define REG_REFERENCE_CH6				((0x024C) + DSP_BASE_ADDR)
#define REG_BLFILTCTRL_CH6				((0x0250) + DSP_BASE_ADDR)
#define REG_BLERRAOT_CH6				((0x0254) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH6				((0x0258) + DSP_BASE_ADDR)
#define REG_PROXTH_CH6					((0x025C) + DSP_BASE_ADDR)
#define REG_TOUCHTH_CH6					((0x0260) + DSP_BASE_ADDR)
#define REG_FILTREFCTRL_CH7				((0x02A0) + DSP_BASE_ADDR)
#define REG_REFERENCE_CH7				((0x02A4) + DSP_BASE_ADDR)
#define REG_BLFILTCTRL_CH7				((0x02A8) + DSP_BASE_ADDR)
#define REG_BLERRAOT_CH7				((0x02AC) + DSP_BASE_ADDR)
#define REG_PROXCTRL_CH7				((0x02B0) + DSP_BASE_ADDR)
#define REG_PROXTH_CH7					((0x02B4) + DSP_BASE_ADDR)
#define REG_TOUCHTH_CH7					((0x02B8) + DSP_BASE_ADDR)

/* registers list */
//SRAM_93208_1021_TWS MAP
#define REG_SLDCFG0						((0x02E8) + TWS_BASE_ADDR)
#define REG_SLDCFG1						((0x02EC) + TWS_BASE_ADDR)
#define REG_SLDCFG2						((0x02F0) + TWS_BASE_ADDR)
#define REG_BTNCFG0						((0x02F4) + TWS_BASE_ADDR)
#define REG_BTNCFG1						((0x02F8) + TWS_BASE_ADDR)
#define REG_SLDDATA1					((0x0300) + TWS_BASE_ADDR)
#define REG_SLDDATA2					((0x0304) + TWS_BASE_ADDR)

/* registers list */
//SRAM_93208_1021_STAT MAP
#define REG_FIRMWARE					((0x0008) + STAT_BASE_ADDR)
#define REG_WST							((0x000C) + STAT_BASE_ADDR)
#define REG_STAT0						((0x0010) + STAT_BASE_ADDR)
#define REG_CHIRQEN						((0x0014) + STAT_BASE_ADDR)
#define REG_BTNSTAT0					((0x0308) + STAT_BASE_ADDR)
#define REG_BTNSTAT1					((0x030C) + STAT_BASE_ADDR)

/* registers list */
//SRAM_93208_1021_SFR MAP
#define REG_CMD							((0x4408) + SFR_BASE_ADDR)
#define REG_IRQSRC						((0x4410) + SFR_BASE_ADDR)
#define REG_IRQEN						((0x4414) + SFR_BASE_ADDR)
#define REG_MISC2HOSTIRQTRIG			((0x4418) + SFR_BASE_ADDR)
#define REG_MISC2HOSTIRQEN				((0x441C) + SFR_BASE_ADDR)
#define REG_I2CADDR						((0x4440) + SFR_BASE_ADDR)
#define REG_CHIPID						((0xFF00) + SFR_BASE_ADDR)
#define REG_CHIPSTAT					((0xFF04) + SFR_BASE_ADDR)
#define REG_HOSTCTRL1					((0xFF10) + SFR_BASE_ADDR)
#define REG_HOSTCTRL2					((0xFF14) + SFR_BASE_ADDR)
#define REG_RSTNALL						((0xFF18) + SFR_BASE_ADDR)

/* registers list */
//A2022_SRAM_93208_1021_DATA MAP
#define REG_DIFF_CH0					((0x0064) + DATA_BASE_ADDR)
#define REG_DIFF_CH1					((0x00BC) + DATA_BASE_ADDR)
#define REG_DIFF_CH2					((0x0114) + DATA_BASE_ADDR)
#define REG_DIFF_CH3					((0x016C) + DATA_BASE_ADDR)
#define REG_DIFF_CH4					((0x01C4) + DATA_BASE_ADDR)
#define REG_DIFF_CH5					((0x021C) + DATA_BASE_ADDR)
#define REG_DIFF_CH6					((0x0274) + DATA_BASE_ADDR)
#define REG_DIFF_CH7					((0x02CC) + DATA_BASE_ADDR)

//driver user reg
#define REG_ACCESSEN					((0xFF20) + SFR_BASE_ADDR)
#define REG_MCFG					((0x4444) + SFR_BASE_ADDR)
#define REG_ISPGO					((0x4714) + SFR_BASE_ADDR)
#define REG_PMU_CFG					((0x4820) + SFR_BASE_ADDR)
#define REG_ARRAY2_EW_EN				((0x4794) + SFR_BASE_ADDR)
#define REG_ISPADR					((0x4704) + SFR_BASE_ADDR)
#define REG_ISPWDATA					((0x4708) + SFR_BASE_ADDR)
#define REG_ISPRDATA					((0x470C) + SFR_BASE_ADDR)
#define REG_ISPCMD					((0x4710) + SFR_BASE_ADDR)
#define REG_T_RCV					((0x472C) + SFR_BASE_ADDR)
#define REG_T_ERASE					((0x4734) + SFR_BASE_ADDR)
#define REG_BOOT_LOADER_ACTIVE				((0x4748) + SFR_BASE_ADDR)
#define REG_AFECFG1_CH0					((0x002C) + AFE_BASE_ADDR)

#define REG_OPEN_APB_ACCESS_EN		(0x3c00f091)
#define REG_SET_PMU_CFG			(0x6)
#define REG_SET_BTROM_EW_EN		(0x5a637955)
#define REG_ISP_CMD_CONFIG		(0x0c)
#define REG_SET_ISP_GO			(0x1)
#define REG_ENSET_PMU_CFG		(0x4)
#define REG_ACCESS_MAIN_ARR		(0x05)
#define REG_SET_T_RCV			(0xf0)
#define REG_SET_T_RCV_EN		(0x16)
#define REG_OPEN_REG_ACCESS_EN		(0x3c00ffff)
#define REG_OPEN_MCFG_EN		(0x10000)
#define REG_ENSET_BTROM_EW_EN		(0x0)
#define REG_SET_MCFG00			(0x0)
#define REG_ISP_CMD_MAIN_ARR		(0X03)
#define REG_HOSTCTRL_EN			(0x1)
#define REG_ACCESSEN_OPEN		(0x3c00F091)
#define REG_ACCESSEN_CLOSE		(0x3c00f011)
#define AW_REG_FLASH_WAKE_UP		(0x4700)
#define REG_UPDATA_DIS			(0x4744)
#define AW_REG_FLASH_WAKE_UP_ON		(0x110)
#define AW_REG_FLASH_WAKE_UP_OFF	(0x102)

#define AW_BT_HOST2CPU_TRIG_ONLINE_UPGRADE_CMD		(0x14)

#define AW_BT_STATE_INFO_ERR		(0x1c00)
#define AW_BT_STATE_INFO_PST		(0x1C04)
#define AW_BT_STATE_INFO_FLAG		(0x1C08)
#define AW_BT_PROT_CMD_PACK_ADDR	(0x1C10)
#define AW_BT_PROT_ACK_PACK_ADDR	(0x1C14)
#define AW_BT_MESSAGE_MSG0		(0x1C20)
#define AW_BT_MESSAGE_MSG1		(0x1C24)
#define AW_BT_MESSAGE_MSG_FLAG		(0x1C28)
#define	AW_BT_VER_INF_VERSION		(0x1C30)
#define	AW_BT_VER_INF_DATE		(0x1C34)
#define	AW_BT_HOST2CPU_TRIG		(0x4408)
#define AW_BTCPU2HOST_TRIG		(0x4410)

#define AW_SRAM_FIRST_DETECT		(0x20000800)
#define RAW_CH0          ((0x0054) + AFE_BASE_ADDR)
#define RAW_CH1          ((0x00AC) + AFE_BASE_ADDR)
#define RAW_CH2          ((0x0104) + AFE_BASE_ADDR)
#define RAW_CH3          ((0x015C) + AFE_BASE_ADDR)
#define RAW_CH4          ((0x01B4) + AFE_BASE_ADDR)

struct aw_reg_data {
	unsigned char rw;
	unsigned short reg;
};
/********************************************
 * Register Access
 *******************************************/
#define REG_NONE_ACCESS					(0)
#define REG_RD_ACCESS					(1 << 0)
#define REG_WR_ACCESS					(1 << 1)

//aw96205 reg config
static const uint32_t aw9320x_reg_default[] = {
    0x1BA0,0x000A0303,
    0x1BC8,0x099C03F9,
    0x1BD4,0x00010000,
    0x1C20,0x099C037B,
    0x1C2C,0x00010000,
    0x1C78,0x09500000,
    0x1C84,0x00010000,
    0x1CD0,0x09500000,
    0x1CDC,0x00010000,
    0x1D28,0x09500000,
    0x1D34,0x00010000,
    0x1BD8,0x0000008A,
    0x1BDC,0x00000000,
    0x1BE0,0x00004300,
    0x1BE4,0xFF000000,
    0x1BE8,0x00000244,
    0x1BEC,0x000F4240,
    0x1BF0,0x000F4240,
    0x1C30,0x0000004A,
    0x1C34,0x02000200,
    0x1C38,0x00004300,
    0x1C3C,0xFF000000,
    0x1C40,0x00000244,
    0x1C44,0x00000FA0,
    0x1C48,0x00000FA0,
    0x1C88,0x00000004,
    0x1C8C,0x00000000,
    0x1C90,0x00006400,
    0x1C94,0xFF000000,
    0x1C98,0x00000000,
    0x1C9C,0x00000000,
    0x1CA0,0x00000000,
    0x1CE0,0x00000004,
    0x1CE4,0x00000000,
    0x1CE8,0x00006400,
    0x1CEC,0xFF000000,
    0x1CF0,0x00000000,
    0x1CF4,0x00000000,
    0x1CF8,0x00000000,
    0x1D38,0x00000004,
    0x1D3C,0x00000000,
    0x1D40,0x00006400,
    0x1D44,0xFF000000,
    0x1D48,0x00000000,
    0x1D4C,0x00000000,
    0x1D50,0x00000000,
    0x4414,0x000007FF,
    0xFF84,0x00000000,
    0xFF88,0x00000000,
    0xFF8C,0x00000000,
    0x1BB4,0x00000707,
    0x1E88,0x007F0064,
    0x1E8C,0x00411170,
    0x1E90,0x00140014,
    0x1E94,0x0019000D,
    0x1E98,0x01F40064,


    };

#endif
