/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [13:0] _04_;
  wire [25:0] _05_;
  wire [42:0] _06_;
  reg [8:0] _07_;
  reg [2:0] _08_;
  wire [8:0] _09_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [11:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [25:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_8z;
  wire [36:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_25z = celloutsig_0_12z[2] ? celloutsig_0_8z[8] : celloutsig_0_9z[22];
  assign celloutsig_0_33z = ~(celloutsig_0_16z[0] & in_data[67]);
  assign celloutsig_0_13z = ~(in_data[89] & celloutsig_0_3z[3]);
  assign celloutsig_0_18z = ~(celloutsig_0_1z & celloutsig_0_8z[4]);
  assign celloutsig_1_19z = ~celloutsig_1_5z;
  assign celloutsig_0_1z = ~in_data[10];
  assign celloutsig_0_11z = ~(celloutsig_0_8z[7] ^ _02_);
  assign celloutsig_0_17z = ~(_03_ ^ celloutsig_0_6z);
  assign celloutsig_0_16z = { in_data[48:47], celloutsig_0_15z } + celloutsig_0_8z[7:2];
  reg [25:0] _19_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _19_ <= 26'h0000000;
    else _19_ <= { in_data[85:68], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _05_[25:8], _03_, _05_[6:0] } = _19_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 14'h0000;
    else _04_ <= { in_data[143:131], celloutsig_1_0z };
  reg [42:0] _21_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _21_ <= 43'h00000000000;
    else _21_ <= { in_data[32:23], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, _05_[25:8], _03_, _05_[6:0], celloutsig_0_0z };
  assign { _06_[42], _02_, _06_[40:5], _01_, _06_[3:0] } = _21_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _07_ <= 9'h000;
    else _07_ <= { _05_[8], _03_, _05_[6:3], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_4z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _08_ <= 3'h0;
    else _08_ <= celloutsig_0_10z[2:0];
  reg [8:0] _24_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _24_ <= 9'h000;
    else _24_ <= { celloutsig_0_9z[7:1], celloutsig_0_24z, celloutsig_0_13z };
  assign { _09_[8:6], _00_, _09_[4:0] } = _24_;
  assign celloutsig_1_12z = celloutsig_1_1z[10:1] == { celloutsig_1_9z[3:2], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[58:56] >= in_data[6:4];
  assign celloutsig_1_6z = { _04_[11:2], celloutsig_1_2z, celloutsig_1_5z } >= { in_data[137:130], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = { in_data[75:69], celloutsig_0_6z } >= { _06_[35:30], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_29z[9:4] > { celloutsig_0_16z[4:0], celloutsig_0_17z };
  assign celloutsig_0_41z = { celloutsig_0_12z, _09_[8:6], _00_, _09_[4:0], celloutsig_0_36z, celloutsig_0_36z, celloutsig_0_25z, celloutsig_0_30z } <= { _09_[8:6], _00_, celloutsig_0_16z, celloutsig_0_17z, _09_[8:6], _00_, _09_[4:0], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[130:119] <= in_data[111:100];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } && { celloutsig_0_3z[2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_9z, _04_, celloutsig_1_2z, celloutsig_1_7z } && { _04_[11:3], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_43z = { _05_[18:8], _03_, _05_[6:4] } || { _06_[40:32], celloutsig_0_6z, celloutsig_0_39z, celloutsig_0_6z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } || { in_data[92:90], celloutsig_0_1z };
  assign celloutsig_1_5z = celloutsig_1_1z[5] & ~(celloutsig_1_1z[10]);
  assign celloutsig_1_8z = celloutsig_1_2z & ~(celloutsig_1_6z);
  assign celloutsig_0_6z = celloutsig_0_3z[3] & ~(celloutsig_0_4z);
  assign celloutsig_0_12z = { _03_, _05_[6:3] } * { in_data[64:61], celloutsig_0_11z };
  assign celloutsig_0_44z = celloutsig_0_6z ? { celloutsig_0_30z[7:3], celloutsig_0_41z, celloutsig_0_10z, celloutsig_0_33z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_36z, celloutsig_0_32z } : in_data[64:39];
  assign celloutsig_0_8z = celloutsig_0_0z ? { _06_[15:10], celloutsig_0_3z } : { in_data[70:67], celloutsig_0_6z, celloutsig_0_3z, 1'h0 };
  assign celloutsig_0_27z = celloutsig_0_15z[0] ? celloutsig_0_9z[36:28] : celloutsig_0_9z[34:26];
  assign celloutsig_0_3z = - in_data[78:75];
  assign celloutsig_0_10z = ~ { celloutsig_0_3z[1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_15z = ~ in_data[20:17];
  assign celloutsig_0_36z = ~^ { _08_, celloutsig_0_16z, celloutsig_0_6z, _07_ };
  assign celloutsig_0_28z = ~^ celloutsig_0_8z;
  assign celloutsig_0_30z = { celloutsig_0_8z[6:2], celloutsig_0_16z } << { _09_[8:6], _00_, _09_[4:2], celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[190:179] << { in_data[180:173], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_1z[6:1] << _04_[5:0];
  assign celloutsig_0_9z = { in_data[55:29], celloutsig_0_8z } >> { _06_[23:15], celloutsig_0_0z, celloutsig_0_0z, _05_[25:8], _03_, _05_[6:0] };
  assign celloutsig_0_39z = { celloutsig_0_27z[7], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_11z } ^ celloutsig_0_3z;
  assign celloutsig_1_7z = { in_data[173:166], celloutsig_1_5z } ^ { celloutsig_1_1z[8:1], celloutsig_1_6z };
  assign celloutsig_0_29z = { _09_[4:3], celloutsig_0_0z, _07_ } ^ { celloutsig_0_27z[4:2], _09_[8:6], _00_, _09_[4:0] };
  assign celloutsig_1_2z = ~((in_data[124] & celloutsig_1_0z) | celloutsig_1_1z[11]);
  assign celloutsig_0_24z = ~((celloutsig_0_15z[0] & celloutsig_0_18z) | celloutsig_0_4z);
  assign _05_[7] = _03_;
  assign { _06_[41], _06_[4] } = { _02_, _01_ };
  assign _09_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[25:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
