0.6
2018.3
Dec  7 2018
00:33:28
F:/ZYNQ/FPGA_Design/ZYNQ_7020/touch_led/touch_led.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/touch_led/touch_led.srcs/sim_1/new/tb_touch_led.v,1573382011,verilog,,,,tb_touch_led,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/touch_led/touch_led.srcs/sources_1/new/touch_led.v,1573381398,verilog,,F:/ZYNQ/FPGA_Design/ZYNQ_7020/touch_led/touch_led.srcs/sim_1/new/tb_touch_led.v,,touch_led,,,,,,,,
