###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-09.ucsd.edu)
#  Generated on:      Fri Mar 21 17:43:59 2025
#  Design:            sram_w8_64b
#  Command:           report_timing -max_paths 10 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin Q_reg_56_/CP 
Endpoint:   Q_reg_56_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[2]        (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.067
- Setup                         0.149
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.918
- Arrival Time                  0.890
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |               |              |         |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+---------+----------| 
     |               | A[2] ^       |         |       |   0.200 |    0.228 | 
     | U410          | I ^ -> ZN v  | CKND0   | 0.029 |   0.229 |    0.257 | 
     | FE_RC_6_0     | B2 v -> ZN ^ | IND3D1  | 0.049 |   0.278 |    0.307 | 
     | FE_OFC24_n273 | I ^ -> ZN v  | INVD3   | 0.137 |   0.415 |    0.444 | 
     | U555          | B1 v -> ZN ^ | AOI22D0 | 0.170 |   0.585 |    0.614 | 
     | U554          | A3 ^ -> ZN v | ND4D0   | 0.304 |   0.890 |    0.918 | 
     | Q_reg_56_     | D v          | EDFQD1  | 0.000 |   0.890 |    0.918 | 
     +---------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Q_reg_61_/CP 
Endpoint:   Q_reg_61_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[2]        (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.067
- Setup                         0.144
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.923
- Arrival Time                  0.894
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |               |              |         |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+---------+----------| 
     |               | A[2] ^       |         |       |   0.200 |    0.229 | 
     | U410          | I ^ -> ZN v  | CKND0   | 0.029 |   0.229 |    0.258 | 
     | FE_RC_6_0     | B2 v -> ZN ^ | IND3D1  | 0.049 |   0.278 |    0.307 | 
     | FE_OFC24_n273 | I ^ -> ZN v  | INVD3   | 0.137 |   0.415 |    0.444 | 
     | U570          | B1 v -> ZN ^ | AOI22D0 | 0.200 |   0.616 |    0.644 | 
     | U569          | A3 ^ -> ZN v | ND4D0   | 0.278 |   0.894 |    0.923 | 
     | Q_reg_61_     | D v          | EDFQD1  | 0.000 |   0.894 |    0.923 | 
     +---------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Q_reg_52_/CP 
Endpoint:   Q_reg_52_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[1]        (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.067
- Setup                         0.144
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.923
- Arrival Time                  0.893
= Slack Time                    0.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |               |              |         |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+---------+----------| 
     |               | A[1] ^       |         |       |   0.200 |    0.230 | 
     | U359          | A1 ^ -> ZN ^ | IND2D0  | 0.058 |   0.258 |    0.288 | 
     | U412          | A1 ^ -> ZN v | NR2XD0  | 0.044 |   0.302 |    0.333 | 
     | FE_OFC34_n278 | I v -> Z v   | BUFFD6  | 0.090 |   0.392 |    0.423 | 
     | FE_OFC39_n278 | I v -> Z v   | BUFFD3  | 0.121 |   0.514 |    0.544 | 
     | U546          | A1 v -> ZN ^ | AOI22D0 | 0.097 |   0.611 |    0.641 | 
     | FE_RC_2_0     | A2 ^ -> ZN v | ND4D0   | 0.282 |   0.893 |    0.923 | 
     | Q_reg_52_     | D v          | EDFQD1  | 0.000 |   0.893 |    0.923 | 
     +---------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory4_reg_42_/CP 
Endpoint:   memory4_reg_42_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.064
- Setup                         0.119
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  0.904
= Slack Time                    0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.242 | 
     | U359            | A1 v -> ZN v | IND2D0  | 0.076 |   0.276 |    0.317 | 
     | U408            | A2 v -> ZN ^ | NR2XD0  | 0.060 |   0.335 |    0.377 | 
     | FE_OFC29_n546   | I ^ -> Z ^   | BUFFD4  | 0.177 |   0.512 |    0.554 | 
     | U696            | A1 ^ -> ZN ^ | INR2XD0 | 0.111 |   0.623 |    0.664 | 
     | FE_OFC19_N122   | I ^ -> ZN v  | CKND0   | 0.077 |   0.700 |    0.741 | 
     | FE_OFC20_N122   | I v -> ZN ^  | CKND6   | 0.176 |   0.875 |    0.917 | 
     | memory4_reg_42_ | E ^          | EDFQD1  | 0.029 |   0.904 |    0.946 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory4_reg_60_/CP 
Endpoint:   memory4_reg_60_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.065
- Setup                         0.119
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  0.904
= Slack Time                    0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.242 | 
     | U359            | A1 v -> ZN v | IND2D0  | 0.076 |   0.276 |    0.318 | 
     | U408            | A2 v -> ZN ^ | NR2XD0  | 0.060 |   0.335 |    0.377 | 
     | FE_OFC29_n546   | I ^ -> Z ^   | BUFFD4  | 0.177 |   0.512 |    0.554 | 
     | U696            | A1 ^ -> ZN ^ | INR2XD0 | 0.111 |   0.623 |    0.665 | 
     | FE_OFC19_N122   | I ^ -> ZN v  | CKND0   | 0.077 |   0.700 |    0.742 | 
     | FE_OFC20_N122   | I v -> ZN ^  | CKND6   | 0.176 |   0.875 |    0.917 | 
     | memory4_reg_60_ | E ^          | EDFQD1  | 0.029 |   0.904 |    0.946 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin memory4_reg_37_/CP 
Endpoint:   memory4_reg_37_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.065
- Setup                         0.119
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  0.904
= Slack Time                    0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.242 | 
     | U359            | A1 v -> ZN v | IND2D0  | 0.076 |   0.276 |    0.318 | 
     | U408            | A2 v -> ZN ^ | NR2XD0  | 0.060 |   0.335 |    0.377 | 
     | FE_OFC29_n546   | I ^ -> Z ^   | BUFFD4  | 0.177 |   0.512 |    0.554 | 
     | U696            | A1 ^ -> ZN ^ | INR2XD0 | 0.111 |   0.623 |    0.665 | 
     | FE_OFC19_N122   | I ^ -> ZN v  | CKND0   | 0.077 |   0.700 |    0.742 | 
     | FE_OFC20_N122   | I v -> ZN ^  | CKND6   | 0.176 |   0.875 |    0.917 | 
     | memory4_reg_37_ | E ^          | EDFQD1  | 0.029 |   0.904 |    0.946 | 
     +-----------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin memory4_reg_34_/CP 
Endpoint:   memory4_reg_34_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.065
- Setup                         0.118
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  0.904
= Slack Time                    0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.242 | 
     | U359            | A1 v -> ZN v | IND2D0  | 0.076 |   0.276 |    0.318 | 
     | U408            | A2 v -> ZN ^ | NR2XD0  | 0.060 |   0.335 |    0.377 | 
     | FE_OFC29_n546   | I ^ -> Z ^   | BUFFD4  | 0.177 |   0.512 |    0.554 | 
     | U696            | A1 ^ -> ZN ^ | INR2XD0 | 0.111 |   0.623 |    0.665 | 
     | FE_OFC19_N122   | I ^ -> ZN v  | CKND0   | 0.077 |   0.700 |    0.742 | 
     | FE_OFC20_N122   | I v -> ZN ^  | CKND6   | 0.176 |   0.875 |    0.918 | 
     | memory4_reg_34_ | E ^          | EDFQD1  | 0.029 |   0.904 |    0.946 | 
     +-----------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Q_reg_54_/CP 
Endpoint:   Q_reg_54_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]        (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.067
- Setup                         0.143
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.924
- Arrival Time                  0.881
= Slack Time                    0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |               |              |         |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+---------+----------| 
     |               | A[0] v       |         |       |   0.200 |    0.242 | 
     | U348          | I v -> ZN ^  | INVD1   | 0.037 |   0.237 |    0.280 | 
     | U580          | A3 ^ -> ZN v | NR3D0   | 0.049 |   0.287 |    0.329 | 
     | FE_OFC28_n274 | I v -> Z v   | BUFFD6  | 0.115 |   0.402 |    0.444 | 
     | FE_OFC37_n274 | I v -> Z v   | BUFFD1  | 0.128 |   0.529 |    0.572 | 
     | U551          | A1 v -> ZN ^ | AOI22D0 | 0.092 |   0.622 |    0.664 | 
     | U550          | A3 ^ -> ZN v | ND4D0   | 0.259 |   0.881 |    0.924 | 
     | Q_reg_54_     | D v          | EDFQD1  | 0.000 |   0.881 |    0.924 | 
     +---------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin memory4_reg_45_/CP 
Endpoint:   memory4_reg_45_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.066
- Setup                         0.118
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.904
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.243 | 
     | U359            | A1 v -> ZN v | IND2D0  | 0.076 |   0.276 |    0.319 | 
     | U408            | A2 v -> ZN ^ | NR2XD0  | 0.060 |   0.335 |    0.379 | 
     | FE_OFC29_n546   | I ^ -> Z ^   | BUFFD4  | 0.177 |   0.512 |    0.555 | 
     | U696            | A1 ^ -> ZN ^ | INR2XD0 | 0.111 |   0.623 |    0.666 | 
     | FE_OFC19_N122   | I ^ -> ZN v  | CKND0   | 0.077 |   0.700 |    0.743 | 
     | FE_OFC20_N122   | I v -> ZN ^  | CKND6   | 0.176 |   0.875 |    0.919 | 
     | memory4_reg_45_ | E ^          | EDFQD1  | 0.028 |   0.904 |    0.947 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin memory4_reg_44_/CP 
Endpoint:   memory4_reg_44_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.066
- Setup                         0.118
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.903
= Slack Time                    0.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.244 | 
     | U359            | A1 v -> ZN v | IND2D0  | 0.076 |   0.276 |    0.319 | 
     | U408            | A2 v -> ZN ^ | NR2XD0  | 0.060 |   0.335 |    0.379 | 
     | FE_OFC29_n546   | I ^ -> Z ^   | BUFFD4  | 0.177 |   0.512 |    0.555 | 
     | U696            | A1 ^ -> ZN ^ | INR2XD0 | 0.111 |   0.623 |    0.666 | 
     | FE_OFC19_N122   | I ^ -> ZN v  | CKND0   | 0.077 |   0.700 |    0.743 | 
     | FE_OFC20_N122   | I v -> ZN ^  | CKND6   | 0.176 |   0.875 |    0.919 | 
     | memory4_reg_44_ | E ^          | EDFQD1  | 0.028 |   0.903 |    0.947 | 
     +-----------------------------------------------------------------------+ 

