<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/samr21/include/instance/rtc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_a16eefe5050975c4ef64b033435b8bdb.html">samr21</a></li><li class="navelem"><a class="el" href="dir_4a6467e0db24cdfe8ab5f48447a7f0aa.html">include</a></li><li class="navelem"><a class="el" href="dir_072811d6a81496172287ace473deaa67.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">rtc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Instance description for RTC.  
<a href="#details">More...</a></p>

<p><a href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab034ed2ba0db446ae1f5f54515f4deda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#ab034ed2ba0db446ae1f5f54515f4deda">REG_RTC_READREQ</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001402U)</td></tr>
<tr class="memdesc:ab034ed2ba0db446ae1f5f54515f4deda"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) Read Request  <a href="#ab034ed2ba0db446ae1f5f54515f4deda">More...</a><br /></td></tr>
<tr class="separator:ab034ed2ba0db446ae1f5f54515f4deda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8e58391545a7d711e77d504db8b889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#aff8e58391545a7d711e77d504db8b889">REG_RTC_STATUS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4000140AU)</td></tr>
<tr class="memdesc:aff8e58391545a7d711e77d504db8b889"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) Status  <a href="#aff8e58391545a7d711e77d504db8b889">More...</a><br /></td></tr>
<tr class="separator:aff8e58391545a7d711e77d504db8b889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964032b2487e96750fc596503481b855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a964032b2487e96750fc596503481b855">REG_RTC_DBGCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4000140BU)</td></tr>
<tr class="memdesc:a964032b2487e96750fc596503481b855"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) Debug Control  <a href="#a964032b2487e96750fc596503481b855">More...</a><br /></td></tr>
<tr class="separator:a964032b2487e96750fc596503481b855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01375786c8af6a420bd99ca70d2e4fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a01375786c8af6a420bd99ca70d2e4fd5">REG_RTC_FREQCORR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4000140CU)</td></tr>
<tr class="memdesc:a01375786c8af6a420bd99ca70d2e4fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) Frequency Correction  <a href="#a01375786c8af6a420bd99ca70d2e4fd5">More...</a><br /></td></tr>
<tr class="separator:a01375786c8af6a420bd99ca70d2e4fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda004fefab216b3ab6c69e19755ac80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#aeda004fefab216b3ab6c69e19755ac80">REG_RTC_MODE0_CTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001400U)</td></tr>
<tr class="memdesc:aeda004fefab216b3ab6c69e19755ac80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE0 Control  <a href="#aeda004fefab216b3ab6c69e19755ac80">More...</a><br /></td></tr>
<tr class="separator:aeda004fefab216b3ab6c69e19755ac80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130761370c564ac6640e7d88c6944a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a130761370c564ac6640e7d88c6944a8f">REG_RTC_MODE0_EVCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001404U)</td></tr>
<tr class="memdesc:a130761370c564ac6640e7d88c6944a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE0 Event Control  <a href="#a130761370c564ac6640e7d88c6944a8f">More...</a><br /></td></tr>
<tr class="separator:a130761370c564ac6640e7d88c6944a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddf1b3f842a13d95fd55dea5654a273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a0ddf1b3f842a13d95fd55dea5654a273">REG_RTC_MODE0_INTENCLR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001406U)</td></tr>
<tr class="memdesc:a0ddf1b3f842a13d95fd55dea5654a273"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE0 Interrupt Enable Clear  <a href="#a0ddf1b3f842a13d95fd55dea5654a273">More...</a><br /></td></tr>
<tr class="separator:a0ddf1b3f842a13d95fd55dea5654a273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adb341c65dc39e9159902bf69e13609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a1adb341c65dc39e9159902bf69e13609">REG_RTC_MODE0_INTENSET</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001407U)</td></tr>
<tr class="memdesc:a1adb341c65dc39e9159902bf69e13609"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE0 Interrupt Enable Set  <a href="#a1adb341c65dc39e9159902bf69e13609">More...</a><br /></td></tr>
<tr class="separator:a1adb341c65dc39e9159902bf69e13609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994f03fcd26338a1c7196964abc8dfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a994f03fcd26338a1c7196964abc8dfc8">REG_RTC_MODE0_INTFLAG</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001408U)</td></tr>
<tr class="memdesc:a994f03fcd26338a1c7196964abc8dfc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE0 Interrupt Flag Status and Clear  <a href="#a994f03fcd26338a1c7196964abc8dfc8">More...</a><br /></td></tr>
<tr class="separator:a994f03fcd26338a1c7196964abc8dfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb007a3da39465548b2b7187dcc2b3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#adb007a3da39465548b2b7187dcc2b3d7">REG_RTC_MODE0_COUNT</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001410U)</td></tr>
<tr class="memdesc:adb007a3da39465548b2b7187dcc2b3d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE0 Counter Value  <a href="#adb007a3da39465548b2b7187dcc2b3d7">More...</a><br /></td></tr>
<tr class="separator:adb007a3da39465548b2b7187dcc2b3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2feca929d490db19c5f8c2176a16d534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a2feca929d490db19c5f8c2176a16d534">REG_RTC_MODE0_COMP0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001418U)</td></tr>
<tr class="memdesc:a2feca929d490db19c5f8c2176a16d534"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE0 Compare 0 Value  <a href="#a2feca929d490db19c5f8c2176a16d534">More...</a><br /></td></tr>
<tr class="separator:a2feca929d490db19c5f8c2176a16d534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390be4809983512f9ea9b60881e938ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a390be4809983512f9ea9b60881e938ef">REG_RTC_MODE1_CTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001400U)</td></tr>
<tr class="memdesc:a390be4809983512f9ea9b60881e938ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE1 Control  <a href="#a390be4809983512f9ea9b60881e938ef">More...</a><br /></td></tr>
<tr class="separator:a390be4809983512f9ea9b60881e938ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ffd4df74460c7db5f2805ac71b74c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a81ffd4df74460c7db5f2805ac71b74c6">REG_RTC_MODE1_EVCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001404U)</td></tr>
<tr class="memdesc:a81ffd4df74460c7db5f2805ac71b74c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE1 Event Control  <a href="#a81ffd4df74460c7db5f2805ac71b74c6">More...</a><br /></td></tr>
<tr class="separator:a81ffd4df74460c7db5f2805ac71b74c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86aef718fc3930e3484309c313d404f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#ad86aef718fc3930e3484309c313d404f">REG_RTC_MODE1_INTENCLR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001406U)</td></tr>
<tr class="memdesc:ad86aef718fc3930e3484309c313d404f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE1 Interrupt Enable Clear  <a href="#ad86aef718fc3930e3484309c313d404f">More...</a><br /></td></tr>
<tr class="separator:ad86aef718fc3930e3484309c313d404f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eccafae3b8ccc0603b7d79e4fed409c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a4eccafae3b8ccc0603b7d79e4fed409c">REG_RTC_MODE1_INTENSET</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001407U)</td></tr>
<tr class="memdesc:a4eccafae3b8ccc0603b7d79e4fed409c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE1 Interrupt Enable Set  <a href="#a4eccafae3b8ccc0603b7d79e4fed409c">More...</a><br /></td></tr>
<tr class="separator:a4eccafae3b8ccc0603b7d79e4fed409c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8680739faa120be2be5362d417b717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a2d8680739faa120be2be5362d417b717">REG_RTC_MODE1_INTFLAG</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001408U)</td></tr>
<tr class="memdesc:a2d8680739faa120be2be5362d417b717"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE1 Interrupt Flag Status and Clear  <a href="#a2d8680739faa120be2be5362d417b717">More...</a><br /></td></tr>
<tr class="separator:a2d8680739faa120be2be5362d417b717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8567e56a59b12c84eeb15f9a0a9de7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a8567e56a59b12c84eeb15f9a0a9de7ab">REG_RTC_MODE1_COUNT</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001410U)</td></tr>
<tr class="memdesc:a8567e56a59b12c84eeb15f9a0a9de7ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE1 Counter Value  <a href="#a8567e56a59b12c84eeb15f9a0a9de7ab">More...</a><br /></td></tr>
<tr class="separator:a8567e56a59b12c84eeb15f9a0a9de7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af122aa6c04e3dc4adfbb985d9bbf7d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#af122aa6c04e3dc4adfbb985d9bbf7d39">REG_RTC_MODE1_PER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001414U)</td></tr>
<tr class="memdesc:af122aa6c04e3dc4adfbb985d9bbf7d39"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE1 Counter Period  <a href="#af122aa6c04e3dc4adfbb985d9bbf7d39">More...</a><br /></td></tr>
<tr class="separator:af122aa6c04e3dc4adfbb985d9bbf7d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf393bbb70c89069a92fba2d07ec5ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#adf393bbb70c89069a92fba2d07ec5ef7">REG_RTC_MODE1_COMP0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001418U)</td></tr>
<tr class="memdesc:adf393bbb70c89069a92fba2d07ec5ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE1 Compare 0 Value  <a href="#adf393bbb70c89069a92fba2d07ec5ef7">More...</a><br /></td></tr>
<tr class="separator:adf393bbb70c89069a92fba2d07ec5ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee7914e6558665ee4499fe0d7b4e3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a5ee7914e6558665ee4499fe0d7b4e3cc">REG_RTC_MODE1_COMP1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x4000141AU)</td></tr>
<tr class="memdesc:a5ee7914e6558665ee4499fe0d7b4e3cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE1 Compare 1 Value  <a href="#a5ee7914e6558665ee4499fe0d7b4e3cc">More...</a><br /></td></tr>
<tr class="separator:a5ee7914e6558665ee4499fe0d7b4e3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860d93cf24e8969a06cea454eaee94de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a860d93cf24e8969a06cea454eaee94de">REG_RTC_MODE2_CTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001400U)</td></tr>
<tr class="memdesc:a860d93cf24e8969a06cea454eaee94de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE2 Control  <a href="#a860d93cf24e8969a06cea454eaee94de">More...</a><br /></td></tr>
<tr class="separator:a860d93cf24e8969a06cea454eaee94de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a466b515e9c62c867d341b2c0432d62f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a466b515e9c62c867d341b2c0432d62f7">REG_RTC_MODE2_EVCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001404U)</td></tr>
<tr class="memdesc:a466b515e9c62c867d341b2c0432d62f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE2 Event Control  <a href="#a466b515e9c62c867d341b2c0432d62f7">More...</a><br /></td></tr>
<tr class="separator:a466b515e9c62c867d341b2c0432d62f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64eca9628b20563d6de323bf732a72ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a64eca9628b20563d6de323bf732a72ba">REG_RTC_MODE2_INTENCLR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001406U)</td></tr>
<tr class="memdesc:a64eca9628b20563d6de323bf732a72ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE2 Interrupt Enable Clear  <a href="#a64eca9628b20563d6de323bf732a72ba">More...</a><br /></td></tr>
<tr class="separator:a64eca9628b20563d6de323bf732a72ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0abe8e3513d0ad1edc2913b068d97693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a0abe8e3513d0ad1edc2913b068d97693">REG_RTC_MODE2_INTENSET</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001407U)</td></tr>
<tr class="memdesc:a0abe8e3513d0ad1edc2913b068d97693"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE2 Interrupt Enable Set  <a href="#a0abe8e3513d0ad1edc2913b068d97693">More...</a><br /></td></tr>
<tr class="separator:a0abe8e3513d0ad1edc2913b068d97693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cabccc73b48a3608c67860f99496d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a0cabccc73b48a3608c67860f99496d23">REG_RTC_MODE2_INTFLAG</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001408U)</td></tr>
<tr class="memdesc:a0cabccc73b48a3608c67860f99496d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE2 Interrupt Flag Status and Clear  <a href="#a0cabccc73b48a3608c67860f99496d23">More...</a><br /></td></tr>
<tr class="separator:a0cabccc73b48a3608c67860f99496d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f62d7621da960b539f252505d99a3b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a7f62d7621da960b539f252505d99a3b6">REG_RTC_MODE2_CLOCK</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001410U)</td></tr>
<tr class="memdesc:a7f62d7621da960b539f252505d99a3b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE2 Clock Value  <a href="#a7f62d7621da960b539f252505d99a3b6">More...</a><br /></td></tr>
<tr class="separator:a7f62d7621da960b539f252505d99a3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9038be0ab2aec536c357bf01a07f2278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a9038be0ab2aec536c357bf01a07f2278">REG_RTC_MODE2_ALARM_ALARM0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001418U)</td></tr>
<tr class="memdesc:a9038be0ab2aec536c357bf01a07f2278"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE2_ALARM Alarm 0 Value  <a href="#a9038be0ab2aec536c357bf01a07f2278">More...</a><br /></td></tr>
<tr class="separator:a9038be0ab2aec536c357bf01a07f2278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08dff584b9994f664cdad18ce3576eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a08dff584b9994f664cdad18ce3576eba">REG_RTC_MODE2_ALARM_MASK0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000141CU)</td></tr>
<tr class="memdesc:a08dff584b9994f664cdad18ce3576eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(RTC) MODE2_ALARM Alarm 0 Mask  <a href="#a08dff584b9994f664cdad18ce3576eba">More...</a><br /></td></tr>
<tr class="separator:a08dff584b9994f664cdad18ce3576eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292b7eedcf5e4cd9c377d0b9abb564e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a292b7eedcf5e4cd9c377d0b9abb564e9">RTC_ALARM_NUM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a292b7eedcf5e4cd9c377d0b9abb564e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2afdea70945fa818771b157676bbcf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#aa2afdea70945fa818771b157676bbcf9">RTC_COMP16_NUM</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aa2afdea70945fa818771b157676bbcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd7365b65d58f09b1dfb50d8b8b830a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#acd7365b65d58f09b1dfb50d8b8b830a4">RTC_COMP32_NUM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:acd7365b65d58f09b1dfb50d8b8b830a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b145d30e0d57c548f7ee042408ac27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a26b145d30e0d57c548f7ee042408ac27">RTC_GCLK_ID</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a26b145d30e0d57c548f7ee042408ac27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb963084050a0143056dbd23797784c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#aeb963084050a0143056dbd23797784c4">RTC_NUM_OF_ALARMS</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aeb963084050a0143056dbd23797784c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbe4f5e33981010acc2a3bc3fc7b832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#abdbe4f5e33981010acc2a3bc3fc7b832">RTC_NUM_OF_COMP16</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:abdbe4f5e33981010acc2a3bc3fc7b832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303bec1b4b99f9ea6852a837ce51405c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h.html#a303bec1b4b99f9ea6852a837ce51405c">RTC_NUM_OF_COMP32</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a303bec1b4b99f9ea6852a837ce51405c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Instance description for RTC. </p>
<p>Copyright (c) 2014 Atmel Corporation. All rights reserved.</p>

<p class="definition">Definition in file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a964032b2487e96750fc596503481b855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a964032b2487e96750fc596503481b855">&#9670;&nbsp;</a></span>REG_RTC_DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_DBGCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4000140BU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) Debug Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00083">83</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a01375786c8af6a420bd99ca70d2e4fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01375786c8af6a420bd99ca70d2e4fd5">&#9670;&nbsp;</a></span>REG_RTC_FREQCORR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_FREQCORR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4000140CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) Frequency Correction </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00084">84</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a2feca929d490db19c5f8c2176a16d534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2feca929d490db19c5f8c2176a16d534">&#9670;&nbsp;</a></span>REG_RTC_MODE0_COMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE0_COMP0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE0 Compare 0 Value </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00091">91</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="adb007a3da39465548b2b7187dcc2b3d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb007a3da39465548b2b7187dcc2b3d7">&#9670;&nbsp;</a></span>REG_RTC_MODE0_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE0_COUNT&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE0 Counter Value </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00090">90</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="aeda004fefab216b3ab6c69e19755ac80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda004fefab216b3ab6c69e19755ac80">&#9670;&nbsp;</a></span>REG_RTC_MODE0_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE0_CTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE0 Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00085">85</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a130761370c564ac6640e7d88c6944a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a130761370c564ac6640e7d88c6944a8f">&#9670;&nbsp;</a></span>REG_RTC_MODE0_EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE0_EVCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE0 Event Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00086">86</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a0ddf1b3f842a13d95fd55dea5654a273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ddf1b3f842a13d95fd55dea5654a273">&#9670;&nbsp;</a></span>REG_RTC_MODE0_INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE0_INTENCLR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001406U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE0 Interrupt Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00087">87</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a1adb341c65dc39e9159902bf69e13609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adb341c65dc39e9159902bf69e13609">&#9670;&nbsp;</a></span>REG_RTC_MODE0_INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE0_INTENSET&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001407U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE0 Interrupt Enable Set </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00088">88</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a994f03fcd26338a1c7196964abc8dfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a994f03fcd26338a1c7196964abc8dfc8">&#9670;&nbsp;</a></span>REG_RTC_MODE0_INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE0_INTFLAG&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE0 Interrupt Flag Status and Clear </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00089">89</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="adf393bbb70c89069a92fba2d07ec5ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf393bbb70c89069a92fba2d07ec5ef7">&#9670;&nbsp;</a></span>REG_RTC_MODE1_COMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE1_COMP0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE1 Compare 0 Value </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00099">99</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a5ee7914e6558665ee4499fe0d7b4e3cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee7914e6558665ee4499fe0d7b4e3cc">&#9670;&nbsp;</a></span>REG_RTC_MODE1_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE1_COMP1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x4000141AU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE1 Compare 1 Value </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00100">100</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a8567e56a59b12c84eeb15f9a0a9de7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8567e56a59b12c84eeb15f9a0a9de7ab">&#9670;&nbsp;</a></span>REG_RTC_MODE1_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE1_COUNT&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE1 Counter Value </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00097">97</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a390be4809983512f9ea9b60881e938ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a390be4809983512f9ea9b60881e938ef">&#9670;&nbsp;</a></span>REG_RTC_MODE1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE1_CTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE1 Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00092">92</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a81ffd4df74460c7db5f2805ac71b74c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ffd4df74460c7db5f2805ac71b74c6">&#9670;&nbsp;</a></span>REG_RTC_MODE1_EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE1_EVCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE1 Event Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00093">93</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="ad86aef718fc3930e3484309c313d404f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad86aef718fc3930e3484309c313d404f">&#9670;&nbsp;</a></span>REG_RTC_MODE1_INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE1_INTENCLR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001406U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE1 Interrupt Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00094">94</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a4eccafae3b8ccc0603b7d79e4fed409c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eccafae3b8ccc0603b7d79e4fed409c">&#9670;&nbsp;</a></span>REG_RTC_MODE1_INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE1_INTENSET&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001407U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE1 Interrupt Enable Set </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00095">95</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a2d8680739faa120be2be5362d417b717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8680739faa120be2be5362d417b717">&#9670;&nbsp;</a></span>REG_RTC_MODE1_INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE1_INTFLAG&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE1 Interrupt Flag Status and Clear </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00096">96</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="af122aa6c04e3dc4adfbb985d9bbf7d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af122aa6c04e3dc4adfbb985d9bbf7d39">&#9670;&nbsp;</a></span>REG_RTC_MODE1_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE1_PER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE1 Counter Period </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00098">98</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a9038be0ab2aec536c357bf01a07f2278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9038be0ab2aec536c357bf01a07f2278">&#9670;&nbsp;</a></span>REG_RTC_MODE2_ALARM_ALARM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE2_ALARM_ALARM0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE2_ALARM Alarm 0 Value </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00107">107</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a08dff584b9994f664cdad18ce3576eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08dff584b9994f664cdad18ce3576eba">&#9670;&nbsp;</a></span>REG_RTC_MODE2_ALARM_MASK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE2_ALARM_MASK0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000141CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE2_ALARM Alarm 0 Mask </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00108">108</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a7f62d7621da960b539f252505d99a3b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f62d7621da960b539f252505d99a3b6">&#9670;&nbsp;</a></span>REG_RTC_MODE2_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE2_CLOCK&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE2 Clock Value </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00106">106</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a860d93cf24e8969a06cea454eaee94de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a860d93cf24e8969a06cea454eaee94de">&#9670;&nbsp;</a></span>REG_RTC_MODE2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE2_CTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE2 Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00101">101</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a466b515e9c62c867d341b2c0432d62f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a466b515e9c62c867d341b2c0432d62f7">&#9670;&nbsp;</a></span>REG_RTC_MODE2_EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE2_EVCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE2 Event Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00102">102</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a64eca9628b20563d6de323bf732a72ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64eca9628b20563d6de323bf732a72ba">&#9670;&nbsp;</a></span>REG_RTC_MODE2_INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE2_INTENCLR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001406U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE2 Interrupt Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00103">103</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a0abe8e3513d0ad1edc2913b068d97693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0abe8e3513d0ad1edc2913b068d97693">&#9670;&nbsp;</a></span>REG_RTC_MODE2_INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE2_INTENSET&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001407U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE2 Interrupt Enable Set </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00104">104</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a0cabccc73b48a3608c67860f99496d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cabccc73b48a3608c67860f99496d23">&#9670;&nbsp;</a></span>REG_RTC_MODE2_INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_MODE2_INTFLAG&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) MODE2 Interrupt Flag Status and Clear </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00105">105</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="ab034ed2ba0db446ae1f5f54515f4deda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab034ed2ba0db446ae1f5f54515f4deda">&#9670;&nbsp;</a></span>REG_RTC_READREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_READREQ&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x40001402U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) Read Request </p>
<p>Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a> </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00081">81</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="aff8e58391545a7d711e77d504db8b889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8e58391545a7d711e77d504db8b889">&#9670;&nbsp;</a></span>REG_RTC_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_RTC_STATUS&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4000140AU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(RTC) Status </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00082">82</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a292b7eedcf5e4cd9c377d0b9abb564e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a292b7eedcf5e4cd9c377d0b9abb564e9">&#9670;&nbsp;</a></span>RTC_ALARM_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALARM_NUM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00112">112</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="aa2afdea70945fa818771b157676bbcf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2afdea70945fa818771b157676bbcf9">&#9670;&nbsp;</a></span>RTC_COMP16_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_COMP16_NUM&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00113">113</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="acd7365b65d58f09b1dfb50d8b8b830a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd7365b65d58f09b1dfb50d8b8b830a4">&#9670;&nbsp;</a></span>RTC_COMP32_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_COMP32_NUM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00114">114</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a26b145d30e0d57c548f7ee042408ac27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26b145d30e0d57c548f7ee042408ac27">&#9670;&nbsp;</a></span>RTC_GCLK_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_GCLK_ID&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00115">115</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="aeb963084050a0143056dbd23797784c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb963084050a0143056dbd23797784c4">&#9670;&nbsp;</a></span>RTC_NUM_OF_ALARMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_NUM_OF_ALARMS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00116">116</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="abdbe4f5e33981010acc2a3bc3fc7b832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbe4f5e33981010acc2a3bc3fc7b832">&#9670;&nbsp;</a></span>RTC_NUM_OF_COMP16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_NUM_OF_COMP16&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00117">117</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a303bec1b4b99f9ea6852a837ce51405c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a303bec1b4b99f9ea6852a837ce51405c">&#9670;&nbsp;</a></span>RTC_NUM_OF_COMP32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_NUM_OF_COMP32&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html#l00118">118</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samr21_2include_2instance_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:17 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
