Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jan 10 05:01:16 2019
| Host         : ubuntu running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.416   -12930.366                   1917                13429        0.063        0.000                      0                13429        2.000        0.000                       0                  4444  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clock                                                   {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_1_1                             {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_1_1                             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.467        0.000                      0                  244        0.098        0.000                      0                  244       15.686        0.000                       0                   250  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.865        0.000                      0                   49        0.411        0.000                      0                   49       16.166        0.000                       0                    42  
sys_clock                                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_1                                 -14.416   -12930.366                   1917                13135        0.063        0.000                      0                13135        3.750        0.000                       0                  4148  
  clkfbout_design_1_clk_wiz_1_1                                                                                                                                                                               5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                  ----------                                                  --------                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                           design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       14.148        0.000                      0                    1       17.388        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.467ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.704ns (23.964%)  route 2.234ns (76.036%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 20.131 - 16.667 ) 
    Source Clock Delay      (SCD):    3.932ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179     2.179    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.280 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.652     3.932    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X49Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDCE (Prop_fdce_C_Q)         0.456     4.388 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           1.188     5.576    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][6]
    SLICE_X49Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.700 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     6.133    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I0_O)        0.124     6.257 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.613     6.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X49Y55         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    18.560    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.651 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.480    20.131    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X49Y55         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.444    20.575    
                         clock uncertainty           -0.035    20.539    
    SLICE_X49Y55         FDRE (Setup_fdre_C_CE)      -0.202    20.337    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.337    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                 13.467    

Slack (MET) :             14.048ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.204ns  (logic 0.583ns (26.456%)  route 1.621ns (73.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 36.796 - 33.333 ) 
    Source Clock Delay      (SCD):    3.933ns = ( 20.600 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.653    20.600    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X49Y55         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.459    21.059 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.587    21.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.033    22.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.478    36.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.296    37.092    
                         clock uncertainty           -0.035    37.056    
    SLICE_X51Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.851    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         36.851    
                         arrival time                         -22.803    
  -------------------------------------------------------------------
                         slack                                 14.048    

Slack (MET) :             14.048ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.204ns  (logic 0.583ns (26.456%)  route 1.621ns (73.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 36.796 - 33.333 ) 
    Source Clock Delay      (SCD):    3.933ns = ( 20.600 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.653    20.600    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X49Y55         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.459    21.059 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.587    21.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.033    22.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.478    36.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.296    37.092    
                         clock uncertainty           -0.035    37.056    
    SLICE_X51Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.851    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         36.851    
                         arrival time                         -22.803    
  -------------------------------------------------------------------
                         slack                                 14.048    

Slack (MET) :             14.048ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.204ns  (logic 0.583ns (26.456%)  route 1.621ns (73.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 36.796 - 33.333 ) 
    Source Clock Delay      (SCD):    3.933ns = ( 20.600 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.653    20.600    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X49Y55         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.459    21.059 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.587    21.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.033    22.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.478    36.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.296    37.092    
                         clock uncertainty           -0.035    37.056    
    SLICE_X51Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.851    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         36.851    
                         arrival time                         -22.803    
  -------------------------------------------------------------------
                         slack                                 14.048    

Slack (MET) :             14.048ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.204ns  (logic 0.583ns (26.456%)  route 1.621ns (73.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 36.796 - 33.333 ) 
    Source Clock Delay      (SCD):    3.933ns = ( 20.600 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.653    20.600    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X49Y55         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.459    21.059 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.587    21.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.033    22.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.478    36.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.296    37.092    
                         clock uncertainty           -0.035    37.056    
    SLICE_X51Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.851    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         36.851    
                         arrival time                         -22.803    
  -------------------------------------------------------------------
                         slack                                 14.048    

Slack (MET) :             14.048ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.204ns  (logic 0.583ns (26.456%)  route 1.621ns (73.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 36.796 - 33.333 ) 
    Source Clock Delay      (SCD):    3.933ns = ( 20.600 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.653    20.600    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X49Y55         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.459    21.059 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.587    21.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.033    22.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.478    36.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.296    37.092    
                         clock uncertainty           -0.035    37.056    
    SLICE_X51Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.851    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         36.851    
                         arrival time                         -22.803    
  -------------------------------------------------------------------
                         slack                                 14.048    

Slack (MET) :             14.048ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.204ns  (logic 0.583ns (26.456%)  route 1.621ns (73.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 36.796 - 33.333 ) 
    Source Clock Delay      (SCD):    3.933ns = ( 20.600 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.653    20.600    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X49Y55         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.459    21.059 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.587    21.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.033    22.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.478    36.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              0.296    37.092    
                         clock uncertainty           -0.035    37.056    
    SLICE_X51Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.851    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         36.851    
                         arrival time                         -22.803    
  -------------------------------------------------------------------
                         slack                                 14.048    

Slack (MET) :             14.048ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.204ns  (logic 0.583ns (26.456%)  route 1.621ns (73.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 36.796 - 33.333 ) 
    Source Clock Delay      (SCD):    3.933ns = ( 20.600 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.653    20.600    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X49Y55         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.459    21.059 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.587    21.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.033    22.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.478    36.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                         clock pessimism              0.296    37.092    
                         clock uncertainty           -0.035    37.056    
    SLICE_X51Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.851    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]
  -------------------------------------------------------------------
                         required time                         36.851    
                         arrival time                         -22.803    
  -------------------------------------------------------------------
                         slack                                 14.048    

Slack (MET) :             14.048ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.204ns  (logic 0.583ns (26.456%)  route 1.621ns (73.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 36.796 - 33.333 ) 
    Source Clock Delay      (SCD):    3.933ns = ( 20.600 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.653    20.600    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X49Y55         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.459    21.059 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.587    21.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.033    22.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.478    36.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X51Y42         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              0.296    37.092    
                         clock uncertainty           -0.035    37.056    
    SLICE_X51Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.851    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         36.851    
                         arrival time                         -22.803    
  -------------------------------------------------------------------
                         slack                                 14.048    

Slack (MET) :             14.181ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.440ns  (logic 0.736ns (30.169%)  route 1.704ns (69.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.800 - 33.333 ) 
    Source Clock Delay      (SCD):    3.933ns = ( 20.600 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.179    18.846    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.947 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.653    20.600    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X49Y55         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.459    21.059 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.587    21.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.116    22.886    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.153    23.039 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.039    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[2]
    SLICE_X41Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.893    35.226    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.317 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         1.483    36.800    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.410    37.210    
                         clock uncertainty           -0.035    37.175    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.045    37.220    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.220    
                         arrival time                         -23.039    
  -------------------------------------------------------------------
                         slack                                 14.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.038%)  route 0.237ns (64.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.559     1.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.128     1.706 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.237     1.943    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X46Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.828     1.972    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                         clock pessimism             -0.125     1.847    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)        -0.002     1.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.555     1.574    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X44Y62         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.715 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.120     1.835    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X42Y62         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.822     1.966    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X42Y62         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.359     1.607    
    SLICE_X42Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.722    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.349%)  route 0.237ns (62.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.559     1.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.237     1.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.828     1.972    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                         clock pessimism             -0.125     1.847    
    SLICE_X43Y47         FDCE (Hold_fdce_C_CE)       -0.039     1.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.349%)  route 0.237ns (62.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.559     1.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.237     1.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.828     1.972    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.125     1.847    
    SLICE_X43Y47         FDCE (Hold_fdce_C_CE)       -0.039     1.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.349%)  route 0.237ns (62.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.559     1.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.237     1.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.828     1.972    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.125     1.847    
    SLICE_X43Y47         FDCE (Hold_fdce_C_CE)       -0.039     1.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.349%)  route 0.237ns (62.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.559     1.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.237     1.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.828     1.972    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -0.125     1.847    
    SLICE_X43Y47         FDCE (Hold_fdce_C_CE)       -0.039     1.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.349%)  route 0.237ns (62.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.559     1.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.237     1.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.828     1.972    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                         clock pessimism             -0.125     1.847    
    SLICE_X43Y47         FDCE (Hold_fdce_C_CE)       -0.039     1.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.349%)  route 0.237ns (62.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.559     1.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.237     1.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.828     1.972    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.125     1.847    
    SLICE_X43Y47         FDCE (Hold_fdce_C_CE)       -0.039     1.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.349%)  route 0.237ns (62.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.559     1.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.237     1.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.828     1.972    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                         clock pessimism             -0.125     1.847    
    SLICE_X43Y47         FDCE (Hold_fdce_C_CE)       -0.039     1.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.349%)  route 0.237ns (62.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.993     0.993    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.019 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.559     1.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.237     1.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.115     1.115    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.144 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=249, routed)         0.828     1.972    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                         clock pessimism             -0.125     1.847    
    SLICE_X43Y47         FDCE (Hold_fdce_C_CE)       -0.039     1.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X49Y55   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X50Y54   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X44Y57   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X53Y53   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X53Y53   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X53Y53   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X53Y53   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X53Y53   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X53Y53   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y62   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y62   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y51   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y51   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y51   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y51   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y50   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y50   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y50   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y50   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y56   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y56   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y56   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y56   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y62   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y62   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y61   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y50   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y50   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X46Y56   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.732ns  (logic 0.942ns (19.908%)  route 3.790ns (80.092%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 35.392 - 33.333 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 18.681 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.015    18.681    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.340    19.021 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.323    20.345    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152    20.497 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.481    20.978    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X47Y53         LUT4 (Prop_lut4_I1_O)        0.326    21.304 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.985    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.413 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.000    23.413    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.059    35.392    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.220    35.612    
                         clock uncertainty           -0.035    35.576    
    SLICE_X48Y49         FDCE (Setup_fdce_C_CE)      -0.298    35.278    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.278    
                         arrival time                         -23.413    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.341ns  (logic 0.942ns (21.698%)  route 3.399ns (78.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 35.060 - 33.333 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 18.681 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.015    18.681    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.340    19.021 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.323    20.345    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152    20.497 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.481    20.978    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X47Y53         LUT4 (Prop_lut4_I1_O)        0.326    21.304 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.983    22.287    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.411 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.612    23.023    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X47Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.727    35.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.220    35.280    
                         clock uncertainty           -0.035    35.245    
    SLICE_X47Y51         FDCE (Setup_fdce_C_CE)      -0.298    34.947    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.947    
                         arrival time                         -23.023    
  -------------------------------------------------------------------
                         slack                                 11.924    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.341ns  (logic 0.942ns (21.698%)  route 3.399ns (78.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 35.060 - 33.333 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 18.681 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.015    18.681    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.340    19.021 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.323    20.345    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152    20.497 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.481    20.978    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X47Y53         LUT4 (Prop_lut4_I1_O)        0.326    21.304 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.983    22.287    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.411 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.612    23.023    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X47Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.727    35.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.220    35.280    
                         clock uncertainty           -0.035    35.245    
    SLICE_X47Y51         FDCE (Setup_fdce_C_CE)      -0.298    34.947    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.947    
                         arrival time                         -23.023    
  -------------------------------------------------------------------
                         slack                                 11.924    

Slack (MET) :             12.030ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.558ns  (logic 0.942ns (20.668%)  route 3.616ns (79.332%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 35.380 - 33.333 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 18.681 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.015    18.681    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.340    19.021 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.323    20.345    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152    20.497 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.481    20.978    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X47Y53         LUT4 (Prop_lut4_I1_O)        0.326    21.304 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.985    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.413 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.826    23.239    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y48         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.047    35.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y48         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.220    35.600    
                         clock uncertainty           -0.035    35.564    
    SLICE_X46Y48         FDCE (Setup_fdce_C_CE)      -0.295    35.269    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.269    
                         arrival time                         -23.239    
  -------------------------------------------------------------------
                         slack                                 12.030    

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.598ns  (logic 0.942ns (20.489%)  route 3.656ns (79.511%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 35.519 - 33.333 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 18.681 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.015    18.681    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.340    19.021 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.323    20.345    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152    20.497 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.481    20.978    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X47Y53         LUT4 (Prop_lut4_I1_O)        0.326    21.304 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.985    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.413 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.866    23.279    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y48         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.186    35.519    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y48         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.220    35.739    
                         clock uncertainty           -0.035    35.704    
    SLICE_X48Y48         FDCE (Setup_fdce_C_CE)      -0.298    35.406    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.406    
                         arrival time                         -23.279    
  -------------------------------------------------------------------
                         slack                                 12.127    

Slack (MET) :             12.161ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.561ns  (logic 0.942ns (20.652%)  route 3.619ns (79.348%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 35.517 - 33.333 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 18.681 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.015    18.681    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.340    19.021 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.323    20.345    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152    20.497 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.481    20.978    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X47Y53         LUT4 (Prop_lut4_I1_O)        0.326    21.304 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.985    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.413 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.830    23.243    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X44Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.184    35.517    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.220    35.737    
                         clock uncertainty           -0.035    35.702    
    SLICE_X44Y49         FDCE (Setup_fdce_C_CE)      -0.298    35.404    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         35.404    
                         arrival time                         -23.243    
  -------------------------------------------------------------------
                         slack                                 12.161    

Slack (MET) :             12.161ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.561ns  (logic 0.942ns (20.652%)  route 3.619ns (79.348%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 35.517 - 33.333 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 18.681 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.015    18.681    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.340    19.021 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.323    20.345    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152    20.497 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.481    20.978    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X47Y53         LUT4 (Prop_lut4_I1_O)        0.326    21.304 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.985    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.413 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.830    23.243    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X44Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.184    35.517    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.220    35.737    
                         clock uncertainty           -0.035    35.702    
    SLICE_X44Y49         FDCE (Setup_fdce_C_CE)      -0.298    35.404    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.404    
                         arrival time                         -23.243    
  -------------------------------------------------------------------
                         slack                                 12.161    

Slack (MET) :             12.431ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.074ns  (logic 0.942ns (23.125%)  route 3.132ns (76.875%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.966ns = ( 35.299 - 33.333 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 18.681 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.015    18.681    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.340    19.021 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.323    20.345    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152    20.497 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.481    20.978    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X47Y53         LUT4 (Prop_lut4_I1_O)        0.326    21.304 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.985    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.413 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.342    22.755    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X44Y50         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.966    35.299    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y50         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.220    35.519    
                         clock uncertainty           -0.035    35.484    
    SLICE_X44Y50         FDCE (Setup_fdce_C_CE)      -0.298    35.186    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.186    
                         arrival time                         -22.755    
  -------------------------------------------------------------------
                         slack                                 12.431    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.238ns  (logic 0.942ns (22.227%)  route 3.296ns (77.773%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.312ns = ( 35.645 - 33.333 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 18.681 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.015    18.681    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.340    19.021 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.323    20.345    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152    20.497 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.481    20.978    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X47Y53         LUT4 (Prop_lut4_I1_O)        0.326    21.304 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.985    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.413 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.507    22.919    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X44Y48         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.312    35.645    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y48         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.220    35.865    
                         clock uncertainty           -0.035    35.830    
    SLICE_X44Y48         FDCE (Setup_fdce_C_CE)      -0.298    35.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.532    
                         arrival time                         -22.919    
  -------------------------------------------------------------------
                         slack                                 12.612    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.238ns  (logic 0.942ns (22.227%)  route 3.296ns (77.773%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.312ns = ( 35.645 - 33.333 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 18.681 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.015    18.681    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.340    19.021 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.323    20.345    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152    20.497 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.481    20.978    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X47Y53         LUT4 (Prop_lut4_I1_O)        0.326    21.304 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.985    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.413 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.507    22.919    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X44Y48         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.312    35.645    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y48         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.220    35.865    
                         clock uncertainty           -0.035    35.830    
    SLICE_X44Y48         FDCE (Setup_fdce_C_CE)      -0.298    35.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.532    
                         arrival time                         -22.919    
  -------------------------------------------------------------------
                         slack                                 12.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.609ns  (logic 0.157ns (25.795%)  route 0.452ns (74.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 17.742 - 16.667 ) 
    Source Clock Delay      (SCD):    0.719ns = ( 17.386 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.719    17.386    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.112    17.498 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.224    17.722    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X50Y57         LUT5 (Prop_lut5_I3_O)        0.045    17.767 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.227    17.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y55         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.076    17.742    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y55         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.084    17.658    
    SLICE_X48Y55         FDCE (Hold_fdce_C_CE)       -0.075    17.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.583    
                         arrival time                          17.994    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.609ns  (logic 0.157ns (25.795%)  route 0.452ns (74.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 17.742 - 16.667 ) 
    Source Clock Delay      (SCD):    0.719ns = ( 17.386 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.719    17.386    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.112    17.498 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.224    17.722    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X50Y57         LUT5 (Prop_lut5_I3_O)        0.045    17.767 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.227    17.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y55         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.076    17.742    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y55         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.084    17.658    
    SLICE_X48Y55         FDCE (Hold_fdce_C_CE)       -0.075    17.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.583    
                         arrival time                          17.994    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.609ns  (logic 0.157ns (25.795%)  route 0.452ns (74.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 17.742 - 16.667 ) 
    Source Clock Delay      (SCD):    0.719ns = ( 17.386 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.719    17.386    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.112    17.498 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.224    17.722    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X50Y57         LUT5 (Prop_lut5_I3_O)        0.045    17.767 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.227    17.994    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y55         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.076    17.742    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y55         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.084    17.658    
    SLICE_X48Y55         FDCE (Hold_fdce_C_CE)       -0.075    17.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.583    
                         arrival time                          17.994    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.760%)  route 0.389ns (71.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns = ( 17.676 - 16.667 ) 
    Source Clock Delay      (SCD):    0.719ns = ( 17.386 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.719    17.386    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.112    17.498 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.224    17.722    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X50Y57         LUT5 (Prop_lut5_I3_O)        0.045    17.767 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.164    17.932    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.010    17.676    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.084    17.592    
    SLICE_X48Y56         FDCE (Hold_fdce_C_CE)       -0.075    17.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.517    
                         arrival time                          17.932    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.760%)  route 0.389ns (71.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns = ( 17.676 - 16.667 ) 
    Source Clock Delay      (SCD):    0.719ns = ( 17.386 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.719    17.386    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.112    17.498 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.224    17.722    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X50Y57         LUT5 (Prop_lut5_I3_O)        0.045    17.767 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.164    17.932    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.010    17.676    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.084    17.592    
    SLICE_X48Y56         FDCE (Hold_fdce_C_CE)       -0.075    17.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.517    
                         arrival time                          17.932    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.760%)  route 0.389ns (71.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns = ( 17.676 - 16.667 ) 
    Source Clock Delay      (SCD):    0.719ns = ( 17.386 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.719    17.386    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.112    17.498 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.224    17.722    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X50Y57         LUT5 (Prop_lut5_I3_O)        0.045    17.767 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.164    17.932    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.010    17.676    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.084    17.592    
    SLICE_X48Y56         FDCE (Hold_fdce_C_CE)       -0.075    17.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.517    
                         arrival time                          17.932    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.760%)  route 0.389ns (71.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns = ( 17.676 - 16.667 ) 
    Source Clock Delay      (SCD):    0.719ns = ( 17.386 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.719    17.386    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.112    17.498 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.224    17.722    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X50Y57         LUT5 (Prop_lut5_I3_O)        0.045    17.767 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.164    17.932    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.010    17.676    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.084    17.592    
    SLICE_X48Y56         FDCE (Hold_fdce_C_CE)       -0.075    17.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.517    
                         arrival time                          17.932    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.163ns (31.913%)  route 0.348ns (68.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.945     0.945    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDCE (Prop_fdce_C_Q)         0.118     1.063 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.348     1.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X50Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.455 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.455    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X50Y53         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.080     1.080    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.135     0.945    
    SLICE_X50Y53         FDCE (Hold_fdce_C_D)         0.063     1.008    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.157ns (30.196%)  route 0.363ns (69.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.945     0.945    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y53         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDCE (Prop_fdce_C_Q)         0.112     1.057 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.363     1.420    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X51Y53         LUT3 (Prop_lut3_I2_O)        0.045     1.465 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.465    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X51Y53         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.080     1.080    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y53         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.135     0.945    
    SLICE_X51Y53         FDCE (Hold_fdce_C_D)         0.055     1.000    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.513ns  (logic 0.157ns (30.606%)  route 0.356ns (69.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns = ( 17.582 - 16.667 ) 
    Source Clock Delay      (SCD):    0.719ns = ( 17.386 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.719    17.386    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.112    17.498 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.224    17.722    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X50Y57         LUT5 (Prop_lut5_I3_O)        0.045    17.767 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.132    17.899    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X50Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.916    17.582    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.084    17.498    
    SLICE_X50Y56         FDCE (Hold_fdce_C_CE)       -0.073    17.425    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.425    
                         arrival time                          17.899    
  -------------------------------------------------------------------
                         slack                                  0.473    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X47Y55  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X47Y55  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y55  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y55  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y55  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y55  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X47Y51  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X47Y51  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X47Y51  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X47Y51  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y50  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y48  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y48  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y48  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y55  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y55  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y55  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y48  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y48  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y48  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X47Y55  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X47Y55  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_1
  To Clock:  clk_out1_design_1_clk_wiz_1_1

Setup :         1917  Failing Endpoints,  Worst Slack      -14.416ns,  Total Violation   -12930.366ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.416ns  (required time - arrival time)
  Source:                 design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/p_0_out__1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 15.818ns (68.860%)  route 7.153ns (31.140%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.742    -0.974    design_1_i/hls_gpio/inst/ap_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/Q
                         net (fo=169, routed)         1.279     0.760    design_1_i/hls_gpio/inst/res_assign_fu_154[0]
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.884 r  design_1_i/hls_gpio/inst/p_i_58/O
                         net (fo=2, routed)           0.586     1.471    design_1_i/hls_gpio/inst/p_i_58_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.595 r  design_1_i/hls_gpio/inst/p_i_62/O
                         net (fo=1, routed)           0.000     1.595    design_1_i/hls_gpio/inst/p_i_62_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.127 r  design_1_i/hls_gpio/inst/p_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/hls_gpio/inst/p_i_25_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.461 r  design_1_i/hls_gpio/inst/p_i_43/O[1]
                         net (fo=3, routed)           0.623     3.084    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/dc4_assign_load_1_reg_1512_reg[6][1]
    SLICE_X22Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.387 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51/O
                         net (fo=2, routed)           0.422     3.809    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51_n_0
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.933 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16/O
                         net (fo=2, routed)           0.509     4.442    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16_n_0
    SLICE_X20Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.566 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5/O
                         net (fo=1, routed)           0.000     4.566    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.942 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.942    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.265 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_2/O[1]
                         net (fo=1, routed)           0.587     5.852    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul16_fu_1415_p0[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[27])
                                                      4.023     9.875 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[27]
                         net (fo=4, routed)           1.345    11.220    design_1_i/hls_gpio/inst/A[4]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[4]_P[24])
                                                      3.656    14.876 r  design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/P[24]
                         net (fo=2, routed)           0.964    15.840    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/tmp_65_fu_1105_p2[0]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15/O
                         net (fo=1, routed)           0.000    15.964    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.496 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.496    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.610    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.944 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_1/O[1]
                         net (fo=2, routed)           0.782    17.726    design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2__0[33]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.215    21.941 r  design_1_i/hls_gpio/inst/mul17_fu_1115_p2/PCOUT[0]
                         net (fo=1, routed)           0.056    21.997    design_1_i/hls_gpio/inst/mul17_fu_1115_p2_n_153
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.654     8.485    design_1_i/hls_gpio/inst/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/CLK
                         clock pessimism              0.567     9.052    
                         clock uncertainty           -0.072     8.981    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     7.581    design_1_i/hls_gpio/inst/p_0_out__1
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -21.997    
  -------------------------------------------------------------------
                         slack                                -14.416    

Slack (VIOLATED) :        -14.416ns  (required time - arrival time)
  Source:                 design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/p_0_out__1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 15.818ns (68.860%)  route 7.153ns (31.140%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.742    -0.974    design_1_i/hls_gpio/inst/ap_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/Q
                         net (fo=169, routed)         1.279     0.760    design_1_i/hls_gpio/inst/res_assign_fu_154[0]
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.884 r  design_1_i/hls_gpio/inst/p_i_58/O
                         net (fo=2, routed)           0.586     1.471    design_1_i/hls_gpio/inst/p_i_58_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.595 r  design_1_i/hls_gpio/inst/p_i_62/O
                         net (fo=1, routed)           0.000     1.595    design_1_i/hls_gpio/inst/p_i_62_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.127 r  design_1_i/hls_gpio/inst/p_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/hls_gpio/inst/p_i_25_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.461 r  design_1_i/hls_gpio/inst/p_i_43/O[1]
                         net (fo=3, routed)           0.623     3.084    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/dc4_assign_load_1_reg_1512_reg[6][1]
    SLICE_X22Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.387 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51/O
                         net (fo=2, routed)           0.422     3.809    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51_n_0
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.933 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16/O
                         net (fo=2, routed)           0.509     4.442    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16_n_0
    SLICE_X20Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.566 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5/O
                         net (fo=1, routed)           0.000     4.566    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.942 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.942    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.265 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_2/O[1]
                         net (fo=1, routed)           0.587     5.852    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul16_fu_1415_p0[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[27])
                                                      4.023     9.875 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[27]
                         net (fo=4, routed)           1.345    11.220    design_1_i/hls_gpio/inst/A[4]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[4]_P[24])
                                                      3.656    14.876 r  design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/P[24]
                         net (fo=2, routed)           0.964    15.840    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/tmp_65_fu_1105_p2[0]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15/O
                         net (fo=1, routed)           0.000    15.964    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.496 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.496    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.610    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.944 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_1/O[1]
                         net (fo=2, routed)           0.782    17.726    design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2__0[33]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.215    21.941 r  design_1_i/hls_gpio/inst/mul17_fu_1115_p2/PCOUT[10]
                         net (fo=1, routed)           0.056    21.997    design_1_i/hls_gpio/inst/mul17_fu_1115_p2_n_143
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.654     8.485    design_1_i/hls_gpio/inst/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/CLK
                         clock pessimism              0.567     9.052    
                         clock uncertainty           -0.072     8.981    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     7.581    design_1_i/hls_gpio/inst/p_0_out__1
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -21.997    
  -------------------------------------------------------------------
                         slack                                -14.416    

Slack (VIOLATED) :        -14.416ns  (required time - arrival time)
  Source:                 design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/p_0_out__1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 15.818ns (68.860%)  route 7.153ns (31.140%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.742    -0.974    design_1_i/hls_gpio/inst/ap_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/Q
                         net (fo=169, routed)         1.279     0.760    design_1_i/hls_gpio/inst/res_assign_fu_154[0]
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.884 r  design_1_i/hls_gpio/inst/p_i_58/O
                         net (fo=2, routed)           0.586     1.471    design_1_i/hls_gpio/inst/p_i_58_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.595 r  design_1_i/hls_gpio/inst/p_i_62/O
                         net (fo=1, routed)           0.000     1.595    design_1_i/hls_gpio/inst/p_i_62_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.127 r  design_1_i/hls_gpio/inst/p_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/hls_gpio/inst/p_i_25_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.461 r  design_1_i/hls_gpio/inst/p_i_43/O[1]
                         net (fo=3, routed)           0.623     3.084    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/dc4_assign_load_1_reg_1512_reg[6][1]
    SLICE_X22Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.387 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51/O
                         net (fo=2, routed)           0.422     3.809    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51_n_0
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.933 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16/O
                         net (fo=2, routed)           0.509     4.442    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16_n_0
    SLICE_X20Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.566 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5/O
                         net (fo=1, routed)           0.000     4.566    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.942 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.942    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.265 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_2/O[1]
                         net (fo=1, routed)           0.587     5.852    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul16_fu_1415_p0[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[27])
                                                      4.023     9.875 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[27]
                         net (fo=4, routed)           1.345    11.220    design_1_i/hls_gpio/inst/A[4]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[4]_P[24])
                                                      3.656    14.876 r  design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/P[24]
                         net (fo=2, routed)           0.964    15.840    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/tmp_65_fu_1105_p2[0]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15/O
                         net (fo=1, routed)           0.000    15.964    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.496 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.496    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.610    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.944 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_1/O[1]
                         net (fo=2, routed)           0.782    17.726    design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2__0[33]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.215    21.941 r  design_1_i/hls_gpio/inst/mul17_fu_1115_p2/PCOUT[11]
                         net (fo=1, routed)           0.056    21.997    design_1_i/hls_gpio/inst/mul17_fu_1115_p2_n_142
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.654     8.485    design_1_i/hls_gpio/inst/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/CLK
                         clock pessimism              0.567     9.052    
                         clock uncertainty           -0.072     8.981    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     7.581    design_1_i/hls_gpio/inst/p_0_out__1
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -21.997    
  -------------------------------------------------------------------
                         slack                                -14.416    

Slack (VIOLATED) :        -14.416ns  (required time - arrival time)
  Source:                 design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/p_0_out__1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 15.818ns (68.860%)  route 7.153ns (31.140%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.742    -0.974    design_1_i/hls_gpio/inst/ap_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/Q
                         net (fo=169, routed)         1.279     0.760    design_1_i/hls_gpio/inst/res_assign_fu_154[0]
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.884 r  design_1_i/hls_gpio/inst/p_i_58/O
                         net (fo=2, routed)           0.586     1.471    design_1_i/hls_gpio/inst/p_i_58_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.595 r  design_1_i/hls_gpio/inst/p_i_62/O
                         net (fo=1, routed)           0.000     1.595    design_1_i/hls_gpio/inst/p_i_62_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.127 r  design_1_i/hls_gpio/inst/p_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/hls_gpio/inst/p_i_25_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.461 r  design_1_i/hls_gpio/inst/p_i_43/O[1]
                         net (fo=3, routed)           0.623     3.084    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/dc4_assign_load_1_reg_1512_reg[6][1]
    SLICE_X22Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.387 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51/O
                         net (fo=2, routed)           0.422     3.809    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51_n_0
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.933 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16/O
                         net (fo=2, routed)           0.509     4.442    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16_n_0
    SLICE_X20Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.566 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5/O
                         net (fo=1, routed)           0.000     4.566    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.942 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.942    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.265 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_2/O[1]
                         net (fo=1, routed)           0.587     5.852    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul16_fu_1415_p0[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[27])
                                                      4.023     9.875 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[27]
                         net (fo=4, routed)           1.345    11.220    design_1_i/hls_gpio/inst/A[4]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[4]_P[24])
                                                      3.656    14.876 r  design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/P[24]
                         net (fo=2, routed)           0.964    15.840    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/tmp_65_fu_1105_p2[0]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15/O
                         net (fo=1, routed)           0.000    15.964    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.496 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.496    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.610    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.944 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_1/O[1]
                         net (fo=2, routed)           0.782    17.726    design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2__0[33]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.215    21.941 r  design_1_i/hls_gpio/inst/mul17_fu_1115_p2/PCOUT[12]
                         net (fo=1, routed)           0.056    21.997    design_1_i/hls_gpio/inst/mul17_fu_1115_p2_n_141
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.654     8.485    design_1_i/hls_gpio/inst/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/CLK
                         clock pessimism              0.567     9.052    
                         clock uncertainty           -0.072     8.981    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     7.581    design_1_i/hls_gpio/inst/p_0_out__1
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -21.997    
  -------------------------------------------------------------------
                         slack                                -14.416    

Slack (VIOLATED) :        -14.416ns  (required time - arrival time)
  Source:                 design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/p_0_out__1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 15.818ns (68.860%)  route 7.153ns (31.140%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.742    -0.974    design_1_i/hls_gpio/inst/ap_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/Q
                         net (fo=169, routed)         1.279     0.760    design_1_i/hls_gpio/inst/res_assign_fu_154[0]
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.884 r  design_1_i/hls_gpio/inst/p_i_58/O
                         net (fo=2, routed)           0.586     1.471    design_1_i/hls_gpio/inst/p_i_58_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.595 r  design_1_i/hls_gpio/inst/p_i_62/O
                         net (fo=1, routed)           0.000     1.595    design_1_i/hls_gpio/inst/p_i_62_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.127 r  design_1_i/hls_gpio/inst/p_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/hls_gpio/inst/p_i_25_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.461 r  design_1_i/hls_gpio/inst/p_i_43/O[1]
                         net (fo=3, routed)           0.623     3.084    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/dc4_assign_load_1_reg_1512_reg[6][1]
    SLICE_X22Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.387 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51/O
                         net (fo=2, routed)           0.422     3.809    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51_n_0
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.933 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16/O
                         net (fo=2, routed)           0.509     4.442    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16_n_0
    SLICE_X20Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.566 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5/O
                         net (fo=1, routed)           0.000     4.566    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.942 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.942    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.265 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_2/O[1]
                         net (fo=1, routed)           0.587     5.852    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul16_fu_1415_p0[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[27])
                                                      4.023     9.875 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[27]
                         net (fo=4, routed)           1.345    11.220    design_1_i/hls_gpio/inst/A[4]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[4]_P[24])
                                                      3.656    14.876 r  design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/P[24]
                         net (fo=2, routed)           0.964    15.840    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/tmp_65_fu_1105_p2[0]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15/O
                         net (fo=1, routed)           0.000    15.964    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.496 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.496    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.610    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.944 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_1/O[1]
                         net (fo=2, routed)           0.782    17.726    design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2__0[33]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.215    21.941 r  design_1_i/hls_gpio/inst/mul17_fu_1115_p2/PCOUT[13]
                         net (fo=1, routed)           0.056    21.997    design_1_i/hls_gpio/inst/mul17_fu_1115_p2_n_140
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.654     8.485    design_1_i/hls_gpio/inst/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/CLK
                         clock pessimism              0.567     9.052    
                         clock uncertainty           -0.072     8.981    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     7.581    design_1_i/hls_gpio/inst/p_0_out__1
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -21.997    
  -------------------------------------------------------------------
                         slack                                -14.416    

Slack (VIOLATED) :        -14.416ns  (required time - arrival time)
  Source:                 design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/p_0_out__1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 15.818ns (68.860%)  route 7.153ns (31.140%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.742    -0.974    design_1_i/hls_gpio/inst/ap_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/Q
                         net (fo=169, routed)         1.279     0.760    design_1_i/hls_gpio/inst/res_assign_fu_154[0]
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.884 r  design_1_i/hls_gpio/inst/p_i_58/O
                         net (fo=2, routed)           0.586     1.471    design_1_i/hls_gpio/inst/p_i_58_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.595 r  design_1_i/hls_gpio/inst/p_i_62/O
                         net (fo=1, routed)           0.000     1.595    design_1_i/hls_gpio/inst/p_i_62_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.127 r  design_1_i/hls_gpio/inst/p_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/hls_gpio/inst/p_i_25_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.461 r  design_1_i/hls_gpio/inst/p_i_43/O[1]
                         net (fo=3, routed)           0.623     3.084    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/dc4_assign_load_1_reg_1512_reg[6][1]
    SLICE_X22Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.387 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51/O
                         net (fo=2, routed)           0.422     3.809    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51_n_0
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.933 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16/O
                         net (fo=2, routed)           0.509     4.442    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16_n_0
    SLICE_X20Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.566 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5/O
                         net (fo=1, routed)           0.000     4.566    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.942 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.942    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.265 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_2/O[1]
                         net (fo=1, routed)           0.587     5.852    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul16_fu_1415_p0[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[27])
                                                      4.023     9.875 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[27]
                         net (fo=4, routed)           1.345    11.220    design_1_i/hls_gpio/inst/A[4]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[4]_P[24])
                                                      3.656    14.876 r  design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/P[24]
                         net (fo=2, routed)           0.964    15.840    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/tmp_65_fu_1105_p2[0]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15/O
                         net (fo=1, routed)           0.000    15.964    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.496 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.496    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.610    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.944 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_1/O[1]
                         net (fo=2, routed)           0.782    17.726    design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2__0[33]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.215    21.941 r  design_1_i/hls_gpio/inst/mul17_fu_1115_p2/PCOUT[14]
                         net (fo=1, routed)           0.056    21.997    design_1_i/hls_gpio/inst/mul17_fu_1115_p2_n_139
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.654     8.485    design_1_i/hls_gpio/inst/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/CLK
                         clock pessimism              0.567     9.052    
                         clock uncertainty           -0.072     8.981    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     7.581    design_1_i/hls_gpio/inst/p_0_out__1
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -21.997    
  -------------------------------------------------------------------
                         slack                                -14.416    

Slack (VIOLATED) :        -14.416ns  (required time - arrival time)
  Source:                 design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/p_0_out__1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 15.818ns (68.860%)  route 7.153ns (31.140%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.742    -0.974    design_1_i/hls_gpio/inst/ap_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/Q
                         net (fo=169, routed)         1.279     0.760    design_1_i/hls_gpio/inst/res_assign_fu_154[0]
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.884 r  design_1_i/hls_gpio/inst/p_i_58/O
                         net (fo=2, routed)           0.586     1.471    design_1_i/hls_gpio/inst/p_i_58_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.595 r  design_1_i/hls_gpio/inst/p_i_62/O
                         net (fo=1, routed)           0.000     1.595    design_1_i/hls_gpio/inst/p_i_62_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.127 r  design_1_i/hls_gpio/inst/p_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/hls_gpio/inst/p_i_25_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.461 r  design_1_i/hls_gpio/inst/p_i_43/O[1]
                         net (fo=3, routed)           0.623     3.084    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/dc4_assign_load_1_reg_1512_reg[6][1]
    SLICE_X22Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.387 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51/O
                         net (fo=2, routed)           0.422     3.809    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51_n_0
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.933 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16/O
                         net (fo=2, routed)           0.509     4.442    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16_n_0
    SLICE_X20Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.566 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5/O
                         net (fo=1, routed)           0.000     4.566    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.942 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.942    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.265 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_2/O[1]
                         net (fo=1, routed)           0.587     5.852    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul16_fu_1415_p0[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[27])
                                                      4.023     9.875 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[27]
                         net (fo=4, routed)           1.345    11.220    design_1_i/hls_gpio/inst/A[4]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[4]_P[24])
                                                      3.656    14.876 r  design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/P[24]
                         net (fo=2, routed)           0.964    15.840    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/tmp_65_fu_1105_p2[0]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15/O
                         net (fo=1, routed)           0.000    15.964    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.496 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.496    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.610    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.944 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_1/O[1]
                         net (fo=2, routed)           0.782    17.726    design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2__0[33]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.215    21.941 r  design_1_i/hls_gpio/inst/mul17_fu_1115_p2/PCOUT[15]
                         net (fo=1, routed)           0.056    21.997    design_1_i/hls_gpio/inst/mul17_fu_1115_p2_n_138
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.654     8.485    design_1_i/hls_gpio/inst/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/CLK
                         clock pessimism              0.567     9.052    
                         clock uncertainty           -0.072     8.981    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     7.581    design_1_i/hls_gpio/inst/p_0_out__1
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -21.997    
  -------------------------------------------------------------------
                         slack                                -14.416    

Slack (VIOLATED) :        -14.416ns  (required time - arrival time)
  Source:                 design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/p_0_out__1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 15.818ns (68.860%)  route 7.153ns (31.140%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.742    -0.974    design_1_i/hls_gpio/inst/ap_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/Q
                         net (fo=169, routed)         1.279     0.760    design_1_i/hls_gpio/inst/res_assign_fu_154[0]
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.884 r  design_1_i/hls_gpio/inst/p_i_58/O
                         net (fo=2, routed)           0.586     1.471    design_1_i/hls_gpio/inst/p_i_58_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.595 r  design_1_i/hls_gpio/inst/p_i_62/O
                         net (fo=1, routed)           0.000     1.595    design_1_i/hls_gpio/inst/p_i_62_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.127 r  design_1_i/hls_gpio/inst/p_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/hls_gpio/inst/p_i_25_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.461 r  design_1_i/hls_gpio/inst/p_i_43/O[1]
                         net (fo=3, routed)           0.623     3.084    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/dc4_assign_load_1_reg_1512_reg[6][1]
    SLICE_X22Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.387 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51/O
                         net (fo=2, routed)           0.422     3.809    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51_n_0
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.933 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16/O
                         net (fo=2, routed)           0.509     4.442    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16_n_0
    SLICE_X20Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.566 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5/O
                         net (fo=1, routed)           0.000     4.566    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.942 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.942    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.265 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_2/O[1]
                         net (fo=1, routed)           0.587     5.852    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul16_fu_1415_p0[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[27])
                                                      4.023     9.875 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[27]
                         net (fo=4, routed)           1.345    11.220    design_1_i/hls_gpio/inst/A[4]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[4]_P[24])
                                                      3.656    14.876 r  design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/P[24]
                         net (fo=2, routed)           0.964    15.840    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/tmp_65_fu_1105_p2[0]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15/O
                         net (fo=1, routed)           0.000    15.964    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.496 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.496    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.610    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.944 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_1/O[1]
                         net (fo=2, routed)           0.782    17.726    design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2__0[33]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.215    21.941 r  design_1_i/hls_gpio/inst/mul17_fu_1115_p2/PCOUT[16]
                         net (fo=1, routed)           0.056    21.997    design_1_i/hls_gpio/inst/mul17_fu_1115_p2_n_137
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.654     8.485    design_1_i/hls_gpio/inst/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/CLK
                         clock pessimism              0.567     9.052    
                         clock uncertainty           -0.072     8.981    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     7.581    design_1_i/hls_gpio/inst/p_0_out__1
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -21.997    
  -------------------------------------------------------------------
                         slack                                -14.416    

Slack (VIOLATED) :        -14.416ns  (required time - arrival time)
  Source:                 design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/p_0_out__1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 15.818ns (68.860%)  route 7.153ns (31.140%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.742    -0.974    design_1_i/hls_gpio/inst/ap_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/Q
                         net (fo=169, routed)         1.279     0.760    design_1_i/hls_gpio/inst/res_assign_fu_154[0]
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.884 r  design_1_i/hls_gpio/inst/p_i_58/O
                         net (fo=2, routed)           0.586     1.471    design_1_i/hls_gpio/inst/p_i_58_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.595 r  design_1_i/hls_gpio/inst/p_i_62/O
                         net (fo=1, routed)           0.000     1.595    design_1_i/hls_gpio/inst/p_i_62_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.127 r  design_1_i/hls_gpio/inst/p_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/hls_gpio/inst/p_i_25_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.461 r  design_1_i/hls_gpio/inst/p_i_43/O[1]
                         net (fo=3, routed)           0.623     3.084    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/dc4_assign_load_1_reg_1512_reg[6][1]
    SLICE_X22Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.387 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51/O
                         net (fo=2, routed)           0.422     3.809    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51_n_0
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.933 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16/O
                         net (fo=2, routed)           0.509     4.442    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16_n_0
    SLICE_X20Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.566 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5/O
                         net (fo=1, routed)           0.000     4.566    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.942 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.942    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.265 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_2/O[1]
                         net (fo=1, routed)           0.587     5.852    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul16_fu_1415_p0[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[27])
                                                      4.023     9.875 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[27]
                         net (fo=4, routed)           1.345    11.220    design_1_i/hls_gpio/inst/A[4]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[4]_P[24])
                                                      3.656    14.876 r  design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/P[24]
                         net (fo=2, routed)           0.964    15.840    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/tmp_65_fu_1105_p2[0]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15/O
                         net (fo=1, routed)           0.000    15.964    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.496 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.496    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.610    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.944 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_1/O[1]
                         net (fo=2, routed)           0.782    17.726    design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2__0[33]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.215    21.941 r  design_1_i/hls_gpio/inst/mul17_fu_1115_p2/PCOUT[17]
                         net (fo=1, routed)           0.056    21.997    design_1_i/hls_gpio/inst/mul17_fu_1115_p2_n_136
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.654     8.485    design_1_i/hls_gpio/inst/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/CLK
                         clock pessimism              0.567     9.052    
                         clock uncertainty           -0.072     8.981    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     7.581    design_1_i/hls_gpio/inst/p_0_out__1
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -21.997    
  -------------------------------------------------------------------
                         slack                                -14.416    

Slack (VIOLATED) :        -14.416ns  (required time - arrival time)
  Source:                 design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/p_0_out__1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 15.818ns (68.860%)  route 7.153ns (31.140%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.742    -0.974    design_1_i/hls_gpio/inst/ap_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  design_1_i/hls_gpio/inst/res_assign_fu_154_reg[0]/Q
                         net (fo=169, routed)         1.279     0.760    design_1_i/hls_gpio/inst/res_assign_fu_154[0]
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.884 r  design_1_i/hls_gpio/inst/p_i_58/O
                         net (fo=2, routed)           0.586     1.471    design_1_i/hls_gpio/inst/p_i_58_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.595 r  design_1_i/hls_gpio/inst/p_i_62/O
                         net (fo=1, routed)           0.000     1.595    design_1_i/hls_gpio/inst/p_i_62_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.127 r  design_1_i/hls_gpio/inst/p_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/hls_gpio/inst/p_i_25_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.461 r  design_1_i/hls_gpio/inst/p_i_43/O[1]
                         net (fo=3, routed)           0.623     3.084    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/dc4_assign_load_1_reg_1512_reg[6][1]
    SLICE_X22Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.387 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51/O
                         net (fo=2, routed)           0.422     3.809    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_51_n_0
    SLICE_X21Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.933 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16/O
                         net (fo=2, routed)           0.509     4.442    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_16_n_0
    SLICE_X20Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.566 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5/O
                         net (fo=1, routed)           0.000     4.566    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_20__5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.942 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.942    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_3_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.265 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p_i_2/O[1]
                         net (fo=1, routed)           0.587     5.852    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul16_fu_1415_p0[12]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[27])
                                                      4.023     9.875 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[27]
                         net (fo=4, routed)           1.345    11.220    design_1_i/hls_gpio/inst/A[4]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[4]_P[24])
                                                      3.656    14.876 r  design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/P[24]
                         net (fo=2, routed)           0.964    15.840    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/tmp_65_fu_1105_p2[0]
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15/O
                         net (fo=1, routed)           0.000    15.964    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_15_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.496 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.496    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.610    design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.944 r  design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/mul17_fu_1115_p2_i_1/O[1]
                         net (fo=2, routed)           0.782    17.726    design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2__0[33]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.215    21.941 r  design_1_i/hls_gpio/inst/mul17_fu_1115_p2/PCOUT[18]
                         net (fo=1, routed)           0.056    21.997    design_1_i/hls_gpio/inst/mul17_fu_1115_p2_n_135
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        1.654     8.485    design_1_i/hls_gpio/inst/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/hls_gpio/inst/p_0_out__1/CLK
                         clock pessimism              0.567     9.052    
                         clock uncertainty           -0.072     8.981    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     7.581    design_1_i/hls_gpio/inst/p_0_out__1
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -21.997    
  -------------------------------------------------------------------
                         slack                                -14.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Fast_Interrupt.mem_rtid_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Fast_Interrupt.wb_rtid_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.464%)  route 0.268ns (65.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.559    -0.672    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y51         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Fast_Interrupt.mem_rtid_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.531 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Fast_Interrupt.mem_rtid_instr_reg/Q
                         net (fo=1, routed)           0.268    -0.263    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_rtid_instr
    SLICE_X39Y48         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Fast_Interrupt.wb_rtid_instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.830    -0.910    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y48         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Fast_Interrupt.wb_rtid_instr_reg/C
                         clock pessimism              0.509    -0.401    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.075    -0.326    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Fast_Interrupt.wb_rtid_instr_reg
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.143%)  route 0.245ns (56.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.557    -0.674    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X44Y52         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=9, routed)           0.245    -0.288    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.243 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.830    -0.910    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y49         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg/C
                         clock pessimism              0.509    -0.401    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.091    -0.310    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.475%)  route 0.262ns (58.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.561    -0.671    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X49Y46         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]/Q
                         net (fo=3, routed)           0.262    -0.267    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_payload_i_reg[0]_0[0]
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1_n_0
    SLICE_X50Y48         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.826    -0.914    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X50Y48         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/C
                         clock pessimism              0.504    -0.410    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.121    -0.289    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.594%)  route 0.241ns (56.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.565    -0.667    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y49         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.526 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg/Q
                         net (fo=2, routed)           0.241    -0.285    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold0
    SLICE_X35Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.826    -0.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg/C
                         clock pessimism              0.509    -0.405    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091    -0.314    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.461%)  route 0.111ns (46.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.607    -0.624    design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X105Y57        FDRE                                         r  design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y57        FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.111    -0.385    design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/m_axi_out_r_RDATA[15]
    RAMB18_X5Y22         RAMB18E1                                     r  design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.921    -0.818    design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X5Y22         RAMB18E1                                     r  design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.565    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.101    -0.464    design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.192%)  route 0.271ns (65.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.559    -0.673    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X47Y37         FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=1, routed)           0.271    -0.260    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[6]
    SLICE_X51Y37         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.821    -0.919    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y37         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.504    -0.415    
    SLICE_X51Y37         FDRE (Hold_fdre_C_D)         0.072    -0.343    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.595    -0.637    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X22Y44         FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDSE (Prop_fdse_C_Q)         0.164    -0.473 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/Q
                         net (fo=4, routed)           0.120    -0.353    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S77_in
    SLICE_X22Y43         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.863    -0.877    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X22Y43         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/CLK
                         clock pessimism              0.256    -0.621    
    SLICE_X22Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.438    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/hls_gpio/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.072%)  route 0.256ns (60.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.584    -0.648    design_1_i/hls_gpio/inst/ap_clk
    SLICE_X58Y49         FDRE                                         r  design_1_i/hls_gpio/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  design_1_i/hls_gpio/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=3, routed)           0.256    -0.228    design_1_i/hls_gpio/inst/ap_CS_fsm_reg_n_0_[2]
    SLICE_X60Y52         FDRE                                         r  design_1_i/hls_gpio/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.849    -0.891    design_1_i/hls_gpio/inst/ap_clk
    SLICE_X60Y52         FDRE                                         r  design_1_i/hls_gpio/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.509    -0.382    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.066    -0.316    design_1_i/hls_gpio/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.518%)  route 0.144ns (50.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.593    -0.639    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X23Y38         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/Q
                         net (fo=4, routed)           0.144    -0.354    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Q[0]
    SLICE_X22Y36         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.858    -0.882    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X22Y36         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/CLK
                         clock pessimism              0.256    -0.626    
    SLICE_X22Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.443    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/mem_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.429%)  route 0.163ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.607    -0.624    design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X105Y57        FDRE                                         r  design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.321    design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/m_axi_out_r_RDATA[22]
    RAMB18_X5Y22         RAMB18E1                                     r  design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/mem_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4146, routed)        0.921    -0.818    design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X5Y22         RAMB18E1                                     r  design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.565    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155    -0.410    design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y12      design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U8/hls_gpio_mul_mul_cud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y10      design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U14/hls_gpio_mul_mul_cud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y13      design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U10/hls_gpio_mul_mul_cud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y11      design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U16/hls_gpio_mul_mul_cud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y12      design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U12/hls_gpio_mul_mul_cud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y15      design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U18/hls_gpio_mul_mul_cud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y29      design_1_i/hls_gpio/inst/P/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X3Y7       design_1_i/hls_gpio/inst/P__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y18      design_1_i/hls_gpio/inst/P__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X4Y14      design_1_i/hls_gpio/inst/P__2/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_1
  To Clock:  clkfbout_design_1_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.148ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.981ns  (logic 0.512ns (25.849%)  route 1.469ns (74.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 35.270 - 33.333 ) 
    Source Clock Delay      (SCD):    1.983ns = ( 18.649 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.983    18.649    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X50Y55         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.362    19.011 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.980    19.991    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.150    20.141 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.489    20.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X48Y54         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.937    35.270    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.243    35.513    
                         clock uncertainty           -0.035    35.478    
    SLICE_X48Y54         FDCE (Recov_fdce_C_CLR)     -0.700    34.778    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         34.778    
                         arrival time                         -20.630    
  -------------------------------------------------------------------
                         slack                                 14.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.388ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.723ns  (logic 0.160ns (22.137%)  route 0.563ns (77.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.856ns = ( 17.522 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.856    17.522    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X50Y55         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.118    17.640 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.380    18.020    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.042    18.062 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.183    18.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X48Y54         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.116     1.116    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.104     1.012    
                         clock uncertainty            0.035     1.047    
    SLICE_X48Y54         FDCE (Remov_fdce_C_CLR)     -0.190     0.857    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                          18.245    
  -------------------------------------------------------------------
                         slack                                 17.388    





