{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1697755755952 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"top_level\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697755755964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697755755993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697755755993 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697755756156 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1697755756161 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1697755756285 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1697755756285 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697755756290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697755756290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697755756290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697755756290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697755756290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697755756290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697755756290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1697755756290 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1697755756290 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1697755756291 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1697755756291 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1697755756291 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1697755756291 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1697755756292 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1697755756635 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level.sdc " "Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1697755757034 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1697755757034 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:15:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:15:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757039 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757039 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:9:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:9:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757040 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:13:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:13:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757040 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757040 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:11:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:11:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757041 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:6:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:6:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757041 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:0:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:0:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757041 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757041 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:2:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:2:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757042 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:4:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:4:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757042 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757042 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:7:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:7:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757043 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:1:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:1:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757043 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757043 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:3:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:3:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757044 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:5:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:5:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757044 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:14:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:14:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757044 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757044 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:8:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:8:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757045 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:12:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:12:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757045 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[11\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[11\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[0\]\|datab " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[0\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[1\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[1\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[2\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[2\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[3\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[3\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[4\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[4\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[5\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[5\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[6\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[6\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[7\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[7\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[8\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[8\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[9\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[9\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[10\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[10\]\|combout " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""} { "Warning" "WSTA_SCC_NODE" "ro_puf\|\\ro:10:ro_inst\|inv\[11\]\|dataa " "Node \"ro_puf\|\\ro:10:ro_inst\|inv\[11\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697755757045 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 1 0 "Fitter" 0 -1 1697755757045 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1697755757053 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1697755757053 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1697755757053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tl_clock~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node tl_clock~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757185 ""}  } { { "top_level.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757185 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757185 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:0:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757185 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757185 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:10:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757185 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757185 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:11:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757185 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757185 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:12:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757185 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757185 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:13:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757185 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757185 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:14:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757186 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757186 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:15:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757186 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757186 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:1:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757186 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757186 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:2:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757186 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757186 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:3:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757186 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757186 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:4:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757186 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757186 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:5:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757186 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757186 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:6:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757186 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757186 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:7:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757186 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757186 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:8:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[11\]  " "Automatically promoted node ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[0\] " "Destination node ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[0\]" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757187 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757187 ""}  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd" 30 -1 0 } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ro_puf:ro_puf\|ring_oscillator:\\ro:9:ro_inst\|inv\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1697755757187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset~5 " "Destination node reset~5" {  } { { "top_level.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|resp_acq~0 " "Destination node ro_puf:ro_puf\|resp_acq~0" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ro_puf:ro_puf\|resp_acq~1 " "Destination node ro_puf:ro_puf\|resp_acq~1" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 2727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1697755757187 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1697755757187 ""}  } { { "top_level.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697755757187 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697755757551 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1697755757552 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1697755757553 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697755757555 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697755757557 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697755757559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697755757559 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697755757560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697755757613 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1697755757615 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697755757615 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 1 17 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 1 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1697755757618 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1697755757618 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1697755757618 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697755757619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697755757619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697755757619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697755757619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697755757619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697755757619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697755757619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697755757619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1697755757619 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1697755757619 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1697755757619 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock " "Node \"clock\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697755757741 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1697755757741 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697755757741 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1697755757746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697755759019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697755759270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697755759295 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697755765888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697755765888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697755766392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1697755768204 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697755768204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1697755770264 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1697755770264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697755770267 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1697755770432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697755770444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697755770987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697755770988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697755771679 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697755772249 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1697755772594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/output_files/top_level.fit.smsg " "Generated suppressed messages file C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/output_files/top_level.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697755772709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5658 " "Peak virtual memory: 5658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697755773194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 18:49:33 2023 " "Processing ended: Thu Oct 19 18:49:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697755773194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697755773194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697755773194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697755773194 ""}
