Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec 12 13:17:51 2022
| Host         : DESKTOP-1FT5C23 running 64-bit major release  (build 9200)
| Command      : report_methodology -file sysgen_STN_methodology_drc_routed.rpt -pb sysgen_STN_methodology_drc_routed.pb -rpx sysgen_STN_methodology_drc_routed.rpx
| Design       : sysgen_STN
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 308
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 212        |
| TIMING-18 | Warning  | Missing input or output delay | 96         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -77.787 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -77.813 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[32]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -77.867 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -77.886 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -77.914 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[37]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -77.925 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[34]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -77.962 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -77.967 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -77.977 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -78.021 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[0]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -78.030 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -78.056 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -78.097 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[5]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -78.098 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -78.098 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -78.103 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -78.112 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[41]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -78.124 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[1]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -78.124 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[1]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -78.124 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -78.156 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[0]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -78.156 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -78.170 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[39]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -78.174 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[38]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -78.188 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[35]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -78.198 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[46]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -78.216 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[32]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -78.219 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[7]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -78.221 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -78.228 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[37]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -78.231 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -78.263 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[17]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -78.265 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[9]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -78.268 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -78.278 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -78.283 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[11]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -78.284 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[42]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -78.288 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[13]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -78.295 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -78.327 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[2]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -78.333 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -78.340 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -78.342 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[2]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -78.358 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -78.384 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[34]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -78.388 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -78.390 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[33]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -78.393 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[33]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -78.395 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[44]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -78.396 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[15]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -78.398 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -78.408 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[45]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -78.410 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -78.411 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[52]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -78.413 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[20]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -78.416 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[4]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -78.424 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[41]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -78.427 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -78.442 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -78.449 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[3]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -78.452 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[3]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -78.463 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -78.469 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[8]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -78.472 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[5]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -78.478 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -78.487 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[23]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -78.488 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[53]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -78.497 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[57]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -78.500 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -78.514 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[9]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -78.515 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -78.518 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[43]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -78.526 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[38]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -78.526 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -78.532 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -78.536 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[45]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -78.536 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[10]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -78.545 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -78.553 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[10]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -78.568 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -78.569 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[13]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -78.571 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[22]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -78.571 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[4]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -78.580 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[61]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -78.588 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -78.613 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[19]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -78.620 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[39]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -78.621 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -78.622 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[46]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -78.626 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[63]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -78.630 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[15]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -78.636 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[8]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -78.639 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[36]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -78.639 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[50]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -78.652 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[48]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -78.660 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -78.660 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -78.661 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[43]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -78.661 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -78.663 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[28]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -78.668 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[24]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -78.673 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[40]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -78.676 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -78.681 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[42]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -78.682 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -78.686 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -78.687 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[26]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -78.692 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -78.696 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[49]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -78.698 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -78.700 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[55]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -78.700 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[18]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -78.702 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[40]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -78.709 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[30]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -78.710 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[49]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -78.710 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[27]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -78.714 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[17]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -78.716 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[24] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -78.728 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[35]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -78.731 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[57]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -78.732 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[7]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -78.734 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[50]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -78.734 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[14]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -78.737 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -78.741 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[59]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -78.741 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -78.742 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[19]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -78.746 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[56]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -78.748 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[14]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -78.752 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -78.771 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[51]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -78.776 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -78.777 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -78.788 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[51]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -78.792 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[36]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -78.795 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -78.799 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[44]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -78.804 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[60]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -78.807 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[20]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -78.808 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[16]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -78.809 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[21]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -78.811 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[52]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -78.811 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[16]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -78.821 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -78.828 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -78.829 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -78.830 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -78.842 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -78.843 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[47]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -78.845 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -78.853 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[12]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -78.859 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[12]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -78.860 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[48]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -78.862 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[23]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -78.863 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[53]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -78.874 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -78.880 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -78.883 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[20] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -78.883 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[21] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -78.883 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[22] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -78.883 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[23] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -78.884 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[47]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -78.884 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -78.884 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -78.891 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[54]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -78.893 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[54]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -78.897 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[28]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -78.906 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -78.916 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -78.932 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[25]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -78.933 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[25]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -78.934 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[55]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -78.937 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -78.938 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -78.938 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -78.940 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[63]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -78.943 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[11]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -78.946 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[22]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -78.946 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[29]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -78.951 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -78.960 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[61]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -78.965 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[31]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -78.969 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[29]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -78.971 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[31]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -78.976 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[59]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -78.988 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[58]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -78.998 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[58]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -79.000 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[17] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -79.018 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -79.018 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[18] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -79.018 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[19] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -79.024 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[27]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -79.025 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[21]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -79.037 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[19] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -79.038 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[60]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -79.039 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[18]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -79.055 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -79.055 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[17] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -79.055 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[18] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -79.098 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[23] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -79.106 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[26]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -79.118 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[24]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -79.118 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[24] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -79.127 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -79.127 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -79.130 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[56]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -79.136 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[20] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -79.136 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[21] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -79.136 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[22] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -79.153 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[62]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -79.159 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[30]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -79.163 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[62]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on input_t[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on input_t[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on input_t[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on input_t[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on input_t[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on input_t[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on input_t[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on input_t[16] relative to clock(s) CLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on input_t[17] relative to clock(s) CLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on input_t[18] relative to clock(s) CLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on input_t[19] relative to clock(s) CLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on input_t[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on input_t[20] relative to clock(s) CLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on input_t[21] relative to clock(s) CLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on input_t[22] relative to clock(s) CLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on input_t[23] relative to clock(s) CLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on input_t[24] relative to clock(s) CLK
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on input_t[25] relative to clock(s) CLK
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on input_t[26] relative to clock(s) CLK
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on input_t[27] relative to clock(s) CLK
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on input_t[28] relative to clock(s) CLK
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on input_t[29] relative to clock(s) CLK
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on input_t[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on input_t[30] relative to clock(s) CLK
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on input_t[31] relative to clock(s) CLK
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on input_t[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on input_t[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on input_t[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on input_t[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on input_t[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on input_t[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on input_t[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on out_imag[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on out_imag[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on out_imag[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on out_imag[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on out_imag[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on out_imag[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on out_imag[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on out_imag[16] relative to clock(s) CLK
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on out_imag[17] relative to clock(s) CLK
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on out_imag[18] relative to clock(s) CLK
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on out_imag[19] relative to clock(s) CLK
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on out_imag[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on out_imag[20] relative to clock(s) CLK
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on out_imag[21] relative to clock(s) CLK
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on out_imag[22] relative to clock(s) CLK
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on out_imag[23] relative to clock(s) CLK
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on out_imag[24] relative to clock(s) CLK
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on out_imag[25] relative to clock(s) CLK
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on out_imag[26] relative to clock(s) CLK
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on out_imag[27] relative to clock(s) CLK
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on out_imag[28] relative to clock(s) CLK
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on out_imag[29] relative to clock(s) CLK
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on out_imag[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on out_imag[30] relative to clock(s) CLK
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on out_imag[31] relative to clock(s) CLK
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on out_imag[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on out_imag[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on out_imag[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on out_imag[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on out_imag[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on out_imag[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on out_imag[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on out_real[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on out_real[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on out_real[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on out_real[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on out_real[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on out_real[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on out_real[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on out_real[16] relative to clock(s) CLK
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on out_real[17] relative to clock(s) CLK
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on out_real[18] relative to clock(s) CLK
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on out_real[19] relative to clock(s) CLK
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on out_real[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on out_real[20] relative to clock(s) CLK
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on out_real[21] relative to clock(s) CLK
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on out_real[22] relative to clock(s) CLK
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on out_real[23] relative to clock(s) CLK
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on out_real[24] relative to clock(s) CLK
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on out_real[25] relative to clock(s) CLK
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on out_real[26] relative to clock(s) CLK
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on out_real[27] relative to clock(s) CLK
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on out_real[28] relative to clock(s) CLK
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on out_real[29] relative to clock(s) CLK
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on out_real[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on out_real[30] relative to clock(s) CLK
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on out_real[31] relative to clock(s) CLK
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on out_real[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on out_real[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on out_real[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on out_real[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on out_real[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on out_real[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on out_real[9] relative to clock(s) CLK
Related violations: <none>


