Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Oct  5 04:24:36 2025
| Host         : kc-ThinkPad-T14-Gen-5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk_6p25MHz_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: disp/frame_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 244 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.501        0.000                      0                  196        0.190        0.000                      0                  196        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.501        0.000                      0                  196        0.190        0.000                      0                  196        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 movement_counter_seven_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_c_offset_seven_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 2.405ns (33.657%)  route 4.741ns (66.343%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  movement_counter_seven_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  movement_counter_seven_reg[0]/Q
                         net (fo=2, routed)           0.633     6.244    movement_counter_seven_reg[0]
    SLICE_X1Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.824 r  movement_counter_seven_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.824    movement_counter_seven_reg[0]_i_12_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  movement_counter_seven_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.938    movement_counter_seven_reg[0]_i_13_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  movement_counter_seven_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    movement_counter_seven_reg[0]_i_17_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  movement_counter_seven_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.166    movement_counter_seven_reg[0]_i_16_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  movement_counter_seven_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.280    movement_counter_seven_reg[0]_i_6_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.519 r  movement_counter_seven_reg[0]_i_5/O[2]
                         net (fo=1, routed)           1.117     8.636    movement_counter_seven_reg[0]_i_5_n_5
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.302     8.938 r  movement_counter_seven[0]_i_10/O
                         net (fo=1, routed)           0.279     9.217    movement_counter_seven[0]_i_10_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     9.341 r  movement_counter_seven[0]_i_3/O
                         net (fo=1, routed)           0.306     9.646    movement_counter_seven[0]_i_3_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  movement_counter_seven[0]_i_1/O
                         net (fo=33, routed)          1.583    11.354    movement_counter_seven
    SLICE_X14Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.478 r  offset_seven[7]_i_1/O
                         net (fo=16, routed)          0.823    12.301    next_c_offset_seven
    SLICE_X29Y34         FDRE                                         r  next_c_offset_seven_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  next_c_offset_seven_reg[5]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X29Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.802    next_c_offset_seven_reg[5]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 movement_counter_seven_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_c_offset_seven_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 2.405ns (33.657%)  route 4.741ns (66.343%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  movement_counter_seven_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  movement_counter_seven_reg[0]/Q
                         net (fo=2, routed)           0.633     6.244    movement_counter_seven_reg[0]
    SLICE_X1Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.824 r  movement_counter_seven_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.824    movement_counter_seven_reg[0]_i_12_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  movement_counter_seven_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.938    movement_counter_seven_reg[0]_i_13_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  movement_counter_seven_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    movement_counter_seven_reg[0]_i_17_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  movement_counter_seven_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.166    movement_counter_seven_reg[0]_i_16_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  movement_counter_seven_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.280    movement_counter_seven_reg[0]_i_6_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.519 r  movement_counter_seven_reg[0]_i_5/O[2]
                         net (fo=1, routed)           1.117     8.636    movement_counter_seven_reg[0]_i_5_n_5
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.302     8.938 r  movement_counter_seven[0]_i_10/O
                         net (fo=1, routed)           0.279     9.217    movement_counter_seven[0]_i_10_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     9.341 r  movement_counter_seven[0]_i_3/O
                         net (fo=1, routed)           0.306     9.646    movement_counter_seven[0]_i_3_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  movement_counter_seven[0]_i_1/O
                         net (fo=33, routed)          1.583    11.354    movement_counter_seven
    SLICE_X14Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.478 r  offset_seven[7]_i_1/O
                         net (fo=16, routed)          0.823    12.301    next_c_offset_seven
    SLICE_X29Y34         FDRE                                         r  next_c_offset_seven_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  next_c_offset_seven_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X29Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.802    next_c_offset_seven_reg[6]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 movement_counter_seven_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_c_offset_seven_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 2.405ns (33.657%)  route 4.741ns (66.343%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  movement_counter_seven_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  movement_counter_seven_reg[0]/Q
                         net (fo=2, routed)           0.633     6.244    movement_counter_seven_reg[0]
    SLICE_X1Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.824 r  movement_counter_seven_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.824    movement_counter_seven_reg[0]_i_12_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  movement_counter_seven_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.938    movement_counter_seven_reg[0]_i_13_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  movement_counter_seven_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    movement_counter_seven_reg[0]_i_17_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  movement_counter_seven_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.166    movement_counter_seven_reg[0]_i_16_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  movement_counter_seven_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.280    movement_counter_seven_reg[0]_i_6_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.519 r  movement_counter_seven_reg[0]_i_5/O[2]
                         net (fo=1, routed)           1.117     8.636    movement_counter_seven_reg[0]_i_5_n_5
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.302     8.938 r  movement_counter_seven[0]_i_10/O
                         net (fo=1, routed)           0.279     9.217    movement_counter_seven[0]_i_10_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     9.341 r  movement_counter_seven[0]_i_3/O
                         net (fo=1, routed)           0.306     9.646    movement_counter_seven[0]_i_3_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  movement_counter_seven[0]_i_1/O
                         net (fo=33, routed)          1.583    11.354    movement_counter_seven
    SLICE_X14Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.478 r  offset_seven[7]_i_1/O
                         net (fo=16, routed)          0.823    12.301    next_c_offset_seven
    SLICE_X29Y34         FDRE                                         r  next_c_offset_seven_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  next_c_offset_seven_reg[7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X29Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.802    next_c_offset_seven_reg[7]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 movement_counter_seven_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_c_offset_seven_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 2.405ns (34.329%)  route 4.601ns (65.671%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  movement_counter_seven_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  movement_counter_seven_reg[0]/Q
                         net (fo=2, routed)           0.633     6.244    movement_counter_seven_reg[0]
    SLICE_X1Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.824 r  movement_counter_seven_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.824    movement_counter_seven_reg[0]_i_12_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  movement_counter_seven_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.938    movement_counter_seven_reg[0]_i_13_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  movement_counter_seven_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    movement_counter_seven_reg[0]_i_17_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  movement_counter_seven_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.166    movement_counter_seven_reg[0]_i_16_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  movement_counter_seven_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.280    movement_counter_seven_reg[0]_i_6_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.519 r  movement_counter_seven_reg[0]_i_5/O[2]
                         net (fo=1, routed)           1.117     8.636    movement_counter_seven_reg[0]_i_5_n_5
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.302     8.938 r  movement_counter_seven[0]_i_10/O
                         net (fo=1, routed)           0.279     9.217    movement_counter_seven[0]_i_10_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     9.341 r  movement_counter_seven[0]_i_3/O
                         net (fo=1, routed)           0.306     9.646    movement_counter_seven[0]_i_3_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  movement_counter_seven[0]_i_1/O
                         net (fo=33, routed)          1.583    11.354    movement_counter_seven
    SLICE_X14Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.478 r  offset_seven[7]_i_1/O
                         net (fo=16, routed)          0.683    12.161    next_c_offset_seven
    SLICE_X29Y33         FDRE                                         r  next_c_offset_seven_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  next_c_offset_seven_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X29Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.801    next_c_offset_seven_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 movement_counter_seven_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_c_offset_seven_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 2.405ns (34.329%)  route 4.601ns (65.671%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  movement_counter_seven_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  movement_counter_seven_reg[0]/Q
                         net (fo=2, routed)           0.633     6.244    movement_counter_seven_reg[0]
    SLICE_X1Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.824 r  movement_counter_seven_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.824    movement_counter_seven_reg[0]_i_12_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  movement_counter_seven_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.938    movement_counter_seven_reg[0]_i_13_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  movement_counter_seven_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    movement_counter_seven_reg[0]_i_17_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  movement_counter_seven_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.166    movement_counter_seven_reg[0]_i_16_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  movement_counter_seven_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.280    movement_counter_seven_reg[0]_i_6_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.519 r  movement_counter_seven_reg[0]_i_5/O[2]
                         net (fo=1, routed)           1.117     8.636    movement_counter_seven_reg[0]_i_5_n_5
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.302     8.938 r  movement_counter_seven[0]_i_10/O
                         net (fo=1, routed)           0.279     9.217    movement_counter_seven[0]_i_10_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     9.341 r  movement_counter_seven[0]_i_3/O
                         net (fo=1, routed)           0.306     9.646    movement_counter_seven[0]_i_3_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  movement_counter_seven[0]_i_1/O
                         net (fo=33, routed)          1.583    11.354    movement_counter_seven
    SLICE_X14Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.478 r  offset_seven[7]_i_1/O
                         net (fo=16, routed)          0.683    12.161    next_c_offset_seven
    SLICE_X29Y33         FDRE                                         r  next_c_offset_seven_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  next_c_offset_seven_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X29Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.801    next_c_offset_seven_reg[2]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 movement_counter_seven_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_c_offset_seven_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 2.405ns (34.329%)  route 4.601ns (65.671%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  movement_counter_seven_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  movement_counter_seven_reg[0]/Q
                         net (fo=2, routed)           0.633     6.244    movement_counter_seven_reg[0]
    SLICE_X1Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.824 r  movement_counter_seven_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.824    movement_counter_seven_reg[0]_i_12_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  movement_counter_seven_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.938    movement_counter_seven_reg[0]_i_13_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  movement_counter_seven_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    movement_counter_seven_reg[0]_i_17_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  movement_counter_seven_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.166    movement_counter_seven_reg[0]_i_16_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  movement_counter_seven_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.280    movement_counter_seven_reg[0]_i_6_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.519 r  movement_counter_seven_reg[0]_i_5/O[2]
                         net (fo=1, routed)           1.117     8.636    movement_counter_seven_reg[0]_i_5_n_5
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.302     8.938 r  movement_counter_seven[0]_i_10/O
                         net (fo=1, routed)           0.279     9.217    movement_counter_seven[0]_i_10_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     9.341 r  movement_counter_seven[0]_i_3/O
                         net (fo=1, routed)           0.306     9.646    movement_counter_seven[0]_i_3_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  movement_counter_seven[0]_i_1/O
                         net (fo=33, routed)          1.583    11.354    movement_counter_seven
    SLICE_X14Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.478 r  offset_seven[7]_i_1/O
                         net (fo=16, routed)          0.683    12.161    next_c_offset_seven
    SLICE_X29Y33         FDRE                                         r  next_c_offset_seven_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  next_c_offset_seven_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X29Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.801    next_c_offset_seven_reg[3]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 movement_counter_seven_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_c_offset_seven_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 2.405ns (34.329%)  route 4.601ns (65.671%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  movement_counter_seven_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  movement_counter_seven_reg[0]/Q
                         net (fo=2, routed)           0.633     6.244    movement_counter_seven_reg[0]
    SLICE_X1Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.824 r  movement_counter_seven_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.824    movement_counter_seven_reg[0]_i_12_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  movement_counter_seven_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.938    movement_counter_seven_reg[0]_i_13_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  movement_counter_seven_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    movement_counter_seven_reg[0]_i_17_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  movement_counter_seven_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.166    movement_counter_seven_reg[0]_i_16_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  movement_counter_seven_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.280    movement_counter_seven_reg[0]_i_6_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.519 r  movement_counter_seven_reg[0]_i_5/O[2]
                         net (fo=1, routed)           1.117     8.636    movement_counter_seven_reg[0]_i_5_n_5
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.302     8.938 r  movement_counter_seven[0]_i_10/O
                         net (fo=1, routed)           0.279     9.217    movement_counter_seven[0]_i_10_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     9.341 r  movement_counter_seven[0]_i_3/O
                         net (fo=1, routed)           0.306     9.646    movement_counter_seven[0]_i_3_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  movement_counter_seven[0]_i_1/O
                         net (fo=33, routed)          1.583    11.354    movement_counter_seven
    SLICE_X14Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.478 r  offset_seven[7]_i_1/O
                         net (fo=16, routed)          0.683    12.161    next_c_offset_seven
    SLICE_X29Y33         FDRE                                         r  next_c_offset_seven_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  next_c_offset_seven_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X29Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.801    next_c_offset_seven_reg[4]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 movement_counter_seven_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_c_offset_seven_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 2.405ns (34.573%)  route 4.551ns (65.427%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  movement_counter_seven_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  movement_counter_seven_reg[0]/Q
                         net (fo=2, routed)           0.633     6.244    movement_counter_seven_reg[0]
    SLICE_X1Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.824 r  movement_counter_seven_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.824    movement_counter_seven_reg[0]_i_12_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  movement_counter_seven_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.938    movement_counter_seven_reg[0]_i_13_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  movement_counter_seven_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    movement_counter_seven_reg[0]_i_17_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  movement_counter_seven_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.166    movement_counter_seven_reg[0]_i_16_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  movement_counter_seven_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.280    movement_counter_seven_reg[0]_i_6_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.519 r  movement_counter_seven_reg[0]_i_5/O[2]
                         net (fo=1, routed)           1.117     8.636    movement_counter_seven_reg[0]_i_5_n_5
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.302     8.938 r  movement_counter_seven[0]_i_10/O
                         net (fo=1, routed)           0.279     9.217    movement_counter_seven[0]_i_10_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     9.341 r  movement_counter_seven[0]_i_3/O
                         net (fo=1, routed)           0.306     9.646    movement_counter_seven[0]_i_3_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124     9.770 r  movement_counter_seven[0]_i_1/O
                         net (fo=33, routed)          1.583    11.354    movement_counter_seven
    SLICE_X14Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.478 r  offset_seven[7]_i_1/O
                         net (fo=16, routed)          0.634    12.112    next_c_offset_seven
    SLICE_X28Y34         FDRE                                         r  next_c_offset_seven_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  next_c_offset_seven_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X28Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.802    next_c_offset_seven_reg[0]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 movement_counter_zero_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_r_offset_zero_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 2.545ns (36.817%)  route 4.367ns (63.183%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  movement_counter_zero_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  movement_counter_zero_reg[0]/Q
                         net (fo=3, routed)           0.641     6.315    movement_counter_zero_reg[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.895 r  movement_counter_zero_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.895    movement_counter_zero_reg[0]_i_18_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  movement_counter_zero_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.009    movement_counter_zero_reg[0]_i_19_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  movement_counter_zero_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.123    movement_counter_zero_reg[0]_i_17_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  movement_counter_zero_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.237    movement_counter_zero_reg[0]_i_11_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  movement_counter_zero_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.351    movement_counter_zero_reg[0]_i_15_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.664 r  movement_counter_zero_reg[0]_i_16/O[3]
                         net (fo=1, routed)           0.949     8.613    movement_counter_zero_reg[0]_i_16_n_4
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.306     8.919 r  movement_counter_zero[0]_i_9/O
                         net (fo=1, routed)           0.280     9.198    movement_counter_zero[0]_i_9_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     9.322 r  movement_counter_zero[0]_i_3/O
                         net (fo=1, routed)           0.492     9.815    movement_counter_zero[0]_i_3_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I1_O)        0.124     9.939 r  movement_counter_zero[0]_i_1/O
                         net (fo=33, routed)          0.724    10.663    movement_counter_zero
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  offset_zero[7]_i_1/O
                         net (fo=16, routed)          1.281    12.068    next_r_offset_zero
    SLICE_X28Y38         FDRE                                         r  next_r_offset_zero_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X28Y38         FDRE                                         r  next_r_offset_zero_reg[5]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X28Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.805    next_r_offset_zero_reg[5]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 movement_counter_zero_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_r_offset_zero_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 2.545ns (36.817%)  route 4.367ns (63.183%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  movement_counter_zero_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  movement_counter_zero_reg[0]/Q
                         net (fo=3, routed)           0.641     6.315    movement_counter_zero_reg[0]
    SLICE_X3Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.895 r  movement_counter_zero_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.895    movement_counter_zero_reg[0]_i_18_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  movement_counter_zero_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.009    movement_counter_zero_reg[0]_i_19_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  movement_counter_zero_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.123    movement_counter_zero_reg[0]_i_17_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  movement_counter_zero_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.237    movement_counter_zero_reg[0]_i_11_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  movement_counter_zero_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.351    movement_counter_zero_reg[0]_i_15_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.664 r  movement_counter_zero_reg[0]_i_16/O[3]
                         net (fo=1, routed)           0.949     8.613    movement_counter_zero_reg[0]_i_16_n_4
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.306     8.919 r  movement_counter_zero[0]_i_9/O
                         net (fo=1, routed)           0.280     9.198    movement_counter_zero[0]_i_9_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     9.322 r  movement_counter_zero[0]_i_3/O
                         net (fo=1, routed)           0.492     9.815    movement_counter_zero[0]_i_3_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I1_O)        0.124     9.939 r  movement_counter_zero[0]_i_1/O
                         net (fo=33, routed)          0.724    10.663    movement_counter_zero
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  offset_zero[7]_i_1/O
                         net (fo=16, routed)          1.281    12.068    next_r_offset_zero
    SLICE_X28Y38         FDRE                                         r  next_r_offset_zero_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X28Y38         FDRE                                         r  next_r_offset_zero_reg[6]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X28Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.805    next_r_offset_zero_reg[6]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  2.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 offset_zero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            offset_zero_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.774%)  route 0.086ns (29.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  offset_zero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  offset_zero_reg[1]/Q
                         net (fo=8, routed)           0.086     1.716    offset_zero_reg__0[1]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.761 r  offset_zero[5]_i_1/O
                         net (fo=1, routed)           0.000     1.761    offset_zero[5]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  offset_zero_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  offset_zero_reg[5]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.092     1.571    offset_zero_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 offset_zero_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            offset_zero_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.192ns (52.018%)  route 0.177ns (47.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  offset_zero_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  offset_zero_reg[2]/Q
                         net (fo=8, routed)           0.177     1.784    offset_zero_reg__0[2]
    SLICE_X7Y28          LUT5 (Prop_lut5_I2_O)        0.051     1.835 r  offset_zero[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    p_0_in__1[3]
    SLICE_X7Y28          FDRE                                         r  offset_zero_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  offset_zero_reg[3]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.107     1.573    offset_zero_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 offset_zero_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            offset_zero_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  offset_zero_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  offset_zero_reg[0]/Q
                         net (fo=8, routed)           0.168     1.775    offset_zero_reg__0[0]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.820 r  offset_zero[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    p_0_in__1[0]
    SLICE_X5Y28          FDRE                                         r  offset_zero_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  offset_zero_reg[0]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.091     1.557    offset_zero_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 offset_zero_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            offset_zero_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  offset_zero_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  offset_zero_reg[6]/Q
                         net (fo=5, routed)           0.187     1.818    offset_zero_reg__0[6]
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.043     1.861 r  offset_zero[7]_i_2/O
                         net (fo=1, routed)           0.000     1.861    p_0_in__1[7]
    SLICE_X6Y28          FDRE                                         r  offset_zero_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  offset_zero_reg[7]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.131     1.597    offset_zero_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 movement_counter_zero_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_zero_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  movement_counter_zero_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  movement_counter_zero_reg[10]/Q
                         net (fo=2, routed)           0.125     1.764    movement_counter_zero_reg[10]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  movement_counter_zero_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    movement_counter_zero_reg[8]_i_1_n_5
    SLICE_X2Y14          FDRE                                         r  movement_counter_zero_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  movement_counter_zero_reg[10]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.608    movement_counter_zero_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 movement_counter_zero_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_zero_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  movement_counter_zero_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  movement_counter_zero_reg[18]/Q
                         net (fo=2, routed)           0.125     1.763    movement_counter_zero_reg[18]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  movement_counter_zero_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    movement_counter_zero_reg[16]_i_1_n_5
    SLICE_X2Y16          FDRE                                         r  movement_counter_zero_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  movement_counter_zero_reg[18]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.134     1.607    movement_counter_zero_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 movement_counter_zero_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_zero_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  movement_counter_zero_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  movement_counter_zero_reg[22]/Q
                         net (fo=2, routed)           0.125     1.762    movement_counter_zero_reg[22]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  movement_counter_zero_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    movement_counter_zero_reg[20]_i_1_n_5
    SLICE_X2Y17          FDRE                                         r  movement_counter_zero_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  movement_counter_zero_reg[22]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.606    movement_counter_zero_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 movement_counter_zero_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_zero_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  movement_counter_zero_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  movement_counter_zero_reg[26]/Q
                         net (fo=2, routed)           0.125     1.761    movement_counter_zero_reg[26]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  movement_counter_zero_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    movement_counter_zero_reg[24]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  movement_counter_zero_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  movement_counter_zero_reg[26]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134     1.605    movement_counter_zero_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 movement_counter_zero_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_zero_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  movement_counter_zero_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  movement_counter_zero_reg[30]/Q
                         net (fo=2, routed)           0.125     1.760    movement_counter_zero_reg[30]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  movement_counter_zero_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    movement_counter_zero_reg[28]_i_1_n_5
    SLICE_X2Y19          FDRE                                         r  movement_counter_zero_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  movement_counter_zero_reg[30]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.604    movement_counter_zero_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 movement_counter_zero_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_zero_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  movement_counter_zero_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  movement_counter_zero_reg[6]/Q
                         net (fo=2, routed)           0.125     1.764    movement_counter_zero_reg[6]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  movement_counter_zero_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    movement_counter_zero_reg[4]_i_1_n_5
    SLICE_X2Y13          FDRE                                         r  movement_counter_zero_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  movement_counter_zero_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.134     1.608    movement_counter_zero_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   clk_6p25MHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   counter_6p25mhz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   counter_6p25mhz_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   counter_6p25mhz_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    movement_counter_seven_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    movement_counter_seven_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    movement_counter_seven_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    movement_counter_seven_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    movement_counter_seven_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_6p25MHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   counter_6p25mhz_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   counter_6p25mhz_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   counter_6p25mhz_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_6p25MHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   counter_6p25mhz_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   counter_6p25mhz_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   counter_6p25mhz_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    movement_counter_seven_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    movement_counter_seven_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    movement_counter_seven_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    movement_counter_zero_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    movement_counter_zero_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    movement_counter_zero_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    movement_counter_zero_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y37   next_r_offset_zero_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y37   next_r_offset_zero_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y37   next_r_offset_zero_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y37   next_r_offset_zero_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    movement_counter_seven_reg[13]/C



