Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Nov 11 02:28:52 2019
| Host         : MasterYao running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.433      -22.679                     16                 3344        0.069        0.000                      0                 3344        4.020        0.000                       0                  1383  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -2.433      -22.679                     16                 3344        0.069        0.000                      0                 3344        4.020        0.000                       0                  1383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -2.433ns,  Total Violation      -22.679ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.433ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.251ns  (logic 2.316ns (18.905%)  route 9.935ns (81.095%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.843     3.137    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=34, routed)          0.910     4.503    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[3]
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.124     4.627 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21/O
                         net (fo=2, routed)           0.676     5.303    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     5.427 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15/O
                         net (fo=2, routed)           0.677     6.103    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11/O
                         net (fo=4, routed)           0.832     7.060    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.184 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5/O
                         net (fo=8, routed)           0.638     7.822    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.946 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30/O
                         net (fo=2, routed)           0.646     8.592    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.716 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6/O
                         net (fo=21, routed)          0.681     9.397    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27/O
                         net (fo=1, routed)           0.713    10.234    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.358 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9/O
                         net (fo=10, routed)          0.742    11.100    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.224 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16/O
                         net (fo=2, routed)           0.578    11.802    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124    11.926 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4/O
                         net (fo=4, routed)           0.448    12.374    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4_n_0
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10/O
                         net (fo=1, routed)           0.636    13.134    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.258 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3/O
                         net (fo=6, routed)           0.547    13.805    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I1_O)        0.124    13.929 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_8/O
                         net (fo=1, routed)           0.674    14.603    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_8_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.727 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3/O
                         net (fo=6, routed)           0.536    15.264    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.388 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    15.388    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X41Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.654    12.833    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X41Y101        FDRE (Setup_fdre_C_D)        0.029    12.955    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                         -15.388    
  -------------------------------------------------------------------
                         slack                                 -2.433    

Slack (VIOLATED) :        -2.286ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.105ns  (logic 2.316ns (19.132%)  route 9.789ns (80.868%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.843     3.137    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=34, routed)          0.910     4.503    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[3]
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.124     4.627 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21/O
                         net (fo=2, routed)           0.676     5.303    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     5.427 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15/O
                         net (fo=2, routed)           0.677     6.103    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11/O
                         net (fo=4, routed)           0.832     7.060    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.184 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5/O
                         net (fo=8, routed)           0.638     7.822    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.946 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30/O
                         net (fo=2, routed)           0.646     8.592    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.716 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6/O
                         net (fo=21, routed)          0.681     9.397    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27/O
                         net (fo=1, routed)           0.713    10.234    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.358 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9/O
                         net (fo=10, routed)          0.742    11.100    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.224 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16/O
                         net (fo=2, routed)           0.578    11.802    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124    11.926 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4/O
                         net (fo=4, routed)           0.448    12.374    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4_n_0
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10/O
                         net (fo=1, routed)           0.636    13.134    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.258 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3/O
                         net (fo=6, routed)           0.547    13.805    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I1_O)        0.124    13.929 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_8/O
                         net (fo=1, routed)           0.674    14.603    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_8_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.727 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3/O
                         net (fo=6, routed)           0.391    15.118    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I2_O)        0.124    15.242 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    15.242    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X40Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.654    12.833    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X40Y101        FDRE (Setup_fdre_C_D)        0.031    12.957    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                         -15.242    
  -------------------------------------------------------------------
                         slack                                 -2.286    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.066ns  (logic 2.316ns (19.194%)  route 9.750ns (80.806%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.843     3.137    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=34, routed)          0.910     4.503    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[3]
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.124     4.627 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21/O
                         net (fo=2, routed)           0.676     5.303    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     5.427 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15/O
                         net (fo=2, routed)           0.677     6.103    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11/O
                         net (fo=4, routed)           0.832     7.060    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.184 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5/O
                         net (fo=8, routed)           0.638     7.822    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.946 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30/O
                         net (fo=2, routed)           0.646     8.592    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.716 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6/O
                         net (fo=21, routed)          0.681     9.397    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27/O
                         net (fo=1, routed)           0.713    10.234    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.358 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9/O
                         net (fo=10, routed)          0.742    11.100    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.224 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16/O
                         net (fo=2, routed)           0.578    11.802    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124    11.926 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4/O
                         net (fo=4, routed)           0.448    12.374    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4_n_0
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10/O
                         net (fo=1, routed)           0.636    13.134    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.258 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3/O
                         net (fo=6, routed)           0.547    13.805    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I1_O)        0.124    13.929 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_8/O
                         net (fo=1, routed)           0.674    14.603    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_8_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.727 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3/O
                         net (fo=6, routed)           0.352    15.079    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.203 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    15.203    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X40Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.654    12.833    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.031    12.957    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                         -15.203    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.066ns  (logic 2.316ns (19.195%)  route 9.750ns (80.805%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.843     3.137    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=34, routed)          0.910     4.503    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[3]
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.124     4.627 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21/O
                         net (fo=2, routed)           0.676     5.303    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     5.427 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15/O
                         net (fo=2, routed)           0.677     6.103    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11/O
                         net (fo=4, routed)           0.832     7.060    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.184 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5/O
                         net (fo=8, routed)           0.638     7.822    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.946 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30/O
                         net (fo=2, routed)           0.646     8.592    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.716 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6/O
                         net (fo=21, routed)          0.681     9.397    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27/O
                         net (fo=1, routed)           0.713    10.234    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.358 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9/O
                         net (fo=10, routed)          0.742    11.100    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.224 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16/O
                         net (fo=2, routed)           0.578    11.802    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124    11.926 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4/O
                         net (fo=4, routed)           0.448    12.374    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4_n_0
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10/O
                         net (fo=1, routed)           0.636    13.134    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.258 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3/O
                         net (fo=6, routed)           0.547    13.805    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I1_O)        0.124    13.929 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_8/O
                         net (fo=1, routed)           0.674    14.603    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_8_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.727 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3/O
                         net (fo=6, routed)           0.352    15.079    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.203 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    15.203    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X40Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.654    12.833    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.031    12.957    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                         -15.203    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.229ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.049ns  (logic 2.316ns (19.222%)  route 9.733ns (80.778%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.843     3.137    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=34, routed)          0.910     4.503    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[3]
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.124     4.627 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21/O
                         net (fo=2, routed)           0.676     5.303    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     5.427 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15/O
                         net (fo=2, routed)           0.677     6.103    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11/O
                         net (fo=4, routed)           0.832     7.060    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.184 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5/O
                         net (fo=8, routed)           0.638     7.822    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.946 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30/O
                         net (fo=2, routed)           0.646     8.592    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.716 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6/O
                         net (fo=21, routed)          0.681     9.397    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27/O
                         net (fo=1, routed)           0.713    10.234    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.358 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9/O
                         net (fo=10, routed)          0.742    11.100    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.224 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16/O
                         net (fo=2, routed)           0.578    11.802    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124    11.926 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4/O
                         net (fo=4, routed)           0.448    12.374    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4_n_0
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10/O
                         net (fo=1, routed)           0.636    13.134    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.258 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3/O
                         net (fo=6, routed)           0.547    13.805    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I1_O)        0.124    13.929 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_8/O
                         net (fo=1, routed)           0.674    14.603    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_8_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.727 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3/O
                         net (fo=6, routed)           0.334    15.062    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.186 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    15.186    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X41Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.654    12.833    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X41Y101        FDRE (Setup_fdre_C_D)        0.031    12.957    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                         -15.186    
  -------------------------------------------------------------------
                         slack                                 -2.229    

Slack (VIOLATED) :        -2.224ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.045ns  (logic 2.316ns (19.228%)  route 9.729ns (80.772%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.843     3.137    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=34, routed)          0.910     4.503    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[3]
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.124     4.627 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21/O
                         net (fo=2, routed)           0.676     5.303    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     5.427 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15/O
                         net (fo=2, routed)           0.677     6.103    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11/O
                         net (fo=4, routed)           0.832     7.060    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.184 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5/O
                         net (fo=8, routed)           0.638     7.822    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.946 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30/O
                         net (fo=2, routed)           0.646     8.592    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.716 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6/O
                         net (fo=21, routed)          0.681     9.397    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27/O
                         net (fo=1, routed)           0.713    10.234    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.358 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9/O
                         net (fo=10, routed)          0.742    11.100    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.224 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16/O
                         net (fo=2, routed)           0.578    11.802    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124    11.926 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4/O
                         net (fo=4, routed)           0.448    12.374    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4_n_0
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10/O
                         net (fo=1, routed)           0.636    13.134    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.258 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3/O
                         net (fo=6, routed)           0.547    13.805    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I1_O)        0.124    13.929 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_8/O
                         net (fo=1, routed)           0.674    14.603    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_8_n_0
    SLICE_X40Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.727 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3/O
                         net (fo=6, routed)           0.330    15.058    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[18]_i_3_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I2_O)        0.124    15.182 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    15.182    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X43Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.654    12.833    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X43Y101        FDRE (Setup_fdre_C_D)        0.032    12.958    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                         -15.182    
  -------------------------------------------------------------------
                         slack                                 -2.224    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.547ns  (logic 2.420ns (20.957%)  route 9.127ns (79.043%))
  Logic Levels:           14  (LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.843     3.137    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=34, routed)          0.910     4.503    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[3]
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.124     4.627 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21/O
                         net (fo=2, routed)           0.676     5.303    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     5.427 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15/O
                         net (fo=2, routed)           0.677     6.103    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11/O
                         net (fo=4, routed)           0.832     7.060    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.184 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5/O
                         net (fo=8, routed)           0.638     7.822    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.946 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30/O
                         net (fo=2, routed)           0.646     8.592    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.716 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6/O
                         net (fo=21, routed)          0.707     9.423    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6_n_0
    SLICE_X43Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.547 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_16/O
                         net (fo=2, routed)           0.806    10.353    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_16_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_7/O
                         net (fo=12, routed)          0.789    11.266    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_7_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124    11.390 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_5/O
                         net (fo=1, routed)           0.402    11.792    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_5_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.124    11.916 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_2/O
                         net (fo=4, routed)           0.728    12.645    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_2_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.769 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_12/O
                         net (fo=1, routed)           0.280    13.048    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_12_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.172 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_3/O
                         net (fo=6, routed)           0.721    13.893    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_3_n_0
    SLICE_X41Y100        LUT5 (Prop_lut5_I3_O)        0.150    14.043 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.315    14.358    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[8]_i_2_n_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.326    14.684 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    14.684    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X42Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.654    12.833    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X42Y101        FDRE (Setup_fdre_C_D)        0.081    13.007    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -14.684    
  -------------------------------------------------------------------
                         slack                                 -1.677    

Slack (VIOLATED) :        -1.493ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.311ns  (logic 2.192ns (19.379%)  route 9.119ns (80.621%))
  Logic Levels:           14  (LUT2=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.843     3.137    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=34, routed)          0.910     4.503    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[3]
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.124     4.627 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21/O
                         net (fo=2, routed)           0.676     5.303    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     5.427 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15/O
                         net (fo=2, routed)           0.677     6.103    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11/O
                         net (fo=4, routed)           0.832     7.060    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.184 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5/O
                         net (fo=8, routed)           0.638     7.822    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.946 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30/O
                         net (fo=2, routed)           0.646     8.592    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.716 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6/O
                         net (fo=21, routed)          0.681     9.397    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27/O
                         net (fo=1, routed)           0.713    10.234    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_27_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.358 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9/O
                         net (fo=10, routed)          0.742    11.100    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_9_n_0
    SLICE_X42Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.224 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16/O
                         net (fo=2, routed)           0.578    11.802    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_16_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I4_O)        0.124    11.926 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4/O
                         net (fo=4, routed)           0.448    12.374    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_4_n_0
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.124    12.498 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10/O
                         net (fo=1, routed)           0.636    13.134    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_10_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.258 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3/O
                         net (fo=6, routed)           0.539    13.797    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_3_n_0
    SLICE_X39Y102        LUT5 (Prop_lut5_I1_O)        0.124    13.921 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_2/O
                         net (fo=1, routed)           0.403    14.324    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_2_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.448 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    14.448    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X39Y102        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.654    12.833    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y102        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)        0.029    12.955    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                         -14.448    
  -------------------------------------------------------------------
                         slack                                 -1.493    

Slack (VIOLATED) :        -1.172ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.700ns  (logic 2.068ns (19.327%)  route 8.632ns (80.673%))
  Logic Levels:           13  (LUT4=2 LUT6=11)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.843     3.137    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=34, routed)          0.910     4.503    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[3]
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.124     4.627 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21/O
                         net (fo=2, routed)           0.676     5.303    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     5.427 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15/O
                         net (fo=2, routed)           0.677     6.103    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11/O
                         net (fo=4, routed)           0.832     7.060    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.184 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5/O
                         net (fo=8, routed)           0.638     7.822    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.946 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30/O
                         net (fo=2, routed)           0.646     8.592    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.716 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6/O
                         net (fo=21, routed)          0.707     9.423    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6_n_0
    SLICE_X43Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.547 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_16/O
                         net (fo=2, routed)           0.806    10.353    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_16_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_7/O
                         net (fo=12, routed)          0.789    11.266    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_7_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124    11.390 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_5/O
                         net (fo=1, routed)           0.402    11.792    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_5_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.124    11.916 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_2/O
                         net (fo=4, routed)           0.728    12.645    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[9]_i_2_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.769 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_12/O
                         net (fo=1, routed)           0.280    13.048    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_12_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.172 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_3/O
                         net (fo=6, routed)           0.541    13.713    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_3_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I1_O)        0.124    13.837 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    13.837    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X41Y99         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.480    12.659    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)        0.032    12.666    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                 -1.172    

Slack (VIOLATED) :        -1.161ns  (required time - arrival time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.737ns  (logic 2.196ns (20.452%)  route 8.541ns (79.548%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.843     3.137    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=34, routed)          0.910     4.503    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[3]
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.124     4.627 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21/O
                         net (fo=2, routed)           0.676     5.303    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_21_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124     5.427 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15/O
                         net (fo=2, routed)           0.677     6.103    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_15_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11/O
                         net (fo=4, routed)           0.832     7.060    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_11_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.184 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5/O
                         net (fo=8, routed)           0.638     7.822    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_5_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.946 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30/O
                         net (fo=2, routed)           0.646     8.592    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_30_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.716 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6/O
                         net (fo=21, routed)          0.707     9.423    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[20]_i_6_n_0
    SLICE_X43Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.547 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_16/O
                         net (fo=2, routed)           0.806    10.353    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_16_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.477 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_7/O
                         net (fo=12, routed)          0.668    11.145    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[21]_i_7_n_0
    SLICE_X43Y100        LUT5 (Prop_lut5_I1_O)        0.124    11.269 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=6, routed)           0.691    11.960    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I2_O)        0.124    12.084 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_3/O
                         net (fo=6, routed)           0.689    12.773    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[4]_i_3_n_0
    SLICE_X42Y100        LUT5 (Prop_lut5_I1_O)        0.152    12.925 f  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.602    13.526    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I0_O)        0.348    13.874 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    13.874    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X46Y97         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        1.479    12.658    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y97         FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X46Y97         FDRE (Setup_fdre_C_D)        0.081    12.714    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                 -1.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.079%)  route 0.300ns (58.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.559     0.895    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y98         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.173     1.232    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[20]
    SLICE_X33Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.277 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=2, routed)           0.127     1.403    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.070     1.313    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.170     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.387%)  route 0.183ns (49.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.641     0.977    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=3, routed)           0.183     1.301    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0[25]
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.346 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X33Y99         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.826     1.192    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.113     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.113     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.041    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.091%)  route 0.226ns (54.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.639     0.975    design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y101        FDRE                                         r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.226     1.342    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[142]
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.387 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.000     1.387    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X36Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.121     1.276    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.113     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.543%)  route 0.176ns (55.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.176     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/parity2_0/inst/parity2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parity2_0/inst/parity2_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.640     0.976    design_1_i/parity2_0/inst/parity2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y104        FDRE                                         r  design_1_i/parity2_0/inst/parity2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/parity2_0/inst/parity2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=2, routed)           0.067     1.184    design_1_i/parity2_0/inst/parity2_v1_0_S00_AXI_inst/slv_reg0[18]
    SLICE_X34Y104        LUT5 (Prop_lut5_I4_O)        0.045     1.229 r  design_1_i/parity2_0/inst/parity2_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.229    design_1_i/parity2_0/inst/parity2_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X34Y104        FDRE                                         r  design_1_i/parity2_0/inst/parity2_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1383, routed)        0.911     1.277    design_1_i/parity2_0/inst/parity2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y104        FDRE                                         r  design_1_i/parity2_0/inst/parity2_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.288     0.989    
    SLICE_X34Y104        FDRE (Hold_fdre_C_D)         0.120     1.109    design_1_i/parity2_0/inst/parity2_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y101   design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y101   design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y101   design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y93    design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y101   design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y101   design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y93    design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y93    design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y93    design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK



