Arquivo Verilog gerado e simulacao funcionando!
O que foi gerado na simulacao:
** Warning: (vsim-3017) arq.v(88): [TFMPC] - Too few port connections. Expected 22, found 20.
** Warning: (vsim-3722) arq.v(88): [TFMPC] - Missing connection for port 'arg_c'.
** Warning: (vsim-3722) arq.v(88): [TFMPC] - Missing connection for port 'arg_p'.
