// Seed: 1512226825
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_3(
      id_1, id_2, id_2
  );
endmodule
module module_1 (
    input uwire id_0
);
  wire id_2 = id_2;
  module_0(
      id_2, id_2, id_2
  );
endmodule
module module_2 (
    output tri0  id_0,
    output uwire id_1
);
  tri1 id_3;
  tri1 id_4, id_5;
  assign id_1 = ~id_5;
  assign id_3 = id_4;
  module_0(
      id_4, id_4, id_5
  );
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_4;
  wire id_5;
  tri  id_6, id_7 = {1, 1, 1, 1};
endmodule
