

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Dec 21 14:16:42 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.196 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dense_input_V_read = call i256 @_ssdm_op_Read.ap_vld.i256P(i256* %dense_input_V)"   --->   Operation 8 'read' 'dense_input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [7/7] (3.34ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0"(i256 %dense_input_V_read)"   --->   Operation 9 'call' 'call_ret' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 10 [6/7] (4.19ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0"(i256 %dense_input_V_read)"   --->   Operation 10 'call' 'call_ret' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 11 [5/7] (4.19ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0"(i256 %dense_input_V_read)"   --->   Operation 11 'call' 'call_ret' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.19>
ST_4 : Operation 12 [4/7] (4.19ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0"(i256 %dense_input_V_read)"   --->   Operation 12 'call' 'call_ret' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.19>
ST_5 : Operation 13 [3/7] (4.19ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0"(i256 %dense_input_V_read)"   --->   Operation 13 'call' 'call_ret' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.19>
ST_6 : Operation 14 [2/7] (4.19ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0"(i256 %dense_input_V_read)"   --->   Operation 14 'call' 'call_ret' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.90>
ST_7 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %dense_input_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:35]   --->   Operation 17 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 18 [1/7] (3.90ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0"(i256 %dense_input_V_read)"   --->   Operation 18 'call' 'call_ret' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16 } %call_ret"   --->   Operation 19 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.35ns
The critical path consists of the following:
	wire read on port 'dense_input_V' [5]  (0 ns)
	'call' operation ('call_ret') to 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0' [6]  (3.35 ns)

 <State 2>: 4.2ns
The critical path consists of the following:
	'call' operation ('call_ret') to 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0' [6]  (4.2 ns)

 <State 3>: 4.2ns
The critical path consists of the following:
	'call' operation ('call_ret') to 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0' [6]  (4.2 ns)

 <State 4>: 4.2ns
The critical path consists of the following:
	'call' operation ('call_ret') to 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0' [6]  (4.2 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'call' operation ('call_ret') to 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0' [6]  (4.2 ns)

 <State 6>: 4.2ns
The critical path consists of the following:
	'call' operation ('call_ret') to 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0' [6]  (4.2 ns)

 <State 7>: 3.9ns
The critical path consists of the following:
	'call' operation ('call_ret') to 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0' [6]  (3.9 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
