|alu
data_operandA[0] => data_operandA[0].IN6
data_operandA[1] => data_operandA[1].IN6
data_operandA[2] => data_operandA[2].IN6
data_operandA[3] => data_operandA[3].IN6
data_operandA[4] => data_operandA[4].IN6
data_operandA[5] => data_operandA[5].IN6
data_operandA[6] => data_operandA[6].IN6
data_operandA[7] => data_operandA[7].IN6
data_operandA[8] => data_operandA[8].IN6
data_operandA[9] => data_operandA[9].IN6
data_operandA[10] => data_operandA[10].IN6
data_operandA[11] => data_operandA[11].IN6
data_operandA[12] => data_operandA[12].IN6
data_operandA[13] => data_operandA[13].IN6
data_operandA[14] => data_operandA[14].IN6
data_operandA[15] => data_operandA[15].IN6
data_operandA[16] => data_operandA[16].IN6
data_operandA[17] => data_operandA[17].IN6
data_operandA[18] => data_operandA[18].IN6
data_operandA[19] => data_operandA[19].IN6
data_operandA[20] => data_operandA[20].IN6
data_operandA[21] => data_operandA[21].IN6
data_operandA[22] => data_operandA[22].IN6
data_operandA[23] => data_operandA[23].IN6
data_operandA[24] => data_operandA[24].IN6
data_operandA[25] => data_operandA[25].IN6
data_operandA[26] => data_operandA[26].IN6
data_operandA[27] => data_operandA[27].IN6
data_operandA[28] => data_operandA[28].IN6
data_operandA[29] => data_operandA[29].IN6
data_operandA[30] => data_operandA[30].IN6
data_operandA[31] => data_operandA[31].IN6
data_operandB[0] => data_operandB[0].IN4
data_operandB[1] => data_operandB[1].IN4
data_operandB[2] => data_operandB[2].IN4
data_operandB[3] => data_operandB[3].IN4
data_operandB[4] => data_operandB[4].IN4
data_operandB[5] => data_operandB[5].IN4
data_operandB[6] => data_operandB[6].IN4
data_operandB[7] => data_operandB[7].IN4
data_operandB[8] => data_operandB[8].IN4
data_operandB[9] => data_operandB[9].IN4
data_operandB[10] => data_operandB[10].IN4
data_operandB[11] => data_operandB[11].IN4
data_operandB[12] => data_operandB[12].IN4
data_operandB[13] => data_operandB[13].IN4
data_operandB[14] => data_operandB[14].IN4
data_operandB[15] => data_operandB[15].IN4
data_operandB[16] => data_operandB[16].IN4
data_operandB[17] => data_operandB[17].IN4
data_operandB[18] => data_operandB[18].IN4
data_operandB[19] => data_operandB[19].IN4
data_operandB[20] => data_operandB[20].IN4
data_operandB[21] => data_operandB[21].IN4
data_operandB[22] => data_operandB[22].IN4
data_operandB[23] => data_operandB[23].IN4
data_operandB[24] => data_operandB[24].IN4
data_operandB[25] => data_operandB[25].IN4
data_operandB[26] => data_operandB[26].IN4
data_operandB[27] => data_operandB[27].IN4
data_operandB[28] => data_operandB[28].IN4
data_operandB[29] => data_operandB[29].IN4
data_operandB[30] => data_operandB[30].IN4
data_operandB[31] => data_operandB[31].IN4
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN35
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN35
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN35
ctrl_ALUopcode[3] => ~NO_FANOUT~
ctrl_ALUopcode[4] => ~NO_FANOUT~
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] << mux8to1:start[0].mux1.port9
data_result[1] << mux8to1:start[1].mux1.port9
data_result[2] << mux8to1:start[2].mux1.port9
data_result[3] << mux8to1:start[3].mux1.port9
data_result[4] << mux8to1:start[4].mux1.port9
data_result[5] << mux8to1:start[5].mux1.port9
data_result[6] << mux8to1:start[6].mux1.port9
data_result[7] << mux8to1:start[7].mux1.port9
data_result[8] << mux8to1:start[8].mux1.port9
data_result[9] << mux8to1:start[9].mux1.port9
data_result[10] << mux8to1:start[10].mux1.port9
data_result[11] << mux8to1:start[11].mux1.port9
data_result[12] << mux8to1:start[12].mux1.port9
data_result[13] << mux8to1:start[13].mux1.port9
data_result[14] << mux8to1:start[14].mux1.port9
data_result[15] << mux8to1:start[15].mux1.port9
data_result[16] << mux8to1:start[16].mux1.port9
data_result[17] << mux8to1:start[17].mux1.port9
data_result[18] << mux8to1:start[18].mux1.port9
data_result[19] << mux8to1:start[19].mux1.port9
data_result[20] << mux8to1:start[20].mux1.port9
data_result[21] << mux8to1:start[21].mux1.port9
data_result[22] << mux8to1:start[22].mux1.port9
data_result[23] << mux8to1:start[23].mux1.port9
data_result[24] << mux8to1:start[24].mux1.port9
data_result[25] << mux8to1:start[25].mux1.port9
data_result[26] << mux8to1:start[26].mux1.port9
data_result[27] << mux8to1:start[27].mux1.port9
data_result[28] << mux8to1:start[28].mux1.port9
data_result[29] << mux8to1:start[29].mux1.port9
data_result[30] << mux8to1:start[30].mux1.port9
data_result[31] << mux8to1:start[31].mux1.port9
isNotEqual << mux8to1:mux2.port9
isLessThan << mux8to1:mux3.port9
overflow << mux8to1:mux4.port9


|alu|alu_add:add32
data_operandA[0] => data_operandA[0].IN1
data_operandA[1] => data_operandA[1].IN1
data_operandA[2] => data_operandA[2].IN1
data_operandA[3] => data_operandA[3].IN1
data_operandA[4] => data_operandA[4].IN1
data_operandA[5] => data_operandA[5].IN1
data_operandA[6] => data_operandA[6].IN1
data_operandA[7] => data_operandA[7].IN1
data_operandA[8] => data_operandA[8].IN1
data_operandA[9] => data_operandA[9].IN1
data_operandA[10] => data_operandA[10].IN1
data_operandA[11] => data_operandA[11].IN1
data_operandA[12] => data_operandA[12].IN1
data_operandA[13] => data_operandA[13].IN1
data_operandA[14] => data_operandA[14].IN1
data_operandA[15] => data_operandA[15].IN1
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => data_operandB[0].IN1
data_operandB[1] => data_operandB[1].IN1
data_operandB[2] => data_operandB[2].IN1
data_operandB[3] => data_operandB[3].IN1
data_operandB[4] => data_operandB[4].IN1
data_operandB[5] => data_operandB[5].IN1
data_operandB[6] => data_operandB[6].IN1
data_operandB[7] => data_operandB[7].IN1
data_operandB[8] => data_operandB[8].IN1
data_operandB[9] => data_operandB[9].IN1
data_operandB[10] => data_operandB[10].IN1
data_operandB[11] => data_operandB[11].IN1
data_operandB[12] => data_operandB[12].IN1
data_operandB[13] => data_operandB[13].IN1
data_operandB[14] => data_operandB[14].IN1
data_operandB[15] => data_operandB[15].IN1
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
result_add[0] <= RCA:RCA0.port3
result_add[1] <= RCA:RCA0.port3
result_add[2] <= RCA:RCA0.port3
result_add[3] <= RCA:RCA0.port3
result_add[4] <= RCA:RCA0.port3
result_add[5] <= RCA:RCA0.port3
result_add[6] <= RCA:RCA0.port3
result_add[7] <= RCA:RCA0.port3
result_add[8] <= RCA:RCA0.port3
result_add[9] <= RCA:RCA0.port3
result_add[10] <= RCA:RCA0.port3
result_add[11] <= RCA:RCA0.port3
result_add[12] <= RCA:RCA0.port3
result_add[13] <= RCA:RCA0.port3
result_add[14] <= RCA:RCA0.port3
result_add[15] <= RCA:RCA0.port3
result_add[16] <= mux2to1:start[0].mux0.port3
result_add[17] <= mux2to1:start[1].mux0.port3
result_add[18] <= mux2to1:start[2].mux0.port3
result_add[19] <= mux2to1:start[3].mux0.port3
result_add[20] <= mux2to1:start[4].mux0.port3
result_add[21] <= mux2to1:start[5].mux0.port3
result_add[22] <= mux2to1:start[6].mux0.port3
result_add[23] <= mux2to1:start[7].mux0.port3
result_add[24] <= mux2to1:start[8].mux0.port3
result_add[25] <= mux2to1:start[9].mux0.port3
result_add[26] <= mux2to1:start[10].mux0.port3
result_add[27] <= mux2to1:start[11].mux0.port3
result_add[28] <= mux2to1:start[12].mux0.port3
result_add[29] <= mux2to1:start[13].mux0.port3
result_add[30] <= mux2to1:start[14].mux0.port3
result_add[31] <= mux2to1:start[15].mux0.port3
overflow <= or1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
ci => ci.IN1
sum[0] <= full_adder:u0.port3
sum[1] <= full_adder:u1.port3
sum[2] <= full_adder:u2.port3
sum[3] <= full_adder:u3.port3
sum[4] <= full_adder:u4.port3
sum[5] <= full_adder:u5.port3
sum[6] <= full_adder:u6.port3
sum[7] <= full_adder:u7.port3
sum[8] <= full_adder:u8.port3
sum[9] <= full_adder:u9.port3
sum[10] <= full_adder:u10.port3
sum[11] <= full_adder:u11.port3
sum[12] <= full_adder:u12.port3
sum[13] <= full_adder:u13.port3
sum[14] <= full_adder:u14.port3
sum[15] <= full_adder:u15.port3
co <= full_adder:u15.port4


|alu|alu_add:add32|RCA:RCA0|full_adder:u0
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u1
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u2
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u3
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u4
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u5
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u6
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u7
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u8
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u9
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u10
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u11
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u12
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u13
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u14
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA0|full_adder:u15
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
ci => ci.IN1
sum[0] <= full_adder:u0.port3
sum[1] <= full_adder:u1.port3
sum[2] <= full_adder:u2.port3
sum[3] <= full_adder:u3.port3
sum[4] <= full_adder:u4.port3
sum[5] <= full_adder:u5.port3
sum[6] <= full_adder:u6.port3
sum[7] <= full_adder:u7.port3
sum[8] <= full_adder:u8.port3
sum[9] <= full_adder:u9.port3
sum[10] <= full_adder:u10.port3
sum[11] <= full_adder:u11.port3
sum[12] <= full_adder:u12.port3
sum[13] <= full_adder:u13.port3
sum[14] <= full_adder:u14.port3
sum[15] <= full_adder:u15.port3
co <= full_adder:u15.port4


|alu|alu_add:add32|RCA:RCA1|full_adder:u0
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u1
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u2
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u3
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u4
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u5
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u6
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u7
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u8
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u9
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u10
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u11
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u12
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u13
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u14
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA1|full_adder:u15
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
ci => ci.IN1
sum[0] <= full_adder:u0.port3
sum[1] <= full_adder:u1.port3
sum[2] <= full_adder:u2.port3
sum[3] <= full_adder:u3.port3
sum[4] <= full_adder:u4.port3
sum[5] <= full_adder:u5.port3
sum[6] <= full_adder:u6.port3
sum[7] <= full_adder:u7.port3
sum[8] <= full_adder:u8.port3
sum[9] <= full_adder:u9.port3
sum[10] <= full_adder:u10.port3
sum[11] <= full_adder:u11.port3
sum[12] <= full_adder:u12.port3
sum[13] <= full_adder:u13.port3
sum[14] <= full_adder:u14.port3
sum[15] <= full_adder:u15.port3
co <= full_adder:u15.port4


|alu|alu_add:add32|RCA:RCA2|full_adder:u0
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u1
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u2
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u3
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u4
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u5
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u6
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u7
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u8
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u9
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u10
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u11
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u12
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u13
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u14
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|RCA:RCA2|full_adder:u15
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[0].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[1].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[2].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[3].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[4].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[5].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[6].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[7].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[8].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[9].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[10].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[11].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[12].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[13].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[14].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_add:add32|mux2to1:start[15].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32
data_operandA[0] => data_operandA[0].IN1
data_operandA[1] => data_operandA[1].IN1
data_operandA[2] => data_operandA[2].IN1
data_operandA[3] => data_operandA[3].IN1
data_operandA[4] => data_operandA[4].IN1
data_operandA[5] => data_operandA[5].IN1
data_operandA[6] => data_operandA[6].IN1
data_operandA[7] => data_operandA[7].IN1
data_operandA[8] => data_operandA[8].IN1
data_operandA[9] => data_operandA[9].IN1
data_operandA[10] => data_operandA[10].IN1
data_operandA[11] => data_operandA[11].IN1
data_operandA[12] => data_operandA[12].IN1
data_operandA[13] => data_operandA[13].IN1
data_operandA[14] => data_operandA[14].IN1
data_operandA[15] => data_operandA[15].IN1
data_operandA[16] => data_operandA[16].IN1
data_operandA[17] => data_operandA[17].IN1
data_operandA[18] => data_operandA[18].IN1
data_operandA[19] => data_operandA[19].IN1
data_operandA[20] => data_operandA[20].IN1
data_operandA[21] => data_operandA[21].IN1
data_operandA[22] => data_operandA[22].IN1
data_operandA[23] => data_operandA[23].IN1
data_operandA[24] => data_operandA[24].IN1
data_operandA[25] => data_operandA[25].IN1
data_operandA[26] => data_operandA[26].IN1
data_operandA[27] => data_operandA[27].IN1
data_operandA[28] => data_operandA[28].IN1
data_operandA[29] => data_operandA[29].IN1
data_operandA[30] => data_operandA[30].IN1
data_operandA[31] => data_operandA[31].IN1
data_operandB[0] => bit1[0].xor1.IN0
data_operandB[0] => not_data_operandB[0].IN1
data_operandB[1] => bit1[1].xor1.IN0
data_operandB[1] => not_data_operandB[1].IN1
data_operandB[2] => bit1[2].xor1.IN0
data_operandB[2] => not_data_operandB[2].IN1
data_operandB[3] => bit1[3].xor1.IN0
data_operandB[3] => not_data_operandB[3].IN1
data_operandB[4] => bit1[4].xor1.IN0
data_operandB[4] => not_data_operandB[4].IN1
data_operandB[5] => bit1[5].xor1.IN0
data_operandB[5] => not_data_operandB[5].IN1
data_operandB[6] => bit1[6].xor1.IN0
data_operandB[6] => not_data_operandB[6].IN1
data_operandB[7] => bit1[7].xor1.IN0
data_operandB[7] => not_data_operandB[7].IN1
data_operandB[8] => bit1[8].xor1.IN0
data_operandB[8] => not_data_operandB[8].IN1
data_operandB[9] => bit1[9].xor1.IN0
data_operandB[9] => not_data_operandB[9].IN1
data_operandB[10] => bit1[10].xor1.IN0
data_operandB[10] => not_data_operandB[10].IN1
data_operandB[11] => bit1[11].xor1.IN0
data_operandB[11] => not_data_operandB[11].IN1
data_operandB[12] => bit1[12].xor1.IN0
data_operandB[12] => not_data_operandB[12].IN1
data_operandB[13] => bit1[13].xor1.IN0
data_operandB[13] => not_data_operandB[13].IN1
data_operandB[14] => bit1[14].xor1.IN0
data_operandB[14] => not_data_operandB[14].IN1
data_operandB[15] => bit1[15].xor1.IN0
data_operandB[15] => not_data_operandB[15].IN1
data_operandB[16] => bit1[16].xor1.IN0
data_operandB[16] => not_data_operandB[16].IN1
data_operandB[17] => bit1[17].xor1.IN0
data_operandB[17] => not_data_operandB[17].IN1
data_operandB[18] => bit1[18].xor1.IN0
data_operandB[18] => not_data_operandB[18].IN1
data_operandB[19] => bit1[19].xor1.IN0
data_operandB[19] => not_data_operandB[19].IN1
data_operandB[20] => bit1[20].xor1.IN0
data_operandB[20] => not_data_operandB[20].IN1
data_operandB[21] => bit1[21].xor1.IN0
data_operandB[21] => not_data_operandB[21].IN1
data_operandB[22] => bit1[22].xor1.IN0
data_operandB[22] => not_data_operandB[22].IN1
data_operandB[23] => bit1[23].xor1.IN0
data_operandB[23] => not_data_operandB[23].IN1
data_operandB[24] => bit1[24].xor1.IN0
data_operandB[24] => not_data_operandB[24].IN1
data_operandB[25] => bit1[25].xor1.IN0
data_operandB[25] => not_data_operandB[25].IN1
data_operandB[26] => bit1[26].xor1.IN0
data_operandB[26] => not_data_operandB[26].IN1
data_operandB[27] => bit1[27].xor1.IN0
data_operandB[27] => not_data_operandB[27].IN1
data_operandB[28] => bit1[28].xor1.IN0
data_operandB[28] => not_data_operandB[28].IN1
data_operandB[29] => bit1[29].xor1.IN0
data_operandB[29] => not_data_operandB[29].IN1
data_operandB[30] => bit1[30].xor1.IN0
data_operandB[30] => not_data_operandB[30].IN1
data_operandB[31] => and1.IN1
data_operandB[31] => bit1[31].xor1.IN0
data_operandB[31] => not_data_operandB[31].IN1
data_operandB[31] => and2.IN1
result_subtract[0] <= alu_add:alu_add1.port2
result_subtract[1] <= alu_add:alu_add1.port2
result_subtract[2] <= alu_add:alu_add1.port2
result_subtract[3] <= alu_add:alu_add1.port2
result_subtract[4] <= alu_add:alu_add1.port2
result_subtract[5] <= alu_add:alu_add1.port2
result_subtract[6] <= alu_add:alu_add1.port2
result_subtract[7] <= alu_add:alu_add1.port2
result_subtract[8] <= alu_add:alu_add1.port2
result_subtract[9] <= alu_add:alu_add1.port2
result_subtract[10] <= alu_add:alu_add1.port2
result_subtract[11] <= alu_add:alu_add1.port2
result_subtract[12] <= alu_add:alu_add1.port2
result_subtract[13] <= alu_add:alu_add1.port2
result_subtract[14] <= alu_add:alu_add1.port2
result_subtract[15] <= alu_add:alu_add1.port2
result_subtract[16] <= alu_add:alu_add1.port2
result_subtract[17] <= alu_add:alu_add1.port2
result_subtract[18] <= alu_add:alu_add1.port2
result_subtract[19] <= alu_add:alu_add1.port2
result_subtract[20] <= alu_add:alu_add1.port2
result_subtract[21] <= alu_add:alu_add1.port2
result_subtract[22] <= alu_add:alu_add1.port2
result_subtract[23] <= alu_add:alu_add1.port2
result_subtract[24] <= alu_add:alu_add1.port2
result_subtract[25] <= alu_add:alu_add1.port2
result_subtract[26] <= alu_add:alu_add1.port2
result_subtract[27] <= alu_add:alu_add1.port2
result_subtract[28] <= alu_add:alu_add1.port2
result_subtract[29] <= alu_add:alu_add1.port2
result_subtract[30] <= alu_add:alu_add1.port2
result_subtract[31] <= alu_add:alu_add1.port2
isNotEqual <= or6.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= xor2.DB_MAX_OUTPUT_PORT_TYPE
overflow <= or1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
ci => ci.IN1
sum[0] <= full_adder:u0.port3
sum[1] <= full_adder:u1.port3
sum[2] <= full_adder:u2.port3
sum[3] <= full_adder:u3.port3
sum[4] <= full_adder:u4.port3
sum[5] <= full_adder:u5.port3
sum[6] <= full_adder:u6.port3
sum[7] <= full_adder:u7.port3
sum[8] <= full_adder:u8.port3
sum[9] <= full_adder:u9.port3
sum[10] <= full_adder:u10.port3
sum[11] <= full_adder:u11.port3
sum[12] <= full_adder:u12.port3
sum[13] <= full_adder:u13.port3
sum[14] <= full_adder:u14.port3
sum[15] <= full_adder:u15.port3
co <= full_adder:u15.port4


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u0
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u1
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u2
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u3
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u4
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u5
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u6
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u7
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u8
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u9
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u10
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u11
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u12
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u13
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u14
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA1|full_adder:u15
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
ci => ci.IN1
sum[0] <= full_adder:u0.port3
sum[1] <= full_adder:u1.port3
sum[2] <= full_adder:u2.port3
sum[3] <= full_adder:u3.port3
sum[4] <= full_adder:u4.port3
sum[5] <= full_adder:u5.port3
sum[6] <= full_adder:u6.port3
sum[7] <= full_adder:u7.port3
sum[8] <= full_adder:u8.port3
sum[9] <= full_adder:u9.port3
sum[10] <= full_adder:u10.port3
sum[11] <= full_adder:u11.port3
sum[12] <= full_adder:u12.port3
sum[13] <= full_adder:u13.port3
sum[14] <= full_adder:u14.port3
sum[15] <= full_adder:u15.port3
co <= full_adder:u15.port4


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u0
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u1
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u2
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u3
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u4
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u5
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u6
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u7
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u8
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u9
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u10
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u11
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u12
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u13
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u14
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|RCA:RCA2|full_adder:u15
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1
data_operandA[0] => data_operandA[0].IN1
data_operandA[1] => data_operandA[1].IN1
data_operandA[2] => data_operandA[2].IN1
data_operandA[3] => data_operandA[3].IN1
data_operandA[4] => data_operandA[4].IN1
data_operandA[5] => data_operandA[5].IN1
data_operandA[6] => data_operandA[6].IN1
data_operandA[7] => data_operandA[7].IN1
data_operandA[8] => data_operandA[8].IN1
data_operandA[9] => data_operandA[9].IN1
data_operandA[10] => data_operandA[10].IN1
data_operandA[11] => data_operandA[11].IN1
data_operandA[12] => data_operandA[12].IN1
data_operandA[13] => data_operandA[13].IN1
data_operandA[14] => data_operandA[14].IN1
data_operandA[15] => data_operandA[15].IN1
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => data_operandB[0].IN1
data_operandB[1] => data_operandB[1].IN1
data_operandB[2] => data_operandB[2].IN1
data_operandB[3] => data_operandB[3].IN1
data_operandB[4] => data_operandB[4].IN1
data_operandB[5] => data_operandB[5].IN1
data_operandB[6] => data_operandB[6].IN1
data_operandB[7] => data_operandB[7].IN1
data_operandB[8] => data_operandB[8].IN1
data_operandB[9] => data_operandB[9].IN1
data_operandB[10] => data_operandB[10].IN1
data_operandB[11] => data_operandB[11].IN1
data_operandB[12] => data_operandB[12].IN1
data_operandB[13] => data_operandB[13].IN1
data_operandB[14] => data_operandB[14].IN1
data_operandB[15] => data_operandB[15].IN1
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
result_add[0] <= RCA:RCA0.port3
result_add[1] <= RCA:RCA0.port3
result_add[2] <= RCA:RCA0.port3
result_add[3] <= RCA:RCA0.port3
result_add[4] <= RCA:RCA0.port3
result_add[5] <= RCA:RCA0.port3
result_add[6] <= RCA:RCA0.port3
result_add[7] <= RCA:RCA0.port3
result_add[8] <= RCA:RCA0.port3
result_add[9] <= RCA:RCA0.port3
result_add[10] <= RCA:RCA0.port3
result_add[11] <= RCA:RCA0.port3
result_add[12] <= RCA:RCA0.port3
result_add[13] <= RCA:RCA0.port3
result_add[14] <= RCA:RCA0.port3
result_add[15] <= RCA:RCA0.port3
result_add[16] <= mux2to1:start[0].mux0.port3
result_add[17] <= mux2to1:start[1].mux0.port3
result_add[18] <= mux2to1:start[2].mux0.port3
result_add[19] <= mux2to1:start[3].mux0.port3
result_add[20] <= mux2to1:start[4].mux0.port3
result_add[21] <= mux2to1:start[5].mux0.port3
result_add[22] <= mux2to1:start[6].mux0.port3
result_add[23] <= mux2to1:start[7].mux0.port3
result_add[24] <= mux2to1:start[8].mux0.port3
result_add[25] <= mux2to1:start[9].mux0.port3
result_add[26] <= mux2to1:start[10].mux0.port3
result_add[27] <= mux2to1:start[11].mux0.port3
result_add[28] <= mux2to1:start[12].mux0.port3
result_add[29] <= mux2to1:start[13].mux0.port3
result_add[30] <= mux2to1:start[14].mux0.port3
result_add[31] <= mux2to1:start[15].mux0.port3
overflow <= or1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
ci => ci.IN1
sum[0] <= full_adder:u0.port3
sum[1] <= full_adder:u1.port3
sum[2] <= full_adder:u2.port3
sum[3] <= full_adder:u3.port3
sum[4] <= full_adder:u4.port3
sum[5] <= full_adder:u5.port3
sum[6] <= full_adder:u6.port3
sum[7] <= full_adder:u7.port3
sum[8] <= full_adder:u8.port3
sum[9] <= full_adder:u9.port3
sum[10] <= full_adder:u10.port3
sum[11] <= full_adder:u11.port3
sum[12] <= full_adder:u12.port3
sum[13] <= full_adder:u13.port3
sum[14] <= full_adder:u14.port3
sum[15] <= full_adder:u15.port3
co <= full_adder:u15.port4


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u0
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u1
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u2
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u3
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u4
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u5
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u6
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u7
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u8
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u9
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u10
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u11
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u12
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u13
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u14
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA0|full_adder:u15
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
ci => ci.IN1
sum[0] <= full_adder:u0.port3
sum[1] <= full_adder:u1.port3
sum[2] <= full_adder:u2.port3
sum[3] <= full_adder:u3.port3
sum[4] <= full_adder:u4.port3
sum[5] <= full_adder:u5.port3
sum[6] <= full_adder:u6.port3
sum[7] <= full_adder:u7.port3
sum[8] <= full_adder:u8.port3
sum[9] <= full_adder:u9.port3
sum[10] <= full_adder:u10.port3
sum[11] <= full_adder:u11.port3
sum[12] <= full_adder:u12.port3
sum[13] <= full_adder:u13.port3
sum[14] <= full_adder:u14.port3
sum[15] <= full_adder:u15.port3
co <= full_adder:u15.port4


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u0
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u1
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u2
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u3
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u4
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u5
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u6
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u7
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u8
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u9
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u10
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u11
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u12
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u13
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u14
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA1|full_adder:u15
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
ci => ci.IN1
sum[0] <= full_adder:u0.port3
sum[1] <= full_adder:u1.port3
sum[2] <= full_adder:u2.port3
sum[3] <= full_adder:u3.port3
sum[4] <= full_adder:u4.port3
sum[5] <= full_adder:u5.port3
sum[6] <= full_adder:u6.port3
sum[7] <= full_adder:u7.port3
sum[8] <= full_adder:u8.port3
sum[9] <= full_adder:u9.port3
sum[10] <= full_adder:u10.port3
sum[11] <= full_adder:u11.port3
sum[12] <= full_adder:u12.port3
sum[13] <= full_adder:u13.port3
sum[14] <= full_adder:u14.port3
sum[15] <= full_adder:u15.port3
co <= full_adder:u15.port4


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u0
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u1
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u2
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u3
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u4
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u5
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u6
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u7
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u8
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u9
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u10
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u11
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u12
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u13
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u14
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|RCA:RCA2|full_adder:u15
a => g1.IN0
a => g4.IN0
b => g1.IN1
b => g4.IN1
ci => g2.IN1
ci => g3.IN1
sum <= g2.DB_MAX_OUTPUT_PORT_TYPE
co <= g5.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[0].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[1].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[2].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[3].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[4].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[5].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[6].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[7].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[8].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[9].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[10].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[11].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[12].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[13].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[14].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_subtract:subtract32|alu_add:alu_add1|mux2to1:start[15].mux0
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_and:and32
data_operandA[0] => start[0].and1.IN0
data_operandA[1] => start[1].and1.IN0
data_operandA[2] => start[2].and1.IN0
data_operandA[3] => start[3].and1.IN0
data_operandA[4] => start[4].and1.IN0
data_operandA[5] => start[5].and1.IN0
data_operandA[6] => start[6].and1.IN0
data_operandA[7] => start[7].and1.IN0
data_operandA[8] => start[8].and1.IN0
data_operandA[9] => start[9].and1.IN0
data_operandA[10] => start[10].and1.IN0
data_operandA[11] => start[11].and1.IN0
data_operandA[12] => start[12].and1.IN0
data_operandA[13] => start[13].and1.IN0
data_operandA[14] => start[14].and1.IN0
data_operandA[15] => start[15].and1.IN0
data_operandA[16] => start[16].and1.IN0
data_operandA[17] => start[17].and1.IN0
data_operandA[18] => start[18].and1.IN0
data_operandA[19] => start[19].and1.IN0
data_operandA[20] => start[20].and1.IN0
data_operandA[21] => start[21].and1.IN0
data_operandA[22] => start[22].and1.IN0
data_operandA[23] => start[23].and1.IN0
data_operandA[24] => start[24].and1.IN0
data_operandA[25] => start[25].and1.IN0
data_operandA[26] => start[26].and1.IN0
data_operandA[27] => start[27].and1.IN0
data_operandA[28] => start[28].and1.IN0
data_operandA[29] => start[29].and1.IN0
data_operandA[30] => start[30].and1.IN0
data_operandA[31] => start[31].and1.IN0
data_operandB[0] => start[0].and1.IN1
data_operandB[1] => start[1].and1.IN1
data_operandB[2] => start[2].and1.IN1
data_operandB[3] => start[3].and1.IN1
data_operandB[4] => start[4].and1.IN1
data_operandB[5] => start[5].and1.IN1
data_operandB[6] => start[6].and1.IN1
data_operandB[7] => start[7].and1.IN1
data_operandB[8] => start[8].and1.IN1
data_operandB[9] => start[9].and1.IN1
data_operandB[10] => start[10].and1.IN1
data_operandB[11] => start[11].and1.IN1
data_operandB[12] => start[12].and1.IN1
data_operandB[13] => start[13].and1.IN1
data_operandB[14] => start[14].and1.IN1
data_operandB[15] => start[15].and1.IN1
data_operandB[16] => start[16].and1.IN1
data_operandB[17] => start[17].and1.IN1
data_operandB[18] => start[18].and1.IN1
data_operandB[19] => start[19].and1.IN1
data_operandB[20] => start[20].and1.IN1
data_operandB[21] => start[21].and1.IN1
data_operandB[22] => start[22].and1.IN1
data_operandB[23] => start[23].and1.IN1
data_operandB[24] => start[24].and1.IN1
data_operandB[25] => start[25].and1.IN1
data_operandB[26] => start[26].and1.IN1
data_operandB[27] => start[27].and1.IN1
data_operandB[28] => start[28].and1.IN1
data_operandB[29] => start[29].and1.IN1
data_operandB[30] => start[30].and1.IN1
data_operandB[31] => start[31].and1.IN1
result_and[0] <= start[0].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[1] <= start[1].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[2] <= start[2].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[3] <= start[3].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[4] <= start[4].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[5] <= start[5].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[6] <= start[6].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[7] <= start[7].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[8] <= start[8].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[9] <= start[9].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[10] <= start[10].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[11] <= start[11].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[12] <= start[12].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[13] <= start[13].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[14] <= start[14].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[15] <= start[15].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[16] <= start[16].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[17] <= start[17].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[18] <= start[18].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[19] <= start[19].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[20] <= start[20].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[21] <= start[21].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[22] <= start[22].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[23] <= start[23].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[24] <= start[24].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[25] <= start[25].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[26] <= start[26].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[27] <= start[27].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[28] <= start[28].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[29] <= start[29].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[30] <= start[30].and1.DB_MAX_OUTPUT_PORT_TYPE
result_and[31] <= start[31].and1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_or:or32
data_operandA[0] => start[0].or1.IN0
data_operandA[1] => start[1].or1.IN0
data_operandA[2] => start[2].or1.IN0
data_operandA[3] => start[3].or1.IN0
data_operandA[4] => start[4].or1.IN0
data_operandA[5] => start[5].or1.IN0
data_operandA[6] => start[6].or1.IN0
data_operandA[7] => start[7].or1.IN0
data_operandA[8] => start[8].or1.IN0
data_operandA[9] => start[9].or1.IN0
data_operandA[10] => start[10].or1.IN0
data_operandA[11] => start[11].or1.IN0
data_operandA[12] => start[12].or1.IN0
data_operandA[13] => start[13].or1.IN0
data_operandA[14] => start[14].or1.IN0
data_operandA[15] => start[15].or1.IN0
data_operandA[16] => start[16].or1.IN0
data_operandA[17] => start[17].or1.IN0
data_operandA[18] => start[18].or1.IN0
data_operandA[19] => start[19].or1.IN0
data_operandA[20] => start[20].or1.IN0
data_operandA[21] => start[21].or1.IN0
data_operandA[22] => start[22].or1.IN0
data_operandA[23] => start[23].or1.IN0
data_operandA[24] => start[24].or1.IN0
data_operandA[25] => start[25].or1.IN0
data_operandA[26] => start[26].or1.IN0
data_operandA[27] => start[27].or1.IN0
data_operandA[28] => start[28].or1.IN0
data_operandA[29] => start[29].or1.IN0
data_operandA[30] => start[30].or1.IN0
data_operandA[31] => start[31].or1.IN0
data_operandB[0] => start[0].or1.IN1
data_operandB[1] => start[1].or1.IN1
data_operandB[2] => start[2].or1.IN1
data_operandB[3] => start[3].or1.IN1
data_operandB[4] => start[4].or1.IN1
data_operandB[5] => start[5].or1.IN1
data_operandB[6] => start[6].or1.IN1
data_operandB[7] => start[7].or1.IN1
data_operandB[8] => start[8].or1.IN1
data_operandB[9] => start[9].or1.IN1
data_operandB[10] => start[10].or1.IN1
data_operandB[11] => start[11].or1.IN1
data_operandB[12] => start[12].or1.IN1
data_operandB[13] => start[13].or1.IN1
data_operandB[14] => start[14].or1.IN1
data_operandB[15] => start[15].or1.IN1
data_operandB[16] => start[16].or1.IN1
data_operandB[17] => start[17].or1.IN1
data_operandB[18] => start[18].or1.IN1
data_operandB[19] => start[19].or1.IN1
data_operandB[20] => start[20].or1.IN1
data_operandB[21] => start[21].or1.IN1
data_operandB[22] => start[22].or1.IN1
data_operandB[23] => start[23].or1.IN1
data_operandB[24] => start[24].or1.IN1
data_operandB[25] => start[25].or1.IN1
data_operandB[26] => start[26].or1.IN1
data_operandB[27] => start[27].or1.IN1
data_operandB[28] => start[28].or1.IN1
data_operandB[29] => start[29].or1.IN1
data_operandB[30] => start[30].or1.IN1
data_operandB[31] => start[31].or1.IN1
result_or[0] <= start[0].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[1] <= start[1].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[2] <= start[2].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[3] <= start[3].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[4] <= start[4].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[5] <= start[5].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[6] <= start[6].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[7] <= start[7].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[8] <= start[8].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[9] <= start[9].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[10] <= start[10].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[11] <= start[11].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[12] <= start[12].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[13] <= start[13].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[14] <= start[14].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[15] <= start[15].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[16] <= start[16].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[17] <= start[17].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[18] <= start[18].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[19] <= start[19].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[20] <= start[20].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[21] <= start[21].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[22] <= start[22].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[23] <= start[23].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[24] <= start[24].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[25] <= start[25].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[26] <= start[26].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[27] <= start[27].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[28] <= start[28].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[29] <= start[29].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[30] <= start[30].or1.DB_MAX_OUTPUT_PORT_TYPE
result_or[31] <= start[31].or1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32
data_operandA[0] => data_operandA[0].IN1
data_operandA[1] => data_operandA[1].IN1
data_operandA[2] => data_operandA[2].IN1
data_operandA[3] => data_operandA[3].IN1
data_operandA[4] => data_operandA[4].IN1
data_operandA[5] => data_operandA[5].IN1
data_operandA[6] => data_operandA[6].IN1
data_operandA[7] => data_operandA[7].IN1
data_operandA[8] => data_operandA[8].IN1
data_operandA[9] => data_operandA[9].IN1
data_operandA[10] => data_operandA[10].IN1
data_operandA[11] => data_operandA[11].IN1
data_operandA[12] => data_operandA[12].IN1
data_operandA[13] => data_operandA[13].IN1
data_operandA[14] => data_operandA[14].IN1
data_operandA[15] => data_operandA[15].IN1
data_operandA[16] => data_operandA[16].IN1
data_operandA[17] => data_operandA[17].IN1
data_operandA[18] => data_operandA[18].IN1
data_operandA[19] => data_operandA[19].IN1
data_operandA[20] => data_operandA[20].IN1
data_operandA[21] => data_operandA[21].IN1
data_operandA[22] => data_operandA[22].IN1
data_operandA[23] => data_operandA[23].IN1
data_operandA[24] => data_operandA[24].IN1
data_operandA[25] => data_operandA[25].IN1
data_operandA[26] => data_operandA[26].IN1
data_operandA[27] => data_operandA[27].IN1
data_operandA[28] => data_operandA[28].IN1
data_operandA[29] => data_operandA[29].IN1
data_operandA[30] => data_operandA[30].IN1
data_operandA[31] => data_operandA[31].IN1
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN1
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN1
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN1
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN1
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN1
result_sll[0] <= sll_5:s5.port2
result_sll[1] <= sll_5:s5.port2
result_sll[2] <= sll_5:s5.port2
result_sll[3] <= sll_5:s5.port2
result_sll[4] <= sll_5:s5.port2
result_sll[5] <= sll_5:s5.port2
result_sll[6] <= sll_5:s5.port2
result_sll[7] <= sll_5:s5.port2
result_sll[8] <= sll_5:s5.port2
result_sll[9] <= sll_5:s5.port2
result_sll[10] <= sll_5:s5.port2
result_sll[11] <= sll_5:s5.port2
result_sll[12] <= sll_5:s5.port2
result_sll[13] <= sll_5:s5.port2
result_sll[14] <= sll_5:s5.port2
result_sll[15] <= sll_5:s5.port2
result_sll[16] <= sll_5:s5.port2
result_sll[17] <= sll_5:s5.port2
result_sll[18] <= sll_5:s5.port2
result_sll[19] <= sll_5:s5.port2
result_sll[20] <= sll_5:s5.port2
result_sll[21] <= sll_5:s5.port2
result_sll[22] <= sll_5:s5.port2
result_sll[23] <= sll_5:s5.port2
result_sll[24] <= sll_5:s5.port2
result_sll[25] <= sll_5:s5.port2
result_sll[26] <= sll_5:s5.port2
result_sll[27] <= sll_5:s5.port2
result_sll[28] <= sll_5:s5.port2
result_sll[29] <= sll_5:s5.port2
result_sll[30] <= sll_5:s5.port2
result_sll[31] <= sll_5:s5.port2


|alu|alu_sll:sll32|sll_1:s1
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
in[16] => in[16].IN2
in[17] => in[17].IN2
in[18] => in[18].IN2
in[19] => in[19].IN2
in[20] => in[20].IN2
in[21] => in[21].IN2
in[22] => in[22].IN2
in[23] => in[23].IN2
in[24] => in[24].IN2
in[25] => in[25].IN2
in[26] => in[26].IN2
in[27] => in[27].IN2
in[28] => in[28].IN2
in[29] => in[29].IN2
in[30] => in[30].IN2
in[31] => in[31].IN1
sel <> mux2to1:mux10.port2
sel <> mux2to1:start1[0].mux11.port2
sel <> mux2to1:start1[1].mux11.port2
sel <> mux2to1:start1[2].mux11.port2
sel <> mux2to1:start1[3].mux11.port2
sel <> mux2to1:start1[4].mux11.port2
sel <> mux2to1:start1[5].mux11.port2
sel <> mux2to1:start1[6].mux11.port2
sel <> mux2to1:start1[7].mux11.port2
sel <> mux2to1:start1[8].mux11.port2
sel <> mux2to1:start1[9].mux11.port2
sel <> mux2to1:start1[10].mux11.port2
sel <> mux2to1:start1[11].mux11.port2
sel <> mux2to1:start1[12].mux11.port2
sel <> mux2to1:start1[13].mux11.port2
sel <> mux2to1:start1[14].mux11.port2
sel <> mux2to1:start1[15].mux11.port2
sel <> mux2to1:start1[16].mux11.port2
sel <> mux2to1:start1[17].mux11.port2
sel <> mux2to1:start1[18].mux11.port2
sel <> mux2to1:start1[19].mux11.port2
sel <> mux2to1:start1[20].mux11.port2
sel <> mux2to1:start1[21].mux11.port2
sel <> mux2to1:start1[22].mux11.port2
sel <> mux2to1:start1[23].mux11.port2
sel <> mux2to1:start1[24].mux11.port2
sel <> mux2to1:start1[25].mux11.port2
sel <> mux2to1:start1[26].mux11.port2
sel <> mux2to1:start1[27].mux11.port2
sel <> mux2to1:start1[28].mux11.port2
sel <> mux2to1:start1[29].mux11.port2
sel <> mux2to1:start1[30].mux11.port2
out[0] <= mux2to1:mux10.port3
out[1] <= mux2to1:start1[0].mux11.port3
out[2] <= mux2to1:start1[1].mux11.port3
out[3] <= mux2to1:start1[2].mux11.port3
out[4] <= mux2to1:start1[3].mux11.port3
out[5] <= mux2to1:start1[4].mux11.port3
out[6] <= mux2to1:start1[5].mux11.port3
out[7] <= mux2to1:start1[6].mux11.port3
out[8] <= mux2to1:start1[7].mux11.port3
out[9] <= mux2to1:start1[8].mux11.port3
out[10] <= mux2to1:start1[9].mux11.port3
out[11] <= mux2to1:start1[10].mux11.port3
out[12] <= mux2to1:start1[11].mux11.port3
out[13] <= mux2to1:start1[12].mux11.port3
out[14] <= mux2to1:start1[13].mux11.port3
out[15] <= mux2to1:start1[14].mux11.port3
out[16] <= mux2to1:start1[15].mux11.port3
out[17] <= mux2to1:start1[16].mux11.port3
out[18] <= mux2to1:start1[17].mux11.port3
out[19] <= mux2to1:start1[18].mux11.port3
out[20] <= mux2to1:start1[19].mux11.port3
out[21] <= mux2to1:start1[20].mux11.port3
out[22] <= mux2to1:start1[21].mux11.port3
out[23] <= mux2to1:start1[22].mux11.port3
out[24] <= mux2to1:start1[23].mux11.port3
out[25] <= mux2to1:start1[24].mux11.port3
out[26] <= mux2to1:start1[25].mux11.port3
out[27] <= mux2to1:start1[26].mux11.port3
out[28] <= mux2to1:start1[27].mux11.port3
out[29] <= mux2to1:start1[28].mux11.port3
out[30] <= mux2to1:start1[29].mux11.port3
out[31] <= mux2to1:start1[30].mux11.port3


|alu|alu_sll:sll32|sll_1:s1|mux2to1:mux10
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[0].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[1].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[2].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[3].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[4].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[5].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[6].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[7].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[8].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[9].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[10].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[11].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[12].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[13].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[14].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[15].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[16].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[17].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[18].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[19].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[20].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[21].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[22].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[23].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[24].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[25].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[26].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[27].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[28].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[29].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_1:s1|mux2to1:start1[30].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
in[16] => in[16].IN2
in[17] => in[17].IN2
in[18] => in[18].IN2
in[19] => in[19].IN2
in[20] => in[20].IN2
in[21] => in[21].IN2
in[22] => in[22].IN2
in[23] => in[23].IN2
in[24] => in[24].IN2
in[25] => in[25].IN2
in[26] => in[26].IN2
in[27] => in[27].IN2
in[28] => in[28].IN2
in[29] => in[29].IN2
in[30] => in[30].IN1
in[31] => in[31].IN1
sel <> mux2to1:mux20.port2
sel <> mux2to1:mux21.port2
sel <> mux2to1:start2[0].mux22.port2
sel <> mux2to1:start2[1].mux22.port2
sel <> mux2to1:start2[2].mux22.port2
sel <> mux2to1:start2[3].mux22.port2
sel <> mux2to1:start2[4].mux22.port2
sel <> mux2to1:start2[5].mux22.port2
sel <> mux2to1:start2[6].mux22.port2
sel <> mux2to1:start2[7].mux22.port2
sel <> mux2to1:start2[8].mux22.port2
sel <> mux2to1:start2[9].mux22.port2
sel <> mux2to1:start2[10].mux22.port2
sel <> mux2to1:start2[11].mux22.port2
sel <> mux2to1:start2[12].mux22.port2
sel <> mux2to1:start2[13].mux22.port2
sel <> mux2to1:start2[14].mux22.port2
sel <> mux2to1:start2[15].mux22.port2
sel <> mux2to1:start2[16].mux22.port2
sel <> mux2to1:start2[17].mux22.port2
sel <> mux2to1:start2[18].mux22.port2
sel <> mux2to1:start2[19].mux22.port2
sel <> mux2to1:start2[20].mux22.port2
sel <> mux2to1:start2[21].mux22.port2
sel <> mux2to1:start2[22].mux22.port2
sel <> mux2to1:start2[23].mux22.port2
sel <> mux2to1:start2[24].mux22.port2
sel <> mux2to1:start2[25].mux22.port2
sel <> mux2to1:start2[26].mux22.port2
sel <> mux2to1:start2[27].mux22.port2
sel <> mux2to1:start2[28].mux22.port2
sel <> mux2to1:start2[29].mux22.port2
out[0] <= mux2to1:mux20.port3
out[1] <= mux2to1:mux21.port3
out[2] <= mux2to1:start2[0].mux22.port3
out[3] <= mux2to1:start2[1].mux22.port3
out[4] <= mux2to1:start2[2].mux22.port3
out[5] <= mux2to1:start2[3].mux22.port3
out[6] <= mux2to1:start2[4].mux22.port3
out[7] <= mux2to1:start2[5].mux22.port3
out[8] <= mux2to1:start2[6].mux22.port3
out[9] <= mux2to1:start2[7].mux22.port3
out[10] <= mux2to1:start2[8].mux22.port3
out[11] <= mux2to1:start2[9].mux22.port3
out[12] <= mux2to1:start2[10].mux22.port3
out[13] <= mux2to1:start2[11].mux22.port3
out[14] <= mux2to1:start2[12].mux22.port3
out[15] <= mux2to1:start2[13].mux22.port3
out[16] <= mux2to1:start2[14].mux22.port3
out[17] <= mux2to1:start2[15].mux22.port3
out[18] <= mux2to1:start2[16].mux22.port3
out[19] <= mux2to1:start2[17].mux22.port3
out[20] <= mux2to1:start2[18].mux22.port3
out[21] <= mux2to1:start2[19].mux22.port3
out[22] <= mux2to1:start2[20].mux22.port3
out[23] <= mux2to1:start2[21].mux22.port3
out[24] <= mux2to1:start2[22].mux22.port3
out[25] <= mux2to1:start2[23].mux22.port3
out[26] <= mux2to1:start2[24].mux22.port3
out[27] <= mux2to1:start2[25].mux22.port3
out[28] <= mux2to1:start2[26].mux22.port3
out[29] <= mux2to1:start2[27].mux22.port3
out[30] <= mux2to1:start2[28].mux22.port3
out[31] <= mux2to1:start2[29].mux22.port3


|alu|alu_sll:sll32|sll_2:s2|mux2to1:mux20
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:mux21
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[0].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[1].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[2].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[3].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[4].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[5].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[6].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[7].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[8].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[9].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[10].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[11].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[12].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[13].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[14].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[15].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[16].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[17].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[18].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[19].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[20].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[21].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[22].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[23].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[24].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[25].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[26].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[27].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[28].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_2:s2|mux2to1:start2[29].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
in[16] => in[16].IN2
in[17] => in[17].IN2
in[18] => in[18].IN2
in[19] => in[19].IN2
in[20] => in[20].IN2
in[21] => in[21].IN2
in[22] => in[22].IN2
in[23] => in[23].IN2
in[24] => in[24].IN2
in[25] => in[25].IN2
in[26] => in[26].IN2
in[27] => in[27].IN2
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
sel <> mux2to1:mux30.port2
sel <> mux2to1:mux31.port2
sel <> mux2to1:mux32.port2
sel <> mux2to1:mux33.port2
sel <> mux2to1:start3[0].mux34.port2
sel <> mux2to1:start3[1].mux34.port2
sel <> mux2to1:start3[2].mux34.port2
sel <> mux2to1:start3[3].mux34.port2
sel <> mux2to1:start3[4].mux34.port2
sel <> mux2to1:start3[5].mux34.port2
sel <> mux2to1:start3[6].mux34.port2
sel <> mux2to1:start3[7].mux34.port2
sel <> mux2to1:start3[8].mux34.port2
sel <> mux2to1:start3[9].mux34.port2
sel <> mux2to1:start3[10].mux34.port2
sel <> mux2to1:start3[11].mux34.port2
sel <> mux2to1:start3[12].mux34.port2
sel <> mux2to1:start3[13].mux34.port2
sel <> mux2to1:start3[14].mux34.port2
sel <> mux2to1:start3[15].mux34.port2
sel <> mux2to1:start3[16].mux34.port2
sel <> mux2to1:start3[17].mux34.port2
sel <> mux2to1:start3[18].mux34.port2
sel <> mux2to1:start3[19].mux34.port2
sel <> mux2to1:start3[20].mux34.port2
sel <> mux2to1:start3[21].mux34.port2
sel <> mux2to1:start3[22].mux34.port2
sel <> mux2to1:start3[23].mux34.port2
sel <> mux2to1:start3[24].mux34.port2
sel <> mux2to1:start3[25].mux34.port2
sel <> mux2to1:start3[26].mux34.port2
sel <> mux2to1:start3[27].mux34.port2
out[0] <= mux2to1:mux30.port3
out[1] <= mux2to1:mux31.port3
out[2] <= mux2to1:mux32.port3
out[3] <= mux2to1:mux33.port3
out[4] <= mux2to1:start3[0].mux34.port3
out[5] <= mux2to1:start3[1].mux34.port3
out[6] <= mux2to1:start3[2].mux34.port3
out[7] <= mux2to1:start3[3].mux34.port3
out[8] <= mux2to1:start3[4].mux34.port3
out[9] <= mux2to1:start3[5].mux34.port3
out[10] <= mux2to1:start3[6].mux34.port3
out[11] <= mux2to1:start3[7].mux34.port3
out[12] <= mux2to1:start3[8].mux34.port3
out[13] <= mux2to1:start3[9].mux34.port3
out[14] <= mux2to1:start3[10].mux34.port3
out[15] <= mux2to1:start3[11].mux34.port3
out[16] <= mux2to1:start3[12].mux34.port3
out[17] <= mux2to1:start3[13].mux34.port3
out[18] <= mux2to1:start3[14].mux34.port3
out[19] <= mux2to1:start3[15].mux34.port3
out[20] <= mux2to1:start3[16].mux34.port3
out[21] <= mux2to1:start3[17].mux34.port3
out[22] <= mux2to1:start3[18].mux34.port3
out[23] <= mux2to1:start3[19].mux34.port3
out[24] <= mux2to1:start3[20].mux34.port3
out[25] <= mux2to1:start3[21].mux34.port3
out[26] <= mux2to1:start3[22].mux34.port3
out[27] <= mux2to1:start3[23].mux34.port3
out[28] <= mux2to1:start3[24].mux34.port3
out[29] <= mux2to1:start3[25].mux34.port3
out[30] <= mux2to1:start3[26].mux34.port3
out[31] <= mux2to1:start3[27].mux34.port3


|alu|alu_sll:sll32|sll_3:s3|mux2to1:mux30
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:mux31
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:mux32
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:mux33
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[0].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[1].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[2].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[3].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[4].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[5].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[6].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[7].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[8].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[9].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[10].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[11].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[12].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[13].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[14].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[15].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[16].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[17].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[18].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[19].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[20].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[21].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[22].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[23].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[24].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[25].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[26].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_3:s3|mux2to1:start3[27].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
in[16] => in[16].IN2
in[17] => in[17].IN2
in[18] => in[18].IN2
in[19] => in[19].IN2
in[20] => in[20].IN2
in[21] => in[21].IN2
in[22] => in[22].IN2
in[23] => in[23].IN2
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
sel <> mux2to1:start4[0].mux40.port2
sel <> mux2to1:start4[1].mux40.port2
sel <> mux2to1:start4[2].mux40.port2
sel <> mux2to1:start4[3].mux40.port2
sel <> mux2to1:start4[4].mux40.port2
sel <> mux2to1:start4[5].mux40.port2
sel <> mux2to1:start4[6].mux40.port2
sel <> mux2to1:start4[7].mux40.port2
sel <> mux2to1:start41[0].mux41.port2
sel <> mux2to1:start41[1].mux41.port2
sel <> mux2to1:start41[2].mux41.port2
sel <> mux2to1:start41[3].mux41.port2
sel <> mux2to1:start41[4].mux41.port2
sel <> mux2to1:start41[5].mux41.port2
sel <> mux2to1:start41[6].mux41.port2
sel <> mux2to1:start41[7].mux41.port2
sel <> mux2to1:start41[8].mux41.port2
sel <> mux2to1:start41[9].mux41.port2
sel <> mux2to1:start41[10].mux41.port2
sel <> mux2to1:start41[11].mux41.port2
sel <> mux2to1:start41[12].mux41.port2
sel <> mux2to1:start41[13].mux41.port2
sel <> mux2to1:start41[14].mux41.port2
sel <> mux2to1:start41[15].mux41.port2
sel <> mux2to1:start41[16].mux41.port2
sel <> mux2to1:start41[17].mux41.port2
sel <> mux2to1:start41[18].mux41.port2
sel <> mux2to1:start41[19].mux41.port2
sel <> mux2to1:start41[20].mux41.port2
sel <> mux2to1:start41[21].mux41.port2
sel <> mux2to1:start41[22].mux41.port2
sel <> mux2to1:start41[23].mux41.port2
out[0] <= mux2to1:start4[0].mux40.port3
out[1] <= mux2to1:start4[1].mux40.port3
out[2] <= mux2to1:start4[2].mux40.port3
out[3] <= mux2to1:start4[3].mux40.port3
out[4] <= mux2to1:start4[4].mux40.port3
out[5] <= mux2to1:start4[5].mux40.port3
out[6] <= mux2to1:start4[6].mux40.port3
out[7] <= mux2to1:start4[7].mux40.port3
out[8] <= mux2to1:start41[0].mux41.port3
out[9] <= mux2to1:start41[1].mux41.port3
out[10] <= mux2to1:start41[2].mux41.port3
out[11] <= mux2to1:start41[3].mux41.port3
out[12] <= mux2to1:start41[4].mux41.port3
out[13] <= mux2to1:start41[5].mux41.port3
out[14] <= mux2to1:start41[6].mux41.port3
out[15] <= mux2to1:start41[7].mux41.port3
out[16] <= mux2to1:start41[8].mux41.port3
out[17] <= mux2to1:start41[9].mux41.port3
out[18] <= mux2to1:start41[10].mux41.port3
out[19] <= mux2to1:start41[11].mux41.port3
out[20] <= mux2to1:start41[12].mux41.port3
out[21] <= mux2to1:start41[13].mux41.port3
out[22] <= mux2to1:start41[14].mux41.port3
out[23] <= mux2to1:start41[15].mux41.port3
out[24] <= mux2to1:start41[16].mux41.port3
out[25] <= mux2to1:start41[17].mux41.port3
out[26] <= mux2to1:start41[18].mux41.port3
out[27] <= mux2to1:start41[19].mux41.port3
out[28] <= mux2to1:start41[20].mux41.port3
out[29] <= mux2to1:start41[21].mux41.port3
out[30] <= mux2to1:start41[22].mux41.port3
out[31] <= mux2to1:start41[23].mux41.port3


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[0].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[1].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[2].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[3].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[4].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[5].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[6].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start4[7].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[0].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[1].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[2].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[3].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[4].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[5].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[6].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[7].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[8].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[9].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[10].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[11].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[12].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[13].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[14].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[15].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[16].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[17].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[18].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[19].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[20].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[21].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[22].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_4:s4|mux2to1:start41[23].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
sel <> mux2to1:start5[0].mux40.port2
sel <> mux2to1:start5[1].mux40.port2
sel <> mux2to1:start5[2].mux40.port2
sel <> mux2to1:start5[3].mux40.port2
sel <> mux2to1:start5[4].mux40.port2
sel <> mux2to1:start5[5].mux40.port2
sel <> mux2to1:start5[6].mux40.port2
sel <> mux2to1:start5[7].mux40.port2
sel <> mux2to1:start5[8].mux40.port2
sel <> mux2to1:start5[9].mux40.port2
sel <> mux2to1:start5[10].mux40.port2
sel <> mux2to1:start5[11].mux40.port2
sel <> mux2to1:start5[12].mux40.port2
sel <> mux2to1:start5[13].mux40.port2
sel <> mux2to1:start5[14].mux40.port2
sel <> mux2to1:start5[15].mux40.port2
sel <> mux2to1:start51[0].mux51.port2
sel <> mux2to1:start51[1].mux51.port2
sel <> mux2to1:start51[2].mux51.port2
sel <> mux2to1:start51[3].mux51.port2
sel <> mux2to1:start51[4].mux51.port2
sel <> mux2to1:start51[5].mux51.port2
sel <> mux2to1:start51[6].mux51.port2
sel <> mux2to1:start51[7].mux51.port2
sel <> mux2to1:start51[8].mux51.port2
sel <> mux2to1:start51[9].mux51.port2
sel <> mux2to1:start51[10].mux51.port2
sel <> mux2to1:start51[11].mux51.port2
sel <> mux2to1:start51[12].mux51.port2
sel <> mux2to1:start51[13].mux51.port2
sel <> mux2to1:start51[14].mux51.port2
sel <> mux2to1:start51[15].mux51.port2
out[0] <= mux2to1:start5[0].mux40.port3
out[1] <= mux2to1:start5[1].mux40.port3
out[2] <= mux2to1:start5[2].mux40.port3
out[3] <= mux2to1:start5[3].mux40.port3
out[4] <= mux2to1:start5[4].mux40.port3
out[5] <= mux2to1:start5[5].mux40.port3
out[6] <= mux2to1:start5[6].mux40.port3
out[7] <= mux2to1:start5[7].mux40.port3
out[8] <= mux2to1:start5[8].mux40.port3
out[9] <= mux2to1:start5[9].mux40.port3
out[10] <= mux2to1:start5[10].mux40.port3
out[11] <= mux2to1:start5[11].mux40.port3
out[12] <= mux2to1:start5[12].mux40.port3
out[13] <= mux2to1:start5[13].mux40.port3
out[14] <= mux2to1:start5[14].mux40.port3
out[15] <= mux2to1:start5[15].mux40.port3
out[16] <= mux2to1:start51[0].mux51.port3
out[17] <= mux2to1:start51[1].mux51.port3
out[18] <= mux2to1:start51[2].mux51.port3
out[19] <= mux2to1:start51[3].mux51.port3
out[20] <= mux2to1:start51[4].mux51.port3
out[21] <= mux2to1:start51[5].mux51.port3
out[22] <= mux2to1:start51[6].mux51.port3
out[23] <= mux2to1:start51[7].mux51.port3
out[24] <= mux2to1:start51[8].mux51.port3
out[25] <= mux2to1:start51[9].mux51.port3
out[26] <= mux2to1:start51[10].mux51.port3
out[27] <= mux2to1:start51[11].mux51.port3
out[28] <= mux2to1:start51[12].mux51.port3
out[29] <= mux2to1:start51[13].mux51.port3
out[30] <= mux2to1:start51[14].mux51.port3
out[31] <= mux2to1:start51[15].mux51.port3


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[0].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[1].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[2].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[3].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[4].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[5].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[6].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[7].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[8].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[9].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[10].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[11].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[12].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[13].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[14].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start5[15].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[0].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[1].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[2].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[3].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[4].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[5].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[6].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[7].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[8].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[9].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[10].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[11].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[12].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[13].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[14].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sll:sll32|sll_5:s5|mux2to1:start51[15].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32
data_operandA[0] => data_operandA[0].IN1
data_operandA[1] => data_operandA[1].IN1
data_operandA[2] => data_operandA[2].IN1
data_operandA[3] => data_operandA[3].IN1
data_operandA[4] => data_operandA[4].IN1
data_operandA[5] => data_operandA[5].IN1
data_operandA[6] => data_operandA[6].IN1
data_operandA[7] => data_operandA[7].IN1
data_operandA[8] => data_operandA[8].IN1
data_operandA[9] => data_operandA[9].IN1
data_operandA[10] => data_operandA[10].IN1
data_operandA[11] => data_operandA[11].IN1
data_operandA[12] => data_operandA[12].IN1
data_operandA[13] => data_operandA[13].IN1
data_operandA[14] => data_operandA[14].IN1
data_operandA[15] => data_operandA[15].IN1
data_operandA[16] => data_operandA[16].IN1
data_operandA[17] => data_operandA[17].IN1
data_operandA[18] => data_operandA[18].IN1
data_operandA[19] => data_operandA[19].IN1
data_operandA[20] => data_operandA[20].IN1
data_operandA[21] => data_operandA[21].IN1
data_operandA[22] => data_operandA[22].IN1
data_operandA[23] => data_operandA[23].IN1
data_operandA[24] => data_operandA[24].IN1
data_operandA[25] => data_operandA[25].IN1
data_operandA[26] => data_operandA[26].IN1
data_operandA[27] => data_operandA[27].IN1
data_operandA[28] => data_operandA[28].IN1
data_operandA[29] => data_operandA[29].IN1
data_operandA[30] => data_operandA[30].IN1
data_operandA[31] => data_operandA[31].IN6
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN1
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN1
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN1
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN1
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN1
result_sra[0] <= sra_5:s5.port3
result_sra[1] <= sra_5:s5.port3
result_sra[2] <= sra_5:s5.port3
result_sra[3] <= sra_5:s5.port3
result_sra[4] <= sra_5:s5.port3
result_sra[5] <= sra_5:s5.port3
result_sra[6] <= sra_5:s5.port3
result_sra[7] <= sra_5:s5.port3
result_sra[8] <= sra_5:s5.port3
result_sra[9] <= sra_5:s5.port3
result_sra[10] <= sra_5:s5.port3
result_sra[11] <= sra_5:s5.port3
result_sra[12] <= sra_5:s5.port3
result_sra[13] <= sra_5:s5.port3
result_sra[14] <= sra_5:s5.port3
result_sra[15] <= sra_5:s5.port3
result_sra[16] <= sra_5:s5.port3
result_sra[17] <= sra_5:s5.port3
result_sra[18] <= sra_5:s5.port3
result_sra[19] <= sra_5:s5.port3
result_sra[20] <= sra_5:s5.port3
result_sra[21] <= sra_5:s5.port3
result_sra[22] <= sra_5:s5.port3
result_sra[23] <= sra_5:s5.port3
result_sra[24] <= sra_5:s5.port3
result_sra[25] <= sra_5:s5.port3
result_sra[26] <= sra_5:s5.port3
result_sra[27] <= sra_5:s5.port3
result_sra[28] <= sra_5:s5.port3
result_sra[29] <= sra_5:s5.port3
result_sra[30] <= sra_5:s5.port3
result_sra[31] <= sra_5:s5.port3


|alu|alu_sra:sra32|sra_1:s1
in[0] => in[0].IN1
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
in[16] => in[16].IN2
in[17] => in[17].IN2
in[18] => in[18].IN2
in[19] => in[19].IN2
in[20] => in[20].IN2
in[21] => in[21].IN2
in[22] => in[22].IN2
in[23] => in[23].IN2
in[24] => in[24].IN2
in[25] => in[25].IN2
in[26] => in[26].IN2
in[27] => in[27].IN2
in[28] => in[28].IN2
in[29] => in[29].IN2
in[30] => in[30].IN2
in[31] => in[31].IN2
sel <> mux2to1:mux10.port2
sel <> mux2to1:start1[0].mux11.port2
sel <> mux2to1:start1[1].mux11.port2
sel <> mux2to1:start1[2].mux11.port2
sel <> mux2to1:start1[3].mux11.port2
sel <> mux2to1:start1[4].mux11.port2
sel <> mux2to1:start1[5].mux11.port2
sel <> mux2to1:start1[6].mux11.port2
sel <> mux2to1:start1[7].mux11.port2
sel <> mux2to1:start1[8].mux11.port2
sel <> mux2to1:start1[9].mux11.port2
sel <> mux2to1:start1[10].mux11.port2
sel <> mux2to1:start1[11].mux11.port2
sel <> mux2to1:start1[12].mux11.port2
sel <> mux2to1:start1[13].mux11.port2
sel <> mux2to1:start1[14].mux11.port2
sel <> mux2to1:start1[15].mux11.port2
sel <> mux2to1:start1[16].mux11.port2
sel <> mux2to1:start1[17].mux11.port2
sel <> mux2to1:start1[18].mux11.port2
sel <> mux2to1:start1[19].mux11.port2
sel <> mux2to1:start1[20].mux11.port2
sel <> mux2to1:start1[21].mux11.port2
sel <> mux2to1:start1[22].mux11.port2
sel <> mux2to1:start1[23].mux11.port2
sel <> mux2to1:start1[24].mux11.port2
sel <> mux2to1:start1[25].mux11.port2
sel <> mux2to1:start1[26].mux11.port2
sel <> mux2to1:start1[27].mux11.port2
sel <> mux2to1:start1[28].mux11.port2
sel <> mux2to1:start1[29].mux11.port2
sel <> mux2to1:start1[30].mux11.port2
sign <> mux2to1:mux10.port1
out[0] <= mux2to1:start1[30].mux11.port3
out[1] <= mux2to1:start1[29].mux11.port3
out[2] <= mux2to1:start1[28].mux11.port3
out[3] <= mux2to1:start1[27].mux11.port3
out[4] <= mux2to1:start1[26].mux11.port3
out[5] <= mux2to1:start1[25].mux11.port3
out[6] <= mux2to1:start1[24].mux11.port3
out[7] <= mux2to1:start1[23].mux11.port3
out[8] <= mux2to1:start1[22].mux11.port3
out[9] <= mux2to1:start1[21].mux11.port3
out[10] <= mux2to1:start1[20].mux11.port3
out[11] <= mux2to1:start1[19].mux11.port3
out[12] <= mux2to1:start1[18].mux11.port3
out[13] <= mux2to1:start1[17].mux11.port3
out[14] <= mux2to1:start1[16].mux11.port3
out[15] <= mux2to1:start1[15].mux11.port3
out[16] <= mux2to1:start1[14].mux11.port3
out[17] <= mux2to1:start1[13].mux11.port3
out[18] <= mux2to1:start1[12].mux11.port3
out[19] <= mux2to1:start1[11].mux11.port3
out[20] <= mux2to1:start1[10].mux11.port3
out[21] <= mux2to1:start1[9].mux11.port3
out[22] <= mux2to1:start1[8].mux11.port3
out[23] <= mux2to1:start1[7].mux11.port3
out[24] <= mux2to1:start1[6].mux11.port3
out[25] <= mux2to1:start1[5].mux11.port3
out[26] <= mux2to1:start1[4].mux11.port3
out[27] <= mux2to1:start1[3].mux11.port3
out[28] <= mux2to1:start1[2].mux11.port3
out[29] <= mux2to1:start1[1].mux11.port3
out[30] <= mux2to1:start1[0].mux11.port3
out[31] <= mux2to1:mux10.port3


|alu|alu_sra:sra32|sra_1:s1|mux2to1:mux10
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[0].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[1].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[2].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[3].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[4].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[5].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[6].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[7].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[8].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[9].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[10].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[11].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[12].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[13].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[14].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[15].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[16].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[17].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[18].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[19].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[20].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[21].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[22].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[23].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[24].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[25].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[26].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[27].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[28].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[29].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_1:s1|mux2to1:start1[30].mux11
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
in[16] => in[16].IN2
in[17] => in[17].IN2
in[18] => in[18].IN2
in[19] => in[19].IN2
in[20] => in[20].IN2
in[21] => in[21].IN2
in[22] => in[22].IN2
in[23] => in[23].IN2
in[24] => in[24].IN2
in[25] => in[25].IN2
in[26] => in[26].IN2
in[27] => in[27].IN2
in[28] => in[28].IN2
in[29] => in[29].IN2
in[30] => in[30].IN2
in[31] => in[31].IN2
sel <> mux2to1:mux20.port2
sel <> mux2to1:mux21.port2
sel <> mux2to1:start2[0].mux22.port2
sel <> mux2to1:start2[1].mux22.port2
sel <> mux2to1:start2[2].mux22.port2
sel <> mux2to1:start2[3].mux22.port2
sel <> mux2to1:start2[4].mux22.port2
sel <> mux2to1:start2[5].mux22.port2
sel <> mux2to1:start2[6].mux22.port2
sel <> mux2to1:start2[7].mux22.port2
sel <> mux2to1:start2[8].mux22.port2
sel <> mux2to1:start2[9].mux22.port2
sel <> mux2to1:start2[10].mux22.port2
sel <> mux2to1:start2[11].mux22.port2
sel <> mux2to1:start2[12].mux22.port2
sel <> mux2to1:start2[13].mux22.port2
sel <> mux2to1:start2[14].mux22.port2
sel <> mux2to1:start2[15].mux22.port2
sel <> mux2to1:start2[16].mux22.port2
sel <> mux2to1:start2[17].mux22.port2
sel <> mux2to1:start2[18].mux22.port2
sel <> mux2to1:start2[19].mux22.port2
sel <> mux2to1:start2[20].mux22.port2
sel <> mux2to1:start2[21].mux22.port2
sel <> mux2to1:start2[22].mux22.port2
sel <> mux2to1:start2[23].mux22.port2
sel <> mux2to1:start2[24].mux22.port2
sel <> mux2to1:start2[25].mux22.port2
sel <> mux2to1:start2[26].mux22.port2
sel <> mux2to1:start2[27].mux22.port2
sel <> mux2to1:start2[28].mux22.port2
sel <> mux2to1:start2[29].mux22.port2
sign <> mux2to1:mux20.port1
sign <> mux2to1:mux21.port1
out[0] <= mux2to1:start2[29].mux22.port3
out[1] <= mux2to1:start2[28].mux22.port3
out[2] <= mux2to1:start2[27].mux22.port3
out[3] <= mux2to1:start2[26].mux22.port3
out[4] <= mux2to1:start2[25].mux22.port3
out[5] <= mux2to1:start2[24].mux22.port3
out[6] <= mux2to1:start2[23].mux22.port3
out[7] <= mux2to1:start2[22].mux22.port3
out[8] <= mux2to1:start2[21].mux22.port3
out[9] <= mux2to1:start2[20].mux22.port3
out[10] <= mux2to1:start2[19].mux22.port3
out[11] <= mux2to1:start2[18].mux22.port3
out[12] <= mux2to1:start2[17].mux22.port3
out[13] <= mux2to1:start2[16].mux22.port3
out[14] <= mux2to1:start2[15].mux22.port3
out[15] <= mux2to1:start2[14].mux22.port3
out[16] <= mux2to1:start2[13].mux22.port3
out[17] <= mux2to1:start2[12].mux22.port3
out[18] <= mux2to1:start2[11].mux22.port3
out[19] <= mux2to1:start2[10].mux22.port3
out[20] <= mux2to1:start2[9].mux22.port3
out[21] <= mux2to1:start2[8].mux22.port3
out[22] <= mux2to1:start2[7].mux22.port3
out[23] <= mux2to1:start2[6].mux22.port3
out[24] <= mux2to1:start2[5].mux22.port3
out[25] <= mux2to1:start2[4].mux22.port3
out[26] <= mux2to1:start2[3].mux22.port3
out[27] <= mux2to1:start2[2].mux22.port3
out[28] <= mux2to1:start2[1].mux22.port3
out[29] <= mux2to1:start2[0].mux22.port3
out[30] <= mux2to1:mux21.port3
out[31] <= mux2to1:mux20.port3


|alu|alu_sra:sra32|sra_2:s2|mux2to1:mux20
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:mux21
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[0].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[1].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[2].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[3].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[4].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[5].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[6].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[7].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[8].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[9].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[10].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[11].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[12].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[13].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[14].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[15].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[16].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[17].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[18].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[19].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[20].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[21].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[22].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[23].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[24].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[25].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[26].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[27].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[28].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_2:s2|mux2to1:start2[29].mux22
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
in[16] => in[16].IN2
in[17] => in[17].IN2
in[18] => in[18].IN2
in[19] => in[19].IN2
in[20] => in[20].IN2
in[21] => in[21].IN2
in[22] => in[22].IN2
in[23] => in[23].IN2
in[24] => in[24].IN2
in[25] => in[25].IN2
in[26] => in[26].IN2
in[27] => in[27].IN2
in[28] => in[28].IN2
in[29] => in[29].IN2
in[30] => in[30].IN2
in[31] => in[31].IN2
sel <> mux2to1:mux30.port2
sel <> mux2to1:mux31.port2
sel <> mux2to1:mux32.port2
sel <> mux2to1:mux33.port2
sel <> mux2to1:start3[0].mux34.port2
sel <> mux2to1:start3[1].mux34.port2
sel <> mux2to1:start3[2].mux34.port2
sel <> mux2to1:start3[3].mux34.port2
sel <> mux2to1:start3[4].mux34.port2
sel <> mux2to1:start3[5].mux34.port2
sel <> mux2to1:start3[6].mux34.port2
sel <> mux2to1:start3[7].mux34.port2
sel <> mux2to1:start3[8].mux34.port2
sel <> mux2to1:start3[9].mux34.port2
sel <> mux2to1:start3[10].mux34.port2
sel <> mux2to1:start3[11].mux34.port2
sel <> mux2to1:start3[12].mux34.port2
sel <> mux2to1:start3[13].mux34.port2
sel <> mux2to1:start3[14].mux34.port2
sel <> mux2to1:start3[15].mux34.port2
sel <> mux2to1:start3[16].mux34.port2
sel <> mux2to1:start3[17].mux34.port2
sel <> mux2to1:start3[18].mux34.port2
sel <> mux2to1:start3[19].mux34.port2
sel <> mux2to1:start3[20].mux34.port2
sel <> mux2to1:start3[21].mux34.port2
sel <> mux2to1:start3[22].mux34.port2
sel <> mux2to1:start3[23].mux34.port2
sel <> mux2to1:start3[24].mux34.port2
sel <> mux2to1:start3[25].mux34.port2
sel <> mux2to1:start3[26].mux34.port2
sel <> mux2to1:start3[27].mux34.port2
sign <> mux2to1:mux30.port1
sign <> mux2to1:mux31.port1
sign <> mux2to1:mux32.port1
sign <> mux2to1:mux33.port1
out[0] <= mux2to1:start3[27].mux34.port3
out[1] <= mux2to1:start3[26].mux34.port3
out[2] <= mux2to1:start3[25].mux34.port3
out[3] <= mux2to1:start3[24].mux34.port3
out[4] <= mux2to1:start3[23].mux34.port3
out[5] <= mux2to1:start3[22].mux34.port3
out[6] <= mux2to1:start3[21].mux34.port3
out[7] <= mux2to1:start3[20].mux34.port3
out[8] <= mux2to1:start3[19].mux34.port3
out[9] <= mux2to1:start3[18].mux34.port3
out[10] <= mux2to1:start3[17].mux34.port3
out[11] <= mux2to1:start3[16].mux34.port3
out[12] <= mux2to1:start3[15].mux34.port3
out[13] <= mux2to1:start3[14].mux34.port3
out[14] <= mux2to1:start3[13].mux34.port3
out[15] <= mux2to1:start3[12].mux34.port3
out[16] <= mux2to1:start3[11].mux34.port3
out[17] <= mux2to1:start3[10].mux34.port3
out[18] <= mux2to1:start3[9].mux34.port3
out[19] <= mux2to1:start3[8].mux34.port3
out[20] <= mux2to1:start3[7].mux34.port3
out[21] <= mux2to1:start3[6].mux34.port3
out[22] <= mux2to1:start3[5].mux34.port3
out[23] <= mux2to1:start3[4].mux34.port3
out[24] <= mux2to1:start3[3].mux34.port3
out[25] <= mux2to1:start3[2].mux34.port3
out[26] <= mux2to1:start3[1].mux34.port3
out[27] <= mux2to1:start3[0].mux34.port3
out[28] <= mux2to1:mux33.port3
out[29] <= mux2to1:mux32.port3
out[30] <= mux2to1:mux31.port3
out[31] <= mux2to1:mux30.port3


|alu|alu_sra:sra32|sra_3:s3|mux2to1:mux30
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:mux31
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:mux32
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:mux33
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[0].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[1].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[2].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[3].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[4].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[5].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[6].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[7].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[8].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[9].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[10].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[11].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[12].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[13].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[14].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[15].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[16].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[17].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[18].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[19].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[20].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[21].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[22].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[23].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[24].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[25].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[26].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_3:s3|mux2to1:start3[27].mux34
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
in[16] => in[16].IN2
in[17] => in[17].IN2
in[18] => in[18].IN2
in[19] => in[19].IN2
in[20] => in[20].IN2
in[21] => in[21].IN2
in[22] => in[22].IN2
in[23] => in[23].IN2
in[24] => in[24].IN2
in[25] => in[25].IN2
in[26] => in[26].IN2
in[27] => in[27].IN2
in[28] => in[28].IN2
in[29] => in[29].IN2
in[30] => in[30].IN2
in[31] => in[31].IN2
sel <> mux2to1:start4[0].mux40.port2
sel <> mux2to1:start4[1].mux40.port2
sel <> mux2to1:start4[2].mux40.port2
sel <> mux2to1:start4[3].mux40.port2
sel <> mux2to1:start4[4].mux40.port2
sel <> mux2to1:start4[5].mux40.port2
sel <> mux2to1:start4[6].mux40.port2
sel <> mux2to1:start4[7].mux40.port2
sel <> mux2to1:start41[0].mux41.port2
sel <> mux2to1:start41[1].mux41.port2
sel <> mux2to1:start41[2].mux41.port2
sel <> mux2to1:start41[3].mux41.port2
sel <> mux2to1:start41[4].mux41.port2
sel <> mux2to1:start41[5].mux41.port2
sel <> mux2to1:start41[6].mux41.port2
sel <> mux2to1:start41[7].mux41.port2
sel <> mux2to1:start41[8].mux41.port2
sel <> mux2to1:start41[9].mux41.port2
sel <> mux2to1:start41[10].mux41.port2
sel <> mux2to1:start41[11].mux41.port2
sel <> mux2to1:start41[12].mux41.port2
sel <> mux2to1:start41[13].mux41.port2
sel <> mux2to1:start41[14].mux41.port2
sel <> mux2to1:start41[15].mux41.port2
sel <> mux2to1:start41[16].mux41.port2
sel <> mux2to1:start41[17].mux41.port2
sel <> mux2to1:start41[18].mux41.port2
sel <> mux2to1:start41[19].mux41.port2
sel <> mux2to1:start41[20].mux41.port2
sel <> mux2to1:start41[21].mux41.port2
sel <> mux2to1:start41[22].mux41.port2
sel <> mux2to1:start41[23].mux41.port2
sign <> mux2to1:start4[0].mux40.port1
sign <> mux2to1:start4[1].mux40.port1
sign <> mux2to1:start4[2].mux40.port1
sign <> mux2to1:start4[3].mux40.port1
sign <> mux2to1:start4[4].mux40.port1
sign <> mux2to1:start4[5].mux40.port1
sign <> mux2to1:start4[6].mux40.port1
sign <> mux2to1:start4[7].mux40.port1
out[0] <= mux2to1:start41[23].mux41.port3
out[1] <= mux2to1:start41[22].mux41.port3
out[2] <= mux2to1:start41[21].mux41.port3
out[3] <= mux2to1:start41[20].mux41.port3
out[4] <= mux2to1:start41[19].mux41.port3
out[5] <= mux2to1:start41[18].mux41.port3
out[6] <= mux2to1:start41[17].mux41.port3
out[7] <= mux2to1:start41[16].mux41.port3
out[8] <= mux2to1:start41[15].mux41.port3
out[9] <= mux2to1:start41[14].mux41.port3
out[10] <= mux2to1:start41[13].mux41.port3
out[11] <= mux2to1:start41[12].mux41.port3
out[12] <= mux2to1:start41[11].mux41.port3
out[13] <= mux2to1:start41[10].mux41.port3
out[14] <= mux2to1:start41[9].mux41.port3
out[15] <= mux2to1:start41[8].mux41.port3
out[16] <= mux2to1:start41[7].mux41.port3
out[17] <= mux2to1:start41[6].mux41.port3
out[18] <= mux2to1:start41[5].mux41.port3
out[19] <= mux2to1:start41[4].mux41.port3
out[20] <= mux2to1:start41[3].mux41.port3
out[21] <= mux2to1:start41[2].mux41.port3
out[22] <= mux2to1:start41[1].mux41.port3
out[23] <= mux2to1:start41[0].mux41.port3
out[24] <= mux2to1:start4[7].mux40.port3
out[25] <= mux2to1:start4[6].mux40.port3
out[26] <= mux2to1:start4[5].mux40.port3
out[27] <= mux2to1:start4[4].mux40.port3
out[28] <= mux2to1:start4[3].mux40.port3
out[29] <= mux2to1:start4[2].mux40.port3
out[30] <= mux2to1:start4[1].mux40.port3
out[31] <= mux2to1:start4[0].mux40.port3


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start4[0].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start4[1].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start4[2].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start4[3].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start4[4].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start4[5].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start4[6].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start4[7].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[0].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[1].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[2].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[3].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[4].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[5].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[6].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[7].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[8].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[9].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[10].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[11].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[12].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[13].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[14].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[15].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[16].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[17].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[18].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[19].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[20].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[21].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[22].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_4:s4|mux2to1:start41[23].mux41
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN2
in[17] => in[17].IN2
in[18] => in[18].IN2
in[19] => in[19].IN2
in[20] => in[20].IN2
in[21] => in[21].IN2
in[22] => in[22].IN2
in[23] => in[23].IN2
in[24] => in[24].IN2
in[25] => in[25].IN2
in[26] => in[26].IN2
in[27] => in[27].IN2
in[28] => in[28].IN2
in[29] => in[29].IN2
in[30] => in[30].IN2
in[31] => in[31].IN2
sel <> mux2to1:start5[0].mux40.port2
sel <> mux2to1:start5[1].mux40.port2
sel <> mux2to1:start5[2].mux40.port2
sel <> mux2to1:start5[3].mux40.port2
sel <> mux2to1:start5[4].mux40.port2
sel <> mux2to1:start5[5].mux40.port2
sel <> mux2to1:start5[6].mux40.port2
sel <> mux2to1:start5[7].mux40.port2
sel <> mux2to1:start5[8].mux40.port2
sel <> mux2to1:start5[9].mux40.port2
sel <> mux2to1:start5[10].mux40.port2
sel <> mux2to1:start5[11].mux40.port2
sel <> mux2to1:start5[12].mux40.port2
sel <> mux2to1:start5[13].mux40.port2
sel <> mux2to1:start5[14].mux40.port2
sel <> mux2to1:start5[15].mux40.port2
sel <> mux2to1:start51[0].mux51.port2
sel <> mux2to1:start51[1].mux51.port2
sel <> mux2to1:start51[2].mux51.port2
sel <> mux2to1:start51[3].mux51.port2
sel <> mux2to1:start51[4].mux51.port2
sel <> mux2to1:start51[5].mux51.port2
sel <> mux2to1:start51[6].mux51.port2
sel <> mux2to1:start51[7].mux51.port2
sel <> mux2to1:start51[8].mux51.port2
sel <> mux2to1:start51[9].mux51.port2
sel <> mux2to1:start51[10].mux51.port2
sel <> mux2to1:start51[11].mux51.port2
sel <> mux2to1:start51[12].mux51.port2
sel <> mux2to1:start51[13].mux51.port2
sel <> mux2to1:start51[14].mux51.port2
sel <> mux2to1:start51[15].mux51.port2
sign <> mux2to1:start5[0].mux40.port1
sign <> mux2to1:start5[1].mux40.port1
sign <> mux2to1:start5[2].mux40.port1
sign <> mux2to1:start5[3].mux40.port1
sign <> mux2to1:start5[4].mux40.port1
sign <> mux2to1:start5[5].mux40.port1
sign <> mux2to1:start5[6].mux40.port1
sign <> mux2to1:start5[7].mux40.port1
sign <> mux2to1:start5[8].mux40.port1
sign <> mux2to1:start5[9].mux40.port1
sign <> mux2to1:start5[10].mux40.port1
sign <> mux2to1:start5[11].mux40.port1
sign <> mux2to1:start5[12].mux40.port1
sign <> mux2to1:start5[13].mux40.port1
sign <> mux2to1:start5[14].mux40.port1
sign <> mux2to1:start5[15].mux40.port1
out[0] <= mux2to1:start51[15].mux51.port3
out[1] <= mux2to1:start51[14].mux51.port3
out[2] <= mux2to1:start51[13].mux51.port3
out[3] <= mux2to1:start51[12].mux51.port3
out[4] <= mux2to1:start51[11].mux51.port3
out[5] <= mux2to1:start51[10].mux51.port3
out[6] <= mux2to1:start51[9].mux51.port3
out[7] <= mux2to1:start51[8].mux51.port3
out[8] <= mux2to1:start51[7].mux51.port3
out[9] <= mux2to1:start51[6].mux51.port3
out[10] <= mux2to1:start51[5].mux51.port3
out[11] <= mux2to1:start51[4].mux51.port3
out[12] <= mux2to1:start51[3].mux51.port3
out[13] <= mux2to1:start51[2].mux51.port3
out[14] <= mux2to1:start51[1].mux51.port3
out[15] <= mux2to1:start51[0].mux51.port3
out[16] <= mux2to1:start5[15].mux40.port3
out[17] <= mux2to1:start5[14].mux40.port3
out[18] <= mux2to1:start5[13].mux40.port3
out[19] <= mux2to1:start5[12].mux40.port3
out[20] <= mux2to1:start5[11].mux40.port3
out[21] <= mux2to1:start5[10].mux40.port3
out[22] <= mux2to1:start5[9].mux40.port3
out[23] <= mux2to1:start5[8].mux40.port3
out[24] <= mux2to1:start5[7].mux40.port3
out[25] <= mux2to1:start5[6].mux40.port3
out[26] <= mux2to1:start5[5].mux40.port3
out[27] <= mux2to1:start5[4].mux40.port3
out[28] <= mux2to1:start5[3].mux40.port3
out[29] <= mux2to1:start5[2].mux40.port3
out[30] <= mux2to1:start5[1].mux40.port3
out[31] <= mux2to1:start5[0].mux40.port3


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[0].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[1].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[2].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[3].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[4].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[5].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[6].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[7].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[8].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[9].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[10].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[11].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[12].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[13].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[14].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start5[15].mux40
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[0].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[1].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[2].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[3].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[4].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[5].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[6].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[7].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[8].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[9].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[10].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[11].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[12].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[13].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[14].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|alu_sra:sra32|sra_5:s5|mux2to1:start51[15].mux51
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[0].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[0].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[0].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[0].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[0].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[0].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[0].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[0].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[0].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[0].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[1].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[1].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[1].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[1].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[1].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[1].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[1].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[1].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[1].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[1].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[2].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[2].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[2].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[2].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[2].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[2].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[2].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[2].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[2].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[2].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[3].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[3].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[3].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[3].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[3].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[3].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[3].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[3].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[3].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[3].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[4].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[4].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[4].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[4].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[4].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[4].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[4].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[4].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[4].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[4].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[5].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[5].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[5].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[5].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[5].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[5].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[5].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[5].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[5].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[5].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[6].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[6].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[6].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[6].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[6].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[6].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[6].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[6].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[6].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[6].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[7].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[7].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[7].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[7].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[7].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[7].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[7].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[7].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[7].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[7].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[8].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[8].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[8].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[8].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[8].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[8].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[8].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[8].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[8].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[8].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[9].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[9].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[9].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[9].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[9].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[9].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[9].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[9].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[9].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[9].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[10].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[10].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[10].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[10].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[10].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[10].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[10].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[10].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[10].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[10].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[11].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[11].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[11].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[11].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[11].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[11].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[11].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[11].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[11].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[11].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[12].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[12].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[12].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[12].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[12].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[12].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[12].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[12].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[12].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[12].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[13].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[13].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[13].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[13].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[13].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[13].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[13].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[13].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[13].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[13].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[14].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[14].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[14].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[14].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[14].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[14].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[14].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[14].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[14].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[14].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[15].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[15].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[15].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[15].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[15].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[15].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[15].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[15].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[15].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[15].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[16].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[16].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[16].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[16].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[16].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[16].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[16].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[16].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[16].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[16].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[17].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[17].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[17].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[17].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[17].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[17].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[17].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[17].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[17].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[17].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[18].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[18].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[18].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[18].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[18].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[18].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[18].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[18].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[18].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[18].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[19].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[19].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[19].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[19].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[19].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[19].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[19].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[19].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[19].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[19].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[20].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[20].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[20].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[20].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[20].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[20].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[20].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[20].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[20].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[20].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[21].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[21].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[21].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[21].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[21].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[21].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[21].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[21].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[21].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[21].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[22].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[22].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[22].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[22].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[22].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[22].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[22].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[22].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[22].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[22].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[23].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[23].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[23].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[23].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[23].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[23].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[23].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[23].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[23].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[23].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[24].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[24].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[24].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[24].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[24].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[24].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[24].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[24].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[24].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[24].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[25].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[25].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[25].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[25].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[25].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[25].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[25].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[25].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[25].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[25].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[26].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[26].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[26].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[26].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[26].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[26].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[26].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[26].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[26].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[26].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[27].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[27].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[27].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[27].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[27].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[27].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[27].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[27].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[27].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[27].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[28].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[28].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[28].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[28].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[28].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[28].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[28].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[28].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[28].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[28].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[29].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[29].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[29].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[29].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[29].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[29].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[29].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[29].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[29].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[29].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[30].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[30].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[30].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[30].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[30].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[30].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[30].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[30].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[30].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[30].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[31].mux1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[31].mux1|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[31].mux1|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[31].mux1|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[31].mux1|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[31].mux1|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:start[31].mux1|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[31].mux1|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[31].mux1|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:start[31].mux1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:mux2|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:mux2|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux2|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux2|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux2|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:mux2|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux2|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux2|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux3
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:mux3|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:mux3|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux3|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux3|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux3|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:mux3|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux3|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux3|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux3|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux4
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
a4 => a4.IN1
a5 => a5.IN1
a6 => a6.IN1
a7 => a7.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:mux4|mux4to1:m1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:mux4|mux4to1:m1|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux4|mux4to1:m1|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux4|mux4to1:m1|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux4|mux4to1:m2
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
out <= mux2to1:m3.port3


|alu|mux8to1:mux4|mux4to1:m2|mux2to1:m1
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux4|mux4to1:m2|mux2to1:m2
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux4|mux4to1:m2|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


|alu|mux8to1:mux4|mux2to1:m3
a0 => and_1.IN0
a1 => and_2.IN0
sel => and_2.IN1
sel => and_1.IN1
out <= or_1.DB_MAX_OUTPUT_PORT_TYPE


