fullchip_bridge_soc_top 1000
mnpg
0 0 2 Dec  5 22:36:48 2024                                                      
Rule File Pathname: /home/u1500738/Projects/uart_can_bridge/virtuoso/calibre/lvs/_calibre.lvs_
MOS connected to both power and ground
mppg
0 0 2 Dec  5 22:36:48 2024                                                      
Rule File Pathname: /home/u1500738/Projects/uart_can_bridge/virtuoso/calibre/lvs/_calibre.lvs_
MOS connected to both power and ground
floating
0 0 2 Dec  5 22:36:48 2024                                                      
Rule File Pathname: /home/u1500738/Projects/uart_can_bridge/virtuoso/calibre/lvs/_calibre.lvs_
Please check the floating gate
floating.nxwell_float
0 0 3 Dec  5 22:36:48 2024
ERROR IN PATHCHK                                     
Rule File Pathname: /home/u1500738/Projects/uart_can_bridge/virtuoso/calibre/lvs/_calibre.lvs_
Floating nxwell_float is not allowed
floating.psub
0 0 3 Dec  5 22:36:48 2024
ERROR IN PATHCHK                                     
Rule File Pathname: /home/u1500738/Projects/uart_can_bridge/virtuoso/calibre/lvs/_calibre.lvs_
Floating psub is not allowed
npvss49
0 0 2 Dec  5 22:36:48 2024                                                      
Rule File Pathname: /home/u1500738/Projects/uart_can_bridge/virtuoso/calibre/lvs/_calibre.lvs_
ntap connected to GROUND
ppvdd49
0 0 2 Dec  5 22:36:48 2024                                                      
Rule File Pathname: /home/u1500738/Projects/uart_can_bridge/virtuoso/calibre/lvs/_calibre.lvs_
ptap connected to POWER
