
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [f:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_gig_ethernet_pcs_pma_0_0/system_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'system_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [f:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_gig_ethernet_pcs_pma_0_0/system_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'system_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [f:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_gig_ethernet_pcs_pma_0_0/synth/system_gig_ethernet_pcs_pma_0_0.xdc] for cell 'system_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [f:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_gig_ethernet_pcs_pma_0_0/synth/system_gig_ethernet_pcs_pma_0_0.xdc] for cell 'system_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [F:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.srcs/constrs_1/new/MIZ7035.xdc]
Finished Parsing XDC File [F:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.srcs/constrs_1/new/MIZ7035.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 571.281 ; gain = 343.898
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 582.863 ; gain = 11.582
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1a735c37c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: de7b3a4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1119.367 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 32 cells.
Phase 2 Constant propagation | Checksum: 17ddd11a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.626 . Memory (MB): peak = 1119.367 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 325 unconnected nets.
INFO: [Opt 31-11] Eliminated 91 unconnected cells.
Phase 3 Sweep | Checksum: 17bf47949

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1119.367 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 19c2f9432

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.367 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1119.367 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19c2f9432

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.367 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19c2f9432

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1119.367 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1119.367 ; gain = 548.086
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1119.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.runs/impl_1/system_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1119.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1119.367 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b79deccc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1152.473 ; gain = 33.105

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 13a2f5928

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.473 ; gain = 33.105

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 13a2f5928

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.473 ; gain = 33.105
Phase 1 Placer Initialization | Checksum: 13a2f5928

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.473 ; gain = 33.105

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 165cf5433

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1152.473 ; gain = 33.105

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 165cf5433

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1152.473 ; gain = 33.105

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10380d2e8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1152.473 ; gain = 33.105

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18646c8b2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1152.473 ; gain = 33.105

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e5f78003

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1152.473 ; gain = 33.105

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d249839c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1152.473 ; gain = 33.105

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15c4146a8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1152.473 ; gain = 33.105

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c4aa61dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1152.473 ; gain = 33.105

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c4aa61dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1152.473 ; gain = 33.105
Phase 3 Detail Placement | Checksum: 1c4aa61dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1152.473 ; gain = 33.105

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.249. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 163d0a5b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1162.875 ; gain = 43.508
Phase 4.1 Post Commit Optimization | Checksum: 163d0a5b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1162.875 ; gain = 43.508

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 163d0a5b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1162.875 ; gain = 43.508

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 163d0a5b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1162.875 ; gain = 43.508

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c29fdab5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1162.875 ; gain = 43.508
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c29fdab5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1162.875 ; gain = 43.508
Ending Placer Task | Checksum: 19d000839

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1162.875 ; gain = 43.508
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1162.875 ; gain = 43.508
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 1162.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1162.875 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1162.875 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1162.875 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a17920d6 ConstDB: 0 ShapeSum: fb86e763 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11695e47c

Time (s): cpu = 00:02:43 ; elapsed = 00:02:35 . Memory (MB): peak = 1435.770 ; gain = 272.895

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11695e47c

Time (s): cpu = 00:02:43 ; elapsed = 00:02:35 . Memory (MB): peak = 1435.770 ; gain = 272.895

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11695e47c

Time (s): cpu = 00:02:43 ; elapsed = 00:02:35 . Memory (MB): peak = 1435.770 ; gain = 272.895

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11695e47c

Time (s): cpu = 00:02:43 ; elapsed = 00:02:35 . Memory (MB): peak = 1435.770 ; gain = 272.895
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1405d2448

Time (s): cpu = 00:02:47 ; elapsed = 00:02:39 . Memory (MB): peak = 1466.953 ; gain = 304.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.205  | TNS=0.000  | WHS=-0.459 | THS=-63.372|

Phase 2 Router Initialization | Checksum: d8da6dd9

Time (s): cpu = 00:02:47 ; elapsed = 00:02:40 . Memory (MB): peak = 1466.953 ; gain = 304.078

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 172fa3c68

Time (s): cpu = 00:02:49 ; elapsed = 00:02:41 . Memory (MB): peak = 1466.953 ; gain = 304.078

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d1ac637a

Time (s): cpu = 00:02:50 ; elapsed = 00:02:41 . Memory (MB): peak = 1466.953 ; gain = 304.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.083  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13e40cebc

Time (s): cpu = 00:02:50 ; elapsed = 00:02:41 . Memory (MB): peak = 1466.953 ; gain = 304.078
Phase 4 Rip-up And Reroute | Checksum: 13e40cebc

Time (s): cpu = 00:02:50 ; elapsed = 00:02:41 . Memory (MB): peak = 1466.953 ; gain = 304.078

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13e40cebc

Time (s): cpu = 00:02:50 ; elapsed = 00:02:41 . Memory (MB): peak = 1466.953 ; gain = 304.078

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13e40cebc

Time (s): cpu = 00:02:50 ; elapsed = 00:02:41 . Memory (MB): peak = 1466.953 ; gain = 304.078
Phase 5 Delay and Skew Optimization | Checksum: 13e40cebc

Time (s): cpu = 00:02:50 ; elapsed = 00:02:41 . Memory (MB): peak = 1466.953 ; gain = 304.078

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7d9e21c1

Time (s): cpu = 00:02:50 ; elapsed = 00:02:41 . Memory (MB): peak = 1466.953 ; gain = 304.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.127  | TNS=0.000  | WHS=0.108  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 7d9e21c1

Time (s): cpu = 00:02:50 ; elapsed = 00:02:41 . Memory (MB): peak = 1466.953 ; gain = 304.078
Phase 6 Post Hold Fix | Checksum: 7d9e21c1

Time (s): cpu = 00:02:50 ; elapsed = 00:02:41 . Memory (MB): peak = 1466.953 ; gain = 304.078

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0906573 %
  Global Horizontal Routing Utilization  = 0.107398 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 79fc001e

Time (s): cpu = 00:02:51 ; elapsed = 00:02:42 . Memory (MB): peak = 1466.953 ; gain = 304.078

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 79fc001e

Time (s): cpu = 00:02:51 ; elapsed = 00:02:42 . Memory (MB): peak = 1466.953 ; gain = 304.078

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin system_i/gig_ethernet_pcs_pma_0/inst/core_gt_common_i/gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y3/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y15/GTREFCLK1
Phase 9 Depositing Routes | Checksum: a687a86d

Time (s): cpu = 00:02:51 ; elapsed = 00:02:42 . Memory (MB): peak = 1466.953 ; gain = 304.078

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.127  | TNS=0.000  | WHS=0.108  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: a687a86d

Time (s): cpu = 00:02:51 ; elapsed = 00:02:42 . Memory (MB): peak = 1466.953 ; gain = 304.078
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:51 ; elapsed = 00:02:42 . Memory (MB): peak = 1466.953 ; gain = 304.078

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:56 ; elapsed = 00:02:45 . Memory (MB): peak = 1466.953 ; gain = 304.078
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 1466.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/FPGA_project/vivado/miz7035/lwip_sfp/Miz_sys/Miz_sys.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1878.242 ; gain = 411.289
INFO: [Common 17-206] Exiting Vivado at Tue Nov 07 21:09:17 2017...
