/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar 10 17:57:37 2015
 *                 Full Compile MD5 Checksum  cac1d82e0ea60ac191e5eb0deb00af85
 *                     (minus title and desc)
 *                 MD5 Checksum               e839fde353a1ae191e2e40126f6846c9
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15839
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DS_1_H__
#define BCHP_DS_1_H__

/***************************************************************************
 *DS_1 - Downstream Receiver 1 Registers
 ***************************************************************************/
#define BCHP_DS_1_GBL                            0x00e16000 /* [RW] Global Core Control Register */
#define BCHP_DS_1_PD                             0x00e16010 /* [RW] Global Power Down Register */
#define BCHP_DS_1_IRQSTS1                        0x00e16040 /* [RO] Interrupt Status Register 1 */
#define BCHP_DS_1_IRQSET1                        0x00e16044 /* [WO] Set Interrupt Status Register 1 */
#define BCHP_DS_1_IRQCLR1                        0x00e16048 /* [WO] Clear Interrupt Status Register 1 */
#define BCHP_DS_1_IRQMSK1                        0x00e1604c /* [RW] Interrupt Mask Register 1 */
#define BCHP_DS_1_IRQMSET1                       0x00e16050 /* [WO] Set Interrupt Mask Register 1 */
#define BCHP_DS_1_IRQMCLR1                       0x00e16054 /* [WO] Clear Interrupt Mask Register 1 */
#define BCHP_DS_1_IRQSTS2                        0x00e16058 /* [RO] Interrupt Status Register 2 */
#define BCHP_DS_1_IRQSET2                        0x00e1605c /* [WO] Set Interrupt Status Register 2 */
#define BCHP_DS_1_IRQCLR2                        0x00e16060 /* [WO] Clear Interrupt Status Register 2 */
#define BCHP_DS_1_IRQMSK2                        0x00e16064 /* [RW] Interrupt Mask Register 2 */
#define BCHP_DS_1_IRQMSET2                       0x00e16068 /* [WO] Set Interrupt Mask Register 2 */
#define BCHP_DS_1_IRQMCLR2                       0x00e1606c /* [WO] Clear Interrupt Mask Register 2 */
#define BCHP_DS_1_STAT                           0x00e160fc /* [RO] Receiver Status Register */
#define BCHP_DS_1_RST                            0x00e16100 /* [RW] Global Reset Register */
#define BCHP_DS_1_FRZ                            0x00e16104 /* [RW] Global Freeze Register */
#define BCHP_DS_1_BURST_FRZ                      0x00e1610c /* [RW] Global Burst noise detector Freeze  Register */
#define BCHP_DS_1_CLK                            0x00e16184 /* [RW] Clock Generation Control Register */
#define BCHP_DS_1_NCOU                           0x00e16190 /* [RO] NCO Instantaneous Value (Upper) */
#define BCHP_DS_1_NCOL                           0x00e16194 /* [RO] NCO Instantaneous Value (Lower) */
#define BCHP_DS_1_FECIN_NCON                     0x00e16198 /* [RO] FEC Clock Counter Numerator Value */
#define BCHP_DS_1_FECIN_NCODL                    0x00e1619c /* [RO] FEC Clock Counter Delta Value */
#define BCHP_DS_1_FECOUT_NCON                    0x00e161a0 /* [RW] OI Clock Rate Numerator */
#define BCHP_DS_1_FECOUT_NCODL                   0x00e161a4 /* [RW] OI Clock Rate Delta */
#define BCHP_DS_1_US_FCW_DWELL                   0x00e161a8 /* [RW] Upstream Frequency Control Word Dwell-count register */
#define BCHP_DS_1_SGCG                           0x00e161ac /* [RO] Clockgen Signature Analyzer */
#define BCHP_DS_1_ICB_CTL                        0x00e16200 /* [RW] Internal Configuration Bus Control and Status */
#define BCHP_DS_1_MBOX_CSR_P                     0x00e16204 /* [RW] Mail Box Command and Status for processor */
#define BCHP_DS_1_MBOX_DATA_P                    0x00e16208 /* [RW] Mail Box Data for processor */
#define BCHP_DS_1_HI_TST                         0x00e16214 /* [RW] Test configuration for down steam core's bus interface */
#define BCHP_DS_1_MBOX_CSR_S                     0x00e16218 /* [RW] Mail Box Command and Status for serial test interface. */
#define BCHP_DS_1_MBOX_DATA_S                    0x00e1621c /* [RW] Mail Box Data for serial test interface */
#define BCHP_DS_1_BR                             0x00e16300 /* [RW] Baud Receiver Control Register */
#define BCHP_DS_1_AGCB                           0x00e1634c /* [RW] Digital AGCB Control Register */
#define BCHP_DS_1_AGCBI                          0x00e16350 /* [RW] Digital AGCB Gain Integrator Value */
#define BCHP_DS_1_AGCBLI                         0x00e16354 /* [RO] Digital AGCB Power Leaky Integrator Value */
#define BCHP_DS_1_SGBR                           0x00e16358 /* [RO] Baud Receiver Signature Analyzer */
#define BCHP_DS_1_QMLPS                          0x00e16400 /* [RW] QAM Loop Control */
#define BCHP_DS_1_CFL                            0x00e16410 /* [RW] Carrier Frequency Loop Control Register */
#define BCHP_DS_1_CFLC                           0x00e16414 /* [RW] Carrier Frequency Loop Coefficient Control Register */
#define BCHP_DS_1_CFLI                           0x00e16418 /* [RW] Carrier Frequency Loop Integrator Value */
#define BCHP_DS_1_CFLSP                          0x00e1641c /* [RW] Carrier Frequency Loop Sweep Control Register */
#define BCHP_DS_1_CFLFOS                         0x00e16480 /* [RW] Carrier Frequency Loop Frequency Offset Control Register */
#define BCHP_DS_1_CFLFO                          0x00e16488 /* [RO] Carrier Frequency Loop Filter Output Value */
#define BCHP_DS_1_TL                             0x00e16494 /* [RW] Timing Loop Control Register */
#define BCHP_DS_1_TLC                            0x00e16498 /* [RW] Timing Loop Coefficient Control Register */
#define BCHP_DS_1_TLI                            0x00e1649c /* [RW] Timing Loop Integrator Value */
#define BCHP_DS_1_TLSWP                          0x00e164a0 /* [RW] Timing Loop Sweep Control Value */
#define BCHP_DS_1_TLTHRS                         0x00e164a4 /* [RW] Timing Loop Integrator Threshold Register */
#define BCHP_DS_1_TLFOS                          0x00e164a8 /* [RW] Timing Loop Phase Offset Control Register */
#define BCHP_DS_1_TLFO                           0x00e164ac /* [RO] Timing Loop Filter Output Value */
#define BCHP_DS_1_TLAGC                          0x00e16504 /* [RW] Timing Loop AGC Control Register */
#define BCHP_DS_1_TLAGCI                         0x00e16508 /* [RW] Timing Loop AGC Integrator Value */
#define BCHP_DS_1_TLAGCL                         0x00e1650c /* [RO] Timing Loop AGC Leaky Integrator Value */
#define BCHP_DS_1_PERF                           0x00e16510 /* [RW] Performance Monitoring Control/Status Register */
#define BCHP_DS_1_TLDHT                          0x00e16514 /* [RW] Timing Lock Detector High Threshold Control Register */
#define BCHP_DS_1_TLDLT                          0x00e16518 /* [RW] Timing Lock Detector Low Threshold Control Register */
#define BCHP_DS_1_TLDA                           0x00e1651c /* [RW] Timing Lock Detector Accumulator Value */
#define BCHP_DS_1_TLDC                           0x00e16520 /* [RW] Timing Lock Detector Maximum Count Control Register */
#define BCHP_DS_1_TLDCI                          0x00e16524 /* [RW] Timing Lock Detector Counter Value */
#define BCHP_DS_1_US_IFC                         0x00e16530 /* [RW] Upstream/Downstream interface control register */
#define BCHP_DS_1_US_FCW_HI                      0x00e16534 /* [RW] Upper-part of the Upstream Frequency Control Word register */
#define BCHP_DS_1_US_FCW_LO                      0x00e16538 /* [RW] Lower-part of the Upstream Frequency Control Word register */
#define BCHP_DS_1_US_TL_OFFSET                   0x00e1653c /* [RW] Upstream Timing Offset register */
#define BCHP_DS_1_US_DSBCLK                      0x00e16540 /* [RW] Upstream baud clock register */
#define BCHP_DS_1_FEC                            0x00e16600 /* [RW] FEC Control / Status Register */
#define BCHP_DS_1_FECU                           0x00e16610 /* [RW] FEC Initialization Register (Upper) */
#define BCHP_DS_1_FECM                           0x00e16614 /* [RW] FEC Initialization Register (Middle) */
#define BCHP_DS_1_FECL                           0x00e16618 /* [RW] FEC Initialization Register (Lower) */
#define BCHP_DS_1_SGFEC                          0x00e16620 /* [RO] FEC Signature Analyzer */
#define BCHP_DS_1_OI_VCO                         0x00e16640 /* [RW] OI VCO Control */
#define BCHP_DS_1_OI_CTL                         0x00e16680 /* [RW] OI Control */
#define BCHP_DS_1_OI_OUT                         0x00e16684 /* [RW] OI PS Output Control */
#define BCHP_DS_1_OI_ERR                         0x00e1669c /* [RW] OI Frame Error Count */
#define BCHP_DS_1_OI_SG                          0x00e166a0 /* [RO] Output Interface Signature Analyzer (Test) */
#define BCHP_DS_1_OI_BER_CTL                     0x00e166a4 /* [RW] OI BER Estimation Control Register */
#define BCHP_DS_1_OI_BER                         0x00e166a8 /* [RW] OI BER Estimation Error Counter Value */
#define BCHP_DS_1_BER                            0x00e16700 /* [RW] Pre-FEC BER Estimation Control Register */
#define BCHP_DS_1_BERI                           0x00e16704 /* [RW] Pre-FEC BER Estimation Error Counter Value */
#define BCHP_DS_1_CERC1                          0x00e16710 /* [RW] FEC RS Corrected Bit Counter */
#define BCHP_DS_1_UERC1                          0x00e16714 /* [RW] FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_1_NBERC1                         0x00e16718 /* [RW] FEC Clean RS-Block Counter */
#define BCHP_DS_1_CBERC1                         0x00e1671c /* [RW] FEC Corrected RS-Block Counter */
#define BCHP_DS_1_BMPG1                          0x00e16720 /* [RW] FEC Bad MPEG-Packet Counter */
#define BCHP_DS_1_CERC2                          0x00e16724 /* [RW] FEC RS Corrected Bit Counter */
#define BCHP_DS_1_UERC2                          0x00e16728 /* [RW] FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_1_NBERC2                         0x00e1672c /* [RW] FEC Clean RS-Block Counter */
#define BCHP_DS_1_CBERC2                         0x00e16730 /* [RW] FEC Corrected RS-Block Counter */
#define BCHP_DS_1_BMPG2                          0x00e16734 /* [RW] FEC Bad MPEG-Packet Counter */
#define BCHP_DS_1_TPFEC                          0x00e16738 /* [RW] Testport Control Register for FEC */
#define BCHP_DS_1_EUSEDC1                        0x00e1673c /* [RW] FEC Erasure used RS-Block Counter */
#define BCHP_DS_1_EDISCARDC1                     0x00e16740 /* [RW] FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_1_EUSEDC2                        0x00e16744 /* [RW] FEC Erasure used RS-Block Counter */
#define BCHP_DS_1_EDISCARDC2                     0x00e16748 /* [RW] FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_1_FECMON_CTL                     0x00e1674c /* [RW] FEC Monitor Control */
#define BCHP_DS_1_FECMON_LOCK_LIMITS             0x00e16750 /* [RW] FEC Monitor Lock Limits */
#define BCHP_DS_1_FECMON_UNLOCK_LIMITS           0x00e16754 /* [RW] FEC Monitor BUnlock Limits */
#define BCHP_DS_1_FECMON_FALSE_MPEG_DETECT_CTL1  0x00e16758 /* [RW] FEC Monitor False MPEG Detect Control Parameters 1 */
#define BCHP_DS_1_FECMON_FALSE_MPEG_DETECT_CTL2  0x00e1675c /* [RW] FEC Monitor False MPEG Detect Control Parameters 2 */
#define BCHP_DS_1_FECMON_FALSE_MPEG_DETECT_STATUS 0x00e16760 /* [RW] FEC Monitor False MPEG Detect Status */
#define BCHP_DS_1_FECMON_INTERVAL_ALERT_THRESHOLD 0x00e16764 /* [RW] FEC Monitor Error Count Alert Thresholds */
#define BCHP_DS_1_FECMON_INTERVAL_ERROR_VALUES   0x00e16768 /* [RO] FEC Monitor Error Counts within the last trigger interval */
#define BCHP_DS_1_FSCNT1                         0x00e16790 /* [RW] Sample Rate Counter 1 */
#define BCHP_DS_1_FSCNT2                         0x00e16794 /* [RW] Sample Rate Counter 2 */
#define BCHP_DS_1_FBCNT1                         0x00e167c0 /* [RW] Baud Rate Counter 1 */
#define BCHP_DS_1_FBCNT2                         0x00e167c4 /* [RW] Baud Rate Counter 2 */
#define BCHP_DS_1_SPARE                          0x00e167fc /* [RW] Reserved for Future Expansion */
#define BCHP_DS_1_BND                            0x00e16b00 /* [RW] BND Control Register */
#define BCHP_DS_1_BND_THR                        0x00e16b04 /* [RW] BND threshold value Register */
#define BCHP_DS_1_BND_FRZ                        0x00e16b08 /* [RW] BND Freeze Control Register */
#define BCHP_DS_1_BND_THRFRZ                     0x00e16b0c /* [RW] BND threshold value Register */
#define BCHP_DS_1_EQ_CTL                         0x00e16c00 /* [RW] Equalizer Control Register */
#define BCHP_DS_1_EQ_CWC                         0x00e16c04 /* [RW] CWC Control Register */
#define BCHP_DS_1_EQ_FFE                         0x00e16c10 /* [RW] FFE Control Register */
#define BCHP_DS_1_EQ_DFE                         0x00e16c14 /* [RW] DFE Control Register */
#define BCHP_DS_1_EQ_CMA                         0x00e16c18 /* [RW] Equalizer CMA Modulus Control Register */
#define BCHP_DS_1_EQ_RCA                         0x00e16c1c /* [RW] Equalizer RCA threshold (modulus) Register */
#define BCHP_DS_1_EQ_FMTHR                       0x00e16c20 /* [RW] Equalizer Main Tap Threshold Control Register */
#define BCHP_DS_1_EQ_LEAK                        0x00e16c24 /* [RW] Equalizer Leakage Control Register */
#define BCHP_DS_1_EQ_SOFT                        0x00e16c28 /* [RO] Equalizer Soft Decision Value */
#define BCHP_DS_1_EQ_SGEQ                        0x00e16c2c /* [RO] Equalizer Signature Analyzer */
#define BCHP_DS_1_EQ_CPL                         0x00e16c30 /* [RW] Carrier Phase Loop Control */
#define BCHP_DS_1_EQ_CPLC                        0x00e16c34 /* [RW] Carrier Phase Loop Coefficients */
#define BCHP_DS_1_EQ_CPLSWP                      0x00e16c38 /* [RW] Carrier Phase Loop Sweep */
#define BCHP_DS_1_EQ_CPLI                        0x00e16c3c /* [RW] Carrier Phase Loop Integrator */
#define BCHP_DS_1_EQ_CPLPA                       0x00e16c40 /* [RW] Carrier Phase Loop Phase Accumulator */
#define BCHP_DS_1_EQ_CPLFO                       0x00e16c44 /* [RO] Carrier Phase Loop Filter Output */
#define BCHP_DS_1_EQ_SNR                         0x00e16c48 /* [RW] Slicer SNR */
#define BCHP_DS_1_EQ_SNRHT                       0x00e16c4c /* [RW] Slicer SNR High Threshold */
#define BCHP_DS_1_EQ_SNRLT                       0x00e16c50 /* [RW] Slicer SNR Low Threshold */
#define BCHP_DS_1_EQ_CLD                         0x00e16c54 /* [RW] Carrier Lock Detector */
#define BCHP_DS_1_EQ_CLDHT                       0x00e16c58 /* [RW] Carrier Lock Detector High Threshold */
#define BCHP_DS_1_EQ_CLDLT                       0x00e16c5c /* [RW] Carrier Lock Detector Low Threshold */
#define BCHP_DS_1_EQ_CLDA                        0x00e16c60 /* [RW] Carrier Lock Detector Accumulator */
#define BCHP_DS_1_EQ_CLDC                        0x00e16c64 /* [RW] Carrier Lock Detector Maximum Count Control */
#define BCHP_DS_1_EQ_CLDCI                       0x00e16c68 /* [RW] Carrier Lock Detector Counter */
#define BCHP_DS_1_EQ_CWC_LEAK                    0x00e16c6c /* [RW] CWC LEAK Control Register */
#define BCHP_DS_1_EQ_CWC_FOFS1                   0x00e16c80 /* [RW] CWC 1st tap baud-related frequency offset control word */
#define BCHP_DS_1_EQ_CWC_FOFS2                   0x00e16c84 /* [RW] CWC 2nd tap baud-related frequency offset control word */
#define BCHP_DS_1_EQ_CWC_FOFS3                   0x00e16c88 /* [RW] CWC 3rd tap baud-related frequency offset control word */
#define BCHP_DS_1_EQ_CWC_FOFS4                   0x00e16c8c /* [RW] CWC 4th tap baud-related frequency offset control word */
#define BCHP_DS_1_EQ_CWC_LFC1                    0x00e16c90 /* [RW] CWC 1st tap phase/freq loop filter control */
#define BCHP_DS_1_EQ_CWC_LFC2                    0x00e16c94 /* [RW] CWC 2nd tap phase/freq loop filter control */
#define BCHP_DS_1_EQ_CWC_LFC3                    0x00e16c98 /* [RW] CWC 3rd tap phase/freq loop filter control */
#define BCHP_DS_1_EQ_CWC_LFC4                    0x00e16c9c /* [RW] CWC 4th tap phase/freq loop filter control */
#define BCHP_DS_1_EQ_AGC                         0x00e16ca4 /* [RW] Equalizer Hum-AGC Loop Control */
#define BCHP_DS_1_EQ_AGCC                        0x00e16ca8 /* [RW] Equalizer Hum-AGC Loop Coefficients */
#define BCHP_DS_1_EQ_AGCI                        0x00e16cac /* [RW] Equalizer Hum-AGC Loop Filter Integrator */
#define BCHP_DS_1_EQ_AGCPA                       0x00e16cb0 /* [RW] Equalizer Hum-AGC Loop Gain Accumulator */
#define BCHP_DS_1_EQ_AGCFO                       0x00e16cb4 /* [RO] Equalizer Hum-AGC Loop Filter Output */
#define BCHP_DS_1_EQ_FN                          0x00e16cb8 /* [RW] Equalizer Hum-AGC FN Modulus Control Register */
#define BCHP_DS_1_EQ_POWER                       0x00e16cbc /* [RW] Equalizer Input Power Estimator Register */
#define BCHP_DS_1_EQ_FFEU0                       0x00e16d00 /* [RW] FFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL0                       0x00e16d04 /* [RW] FFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU1                       0x00e16d08 /* [RW] FFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL1                       0x00e16d0c /* [RW] FFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU2                       0x00e16d10 /* [RW] FFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL2                       0x00e16d14 /* [RW] FFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU3                       0x00e16d18 /* [RW] FFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL3                       0x00e16d1c /* [RW] FFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU4                       0x00e16d20 /* [RW] FFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL4                       0x00e16d24 /* [RW] FFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU5                       0x00e16d28 /* [RW] FFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL5                       0x00e16d2c /* [RW] FFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU6                       0x00e16d30 /* [RW] FFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL6                       0x00e16d34 /* [RW] FFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU7                       0x00e16d38 /* [RW] FFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL7                       0x00e16d3c /* [RW] FFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU8                       0x00e16d40 /* [RW] FFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL8                       0x00e16d44 /* [RW] FFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU9                       0x00e16d48 /* [RW] FFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL9                       0x00e16d4c /* [RW] FFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU10                      0x00e16d50 /* [RW] FFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL10                      0x00e16d54 /* [RW] FFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU11                      0x00e16d58 /* [RW] FFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL11                      0x00e16d5c /* [RW] FFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU12                      0x00e16d60 /* [RW] FFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL12                      0x00e16d64 /* [RW] FFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU13                      0x00e16d68 /* [RW] FFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL13                      0x00e16d6c /* [RW] FFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU14                      0x00e16d70 /* [RW] FFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL14                      0x00e16d74 /* [RW] FFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU15                      0x00e16d78 /* [RW] FFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL15                      0x00e16d7c /* [RW] FFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU16                      0x00e16d80 /* [RW] FFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL16                      0x00e16d84 /* [RW] FFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU17                      0x00e16d88 /* [RW] FFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL17                      0x00e16d8c /* [RW] FFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU18                      0x00e16d90 /* [RW] FFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL18                      0x00e16d94 /* [RW] FFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU19                      0x00e16d98 /* [RW] FFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL19                      0x00e16d9c /* [RW] FFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU20                      0x00e16da0 /* [RW] FFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL20                      0x00e16da4 /* [RW] FFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU21                      0x00e16da8 /* [RW] FFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL21                      0x00e16dac /* [RW] FFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU22                      0x00e16db0 /* [RW] FFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL22                      0x00e16db4 /* [RW] FFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU23                      0x00e16db8 /* [RW] FFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL23                      0x00e16dbc /* [RW] FFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU24                      0x00e16dc0 /* [RW] FFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL24                      0x00e16dc4 /* [RW] FFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU25                      0x00e16dc8 /* [RW] FFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL25                      0x00e16dcc /* [RW] FFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU26                      0x00e16dd0 /* [RW] FFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL26                      0x00e16dd4 /* [RW] FFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU27                      0x00e16dd8 /* [RW] FFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL27                      0x00e16ddc /* [RW] FFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU28                      0x00e16de0 /* [RW] FFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL28                      0x00e16de4 /* [RW] FFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU29                      0x00e16de8 /* [RW] FFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL29                      0x00e16dec /* [RW] FFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU30                      0x00e16df0 /* [RW] FFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL30                      0x00e16df4 /* [RW] FFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU31                      0x00e16df8 /* [RW] FFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL31                      0x00e16dfc /* [RW] FFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU32                      0x00e16e00 /* [RW] FFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL32                      0x00e16e04 /* [RW] FFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU33                      0x00e16e08 /* [RW] FFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL33                      0x00e16e0c /* [RW] FFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU34                      0x00e16e10 /* [RW] FFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL34                      0x00e16e14 /* [RW] FFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU35                      0x00e16e18 /* [RW] FFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL35                      0x00e16e1c /* [RW] FFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU0                       0x00e16e20 /* [RW] DFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL0                       0x00e16e24 /* [RW] DFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU1                       0x00e16e28 /* [RW] DFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL1                       0x00e16e2c /* [RW] DFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU2                       0x00e16e30 /* [RW] DFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL2                       0x00e16e34 /* [RW] DFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU3                       0x00e16e38 /* [RW] DFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL3                       0x00e16e3c /* [RW] DFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU4                       0x00e16e40 /* [RW] DFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL4                       0x00e16e44 /* [RW] DFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU5                       0x00e16e48 /* [RW] DFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL5                       0x00e16e4c /* [RW] DFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU6                       0x00e16e50 /* [RW] DFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL6                       0x00e16e54 /* [RW] DFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU7                       0x00e16e58 /* [RW] DFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL7                       0x00e16e5c /* [RW] DFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU8                       0x00e16e60 /* [RW] DFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL8                       0x00e16e64 /* [RW] DFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU9                       0x00e16e68 /* [RW] DFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL9                       0x00e16e6c /* [RW] DFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU10                      0x00e16e70 /* [RW] DFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL10                      0x00e16e74 /* [RW] DFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU11                      0x00e16e78 /* [RW] DFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL11                      0x00e16e7c /* [RW] DFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU12                      0x00e16e80 /* [RW] DFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL12                      0x00e16e84 /* [RW] DFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU13                      0x00e16e88 /* [RW] DFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL13                      0x00e16e8c /* [RW] DFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU14                      0x00e16e90 /* [RW] DFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL14                      0x00e16e94 /* [RW] DFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU15                      0x00e16e98 /* [RW] DFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL15                      0x00e16e9c /* [RW] DFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU16                      0x00e16ea0 /* [RW] DFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL16                      0x00e16ea4 /* [RW] DFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU17                      0x00e16ea8 /* [RW] DFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL17                      0x00e16eac /* [RW] DFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU18                      0x00e16eb0 /* [RW] DFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL18                      0x00e16eb4 /* [RW] DFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU19                      0x00e16eb8 /* [RW] DFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL19                      0x00e16ebc /* [RW] DFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU20                      0x00e16ec0 /* [RW] DFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL20                      0x00e16ec4 /* [RW] DFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU21                      0x00e16ec8 /* [RW] DFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL21                      0x00e16ecc /* [RW] DFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU22                      0x00e16ed0 /* [RW] DFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL22                      0x00e16ed4 /* [RW] DFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU23                      0x00e16ed8 /* [RW] DFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL23                      0x00e16edc /* [RW] DFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU24                      0x00e16ee0 /* [RW] DFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL24                      0x00e16ee4 /* [RW] DFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU25                      0x00e16ee8 /* [RW] DFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL25                      0x00e16eec /* [RW] DFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU26                      0x00e16ef0 /* [RW] DFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL26                      0x00e16ef4 /* [RW] DFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU27                      0x00e16ef8 /* [RW] DFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL27                      0x00e16efc /* [RW] DFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU28                      0x00e16f00 /* [RW] DFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL28                      0x00e16f04 /* [RW] DFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU29                      0x00e16f08 /* [RW] DFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL29                      0x00e16f0c /* [RW] DFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU30                      0x00e16f10 /* [RW] DFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL30                      0x00e16f14 /* [RW] DFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU31                      0x00e16f18 /* [RW] DFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL31                      0x00e16f1c /* [RW] DFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU32                      0x00e16f20 /* [RW] DFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL32                      0x00e16f24 /* [RW] DFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU33                      0x00e16f28 /* [RW] DFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL33                      0x00e16f2c /* [RW] DFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU34                      0x00e16f30 /* [RW] DFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL34                      0x00e16f34 /* [RW] DFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU35                      0x00e16f38 /* [RW] DFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL35                      0x00e16f3c /* [RW] DFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_CWC_INT1                    0x00e17060 /* [RW] CWC Tap 1 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_1_EQ_CWC_INT2                    0x00e17064 /* [RW] CWC Tap 2 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_1_EQ_CWC_INT3                    0x00e17068 /* [RW] CWC Tap 3 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_1_EQ_CWC_INT4                    0x00e1706c /* [RW] CWC Tap 4 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_1_FFT_CTL                        0x00e17070 /* [RW] FFT Control Register */
#define BCHP_DS_1_FFT_PDETW                      0x00e17074 /* [RW] FFT Peak Detection Window register */
#define BCHP_DS_1_FFT_VAL                        0x00e17078 /* [RO] FFT Max Peak Value Register */
#define BCHP_DS_1_FFT_BIN                        0x00e1707c /* [RO] FFT BIN Register */
#define BCHP_DS_1_FFT_GAIN_STS                   0x00e17080 /* [RO] FFT GAIN Register */
#define BCHP_DS_1_FM_START_ADD                   0x00e17084 /* [RW] FFT Memory Start Address Register */
#define BCHP_DS_1_FM_CURR_ADD                    0x00e17088 /* [RO] FFT Memory current Address Register */
#define BCHP_DS_1_FM_RW_DATA                     0x00e1708c /* [RW] FFT Memory Read/Write Register */
#define BCHP_DS_1_EQ_MAIN                        0x00e17090 /* [RW] FFE MAIN Coefficient Register (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_CRTHR                       0x00e17094 /* [RW] Error Threshold for carrier loop error switch (carrier burst noise switch) */
#define BCHP_DS_1_EQ_EQTHR                       0x00e17098 /* [RW] Error Threshold for equalizer error switch (eq burst noise switch) */
#define BCHP_DS_1_EQ_LOCKTHR                     0x00e1709c /* [RW] Threshold for lock indicator for controlling burst noise switches */

#endif /* #ifndef BCHP_DS_1_H__ */

/* End of File */
