==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.886 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 8 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 8 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 8 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.83 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_101710_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102110_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102310_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.761 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_101710_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102410_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102310_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102110_32_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.086 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 9.699 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.776 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 16 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.037 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.315 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.584 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 6512 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_100910_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_101710_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102110_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102310_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.087 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_100910_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102410_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102310_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102110_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_101710_32_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.391 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 15.394 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.49 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 32 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 32 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 32 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.564 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.015 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.515 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 12173 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_100910_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_101710_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102110_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102310_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_99310_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.318 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_99310_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102410_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102310_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102110_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_101710_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_100910_32_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.567 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.995 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 0 seconds. Elapsed time: 31.84 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 1 seconds. Total elapsed time: 34.099 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 64 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 64 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 64 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.351 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 33 seconds. CPU system time: 0 seconds. Elapsed time: 32.887 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 57, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.639 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 15.825 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 22746 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_100910_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_101710_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102110_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102310_32_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_96110_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_99310_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 12.89 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_96110_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102410_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102310_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102110_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_101710_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_100910_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_99310_32_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 10.187 seconds; current allocated memory: 1.526 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.426 seconds; current allocated memory: 1.526 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 84 seconds. CPU system time: 1 seconds. Elapsed time: 92.038 seconds; current allocated memory: 63.848 MB.
INFO: [HLS 200-112] Total CPU user time: 88 seconds. Total CPU system time: 2 seconds. Total elapsed time: 94.578 seconds; peak allocated memory: 1.526 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 128 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 128 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 128 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.597 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.303 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 221 seconds. CPU system time: 0 seconds. Elapsed time: 221.11 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('imag_op_0_addr_write_ln22', DFT/dft.cpp:22) of variable 'bitcast_ln22_1', DFT/dft.cpp:22 on array 'imag_op_0' and 'load' operation ('imag_op_0_load', DFT/dft.cpp:22) on array 'imag_op_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 89, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.911 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 93 seconds. CPU system time: 0 seconds. Elapsed time: 92.925 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_100' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_101' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_102' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_103' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_104' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_105' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_106' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_107' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_108' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_109' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_110' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_111' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_112' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_113' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_114' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_115' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_116' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_117' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_118' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_119' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_120' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_121' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_122' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_123' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_124' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_125' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_126' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_127' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_100' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_101' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_102' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_103' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_104' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_105' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_106' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_107' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_108' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_109' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_110' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_111' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_112' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_113' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_114' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_115' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_116' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_117' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_118' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_119' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_120' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_121' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_122' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_123' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_124' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_125' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_126' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_127' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 13979 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_100910_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_101710_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102110_32_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102310_32_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_2_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_89710_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_96110_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_99310_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 26 seconds. CPU system time: 1 seconds. Elapsed time: 26.806 seconds; current allocated memory: 2.224 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_89710_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102410_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102310_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102110_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_101710_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_100910_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_99310_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_96110_32_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 15 seconds. CPU system time: 1 seconds. Elapsed time: 16.817 seconds; current allocated memory: 2.571 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 22 seconds. CPU system time: 0 seconds. Elapsed time: 22.024 seconds; current allocated memory: 2.571 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 384 seconds. CPU system time: 2 seconds. Elapsed time: 399.008 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-112] Total CPU user time: 388 seconds. Total CPU system time: 3 seconds. Total elapsed time: 402.187 seconds; peak allocated memory: 2.571 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.589 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 256 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 256 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 256 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 36.579 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.923 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.565 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 956 seconds. CPU system time: 0 seconds. Elapsed time: 956.107 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1) between 'store' operation ('imag_op_0_addr_write_ln22', DFT/dft.cpp:22) of variable 'bitcast_ln22_1', DFT/dft.cpp:22 on array 'imag_op_0' and 'load' operation ('imag_op_0_load', DFT/dft.cpp:22) on array 'imag_op_0'.
WARNING: [HLS 200-880] The II Violation in module 'dft' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 4, offset = 1) between 'store' operation ('imag_op_0_addr_write_ln22', DFT/dft.cpp:22) of variable 'bitcast_ln22_1', DFT/dft.cpp:22 on array 'imag_op_0' and 'load' operation ('imag_op_0_load', DFT/dft.cpp:22) on array 'imag_op_0'.
WARNING: [HLS 200-880] The II Violation in module 'dft' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 4, offset = 1) between 'store' operation ('imag_op_0_addr_write_ln22', DFT/dft.cpp:22) of variable 'bitcast_ln22_1', DFT/dft.cpp:22 on array 'imag_op_0' and 'load' operation ('imag_op_0_load', DFT/dft.cpp:22) on array 'imag_op_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 153, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.184 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 486 seconds. CPU system time: 1 seconds. Elapsed time: 486.019 seconds; current allocated memory: 1.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_100' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_101' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_102' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_103' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_104' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_105' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_106' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_107' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_108' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_109' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_110' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_111' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_112' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_113' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_114' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_115' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_116' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_117' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_118' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_119' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_120' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_121' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_122' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_123' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_124' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_125' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_126' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_127' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_128' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_129' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_130' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_131' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_132' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_133' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_134' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_135' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_136' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_137' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_138' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_139' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_140' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_141' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_142' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_143' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_144' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_145' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_146' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_147' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_148' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_149' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_150' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_151' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_152' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_153' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_154' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_155' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_156' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_157' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_158' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_159' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_160' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_161' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_162' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_163' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_164' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_165' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_166' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_167' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_168' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_169' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_170' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_171' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_172' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_173' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_174' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_175' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_176' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_177' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_178' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_179' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_180' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_181' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_182' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_183' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_184' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_185' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_186' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_187' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_188' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_189' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_190' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_191' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_192' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_193' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_194' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_195' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_196' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_197' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_198' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_199' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_200' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_201' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_202' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_203' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_204' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_205' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_206' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_207' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_208' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_209' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_210' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_211' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_212' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_213' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_214' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_215' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_216' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_218' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_219' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_220' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_221' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_222' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_223' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_224' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_225' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_226' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_227' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_228' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_229' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_230' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_231' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_232' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_233' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_234' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_235' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_236' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_237' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_238' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_239' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_240' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_241' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_242' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_243' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_244' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_245' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_246' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_247' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_248' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_249' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_250' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_251' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_252' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_253' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_254' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_255' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_100' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_101' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_102' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_103' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_104' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_105' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_106' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_107' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_108' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_109' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_110' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_111' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_112' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_113' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_114' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_115' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_116' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_117' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_118' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_119' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_120' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_121' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_122' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_123' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_124' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_125' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_126' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_127' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_128' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_129' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_130' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_131' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_132' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_133' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_134' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_135' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_136' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_137' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_138' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_139' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_140' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_141' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_142' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_143' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_144' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_145' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_146' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_147' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_148' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_149' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_150' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_151' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_152' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_153' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_154' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_155' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_156' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_157' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_158' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_159' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_160' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_161' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_162' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_163' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_164' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_165' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_166' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_167' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_168' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_169' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_170' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_171' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_172' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_173' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_174' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_175' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_176' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_177' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_178' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_179' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_180' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_181' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_182' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_183' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_184' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_185' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_186' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_187' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_188' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_189' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_190' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_191' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_192' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_193' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_194' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_195' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_196' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_197' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_198' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_199' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_200' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_201' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_202' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_203' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_204' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_205' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_206' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_207' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_208' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_209' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_210' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_211' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_212' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_213' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_214' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_215' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_216' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_218' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_219' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_220' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_221' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_222' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_223' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_224' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_225' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_226' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_227' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_228' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_229' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_230' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_231' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_232' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_233' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_234' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_235' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_236' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_237' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_238' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_239' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_240' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_241' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_242' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_243' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_244' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_245' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_246' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_247' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_248' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_249' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_250' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_251' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_252' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_253' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_254' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_255' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 8200 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_100910_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_101710_32_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102110_32_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102310_32_2_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_2_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_76910_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_89710_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_96110_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_99310_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 54 seconds. CPU system time: 1 seconds. Elapsed time: 56.14 seconds; current allocated memory: 3.943 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_76910_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102410_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102310_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102110_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_101710_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_100910_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_99310_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_96110_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_89710_32_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 27 seconds. CPU system time: 3 seconds. Elapsed time: 30.428 seconds; current allocated memory: 4.631 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 83 seconds. CPU system time: 0 seconds. Elapsed time: 82.862 seconds; current allocated memory: 4.631 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1628 seconds. CPU system time: 5 seconds. Elapsed time: 1671.46 seconds; current allocated memory: 3.167 GB.
INFO: [HLS 200-112] Total CPU user time: 1634 seconds. Total CPU system time: 7 seconds. Total elapsed time: 1676.97 seconds; peak allocated memory: 4.631 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.613 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 16 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.06 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.326 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.613 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 6512 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_100910_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_101710_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102110_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102310_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.156 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_100910_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102410_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102310_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_102110_32_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'dft_mux_101710_32_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.628 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.721 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 15.809 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.949 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 16 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Cyclic partitioning with factor 16 on dimension 1. (DFT/coefficients1024.h:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Cyclic partitioning with factor 16 on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.856 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.788 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 6563 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_134_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_154_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.183 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_15_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.301 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.819 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 20.248 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.289 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
ERROR: [HLS 207-3717] invalid operands to binary expression ('DTYPE' (aka 'float') and 'const float *') (DFT/dft.cpp:21:33)
ERROR: [HLS 207-3717] invalid operands to binary expression ('DTYPE' (aka 'float') and 'const float *') (DFT/dft.cpp:22:33)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.491 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 0.211 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.787 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.776 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.014 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 16 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.75 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [XFORM 203-102] Partitioning array 'sin_coefficients_table' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cos_coefficients_table' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 6512 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.409 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.635 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 10.834 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.86 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
ERROR: [HLS 207-3717] invalid operands to binary expression ('DTYPE' (aka 'float') and 'const float *') (DFT/dft.cpp:21:33)
ERROR: [HLS 207-3717] invalid operands to binary expression ('DTYPE' (aka 'float') and 'const float *') (DFT/dft.cpp:22:33)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.394 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
ERROR: [HLS 207-3717] invalid operands to binary expression ('DTYPE' (aka 'float') and 'float *') (DFT/dft.cpp:21:33)
ERROR: [HLS 207-3717] invalid operands to binary expression ('DTYPE' (aka 'float') and 'float *') (DFT/dft.cpp:22:33)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.361 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 16 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Cyclic partitioning with factor 16 on dimension 1. (DFT/coefficients1024.h:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Cyclic partitioning with factor 16 on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.846 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.777 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 6563 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_134_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_154_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.194 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_15_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 11.095 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.819 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 19.996 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 18 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.028 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.867 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 16 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.801 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [XFORM 203-102] Partitioning array 'sin_coefficients_table' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cos_coefficients_table' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 6512 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.408 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 10.76 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.762 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 4.6 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.935 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 16 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.837 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [XFORM 203-102] Partitioning array 'sin_coefficients_table' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cos_coefficients_table' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.589 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7205 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.376 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.653 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 297.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 10.842 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.875 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 4.5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.861 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 16 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 16 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.8 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [XFORM 203-102] Partitioning array 'sin_coefficients_table' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cos_coefficients_table' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 43, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7784 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.232 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.616 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 10.661 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.698 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 4.5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.794 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.023 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 20 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 20 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.78 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 52 to 51 for loop 'VITIS_LOOP_18_2' in function 'dft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 52 to 51 for loop 'VITIS_LOOP_18_2' in function 'dft'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 1.464 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft' the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_4', DFT/dft.cpp:22) and 'select' operation ('reuse_select187', DFT/dft.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_4', DFT/dft.cpp:22) and 'select' operation ('reuse_select187', DFT/dft.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_4', DFT/dft.cpp:22) and 'select' operation ('reuse_select187', DFT/dft.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_4', DFT/dft.cpp:22) and 'select' operation ('reuse_select187', DFT/dft.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('add_4', DFT/dft.cpp:22) and 'select' operation ('reuse_select187', DFT/dft.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'fadd' operation ('add_4', DFT/dft.cpp:22) and 'select' operation ('reuse_select187', DFT/dft.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'fadd' operation ('add_4', DFT/dft.cpp:22) and 'select' operation ('reuse_select187', DFT/dft.cpp:22).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 33, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.859 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.846 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_18_2_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_18_2_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.139 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.606 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 232.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 16.356 seconds; current allocated memory: 0.168 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.377 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 32 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 32 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 32 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.895 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [XFORM 203-102] Partitioning array 'sin_coefficients_table' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cos_coefficients_table' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.733 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 12173 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.556 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.809 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.977 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 16.231 seconds; current allocated memory: 0.172 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.286 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 4.5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.758 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:18:20) in function 'dft' partially with a factor of 32 (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 32 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 32 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.854 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [XFORM 203-102] Partitioning array 'sin_coefficients_table' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cos_coefficients_table' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 59, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.202 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 14669 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.114 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.984 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 16.853 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.931 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.015 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 24 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 24 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.837 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_18_2' (DFT/dft.cpp:8) in function 'dft' partially with a factor of 24.
WARNING: [XFORM 203-561] Updating loop upper bound from 43 to 42 for loop 'VITIS_LOOP_18_2' in function 'dft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 43 to 42 for loop 'VITIS_LOOP_18_2' in function 'dft'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.287 seconds; current allocated memory: 1.464 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_1' (DFT/dft.cpp:8:9) in function 'dft' the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_15', DFT/dft.cpp:22) and 'select' operation ('reuse_select91', DFT/dft.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_15', DFT/dft.cpp:22) and 'select' operation ('reuse_select91', DFT/dft.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_15', DFT/dft.cpp:22) and 'select' operation ('reuse_select91', DFT/dft.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_15', DFT/dft.cpp:22) and 'select' operation ('reuse_select91', DFT/dft.cpp:22).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation ('add_15', DFT/dft.cpp:22) and 'select' operation ('reuse_select91', DFT/dft.cpp:22).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 18, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.875 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.635 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_18_2_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_dft_Pipeline_VITIS_LOOP_18_2_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.164 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.085 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 18.782 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.788 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.169 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.884 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:167:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:168:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:169:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:170:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:171:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:172:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:173:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:174:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:175:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:176:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:177:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:178:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:179:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:180:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:181:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:182:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:183:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:184:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:185:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:186:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 22 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 22 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:23:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.977 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:23:9) to (DFT/dft.cpp:22:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_20_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_20_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 6090 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.071 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.389 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.572 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.605 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.878 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:167:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:168:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:169:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:170:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:171:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:172:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:173:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:174:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:175:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:176:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:177:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:178:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:179:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:180:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:181:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:182:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:183:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:184:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:185:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:186:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 22 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 22 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:23:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.973 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:23:9) to (DFT/dft.cpp:22:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 36, loop 'VITIS_LOOP_20_1_VITIS_LOOP_22_2'
WARNING: [HLS 200-871] Estimated clock period (4.017ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'dft' consists of the following:	'alloca' operation ('n') [92]  (0 ns)
	'load' operation ('n_load', DFT/dft.cpp:20) on local variable 'n' [198]  (0 ns)
	'add' operation ('add_ln20_1', DFT/dft.cpp:20) [203]  (1.64 ns)
	'select' operation ('select_ln20_1', DFT/dft.cpp:20) [204]  (0.692 ns)
	'store' operation ('n_write_ln22', DFT/dft.cpp:22) of variable 'select_ln20_1', DFT/dft.cpp:20 on local variable 'n' [700]  (1.59 ns)
	blocking operation 0.098 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_20_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 8325 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.134 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.069 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.39 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 248.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 13.084 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.104 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (DFT/dft.cpp:24:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.052 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.057 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (DFT/dft.cpp:24:9)
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.892 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:168:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:169:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:170:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:171:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:172:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:173:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:174:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:175:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:176:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:177:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:178:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:179:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:180:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:181:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:182:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:183:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:184:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:185:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:186:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:187:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 22 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 22 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:23:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.981 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:23:9) to (DFT/dft.cpp:22:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_20_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_20_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 6090 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.306 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.429 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.86 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.819 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (DFT/dft.cpp:19:9)
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.875 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:169:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:170:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:171:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:172:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:173:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:174:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:175:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:176:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:177:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:178:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:179:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:180:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:181:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:182:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:183:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:184:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:185:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:186:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:187:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:188:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 22 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 22 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:24:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:24:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.068 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:24:9) to (DFT/dft.cpp:23:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_21_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 6090 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.882 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.948 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.413 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.567 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.587 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.776 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:168:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:169:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:170:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:171:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:172:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:173:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:174:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:175:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:176:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:177:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:178:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:179:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:180:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:181:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:182:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:183:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:184:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:185:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:186:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:187:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 22 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 22 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:23:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.997 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:23:9) to (DFT/dft.cpp:22:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_20_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_20_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 6090 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.717 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.407 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.129 seconds; current allocated memory: 0.031 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.189 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.851 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:169:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:170:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:171:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:172:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:173:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:174:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:175:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:176:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:177:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:178:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:179:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:180:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:181:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:182:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:183:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:184:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:185:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:186:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:187:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:188:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 22 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 22 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:24:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:24:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.943 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:24:9) to (DFT/dft.cpp:23:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_21_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 6090 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.817 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.418 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.259 seconds; current allocated memory: 0.082 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.254 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.768 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.866 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:103:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:104:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:105:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:106:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:107:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:108:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:109:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:110:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:111:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:112:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.954 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:21:9) to (DFT/dft.cpp:20:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 32, loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7911 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.926 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.215 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 229.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.043 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.086 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.5 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.865 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:103:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:104:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:105:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:106:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:107:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:108:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:109:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:110:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:111:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:112:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.922 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:21:9) to (DFT/dft.cpp:20:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35, loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'
WARNING: [HLS 200-871] Estimated clock period (4.017ns) exceeds the target (target clock period: 5.5ns, clock uncertainty: 1.485ns, effective delay budget: 4.015ns).
WARNING: [HLS 200-1016] The critical path in module 'dft' consists of the following:	'alloca' operation ('n') [88]  (0 ns)
	'load' operation ('n_load', DFT/dft.cpp:18) on local variable 'n' [190]  (0 ns)
	'add' operation ('add_ln18_1', DFT/dft.cpp:18) [195]  (1.64 ns)
	'select' operation ('select_ln18_1', DFT/dft.cpp:18) [196]  (0.692 ns)
	'store' operation ('n_write_ln20', DFT/dft.cpp:20) of variable 'select_ln18_1', DFT/dft.cpp:18 on local variable 'n' [642]  (1.59 ns)
	blocking operation 0.098 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 8182 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_7_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.036 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.079 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.241 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 248.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.64 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.646 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.6 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.877 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:103:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:104:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:105:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:106:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:107:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:108:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:109:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:110:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:111:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:112:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.883 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:21:9) to (DFT/dft.cpp:20:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 34, loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7801 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_7_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.719 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.252 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 246.67 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.166 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.213 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.6 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.785 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.5 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.752 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:123:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:124:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:125:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:126:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:127:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:128:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:129:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:130:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:131:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:132:17)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.908 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:21:9) to (DFT/dft.cpp:20:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35, loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'
WARNING: [HLS 200-871] Estimated clock period (4.017ns) exceeds the target (target clock period: 5.5ns, clock uncertainty: 1.485ns, effective delay budget: 4.015ns).
WARNING: [HLS 200-1016] The critical path in module 'dft' consists of the following:	'alloca' operation ('n') [88]  (0 ns)
	'load' operation ('n_load', DFT/dft.cpp:18) on local variable 'n' [190]  (0 ns)
	'add' operation ('add_ln18_1', DFT/dft.cpp:18) [195]  (1.64 ns)
	'select' operation ('select_ln18_1', DFT/dft.cpp:18) [196]  (0.692 ns)
	'store' operation ('n_write_ln20', DFT/dft.cpp:20) of variable 'select_ln18_1', DFT/dft.cpp:18 on local variable 'n' [642]  (1.59 ns)
	blocking operation 0.098 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 8182 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_7_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.876 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.284 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 248.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.332 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.351 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.6 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.898 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:123:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:124:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:125:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:126:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:127:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:128:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:129:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:130:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:131:17)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:132:17)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.013 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:21:9) to (DFT/dft.cpp:20:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 34, loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7801 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_7_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.766 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.244 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 246.67 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.358 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.365 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.6 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 0.070 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.732 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.6 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.746 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:103:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:104:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:105:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:106:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:107:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:108:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:109:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:110:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:111:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:112:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.951 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:21:9) to (DFT/dft.cpp:20:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 34, loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7801 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_7_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.878 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.186 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 246.67 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.187 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.167 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.6 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.881 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:103:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:104:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:105:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:106:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:107:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:108:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:109:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:110:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:111:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:112:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.988 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:21:9) to (DFT/dft.cpp:20:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 34, loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7801 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_7_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.963 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.263 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 246.67 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.582 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.636 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.6 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 746.607 seconds; current allocated memory: 1.715 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 1 seconds. Total elapsed time: 748.672 seconds; peak allocated memory: 1.466 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.6 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 0.199 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.317 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.6 -name default 
INFO: [HLS 200-1510] Running: source ./DFT/opt2_unroll/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op fadd dft real_op 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'DFT/dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (DFT/dft.cpp:5:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.393 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (DFT/dft.cpp:8:9)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:103:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:104:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:105:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:106:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:107:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:108:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:109:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:110:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:111:20)
WARNING: [HLS 214-167] The program may have out of bound array access (DFT/dft.cpp:112:20)
INFO: [HLS 214-248] Applying array_partition to 'real_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'imag_op': Cyclic partitioning with factor 21 on dimension 1. (DFT/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cos_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'sin_coefficients_table' due to pipeline pragma (DFT/dft.cpp:21:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (DFT/coefficients1024.h:1:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.071 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DFT/dft.cpp:21:9) to (DFT/dft.cpp:20:20) in function 'dft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (DFT/dft.cpp:10:9) in function 'dft'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 34, loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_op_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d1' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'dft' is 7801 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_7_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.369 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.326 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 246.67 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.659 seconds; current allocated memory: 0.012 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.667 seconds; peak allocated memory: 1.464 GB.
