{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668123086814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668123086814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 18:31:26 2022 " "Processing started: Thu Nov 10 18:31:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668123086814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123086814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123086814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668123087470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668123087470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_four_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file two_to_four_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_four_decoder " "Found entity 1: two_to_four_decoder" {  } { { "two_to_four_decoder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/two_to_four_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_to_eight_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file three_to_eight_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_to_eight_decoder " "Found entity 1: three_to_eight_decoder" {  } { { "three_to_eight_decoder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/three_to_eight_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sx.v 1 1 " "Found 1 design units, including 1 entities, in source file sx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sx " "Found entity 1: sx" {  } { { "sx.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/sx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_test_tb " "Found entity 1: skeleton_test_tb" {  } { { "skeleton_test_tb.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton_test_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_test.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_test " "Found entity 1: skeleton_test" {  } { { "skeleton_test.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton_test.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_adder " "Found entity 1: sixteen_bit_adder" {  } { { "sixteen_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/sixteen_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100486 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(29) " "Verilog HDL warning at regfile.v(29): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668123100486 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(30) " "Verilog HDL warning at regfile.v(30): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668123100486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_16.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_16 " "Found entity 1: RCA_16" {  } { { "RCA_16.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/RCA_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32_bit " "Found entity 1: not_32_bit" {  } { { "not_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/not_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m81.v 1 1 " "Found 1 design units, including 1 entities, in source file m81.v" { { "Info" "ISGN_ENTITY_NAME" "1 m81 " "Found entity 1: m81" {  } { { "m81.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/m81.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m21_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file m21_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 m21_32_bit " "Found entity 1: m21_32_bit" {  } { { "m21_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/m21_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m21.v 1 1 " "Found 1 design units, including 1 entities, in source file m21.v" { { "Info" "ISGN_ENTITY_NAME" "1 m21 " "Found entity 1: m21" {  } { { "m21.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/m21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l left_shift_32_bit.v(3) " "Verilog HDL Declaration information at left_shift_32_bit.v(3): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "left_shift_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/left_shift_32_bit.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668123100502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift_32_bit " "Found entity 1: left_shift_32_bit" {  } { { "left_shift_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/left_shift_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judgeless.v 1 1 " "Found 1 design units, including 1 entities, in source file judgeless.v" { { "Info" "ISGN_ENTITY_NAME" "1 judgeLess " "Found entity 1: judgeLess" {  } { { "judgeLess.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/judgeLess.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judgeequal.v 1 1 " "Found 1 design units, including 1 entities, in source file judgeequal.v" { { "Info" "ISGN_ENTITY_NAME" "1 judgeEqual " "Found entity 1: judgeEqual" {  } { { "judgeEqual.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/judgeEqual.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getsig.v 1 1 " "Found 1 design units, including 1 entities, in source file getsig.v" { { "Info" "ISGN_ENTITY_NAME" "1 getSig " "Found entity 1: getSig" {  } { { "getSig.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/getSig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder " "Found entity 1: four_bit_adder" {  } { { "four_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/four_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_to_thirtytwo_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file five_to_thirtytwo_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_to_thirtytwo_decoder " "Found entity 1: five_to_thirtytwo_decoder" {  } { { "five_to_thirtytwo_decoder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/five_to_thirtytwo_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "eight_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/eight_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_sig " "Found entity 1: ctrl_sig" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_32_bit " "Found entity 1: CSA_32_bit" {  } { { "CSA_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/CSA_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.v 1 1 " "Found 1 design units, including 1 entities, in source file csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa " "Found entity 1: csa" {  } { { "csa.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/csa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/cmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div4.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div4 " "Found entity 1: clk_div4" {  } { { "clock_div4.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/clock_div4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div2 " "Found entity 1: clock_div2" {  } { { "clock_div2.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/clock_div2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l arithmetic_right_shift_32_bit.v(3) " "Verilog HDL Declaration information at arithmetic_right_shift_32_bit.v(3): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "arithmetic_right_shift_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/arithmetic_right_shift_32_bit.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_right_shift_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_right_shift_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_right_shift_32_bit " "Found entity 1: arithmetic_right_shift_32_bit" {  } { { "arithmetic_right_shift_32_bit.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/arithmetic_right_shift_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1 " "Found entity 1: adder_1" {  } { { "adder_1.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/adder_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div skeleton_test.v(28) " "Verilog HDL Implicit Net warning at skeleton_test.v(28): created implicit net for \"clk_div\"" {  } { { "skeleton_test.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div skeleton.v(24) " "Verilog HDL Implicit Net warning at skeleton.v(24): created implicit net for \"clk_div\"" {  } { { "skeleton.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/skeleton.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow_dta processor.v(141) " "Verilog HDL Implicit Net warning at processor.v(141): created implicit net for \"overflow_dta\"" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/processor.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 four_bit_adder.v(8) " "Verilog HDL Implicit Net warning at four_bit_adder.v(8): created implicit net for \"w1\"" {  } { { "four_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/four_bit_adder.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 eight_bit_adder.v(8) " "Verilog HDL Implicit Net warning at eight_bit_adder.v(8): created implicit net for \"w1\"" {  } { { "eight_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/eight_bit_adder.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_add ctrl_sig.v(6) " "Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for \"R_add\"" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_sub ctrl_sig.v(6) " "Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for \"R_sub\"" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_and ctrl_sig.v(6) " "Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for \"R_and\"" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_or ctrl_sig.v(6) " "Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for \"R_or\"" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_sll ctrl_sig.v(6) " "Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for \"R_sll\"" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_sra ctrl_sig.v(6) " "Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for \"R_sra\"" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/ctrl_sig.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "imem " "Elaborating entity \"imem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668123100689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/vcm/Desktop/22Fall-550/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:altsyncram_component " "Instantiated megafunction \"altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_outputs/halfTestCases.mif " "Parameter \"init_file\" = \"./mif_outputs/halfTestCases.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668123100752 ""}  } { { "imem.v" "" { Text "C:/Users/vcm/Desktop/22Fall-550/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668123100752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9b1 " "Found entity 1: altsyncram_l9b1" {  } { { "db/altsyncram_l9b1.tdf" "" { Text "C:/Users/vcm/Desktop/22Fall-550/db/altsyncram_l9b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668123100814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123100814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9b1 altsyncram:altsyncram_component\|altsyncram_l9b1:auto_generated " "Elaborating entity \"altsyncram_l9b1\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_l9b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123100814 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vcm/Desktop/22Fall-550/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/vcm/Desktop/22Fall-550/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123101705 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668123101986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668123101986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668123102064 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668123102064 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668123102064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668123102064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668123102080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 18:31:42 2022 " "Processing ended: Thu Nov 10 18:31:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668123102080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668123102080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668123102080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668123102080 ""}
