

================================================================
== Vitis HLS Report for 'systolic_array_k_3072_Loop_data_drain_C_proc'
================================================================
* Date:           Mon Sep  4 10:02:14 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.415 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_drain_C  |       12|       12|         2|          1|          1|    12|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_0, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_1, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_2, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_3, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_4, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_5, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_6, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_7, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_8, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_9, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_10, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_11, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%p_read_767 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read143"   --->   Operation 18 'read' 'p_read_767' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%p_read_768 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read142"   --->   Operation 19 'read' 'p_read_768' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%p_read_769 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read141"   --->   Operation 20 'read' 'p_read_769' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%p_read_770 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read140"   --->   Operation 21 'read' 'p_read_770' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%p_read_771 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read139"   --->   Operation 22 'read' 'p_read_771' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%p_read_772 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read138"   --->   Operation 23 'read' 'p_read_772' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%p_read_773 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read137"   --->   Operation 24 'read' 'p_read_773' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%p_read_774 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read136"   --->   Operation 25 'read' 'p_read_774' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%p_read_775 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read135"   --->   Operation 26 'read' 'p_read_775' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%p_read_776 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read134"   --->   Operation 27 'read' 'p_read_776' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%p_read_777 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read133"   --->   Operation 28 'read' 'p_read_777' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%p_read_778 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read132"   --->   Operation 29 'read' 'p_read_778' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%p_read_779 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read131"   --->   Operation 30 'read' 'p_read_779' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%p_read_780 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read130"   --->   Operation 31 'read' 'p_read_780' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "%p_read_781 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read129"   --->   Operation 32 'read' 'p_read_781' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (3.63ns)   --->   "%p_read_782 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read128"   --->   Operation 33 'read' 'p_read_782' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (3.63ns)   --->   "%p_read_783 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read127"   --->   Operation 34 'read' 'p_read_783' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (3.63ns)   --->   "%p_read_784 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read126"   --->   Operation 35 'read' 'p_read_784' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (3.63ns)   --->   "%p_read_785 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read125"   --->   Operation 36 'read' 'p_read_785' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (3.63ns)   --->   "%p_read_786 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read124"   --->   Operation 37 'read' 'p_read_786' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (3.63ns)   --->   "%p_read_787 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read123"   --->   Operation 38 'read' 'p_read_787' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 39 [1/1] (3.63ns)   --->   "%p_read_788 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read122"   --->   Operation 39 'read' 'p_read_788' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 40 [1/1] (3.63ns)   --->   "%p_read_789 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read121"   --->   Operation 40 'read' 'p_read_789' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "%p_read_790 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read120"   --->   Operation 41 'read' 'p_read_790' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 42 [1/1] (3.63ns)   --->   "%p_read_791 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read119"   --->   Operation 42 'read' 'p_read_791' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 43 [1/1] (3.63ns)   --->   "%p_read_792 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read118"   --->   Operation 43 'read' 'p_read_792' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 44 [1/1] (3.63ns)   --->   "%p_read_793 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read117"   --->   Operation 44 'read' 'p_read_793' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 45 [1/1] (3.63ns)   --->   "%p_read_794 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read116"   --->   Operation 45 'read' 'p_read_794' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 46 [1/1] (3.63ns)   --->   "%p_read_795 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read115"   --->   Operation 46 'read' 'p_read_795' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 47 [1/1] (3.63ns)   --->   "%p_read_796 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read114"   --->   Operation 47 'read' 'p_read_796' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 48 [1/1] (3.63ns)   --->   "%p_read_797 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read113"   --->   Operation 48 'read' 'p_read_797' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 49 [1/1] (3.63ns)   --->   "%p_read_798 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read112"   --->   Operation 49 'read' 'p_read_798' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 50 [1/1] (3.63ns)   --->   "%p_read_799 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read111"   --->   Operation 50 'read' 'p_read_799' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 51 [1/1] (3.63ns)   --->   "%p_read_800 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read110"   --->   Operation 51 'read' 'p_read_800' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 52 [1/1] (3.63ns)   --->   "%p_read_801 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read109"   --->   Operation 52 'read' 'p_read_801' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 53 [1/1] (3.63ns)   --->   "%p_read_802 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read108"   --->   Operation 53 'read' 'p_read_802' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 54 [1/1] (3.63ns)   --->   "%p_read_803 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read107"   --->   Operation 54 'read' 'p_read_803' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 55 [1/1] (3.63ns)   --->   "%p_read_804 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read106"   --->   Operation 55 'read' 'p_read_804' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 56 [1/1] (3.63ns)   --->   "%p_read_805 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read105"   --->   Operation 56 'read' 'p_read_805' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 57 [1/1] (3.63ns)   --->   "%p_read_806 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read104"   --->   Operation 57 'read' 'p_read_806' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 58 [1/1] (3.63ns)   --->   "%p_read_807 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read103"   --->   Operation 58 'read' 'p_read_807' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 59 [1/1] (3.63ns)   --->   "%p_read_808 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read102"   --->   Operation 59 'read' 'p_read_808' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 60 [1/1] (3.63ns)   --->   "%p_read_809 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read101"   --->   Operation 60 'read' 'p_read_809' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 61 [1/1] (3.63ns)   --->   "%p_read100244 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read100"   --->   Operation 61 'read' 'p_read100244' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 62 [1/1] (3.63ns)   --->   "%p_read_810 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read99"   --->   Operation 62 'read' 'p_read_810' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 63 [1/1] (3.63ns)   --->   "%p_read_811 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read98"   --->   Operation 63 'read' 'p_read_811' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 64 [1/1] (3.63ns)   --->   "%p_read_812 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read97"   --->   Operation 64 'read' 'p_read_812' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 65 [1/1] (3.63ns)   --->   "%p_read_813 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read96"   --->   Operation 65 'read' 'p_read_813' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 66 [1/1] (3.63ns)   --->   "%p_read_814 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read95"   --->   Operation 66 'read' 'p_read_814' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 67 [1/1] (3.63ns)   --->   "%p_read_815 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read94"   --->   Operation 67 'read' 'p_read_815' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 68 [1/1] (3.63ns)   --->   "%p_read_816 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read93"   --->   Operation 68 'read' 'p_read_816' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 69 [1/1] (3.63ns)   --->   "%p_read_817 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read92"   --->   Operation 69 'read' 'p_read_817' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 70 [1/1] (3.63ns)   --->   "%p_read_818 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read91"   --->   Operation 70 'read' 'p_read_818' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 71 [1/1] (3.63ns)   --->   "%p_read90234 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read90"   --->   Operation 71 'read' 'p_read90234' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 72 [1/1] (3.63ns)   --->   "%p_read_819 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read89"   --->   Operation 72 'read' 'p_read_819' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 73 [1/1] (3.63ns)   --->   "%p_read_820 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read88"   --->   Operation 73 'read' 'p_read_820' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 74 [1/1] (3.63ns)   --->   "%p_read_821 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read87"   --->   Operation 74 'read' 'p_read_821' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 75 [1/1] (3.63ns)   --->   "%p_read_822 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read86"   --->   Operation 75 'read' 'p_read_822' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 76 [1/1] (3.63ns)   --->   "%p_read_823 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read85"   --->   Operation 76 'read' 'p_read_823' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 77 [1/1] (3.63ns)   --->   "%p_read_824 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read84"   --->   Operation 77 'read' 'p_read_824' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 78 [1/1] (3.63ns)   --->   "%p_read_825 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read83"   --->   Operation 78 'read' 'p_read_825' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 79 [1/1] (3.63ns)   --->   "%p_read_826 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read82"   --->   Operation 79 'read' 'p_read_826' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 80 [1/1] (3.63ns)   --->   "%p_read_827 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read81"   --->   Operation 80 'read' 'p_read_827' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 81 [1/1] (3.63ns)   --->   "%p_read80224 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read80"   --->   Operation 81 'read' 'p_read80224' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 82 [1/1] (3.63ns)   --->   "%p_read_828 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read79"   --->   Operation 82 'read' 'p_read_828' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 83 [1/1] (3.63ns)   --->   "%p_read_829 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read78"   --->   Operation 83 'read' 'p_read_829' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 84 [1/1] (3.63ns)   --->   "%p_read_830 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read77"   --->   Operation 84 'read' 'p_read_830' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 85 [1/1] (3.63ns)   --->   "%p_read_831 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read76"   --->   Operation 85 'read' 'p_read_831' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 86 [1/1] (3.63ns)   --->   "%p_read_832 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read75"   --->   Operation 86 'read' 'p_read_832' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 87 [1/1] (3.63ns)   --->   "%p_read_833 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read74"   --->   Operation 87 'read' 'p_read_833' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 88 [1/1] (3.63ns)   --->   "%p_read_834 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read73"   --->   Operation 88 'read' 'p_read_834' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 89 [1/1] (3.63ns)   --->   "%p_read_835 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read72"   --->   Operation 89 'read' 'p_read_835' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 90 [1/1] (3.63ns)   --->   "%p_read_836 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read71"   --->   Operation 90 'read' 'p_read_836' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 91 [1/1] (3.63ns)   --->   "%p_read70214 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read70"   --->   Operation 91 'read' 'p_read70214' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 92 [1/1] (3.63ns)   --->   "%p_read_837 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read69"   --->   Operation 92 'read' 'p_read_837' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 93 [1/1] (3.63ns)   --->   "%p_read_838 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read68"   --->   Operation 93 'read' 'p_read_838' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 94 [1/1] (3.63ns)   --->   "%p_read_839 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read67"   --->   Operation 94 'read' 'p_read_839' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 95 [1/1] (3.63ns)   --->   "%p_read_840 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read66"   --->   Operation 95 'read' 'p_read_840' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 96 [1/1] (3.63ns)   --->   "%p_read_841 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read65"   --->   Operation 96 'read' 'p_read_841' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 97 [1/1] (3.63ns)   --->   "%p_read_842 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read64"   --->   Operation 97 'read' 'p_read_842' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 98 [1/1] (3.63ns)   --->   "%p_read_843 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read63"   --->   Operation 98 'read' 'p_read_843' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 99 [1/1] (3.63ns)   --->   "%p_read_844 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read62"   --->   Operation 99 'read' 'p_read_844' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 100 [1/1] (3.63ns)   --->   "%p_read_845 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read61"   --->   Operation 100 'read' 'p_read_845' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 101 [1/1] (3.63ns)   --->   "%p_read60204 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read60"   --->   Operation 101 'read' 'p_read60204' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 102 [1/1] (3.63ns)   --->   "%p_read_846 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read59"   --->   Operation 102 'read' 'p_read_846' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 103 [1/1] (3.63ns)   --->   "%p_read_847 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read58"   --->   Operation 103 'read' 'p_read_847' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 104 [1/1] (3.63ns)   --->   "%p_read_848 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read57"   --->   Operation 104 'read' 'p_read_848' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 105 [1/1] (3.63ns)   --->   "%p_read_849 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read56"   --->   Operation 105 'read' 'p_read_849' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 106 [1/1] (3.63ns)   --->   "%p_read_850 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read55"   --->   Operation 106 'read' 'p_read_850' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 107 [1/1] (3.63ns)   --->   "%p_read_851 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read54"   --->   Operation 107 'read' 'p_read_851' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 108 [1/1] (3.63ns)   --->   "%p_read_852 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read53"   --->   Operation 108 'read' 'p_read_852' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 109 [1/1] (3.63ns)   --->   "%p_read_853 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read52"   --->   Operation 109 'read' 'p_read_853' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 110 [1/1] (3.63ns)   --->   "%p_read_854 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read51"   --->   Operation 110 'read' 'p_read_854' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 111 [1/1] (3.63ns)   --->   "%p_read50194 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read50"   --->   Operation 111 'read' 'p_read50194' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 112 [1/1] (3.63ns)   --->   "%p_read_855 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read49"   --->   Operation 112 'read' 'p_read_855' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 113 [1/1] (3.63ns)   --->   "%p_read_856 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read48"   --->   Operation 113 'read' 'p_read_856' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 114 [1/1] (3.63ns)   --->   "%p_read_857 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read47"   --->   Operation 114 'read' 'p_read_857' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 115 [1/1] (3.63ns)   --->   "%p_read_858 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read46"   --->   Operation 115 'read' 'p_read_858' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 116 [1/1] (3.63ns)   --->   "%p_read_859 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read45"   --->   Operation 116 'read' 'p_read_859' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 117 [1/1] (3.63ns)   --->   "%p_read_860 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read44"   --->   Operation 117 'read' 'p_read_860' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 118 [1/1] (3.63ns)   --->   "%p_read_861 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read43"   --->   Operation 118 'read' 'p_read_861' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 119 [1/1] (3.63ns)   --->   "%p_read_862 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read42"   --->   Operation 119 'read' 'p_read_862' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 120 [1/1] (3.63ns)   --->   "%p_read_863 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read41"   --->   Operation 120 'read' 'p_read_863' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 121 [1/1] (3.63ns)   --->   "%p_read40184 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read40"   --->   Operation 121 'read' 'p_read40184' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 122 [1/1] (3.63ns)   --->   "%p_read_864 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read39"   --->   Operation 122 'read' 'p_read_864' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 123 [1/1] (3.63ns)   --->   "%p_read_865 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read38"   --->   Operation 123 'read' 'p_read_865' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 124 [1/1] (3.63ns)   --->   "%p_read_866 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read37"   --->   Operation 124 'read' 'p_read_866' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 125 [1/1] (3.63ns)   --->   "%p_read_867 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read36"   --->   Operation 125 'read' 'p_read_867' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 126 [1/1] (3.63ns)   --->   "%p_read_868 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read35"   --->   Operation 126 'read' 'p_read_868' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 127 [1/1] (3.63ns)   --->   "%p_read_869 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read34"   --->   Operation 127 'read' 'p_read_869' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 128 [1/1] (3.63ns)   --->   "%p_read_870 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read33"   --->   Operation 128 'read' 'p_read_870' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 129 [1/1] (3.63ns)   --->   "%p_read_871 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read32"   --->   Operation 129 'read' 'p_read_871' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 130 [1/1] (3.63ns)   --->   "%p_read_872 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read31"   --->   Operation 130 'read' 'p_read_872' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 131 [1/1] (3.63ns)   --->   "%p_read30174 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read30"   --->   Operation 131 'read' 'p_read30174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 132 [1/1] (3.63ns)   --->   "%p_read_873 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read29"   --->   Operation 132 'read' 'p_read_873' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 133 [1/1] (3.63ns)   --->   "%p_read_874 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read28"   --->   Operation 133 'read' 'p_read_874' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 134 [1/1] (3.63ns)   --->   "%p_read_875 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read27"   --->   Operation 134 'read' 'p_read_875' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 135 [1/1] (3.63ns)   --->   "%p_read_876 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read26"   --->   Operation 135 'read' 'p_read_876' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 136 [1/1] (3.63ns)   --->   "%p_read_877 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25"   --->   Operation 136 'read' 'p_read_877' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 137 [1/1] (3.63ns)   --->   "%p_read_878 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read24"   --->   Operation 137 'read' 'p_read_878' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 138 [1/1] (3.63ns)   --->   "%p_read_879 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read23"   --->   Operation 138 'read' 'p_read_879' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 139 [1/1] (3.63ns)   --->   "%p_read_880 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read22"   --->   Operation 139 'read' 'p_read_880' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 140 [1/1] (3.63ns)   --->   "%p_read_881 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read21"   --->   Operation 140 'read' 'p_read_881' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 141 [1/1] (3.63ns)   --->   "%p_read20164 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read20"   --->   Operation 141 'read' 'p_read20164' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 142 [1/1] (3.63ns)   --->   "%p_read_882 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read19"   --->   Operation 142 'read' 'p_read_882' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 143 [1/1] (3.63ns)   --->   "%p_read_883 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read18"   --->   Operation 143 'read' 'p_read_883' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 144 [1/1] (3.63ns)   --->   "%p_read_884 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read17"   --->   Operation 144 'read' 'p_read_884' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 145 [1/1] (3.63ns)   --->   "%p_read_885 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read16"   --->   Operation 145 'read' 'p_read_885' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 146 [1/1] (3.63ns)   --->   "%p_read_886 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read15"   --->   Operation 146 'read' 'p_read_886' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 147 [1/1] (3.63ns)   --->   "%p_read_887 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14"   --->   Operation 147 'read' 'p_read_887' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 148 [1/1] (3.63ns)   --->   "%p_read_888 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read13"   --->   Operation 148 'read' 'p_read_888' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 149 [1/1] (3.63ns)   --->   "%p_read_889 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read12"   --->   Operation 149 'read' 'p_read_889' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 150 [1/1] (3.63ns)   --->   "%p_read_890 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11"   --->   Operation 150 'read' 'p_read_890' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 151 [1/1] (3.63ns)   --->   "%p_read10154 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 151 'read' 'p_read10154' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 152 [1/1] (3.63ns)   --->   "%p_read9153 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 152 'read' 'p_read9153' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 153 [1/1] (3.63ns)   --->   "%p_read8152 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 153 'read' 'p_read8152' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 154 [1/1] (3.63ns)   --->   "%p_read7151 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 154 'read' 'p_read7151' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 155 [1/1] (3.63ns)   --->   "%p_read6150 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 155 'read' 'p_read6150' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 156 [1/1] (3.63ns)   --->   "%p_read5149 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 156 'read' 'p_read5149' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 157 [1/1] (3.63ns)   --->   "%p_read4148 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 157 'read' 'p_read4148' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 158 [1/1] (3.63ns)   --->   "%p_read3147 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 158 'read' 'p_read3147' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 159 [1/1] (3.63ns)   --->   "%p_read2146 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 159 'read' 'p_read2146' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 160 [1/1] (3.63ns)   --->   "%p_read1145 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 160 'read' 'p_read1145' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 161 [1/1] (3.63ns)   --->   "%p_read144 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 161 'read' 'p_read144' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %n"   --->   Operation 162 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond116.i"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%n_5 = load i4 %n" [systolic_array.cpp:110]   --->   Operation 164 'load' 'n_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.30ns)   --->   "%icmp_ln110 = icmp_eq  i4 %n_5, i4 12" [systolic_array.cpp:110]   --->   Operation 165 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 166 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.73ns)   --->   "%add_ln110 = add i4 %n_5, i4 1" [systolic_array.cpp:110]   --->   Operation 167 'add' 'add_ln110' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.inc131.i, void %systolic_array_k_3072_Loop_data_drain_C_proc.exit" [systolic_array.cpp:110]   --->   Operation 168 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (2.78ns)   --->   "%tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %p_read144, i32 %p_read1145, i32 %p_read2146, i32 %p_read3147, i32 %p_read4148, i32 %p_read5149, i32 %p_read6150, i32 %p_read7151, i32 %p_read8152, i32 %p_read9153, i32 %p_read10154, i32 %p_read_890, i4 %n_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 169 'mux' 'tmp_i' <Predicate = (!icmp_ln110)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (2.78ns)   --->   "%tmp_i_1083 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %p_read_889, i32 %p_read_888, i32 %p_read_887, i32 %p_read_886, i32 %p_read_885, i32 %p_read_884, i32 %p_read_883, i32 %p_read_882, i32 %p_read20164, i32 %p_read_881, i32 %p_read_880, i32 %p_read_879, i4 %n_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 170 'mux' 'tmp_i_1083' <Predicate = (!icmp_ln110)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (2.78ns)   --->   "%tmp_33_i = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %p_read_878, i32 %p_read_877, i32 %p_read_876, i32 %p_read_875, i32 %p_read_874, i32 %p_read_873, i32 %p_read30174, i32 %p_read_872, i32 %p_read_871, i32 %p_read_870, i32 %p_read_869, i32 %p_read_868, i4 %n_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 171 'mux' 'tmp_33_i' <Predicate = (!icmp_ln110)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (2.78ns)   --->   "%tmp_34_i = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %p_read_867, i32 %p_read_866, i32 %p_read_865, i32 %p_read_864, i32 %p_read40184, i32 %p_read_863, i32 %p_read_862, i32 %p_read_861, i32 %p_read_860, i32 %p_read_859, i32 %p_read_858, i32 %p_read_857, i4 %n_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 172 'mux' 'tmp_34_i' <Predicate = (!icmp_ln110)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (2.78ns)   --->   "%tmp_35_i = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %p_read_856, i32 %p_read_855, i32 %p_read50194, i32 %p_read_854, i32 %p_read_853, i32 %p_read_852, i32 %p_read_851, i32 %p_read_850, i32 %p_read_849, i32 %p_read_848, i32 %p_read_847, i32 %p_read_846, i4 %n_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 173 'mux' 'tmp_35_i' <Predicate = (!icmp_ln110)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (2.78ns)   --->   "%tmp_36_i = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %p_read60204, i32 %p_read_845, i32 %p_read_844, i32 %p_read_843, i32 %p_read_842, i32 %p_read_841, i32 %p_read_840, i32 %p_read_839, i32 %p_read_838, i32 %p_read_837, i32 %p_read70214, i32 %p_read_836, i4 %n_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'mux' 'tmp_36_i' <Predicate = (!icmp_ln110)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (2.78ns)   --->   "%tmp_37_i = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %p_read_835, i32 %p_read_834, i32 %p_read_833, i32 %p_read_832, i32 %p_read_831, i32 %p_read_830, i32 %p_read_829, i32 %p_read_828, i32 %p_read80224, i32 %p_read_827, i32 %p_read_826, i32 %p_read_825, i4 %n_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 175 'mux' 'tmp_37_i' <Predicate = (!icmp_ln110)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (2.78ns)   --->   "%tmp_38_i = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %p_read_824, i32 %p_read_823, i32 %p_read_822, i32 %p_read_821, i32 %p_read_820, i32 %p_read_819, i32 %p_read90234, i32 %p_read_818, i32 %p_read_817, i32 %p_read_816, i32 %p_read_815, i32 %p_read_814, i4 %n_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 176 'mux' 'tmp_38_i' <Predicate = (!icmp_ln110)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (2.78ns)   --->   "%tmp_39_i = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %p_read_813, i32 %p_read_812, i32 %p_read_811, i32 %p_read_810, i32 %p_read100244, i32 %p_read_809, i32 %p_read_808, i32 %p_read_807, i32 %p_read_806, i32 %p_read_805, i32 %p_read_804, i32 %p_read_803, i4 %n_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 177 'mux' 'tmp_39_i' <Predicate = (!icmp_ln110)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (2.78ns)   --->   "%tmp_40_i = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %p_read_802, i32 %p_read_801, i32 %p_read_800, i32 %p_read_799, i32 %p_read_798, i32 %p_read_797, i32 %p_read_796, i32 %p_read_795, i32 %p_read_794, i32 %p_read_793, i32 %p_read_792, i32 %p_read_791, i4 %n_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 178 'mux' 'tmp_40_i' <Predicate = (!icmp_ln110)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (2.78ns)   --->   "%tmp_41_i = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %p_read_790, i32 %p_read_789, i32 %p_read_788, i32 %p_read_787, i32 %p_read_786, i32 %p_read_785, i32 %p_read_784, i32 %p_read_783, i32 %p_read_782, i32 %p_read_781, i32 %p_read_780, i32 %p_read_779, i4 %n_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 179 'mux' 'tmp_41_i' <Predicate = (!icmp_ln110)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (2.78ns)   --->   "%tmp_42_i = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %p_read_778, i32 %p_read_777, i32 %p_read_776, i32 %p_read_775, i32 %p_read_774, i32 %p_read_773, i32 %p_read_772, i32 %p_read_771, i32 %p_read_770, i32 %p_read_769, i32 %p_read_768, i32 %p_read_767, i4 %n_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 180 'mux' 'tmp_42_i' <Predicate = (!icmp_ln110)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln110 = store i4 %add_ln110, i4 %n" [systolic_array.cpp:110]   --->   Operation 181 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 1.58>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 209 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [systolic_array.cpp:111]   --->   Operation 182 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [systolic_array.cpp:112]   --->   Operation 183 'specloopname' 'specloopname_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %tmp_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 184 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_0, i32 %bitcast_ln174" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 185 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln174_37 = bitcast i32 %tmp_i_1083" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 186 'bitcast' 'bitcast_ln174_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1, i32 %bitcast_ln174_37" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 187 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln174_38 = bitcast i32 %tmp_33_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 188 'bitcast' 'bitcast_ln174_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_2, i32 %bitcast_ln174_38" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 189 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln174_39 = bitcast i32 %tmp_34_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 190 'bitcast' 'bitcast_ln174_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_3, i32 %bitcast_ln174_39" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 191 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln174_40 = bitcast i32 %tmp_35_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 192 'bitcast' 'bitcast_ln174_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_4, i32 %bitcast_ln174_40" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 193 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln174_41 = bitcast i32 %tmp_36_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 194 'bitcast' 'bitcast_ln174_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_5, i32 %bitcast_ln174_41" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 195 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln174_42 = bitcast i32 %tmp_37_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 196 'bitcast' 'bitcast_ln174_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_6, i32 %bitcast_ln174_42" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 197 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln174_43 = bitcast i32 %tmp_38_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 198 'bitcast' 'bitcast_ln174_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_7, i32 %bitcast_ln174_43" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 199 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln174_44 = bitcast i32 %tmp_39_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 200 'bitcast' 'bitcast_ln174_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_8, i32 %bitcast_ln174_44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 201 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln174_45 = bitcast i32 %tmp_40_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 202 'bitcast' 'bitcast_ln174_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_9, i32 %bitcast_ln174_45" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 203 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln174_46 = bitcast i32 %tmp_41_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 204 'bitcast' 'bitcast_ln174_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_10, i32 %bitcast_ln174_46" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 205 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln174_47 = bitcast i32 %tmp_42_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 206 'bitcast' 'bitcast_ln174_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_11, i32 %bitcast_ln174_47" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 207 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.cond116.i" [systolic_array.cpp:110]   --->   Operation 208 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.42ns
The critical path consists of the following:
	wire read operation ('p_read_890') on port 'p_read11' [302]  (3.63 ns)
	'mux' operation ('tmp_i', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [325]  (2.78 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'block_C_drainer_0' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [327]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
