Info: Importing module main
Info: Rule checker, verifying imported design
Info: Checksum: 0xef630bb0

Warning: unmatched constraint 'HSYNC' (on line 10)
Warning: unmatched constraint 'P2' (on line 11)
Warning: unmatched constraint 'DTR' (on line 12)
Warning: unmatched constraint 'CTS' (on line 13)
Warning: unmatched constraint 'RTS' (on line 15)
Info: constrained 'TXD0' to bel 'X0/Y27/io0'
Info: constrained 'RXD0' to bel 'X0/Y25/io1'
Warning: unmatched constraint 'GREEN3' (on line 19)
Warning: unmatched constraint 'GREEN4' (on line 20)
Warning: unmatched constraint 'GREEN1' (on line 21)
Warning: unmatched constraint 'GREEN0' (on line 22)
Warning: unmatched constraint 'BLUE3' (on line 23)
Warning: unmatched constraint 'BLUE2' (on line 24)
Warning: unmatched constraint 'BLUE1' (on line 25)
Warning: unmatched constraint 'BLUE0' (on line 26)
Info: constrained 'GPOUT4' to bel 'X0/Y17/io0'
Info: constrained 'CLKIN' to bel 'X0/Y16/io1'
Info: constrained 'GPOUT5' to bel 'X0/Y16/io0'
Warning: unmatched constraint 'P23' (on line 31)
Info: constrained 'GPOUT6' to bel 'X0/Y12/io0'
Info: constrained 'GPOUT7' to bel 'X0/Y11/io1'
Info: constrained 'ADC_CS' to bel 'X0/Y11/io0'
Warning: unmatched constraint 'SDA' (on line 36)
Warning: unmatched constraint 'SCL' (on line 37)
Info: constrained 'BME680_CS' to bel 'X0/Y5/io1'
Warning: unmatched constraint 'P32' (on line 40)
Warning: unmatched constraint 'P33' (on line 41)
Warning: unmatched constraint 'P34' (on line 42)
Info: constrained 'ICE_SCK' to bel 'X4/Y0/io0'
Info: constrained 'ICE_MISO' to bel 'X4/Y0/io1'
Info: constrained 'ICE_MOSI' to bel 'X6/Y0/io1'
Warning: unmatched constraint 'P41' (on line 50)
Warning: unmatched constraint 'P42' (on line 51)
Warning: unmatched constraint 'P43' (on line 52)
Warning: unmatched constraint 'P44' (on line 53)
Warning: unmatched constraint 'P45' (on line 54)
Warning: unmatched constraint 'P47' (on line 56)
Warning: unmatched constraint 'P48' (on line 57)
Info: constrained 'RXD1' to bel 'X16/Y0/io1'
Info: constrained 'TXD1' to bel 'X17/Y0/io0'
Warning: unmatched constraint 'P55' (on line 61)
Warning: unmatched constraint 'P56' (on line 62)
Warning: unmatched constraint 'P60' (on line 64)
Warning: unmatched constraint 'P61' (on line 65)
Warning: unmatched constraint 'P62' (on line 66)
Warning: unmatched constraint 'MB1' (on line 67)
Warning: unmatched constraint 'MB0' (on line 68)
Warning: unmatched constraint 'MOSI' (on line 73)
Warning: unmatched constraint 'MISO' (on line 74)
Warning: unmatched constraint 'SCK' (on line 76)
Info: constrained 'FSS' to bel 'X31/Y0/io1'
Info: constrained 'GPIN0' to bel 'X33/Y1/io0'
Warning: unmatched constraint 'P74' (on line 85)
Warning: unmatched constraint 'P75' (on line 86)
Warning: unmatched constraint 'P76' (on line 87)
Info: constrained 'GPIN1' to bel 'X33/Y3/io1'
Warning: unmatched constraint 'P79' (on line 90)
Warning: unmatched constraint 'P80' (on line 92)
Info: constrained 'GPIN2' to bel 'X33/Y5/io0'
Warning: unmatched constraint 'P82' (on line 94)
Warning: unmatched constraint 'P83' (on line 95)
Warning: unmatched constraint 'P84' (on line 96)
Info: constrained 'GPIN3' to bel 'X33/Y10/io1'
Warning: unmatched constraint 'P87' (on line 99)
Info: constrained 'GPIN4' to bel 'X33/Y15/io0'
Warning: unmatched constraint 'P90' (on line 102)
Warning: unmatched constraint 'P91' (on line 103)
Info: constrained 'GPIN5' to bel 'X33/Y16/io1'
Warning: unmatched constraint 'P94' (on line 106)
Info: constrained 'GPIN6' to bel 'X33/Y19/io1'
Warning: unmatched constraint 'P96' (on line 108)
Warning: unmatched constraint 'P97' (on line 109)
Warning: unmatched constraint 'P98' (on line 110)
Info: constrained 'GPIN7' to bel 'X33/Y23/io1'
Warning: unmatched constraint 'P101' (on line 113)
Warning: unmatched constraint 'P102' (on line 114)
Warning: unmatched constraint 'P104' (on line 116)
Warning: unmatched constraint 'P105' (on line 117)
Warning: unmatched constraint 'P106' (on line 118)
Warning: unmatched constraint 'P107' (on line 119)
Info: constrained 'LoRA_MOSI' to bel 'X31/Y33/io1'
Info: constrained 'LoRA_MISO' to bel 'X30/Y33/io1'
Info: constrained 'LoRA_CS' to bel 'X29/Y33/io1'
Info: constrained 'LoRA_SCK' to bel 'X28/Y33/io1'
Info: constrained 'LoRA_RST' to bel 'X26/Y33/io1'
Warning: unmatched constraint 'P120' (on line 129)
Info: constrained 'RXD2' to bel 'X25/Y33/io0'
Warning: unmatched constraint 'P122' (on line 131)
Info: constrained 'TXD2' to bel 'X20/Y33/io0'
Warning: unmatched constraint 'P125' (on line 134)
Warning: unmatched constraint 'P128' (on line 136)
Warning: unmatched constraint 'P129' (on line 137)
Warning: unmatched constraint 'P130' (on line 139)
Warning: unmatched constraint 'P134' (on line 140)
Warning: unmatched constraint 'VSYNC' (on line 141)
Info: constrained 'GPOUT0' to bel 'X7/Y33/io1'
Info: constrained 'GPOUT1' to bel 'X7/Y33/io0'
Info: constrained 'GPOUT2' to bel 'X6/Y33/io1'
Info: constrained 'GPOUT3' to bel 'X6/Y33/io0'
Warning: unmatched constraint 'RED3' (on line 147)
Warning: unmatched constraint 'RED2' (on line 148)
Warning: unmatched constraint 'RED1' (on line 149)
Warning: unmatched constraint 'RED0' (on line 150)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2621 LCs used as LUT4 only
Info:      349 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:     1002 LCs used as DFF only
Info: Packing carries..
Info:      214 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll1.uut' to X16/Y33/pll_3
Info: Packing special functions..
Info:   PLL 'pll1.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll1.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y32/lc0
Info: Promoting globals..
Info: promoting clk (fanout 1413)
Info: promoting sys1.cpu.q0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [reset] (fanout 127)
Info: promoting reset [reset] (fanout 71)
Info: promoting sys1.wr_timer [reset] (fanout 33)
Info: promoting sys1.spi.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O [cen] (fanout 32)
Info: promoting sys1.cpu.regs[8]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[6]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[4]_SB_DFFE_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:       70 LCs used to legalise carry chains.
Info: Checksum: 0x187e0946

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x36936a24

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4259/ 7680    55%
Info: 	        ICESTORM_RAM:    32/   32   100%
Info: 	               SB_IO:    34/  256    13%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 36 cells based on constraints.
Info: Creating initial analytic placement for 3761 cells, random placement wirelen = 117044.
Info:     at initial placer iter 0, wirelen = 1676
Info:     at initial placer iter 1, wirelen = 1599
Info:     at initial placer iter 2, wirelen = 1611
Info:     at initial placer iter 3, wirelen = 1647
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1602, spread = 29409, legal = 36096; time = 0.14s
Info:     at iteration #2, type ALL: wirelen solved = 2859, spread = 24613, legal = 34101; time = 0.17s
Info:     at iteration #3, type ALL: wirelen solved = 4343, spread = 22662, legal = 31950; time = 0.15s
Info:     at iteration #4, type ALL: wirelen solved = 6267, spread = 21618, legal = 33281; time = 0.16s
Info:     at iteration #5, type ALL: wirelen solved = 7903, spread = 20062, legal = 32814; time = 0.16s
Info:     at iteration #6, type ALL: wirelen solved = 9248, spread = 20013, legal = 30626; time = 0.15s
Info:     at iteration #7, type ALL: wirelen solved = 10157, spread = 19469, legal = 31935; time = 0.16s
Info:     at iteration #8, type ALL: wirelen solved = 10973, spread = 19183, legal = 31216; time = 0.50s
Info:     at iteration #9, type ALL: wirelen solved = 11744, spread = 18870, legal = 30509; time = 0.15s
Info:     at iteration #10, type ALL: wirelen solved = 12358, spread = 18849, legal = 30187; time = 0.14s
Info:     at iteration #11, type ALL: wirelen solved = 12462, spread = 18706, legal = 29449; time = 0.14s
Info:     at iteration #12, type ALL: wirelen solved = 13019, spread = 18579, legal = 29345; time = 0.14s
Info:     at iteration #13, type ALL: wirelen solved = 13234, spread = 18727, legal = 28506; time = 0.14s
Info:     at iteration #14, type ALL: wirelen solved = 13558, spread = 18618, legal = 30907; time = 0.15s
Info:     at iteration #15, type ALL: wirelen solved = 14052, spread = 18899, legal = 28705; time = 0.14s
Info:     at iteration #16, type ALL: wirelen solved = 14133, spread = 19065, legal = 29234; time = 0.13s
Info:     at iteration #17, type ALL: wirelen solved = 14684, spread = 19552, legal = 29995; time = 0.14s
Info:     at iteration #18, type ALL: wirelen solved = 14986, spread = 19574, legal = 30051; time = 0.12s
Info: HeAP Placer Time: 3.46s
Info:   of which solving equations: 1.12s
Info:   of which spreading cells: 0.21s
Info:   of which strict legalisation: 1.78s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1380, wirelen = 28506
Info:   at iteration #5: temp = 0.000000, timing cost = 1235, wirelen = 24192
Info:   at iteration #10: temp = 0.000000, timing cost = 1360, wirelen = 22496
Info:   at iteration #15: temp = 0.000000, timing cost = 1316, wirelen = 21570
Info:   at iteration #20: temp = 0.000000, timing cost = 1328, wirelen = 20829
Info:   at iteration #25: temp = 0.000000, timing cost = 1309, wirelen = 20506
Info:   at iteration #26: temp = 0.000000, timing cost = 1271, wirelen = 20433 
Info: SA placement time 2.76s

Info: Max frequency for clock 'clk_$glb_clk': 19.50 MHz (PASS at 12.00 MHz)
Info: Clock 'ICE_SCK$SB_IO_OUT' has no interior paths
Info: Clock 'LoRA_SCK$SB_IO_OUT' has no interior paths

Info: Max delay <async>                    -> posedge ICE_SCK$SB_IO_OUT : 1.06 ns
Info: Max delay <async>                    -> posedge LoRA_SCK$SB_IO_OUT: 2.76 ns
Info: Max delay <async>                    -> posedge clk_$glb_clk      : 15.53 ns
Info: Max delay posedge ICE_SCK$SB_IO_OUT  -> posedge clk_$glb_clk      : 2.42 ns
Info: Max delay posedge LoRA_SCK$SB_IO_OUT -> posedge clk_$glb_clk      : 2.63 ns
Info: Max delay posedge clk_$glb_clk       -> <async>                   : 12.27 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [ 16021,  19334) |***+
Info: [ 19334,  22647) |******+
Info: [ 22647,  25960) |************************************+
Info: [ 25960,  29273) |************************************************************ 
Info: [ 29273,  32586) |+
Info: [ 32586,  35899) |**+
Info: [ 35899,  39212) |+
Info: [ 39212,  42525) |+
Info: [ 42525,  45838) |**+
Info: [ 45838,  49151) |**+
Info: [ 49151,  52464) |**********************************+
Info: [ 52464,  55777) |********+
Info: [ 55777,  59090) |*************************************+
Info: [ 59090,  62403) |***************+
Info: [ 62403,  65716) |***********************+
Info: [ 65716,  69029) |********************************************+
Info: [ 69029,  72342) |***************************************+
Info: [ 72342,  75655) |*********************+
Info: [ 75655,  78968) |**********************************+
Info: [ 78968,  82281) |*******************************************+
Info: Checksum: 0xc92e55f0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 13992 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |        1        998 |    1   998 |     12994
Info:       2000 |       21       1978 |   20   980 |     12015
Info:       3000 |       60       2939 |   39   961 |     11106
Info:       4000 |      154       3845 |   94   906 |     10243
Info:       5000 |      250       4749 |   96   904 |      9390
Info:       6000 |      353       5646 |  103   897 |      8603
Info:       7000 |      502       6497 |  149   851 |      7867
Info:       8000 |      681       7318 |  179   821 |      7152
Info:       9000 |      869       8130 |  188   812 |      6435
Info:      10000 |     1106       8893 |  237   763 |      5861
Info:      11000 |     1361       9638 |  255   745 |      5330
Info:      12000 |     1687      10312 |  326   674 |      4934
Info:      13000 |     2047      10952 |  360   640 |      4644
Info:      14000 |     2391      11608 |  344   656 |      4353
Info:      15000 |     2815      12184 |  424   576 |      4130
Info:      16000 |     3223      12776 |  408   592 |      3908
Info:      17000 |     3614      13385 |  391   609 |      3706
Info:      18000 |     4028      13971 |  414   586 |      3494
Info:      19000 |     4482      14517 |  454   546 |      3406
Info:      20000 |     4861      15138 |  379   621 |      3189
Info:      21000 |     5256      15743 |  395   605 |      2879
Info:      22000 |     5661      16338 |  405   595 |      2574
Info:      23000 |     6184      16815 |  523   477 |      2495
Info:      24000 |     6649      17350 |  465   535 |      2429
Info:      25000 |     7116      17883 |  467   533 |      2380
Info:      26000 |     7553      18446 |  437   563 |      2157
Info:      27000 |     7932      19067 |  379   621 |      1803
Info:      28000 |     8255      19744 |  323   677 |      1280
Info:      29000 |     8453      20546 |  198   802 |       620
Info:      30000 |     8828      21171 |  375   625 |       310
Info:      30638 |     9015      21623 |  187   452 |         0
Info: Routing complete.
Info: Route time 13.17s
Info: Checksum: 0xfef39895

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source sys1.cpu.opvalid_SB_DFFR_Q_D_SB_LUT4_O_LC.O
Info:  1.3  1.8    Net sys1.cpu.opvalid budget 2.343000 ns (11,15) -> (12,12)
Info:                Sink sys1.cpu.rs1_SB_LUT4_O_2_LC.I2
Info:  0.4  2.2  Source sys1.cpu.rs1_SB_LUT4_O_2_LC.O
Info:  2.1  4.3    Net sys1.cpu.rs1[1] budget 1.407000 ns (12,12) -> (12,24)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.I1
Info:  0.3  4.5  Source sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.3  4.8    Net sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3[2] budget 0.260000 ns (12,24) -> (12,24)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.3  5.1  Source sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  3.0  8.1    Net sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O budget 2.507000 ns (12,24) -> (6,8)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  0.4  8.5  Source sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.0  9.5    Net sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.407000 ns (6,8) -> (6,9)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.3  9.8  Source sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.6 10.4    Net sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3 budget 1.393000 ns (6,9) -> (7,9)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_LC.I3
Info:  0.3 10.7  Source sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_LC.O
Info:  0.6 11.3    Net sys1.cpu.regsQ1_SB_LUT4_O_25_I2 budget 1.447000 ns (7,9) -> (7,9)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_25_LC.I2
Info:  0.4 11.7  Source sys1.cpu.regsQ1_SB_LUT4_O_25_LC.O
Info:  2.0 13.7    Net sys1.cpu.regsQ1[8] budget 2.085000 ns (7,9) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.I1
Info:  0.3 13.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.COUT
Info:  0.0 13.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_LC.CIN
Info:  0.1 14.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_LC.COUT
Info:  0.0 14.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_14_LC.CIN
Info:  0.1 14.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_14_LC.COUT
Info:  0.0 14.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.CIN
Info:  0.1 14.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.COUT
Info:  0.0 14.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.CIN
Info:  0.1 14.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.COUT
Info:  0.0 14.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.CIN
Info:  0.1 14.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.COUT
Info:  0.0 14.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.1 14.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 14.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.1 14.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.2 15.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16] budget 0.190000 ns (10,18) -> (10,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.1 15.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 15.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.1 15.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 15.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.1 15.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 15.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.1 15.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 15.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[20] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1 15.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 15.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[21] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1 15.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 15.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[22] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1 15.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 15.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[23] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1 16.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.2 16.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24] budget 0.190000 ns (10,19) -> (10,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1 16.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 16.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[25] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1 16.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 16.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[26] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1 16.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 16.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[27] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.1 16.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 16.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[28] budget 0.000000 ns (10,20) -> (10,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1 16.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.3 17.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29] budget 0.260000 ns (10,20) -> (10,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.I3
Info:  0.3 17.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.O
Info:  1.6 19.1    Net sys1.cpu.ldstaddr[29] budget 2.311000 ns (10,20) -> (10,15)
Info:                Sink sys1.cpu.q0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_LC.I3
Info:  0.3 19.4  Source sys1.cpu.q0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_LC.O
Info:  0.6 20.0    Net sys1.cpu.q0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O budget 1.393000 ns (10,15) -> (10,15)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E_SB_LUT4_O_LC.I2
Info:  0.4 20.3  Source sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E_SB_LUT4_O_LC.O
Info:  1.1 21.5    Net sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E budget 1.447000 ns (10,15) -> (10,13)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_O_LC.I3
Info:  0.3 21.8  Source sys1.cpu.regsD_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:  0.6 22.4    Net sys1.cpu.regsD_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_I2 budget 1.406000 ns (10,13) -> (10,12)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_LC.I2
Info:  0.4 22.8  Source sys1.cpu.regsD_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_LC.O
Info:  0.9 23.7    Net sys1.cpu.regsD_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O budget 1.344000 ns (10,12) -> (9,12)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:  0.4 24.1  Source sys1.cpu.regsD_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  3.7 27.8    Net sys1.ram0.ram_array.4.1.0_WCLKE budget 1.627000 ns (9,12) -> (25,29)
Info:                Sink sys1.ram0.ram_array.5.1.0_RAM.WCLKE
Info:  0.1 27.9  Setup sys1.ram0.ram_array.5.1.0_RAM.WCLKE
Info: 7.9 ns logic, 20.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge ICE_SCK$SB_IO_OUT':
Info: curr total
Info:  0.0  0.0  Source ICE_MISO$sb_io.D_IN_0
Info:  0.6  0.6    Net ICE_MISO$SB_IO_IN budget 82.864998 ns (4,0) -> (4,1)
Info:                Sink sys1.spi.sin_SB_DFF_Q_DFFLC.I0
Info:  0.5  1.1  Setup sys1.spi.sin_SB_DFF_Q_DFFLC.I0
Info: 0.5 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge LoRA_SCK$SB_IO_OUT':
Info: curr total
Info:  0.0  0.0  Source LoRA_MISO$sb_io.D_IN_0
Info:  2.5  2.5    Net LoRA_MISO$SB_IO_IN budget 82.864998 ns (30,33) -> (24,20)
Info:                Sink sys1.spiLoRA.sin_SB_DFF_Q_DFFLC.I0
Info:  0.5  3.0  Setup sys1.spiLoRA.sin_SB_DFF_Q_DFFLC.I0
Info: 0.5 ns logic, 2.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source GPIN5$sb_io.D_IN_0
Info:  2.5  2.5    Net GPIN5$SB_IO_IN budget 9.996000 ns (33,16) -> (15,12)
Info:                Sink GPIN5_SB_LUT4_I0_LC.I0
Info:  0.4  3.0  Source GPIN5_SB_LUT4_I0_LC.O
Info:  1.7  4.7    Net GPIN5_SB_LUT4_I0_O budget 3.935000 ns (15,12) -> (2,12)
Info:                Sink GPIN5_SB_LUT4_I0_O_SB_LUT4_I1_LC.I1
Info:  0.4  5.1  Source GPIN5_SB_LUT4_I0_O_SB_LUT4_I1_LC.O
Info:  1.0  6.0    Net GPIN5_SB_LUT4_I0_O_SB_LUT4_I1_O budget 3.040000 ns (2,12) -> (3,13)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_28_I2_SB_LUT4_O_LC.I1
Info:  0.4  6.4  Source sys1.cpu.rdata_SB_LUT4_O_28_I2_SB_LUT4_O_LC.O
Info:  1.2  7.6    Net sys1.cpu.rdata_SB_LUT4_O_28_I2 budget 3.090000 ns (3,13) -> (6,13)
Info:                Sink GPOUT5_SB_LUT4_I3_O_SB_LUT4_I3_LC.I2
Info:  0.4  8.0  Source GPOUT5_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  0.6  8.6    Net GPOUT5_SB_LUT4_I3_O_SB_LUT4_I3_O budget 3.057000 ns (6,13) -> (7,12)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  0.4  9.0  Source sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.3 10.3    Net sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I0 budget 3.057000 ns (7,12) -> (7,16)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_LC.I0
Info:  0.4 10.8  Source sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_LC.O
Info:  2.0 12.7    Net sys1.cpu.regsD_SB_LUT4_O_28_I0 budget 3.597000 ns (7,16) -> (6,24)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_28_LC.I0
Info:  0.4 13.2  Source sys1.cpu.regsD_SB_LUT4_O_28_LC.O
Info:  1.6 14.8    Net sys1.cpu.regsD[5] budget 3.753000 ns (6,24) -> (11,22)
Info:                Sink sys1.cpu.regs[14]_SB_DFFE_Q_26_DFFLC.I0
Info:  0.5 15.3  Setup sys1.cpu.regs[14]_SB_DFFE_Q_26_DFFLC.I0
Info: 3.4 ns logic, 11.9 ns routing

Info: Critical path report for cross-domain path 'posedge ICE_SCK$SB_IO_OUT' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source sys1.spi.sin_SB_DFF_Q_DFFLC.O
Info:  1.3  1.9    Net sys1.spi.sin budget 82.458000 ns (4,1) -> (5,8)
Info:                Sink sys1.spi.sin_SB_LUT4_I3_LC.I3
Info:  0.3  2.2  Setup sys1.spi.sin_SB_LUT4_I3_LC.I3
Info: 0.9 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path 'posedge LoRA_SCK$SB_IO_OUT' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source sys1.spiLoRA.sin_SB_DFF_Q_DFFLC.O
Info:  2.0  2.5    Net sys1.spiLoRA.sin budget 82.458000 ns (24,20) -> (18,15)
Info:                Sink sys1.spiLoRA.sin_SB_LUT4_I3_LC.I3
Info:  0.3  2.8  Setup sys1.spiLoRA.sin_SB_LUT4_I3_LC.I3
Info: 0.9 ns logic, 2.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source sys1.spiLoRA_ctrl_SB_DFFE_Q_4_DFFLC.O
Info:  1.3  1.9    Net sys1.dlen_spiLoRA[1] budget 10.493000 ns (20,17) -> (19,14)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  0.3  2.1  Source LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.3  2.4    Net LoRA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2] budget 0.260000 ns (19,14) -> (19,14)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.3  2.7  Source LoRA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.6  4.3    Net LoRA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 11.367000 ns (19,14) -> (16,10)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  0.4  4.8  Source LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  5.4    Net LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 10.572000 ns (16,10) -> (17,10)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  0.4  5.8  Source LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  6.4    Net LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 10.601000 ns (17,10) -> (17,11)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  0.4  6.8  Source LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.0  7.8    Net LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2 budget 10.570000 ns (17,11) -> (18,12)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  0.4  8.2  Source LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  8.7    Net LoRA_MOSI_SB_LUT4_O_I0 budget 10.492000 ns (18,12) -> (18,12)
Info:                Sink LoRA_MOSI_SB_LUT4_O_LC.I0
Info:  0.4  9.2  Source LoRA_MOSI_SB_LUT4_O_LC.O
Info:  3.0 12.2    Net LoRA_MOSI$SB_IO_OUT budget 11.395000 ns (18,12) -> (31,33)
Info:                Sink LoRA_MOSI$sb_io.D_OUT_0
Info: 3.2 ns logic, 9.0 ns routing

Info: Max frequency for clock 'clk_$glb_clk': 17.93 MHz (PASS at 12.00 MHz)
Info: Clock 'ICE_SCK$SB_IO_OUT' has no interior paths
Info: Clock 'LoRA_SCK$SB_IO_OUT' has no interior paths

Info: Max delay <async>                    -> posedge ICE_SCK$SB_IO_OUT : 1.06 ns
Info: Max delay <async>                    -> posedge LoRA_SCK$SB_IO_OUT: 2.95 ns
Info: Max delay <async>                    -> posedge clk_$glb_clk      : 15.27 ns
Info: Max delay posedge ICE_SCK$SB_IO_OUT  -> posedge clk_$glb_clk      : 2.20 ns
Info: Max delay posedge LoRA_SCK$SB_IO_OUT -> posedge clk_$glb_clk      : 2.84 ns
Info: Max delay posedge clk_$glb_clk       -> <async>                   : 12.22 ns

Info: Slack histogram:
Info:  legend: * represents 13 endpoint(s)
Info:          + represents [1,13) endpoint(s)
Info: [ 13777,  17203) |***+
Info: [ 17203,  20629) |****+
Info: [ 20629,  24055) |*************************+
Info: [ 24055,  27481) |************************************************************ 
Info: [ 27481,  30907) |**********+
Info: [ 30907,  34333) |*+
Info: [ 34333,  37759) |+
Info: [ 37759,  41185) |+
Info: [ 41185,  44611) |**+
Info: [ 44611,  48037) |******+
Info: [ 48037,  51463) |*********************************+
Info: [ 51463,  54889) |**************+
Info: [ 54889,  58315) |********************************+
Info: [ 58315,  61741) |********+
Info: [ 61741,  65167) |****************+
Info: [ 65167,  68593) |*************************************+
Info: [ 68593,  72019) |************************************************+
Info: [ 72019,  75445) |****************+
Info: [ 75445,  78871) |****************************************+
Info: [ 78871,  82297) |*******************************************+
69 warnings, 0 errors
