

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size e38c7fcca1bfb5e8f4e4fca7fe68dc58  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_96/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_96/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_96/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_96/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_96/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_96/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x560199c3c49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_96/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_96/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c44270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c44500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c44790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c44a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c44cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c44f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c451d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c45460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c456e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c45960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c45be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c45e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c460e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c46360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c465e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560199c46860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c46a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c46ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c46ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c470e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c47300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c47520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c47740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c47960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c47b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c47da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c47fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c481e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c48400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c48620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c48840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560199c48a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560199ee0100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560199ee0140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560199ee0180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560199ee01c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560199edf380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560199ee00e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560199c4b900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560199c4b920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560199ee00e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560199c4b904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560199ee00f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffc02681640..

GPGPU-Sim PTX: cudaLaunch for 0x0x560199c3c49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,3,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 37989
gpu_sim_insn = 29898240
gpu_ipc =     787.0236
gpu_tot_sim_cycle = 37989
gpu_tot_sim_insn = 29898240
gpu_tot_ipc =     787.0236
gpu_tot_issued_cta = 96
gpu_occupancy = 12.3740% 
gpu_tot_occupancy = 12.3740% 
max_total_param_size = 0
gpu_stall_dramfull = 355
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.9963
partiton_level_parallism_total  =       8.9963
partiton_level_parallism_util =      21.0794
partiton_level_parallism_util_total  =      21.0794
L2_BW  =     325.8816 GB/Sec
L2_BW_total  =     325.8816 GB/Sec
gpu_total_sim_rate=148011

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 850
	L1D_cache_core[1]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[2]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[3]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 169
	L1D_cache_core[4]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1124
	L1D_cache_core[5]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[6]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[7]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[8]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 560
	L1D_cache_core[10]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[11]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 833
	L1D_cache_core[12]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 870
	L1D_cache_core[13]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 635
	L1D_cache_core[14]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 504
	L1D_cache_core[15]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 694
	L1D_cache_core[16]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 900
	L1D_cache_core[17]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 613
	L1D_cache_core[18]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[19]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 625
	L1D_cache_core[20]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1081
	L1D_cache_core[21]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[22]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 836
	L1D_cache_core[23]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 770
	L1D_cache_core[24]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 571
	L1D_cache_core[25]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 659
	L1D_cache_core[26]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 239
	L1D_cache_core[27]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 218
	L1D_cache_core[28]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 839
	L1D_cache_core[29]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697
	L1D_cache_core[31]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 508
	L1D_cache_core[32]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 259
	L1D_cache_core[33]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 924
	L1D_cache_core[34]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 604
	L1D_cache_core[35]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 359
	L1D_cache_core[36]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 537
	L1D_cache_core[37]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 561
	L1D_cache_core[38]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1017
	L1D_cache_core[39]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 492
	L1D_cache_core[40]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1037
	L1D_cache_core[41]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1392
	L1D_cache_core[42]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1041
	L1D_cache_core[43]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[44]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1046
	L1D_cache_core[45]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1384
	L1D_cache_core[46]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1133
	L1D_cache_core[47]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[48]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[49]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1019
	L1D_cache_core[50]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[51]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 780
	L1D_cache_core[52]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 760
	L1D_cache_core[53]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 405
	L1D_cache_core[54]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 596
	L1D_cache_core[55]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 767
	L1D_cache_core[56]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1466
	L1D_cache_core[57]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 592
	L1D_cache_core[58]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 777
	L1D_cache_core[59]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 889
	L1D_cache_core[60]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 310
	L1D_cache_core[61]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 997
	L1D_cache_core[62]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1160
	L1D_cache_core[63]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 973
	L1D_cache_core[64]: Access = 7168, Miss = 6400, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[65]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 886
	L1D_cache_core[66]: Access = 7168, Miss = 6400, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 384
	L1D_cache_core[67]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 693
	L1D_cache_core[68]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 434
	L1D_cache_core[69]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 958
	L1D_cache_core[70]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 782
	L1D_cache_core[71]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[72]: Access = 7168, Miss = 6400, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 322
	L1D_cache_core[73]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1185
	L1D_cache_core[74]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 610
	L1D_cache_core[75]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662
	L1D_cache_core[76]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1175
	L1D_cache_core[77]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 831
	L1D_cache_core[78]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[79]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 598
	L1D_total_cache_accesses = 344064
	L1D_total_cache_misses = 341760
	L1D_total_cache_miss_rate = 0.9933
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 53696
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48384
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12392
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 41304
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1255, 1255, 1255, 1255, 1255, 1255, 1255, 1255, 
gpgpu_n_tot_thrd_icount = 30861312
gpgpu_n_tot_w_icount = 964416
gpgpu_n_stall_shd_mem = 498252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145152
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 294912
gpgpu_n_store_insn = 393216
gpgpu_n_shmem_insn = 2162688
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 540672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 129024
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 369228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2763523	W0_Idle:851862	W0_Scoreboard:2183503	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:7680	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:956160
single_issue_nums: WS0:240960	WS1:240960	WS2:240960	WS3:240960	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1161216 {8:145152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5806080 {40:145152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
maxmflatency = 2416 
max_icnt2mem_latency = 2218 
maxmrqlatency = 215 
max_icnt2sh_latency = 470 
averagemflatency = 768 
avg_icnt2mem_latency = 563 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 25 
mrq_lat_table:14126 	7693 	5211 	2744 	2866 	920 	256 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42898 	87951 	110286 	97536 	3089 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	23596 	26149 	38398 	46909 	49745 	86433 	70295 	235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	208424 	40891 	21916 	17416 	17141 	14169 	13322 	8481 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	10 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        70        64         0         0        80         0         0        32         2        12 
dram[1]:        64        64        64        64        64        64        76        64         0         0        81         0         0        32         2        12 
dram[2]:        64        64        64        64        64        64        70        64         0         0        80         0         0        32         0        16 
dram[3]:        64        64        64        64        64        64        76        64         0         0        78         0         0        32         0        16 
dram[4]:        64        64        64        64         0        64        86        64         0         0        83         0        40        32         2        14 
dram[5]:        64        64        64        64         0        64        82        64         0         0        86         0        40        32         2        14 
dram[6]:        64        64        64        64         0        64         0        64         0         0       112         0        40        32         0        16 
dram[7]:        64        64        64        64         0        64         0        64         0         0       104         0        40        32         0        16 
dram[8]:        64        64        64        64        64        64        84        64       108         0         0         0        56        32         6         8 
dram[9]:        64        64        64        64        64        64        80        64       108         0         0         0        56        32         6         8 
dram[10]:        64        64        64        64        64        64        92        64         0         0         0         0        56        32         2        12 
dram[11]:        64        64        64        64        64        64        76        64         0         0         0         0        52        32         2        12 
dram[12]:         0        64        64        64        64        64        72        64       100         0         0         0        46        32         6         8 
dram[13]:         0        64        64        64        64        64        84        64       100         0         0         0        44        32         6         8 
dram[14]:         0        64        64        64        64        64        80        64       112        64         0         0        40        32         4        10 
dram[15]:         0        64        64        64        64        64        80        64       108        64         0         0        46        32         4        10 
dram[16]:        64        64        64        64         0        64        72        64         0        64         0        64        40        32         2        12 
dram[17]:        64        64        64        64         0        64        64        64         0        64         0        64        40        32         2        12 
dram[18]:        64        64        64        64        64        64        84        64       104         0         0        64        40        32         0         8 
dram[19]:        64        64        64        64        64        64        78        64       104         0         0        64        40        32         0        10 
dram[20]:        64        64        64        64         0        64         0        64         0        64         0         0        40        32         0        10 
dram[21]:        64        64        64        64         0        64         0        64         0        64         0         0        56        32         0        10 
dram[22]:        64        64        64        64         0        64        68        64       108        64         0         0        52        32         0         8 
dram[23]:        64        64        64        64         0        64        72        64       108        64         0         0        52        32         0         8 
dram[24]:        64        64        64        64         0        64         0        64         0         0       108        64        48        32         4         6 
dram[25]:        64        64        64        64         0        64         0        64         0         0       108        64        52        32         6         4 
dram[26]:        64        64        64        64        64        64        68        64         0         0       108         0        56        32         6         6 
dram[27]:        64        64        64        64        64        64        68        64         0         0       104         0        56        32         6         6 
dram[28]:        64        64        64        64        64        64         0         0         0        64         0        64        56        32         3        10 
dram[29]:        64        64        64        64        64        64         0         0         0        64         0        64        56        32         3        10 
dram[30]:        64        64        64        64        64        64        68         0         0         0         0        64        56        32         2         6 
dram[31]:        64        64        64        64        64        64        64         0         0         0         0        64        56        32         2         6 
maximum service time to same row:
dram[0]:     29677     31576     28628     18065     17646     17649     17450     31258      6264      6225     17987      5748      6868     16446     23856     23432 
dram[1]:     29766     31518     28592     18040     17690     17662     17433     31274      6305      6204     17975      5766      6875     16469     23864     23438 
dram[2]:     29715     30677     17807     29089     17485     17708     17535     30881      6224      6199     17765      5747      6823     16486     37217     23490 
dram[3]:     29777     30656     17795     29065     17492     17711     17562     30877      6300      6157     17832      5751      6839     16483     37225     23495 
dram[4]:     17738     29436     31461     17881      5747     29413     17841     31294      6216      6129     18004      5774     16270     16386     35404     23265 
dram[5]:     17770     29529     31459     17847      5755     29440     17835     31285      6224      6124     18002      5804     16276     16439     35416     23270 
dram[6]:     17723     31326     17969     17315      5788     29474      6097     28931      6203      6113     28982      5752     16483     16423     37487     23234 
dram[7]:     17685     31412     17937     17292      5792     29495      6087     28951      6209      6108     28986      5747     16499     16377     37496     23242 
dram[8]:     28629     17745     17903     30809     16985     30918     17991     17748     29227      5766      6321      6197     30582     16295     23285     23437 
dram[9]:     28624     17558     17951     30782     16981     30906     18007     17753     29228      5748      6306      6232     30576     16317     23290     23457 
dram[10]:     17593     17062     17802     30806     28795     29219     29440     18014      5748      5814      6269      6179     30569     16488     23679     23559 
dram[11]:     17646     17065     17888     30782     28761     29229     29455     18005      5762      5779      6273      6226     30552     16514     23674     23422 
dram[12]:      5996     17565     17888     31316     28483     31082     17977     17758     18136      5752      6258      6168     16927     16281     34777     23241 
dram[13]:      5988     17534     17858     31300     28485     31082     17976     17757     18120      5747      6253      6172     16932     16285     34769     23253 
dram[14]:      5997     29291     17863     31391     17898     30777     17887     17973     29026     29308      6240      6155     16664     16161     23566     23301 
dram[15]:      5956     29288     17926     31306     17908     30767     17882     17966     29049     29336      6226      6163     16726     16162     23558     23309 
dram[16]:     17752     17290     29246     17698      6020     31577     17758     31079      5868     31640      6011     31804     16576     15955     34324     23393 
dram[17]:     17763     17288     29249     17699      6012     31590     17715     31137      5780     31664      5995     31772     16576     15964     34332     23385 
dram[18]:     17454     29331     17854     17459     28406     31275     17788     31733     29207      5831      5980     31687     16624     16114     37110     23365 
dram[19]:     17453     29351     17852     17448     28320     31279     17916     31784     29232      5763      5948     31663     16704     15987     37118     23337 
dram[20]:     17252     17855     17503     17382      5867     31366      5826     31685      5788     31474      5938      5879     16815     16728     37335     23522 
dram[21]:     17288     17884     17507     17384      5878     31339      5775     31664      5823     31470      5928      5883     30239     16739     37342     23530 
dram[22]:     17084     17911     17670     17463      5852     31225     31840     31933     29812     31233      5919      5888     30335     16660     37187     23774 
dram[23]:     17153     17880     17691     17482      5860     31226     31879     31920     29776     31307      5915      5891     30335     16688     37174     23761 
dram[24]:     17281     17585     17195     28204      5858     31846      5860     29119      6005      5988     29186     31769     30383     16261     35151     23715 
dram[25]:     17317     17589     17182     28196      5847     31901      5876     29137      5971      5961     29195     31836     30368     16241     35159     23707 
dram[26]:     17654     17651     17133     28167     32029     31897     28501     31380      5960      5942     29311      5870     30277     16366     23713     35242 
dram[27]:     17625     17655     17130     28125     31969     31961     28508     31410      6019      5927     29381      5838     30266     16350     23718     35234 
dram[28]:     29535     17395     17373     17612     17682     31946      5898      5914      5920     31660      5883     31906     30596     16129     23967     35047 
dram[29]:     29535     17410     17345     17605     17688     31866      5918      5943      5948     31687      5838     31850     30579     16177     23972     35061 
dram[30]:     17898     17353     17498     29079     17859     31691     17388      5993      5936      5920      5826     31780     30412     15940     35104     35038 
dram[31]:     17899     17367     17500     29037     17826     31691     17391      5953      5934      5895      5775     31757     30419     15931     35112     35038 
average row accesses per activate:
dram[0]: 23.333334 39.000000 34.000000 25.333334 34.000000 24.000000 25.333334 33.000000 116.000000 64.000000 20.000000 64.000000 56.000000 13.000000  4.000000  7.000000 
dram[1]: 23.333334 39.000000 34.000000 25.333334 34.000000 24.000000 28.000000 33.000000 116.000000 64.000000 21.600000 64.000000 56.000000 13.000000  4.000000  7.000000 
dram[2]: 23.333334 37.000000 34.000000 25.333334 34.000000 23.333334 25.333334 34.000000 124.000000 64.000000 37.333332 64.000000 56.000000 12.500000  8.000000 10.000000 
dram[3]: 23.333334 38.000000 34.000000 25.333334 34.000000 23.333334 28.000000 34.000000 100.000000 64.000000 38.666668 64.000000 56.000000 12.500000  8.000000  9.000000 
dram[4]: 35.000000 27.000000 33.000000 25.333334 64.000000 34.000000 30.000000 33.000000 112.000000 64.000000 28.000000 64.000000 11.333333  9.200000  5.000000  7.500000 
dram[5]: 35.000000 27.333334 33.000000 25.333334 64.000000 34.000000 30.000000 33.000000 116.000000 64.000000 29.000000 64.000000 11.333333  9.200000  5.000000  7.500000 
dram[6]: 24.666666 39.000000 33.000000 25.666666 64.000000 34.000000 92.000000 23.000000 124.000000 64.000000 57.000000 64.000000 11.333333  7.333333  8.000000  9.000000 
dram[7]: 24.666666 39.000000 33.000000 25.333334 64.000000 34.000000 84.000000 23.333334 124.000000 64.000000 53.000000 64.000000 11.333333  7.333333  8.000000  9.000000 
dram[8]: 35.000000 25.333334 35.000000 38.000000 33.000000 35.000000 24.000000 35.000000 55.000000 64.000000 108.000000 64.000000 31.000000 14.666667  5.000000  6.000000 
dram[9]: 35.000000 25.333334 35.000000 38.000000 33.000000 35.000000 22.000000 35.000000 55.000000 64.000000 108.000000 64.000000 31.000000 14.666667  5.000000  6.000000 
dram[10]: 24.000000 25.333334 24.666666 37.000000 34.000000 23.333334 48.000000 34.000000 100.000000 64.000000 108.000000 64.000000 31.000000 14.666667  3.000000  5.000000 
dram[11]: 24.000000 25.333334 24.666666 37.000000 34.000000 23.333334 40.000000 34.000000 116.000000 64.000000 112.000000 64.000000 29.000000 14.666667  3.000000  5.000000 
dram[12]: 64.000000 25.333334 24.666666 39.000000 35.000000 33.000000 37.000000 23.333334 29.000000 64.000000 108.000000 64.000000 15.000000 14.000000  6.000000 10.000000 
dram[13]: 64.000000 25.333334 24.666666 39.000000 35.000000 33.000000 30.000000 23.333334 29.000000 64.000000 104.000000 64.000000 15.000000 14.000000  6.000000 10.000000 
dram[14]: 64.000000 25.333334 24.666666 39.000000 34.000000 33.000000 28.666666 34.000000 58.000000 33.000000 108.000000 64.000000 14.500000 14.000000  5.000000 11.000000 
dram[15]: 64.000000 25.333334 24.666666 39.000000 34.000000 33.000000 28.666666 34.000000 56.000000 33.000000 112.000000 64.000000 15.500000 14.000000  5.000000 11.000000 
dram[16]: 37.000000 24.000000 34.000000 24.000000 64.000000 33.000000 37.000000 35.000000 108.000000 33.000000 108.000000 33.000000 11.600000  8.166667  7.000000 10.000000 
dram[17]: 37.000000 24.000000 34.000000 24.000000 64.000000 33.000000 33.000000 35.000000 100.000000 33.000000 112.000000 33.000000 18.000000  8.166667  7.000000 10.000000 
dram[18]: 37.000000 23.333334 34.000000 18.500000 34.000000 33.000000 31.333334 35.000000 53.000000 64.000000 108.000000 33.000000 13.500000 12.500000 14.000000  8.000000 
dram[19]: 37.000000 23.333334 34.000000 18.500000 34.000000 33.000000 28.666666 35.000000 53.000000 64.000000 112.000000 33.000000 11.200000 12.500000 14.000000  9.000000 
dram[20]: 36.000000 15.600000 34.000000 11.428572 64.000000 33.000000 76.000000 36.000000 108.000000 34.000000 104.000000 64.000000 15.000000 11.500000 12.000000  8.000000 
dram[21]: 36.000000 15.200000 34.000000 11.428572 64.000000 33.000000 84.000000 36.000000 96.000000 34.000000 100.000000 64.000000 29.000000 12.000000 12.000000  9.000000 
dram[22]: 37.000000 25.333334 34.000000 16.000000 64.000000 33.000000 35.000000 33.000000 55.000000 34.000000 104.000000 64.000000 28.500000 11.750000 10.000000  8.000000 
dram[23]: 37.000000 25.333334 34.000000 16.000000 64.000000 33.000000 37.000000 33.000000 55.000000 34.000000 104.000000 64.000000 29.000000 11.500000 10.000000  8.000000 
dram[24]: 34.000000 15.600000 37.000000 22.666666 64.000000 35.000000 68.000000 23.333334 96.000000 64.000000 55.000000 33.000000 27.000000 12.000000  4.000000  4.800000 
dram[25]: 34.000000 19.500000 37.000000 22.666666 64.000000 35.000000 64.000000 23.333334 100.000000 64.000000 55.000000 33.000000 29.000000 12.000000  5.000000  4.400000 
dram[26]: 34.000000 15.600000 37.000000 23.333334 33.000000 32.500000 35.000000 34.000000 112.000000 64.000000 55.000000 64.000000 31.000000  9.600000  5.000000  3.428571 
dram[27]: 34.000000 15.600000 37.000000 23.333334 33.000000 32.500000 35.000000 34.000000 92.000000 64.000000 53.000000 64.000000 31.000000  9.600000  5.000000  3.428571 
dram[28]: 34.000000 15.400000 38.000000 24.666666 34.000000 36.000000 76.000000 64.000000 100.000000 33.000000 112.000000 34.000000 30.000000 16.000000  3.500000  4.500000 
dram[29]: 34.000000 15.400000 38.000000 24.666666 34.000000 36.000000 76.000000 64.000000 104.000000 33.000000 108.000000 34.000000 30.000000 16.000000  3.500000  4.500000 
dram[30]: 34.000000 20.000000 37.000000 24.000000 23.333334 36.000000 36.000000 64.000000 108.000000 64.000000 108.000000 33.000000 31.000000 16.000000  3.000000  4.000000 
dram[31]: 34.000000 20.250000 37.000000 24.000000 23.333334 36.000000 34.000000 64.000000 100.000000 64.000000 112.000000 33.000000 31.000000 16.000000  3.000000  3.750000 
average row locality = 33829/1165 = 29.037767
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        72        64       116        64        96        64        56        32         0         0 
dram[1]:        64        64        64        64        64        64        80        64       116        64       104        64        56        32         0         0 
dram[2]:        64        64        64        64        64        64        72        64       124        64       108        64        56        32         0         0 
dram[3]:        64        64        64        64        64        64        80        64       100        64       112        64        56        32         0         0 
dram[4]:        64        64        64        64        64        64        88        64       112        64       108        64        56        32         0         0 
dram[5]:        64        64        64        64        64        64        88        64       116        64       112        64        56        32         0         0 
dram[6]:        64        64        64        64        64        64        92        64       124        64       112        64        56        32         0         0 
dram[7]:        64        64        64        64        64        64        84        64       124        64       104        64        56        32         0         0 
dram[8]:        64        64        64        64        64        64        92        64       108        64       108        64        56        32         0         0 
dram[9]:        64        64        64        64        64        64        84        64       108        64       108        64        56        32         0         0 
dram[10]:        64        64        64        64        64        64        92        64       100        64       108        64        56        32         0         0 
dram[11]:        64        64        64        64        64        64        76        64       116        64       112        64        52        32         0         0 
dram[12]:        64        64        64        64        64        64        72        64       112        64       108        64        56        32         0         0 
dram[13]:        64        64        64        64        64        64        88        64       112        64       104        64        56        32         0         0 
dram[14]:        64        64        64        64        64        64        84        64       112        64       108        64        52        32         0         0 
dram[15]:        64        64        64        64        64        64        84        64       108        64       112        64        56        32         0         0 
dram[16]:        64        64        64        64        64        64        72        64       108        64       108        64        52        32         0         0 
dram[17]:        64        64        64        64        64        64        64        64       100        64       112        64        48        32         0         0 
dram[18]:        64        64        64        64        64        64        92        64       104        64       108        64        48        32         0         0 
dram[19]:        64        64        64        64        64        64        84        64       104        64       112        64        52        32         0         0 
dram[20]:        64        64        64        64        64        64        76        64       108        64       104        64        56        32         0         0 
dram[21]:        64        64        64        64        64        64        84        64        96        64       100        64        56        32         0         0 
dram[22]:        64        64        64        64        64        64        68        64       108        64       104        64        52        32         0         0 
dram[23]:        64        64        64        64        64        64        72        64       108        64       104        64        52        32         0         0 
dram[24]:        64        64        64        64        64        64        68        64        96        64       108        64        48        32         0         0 
dram[25]:        64        64        64        64        64        64        64        64       100        64       108        64        52        32         0         0 
dram[26]:        64        64        64        64        64        64        68        64       112        64       108        64        56        32         0         0 
dram[27]:        64        64        64        64        64        64        68        64        92        64       104        64        56        32         0         0 
dram[28]:        64        64        64        64        64        64        76        64       100        64       112        64        56        32         0         0 
dram[29]:        64        64        64        64        64        64        76        64       104        64       108        64        56        32         0         0 
dram[30]:        64        64        64        64        64        64        68        64       108        64       108        64        56        32         0         0 
dram[31]:        64        64        64        64        64        64        64        64       100        64       112        64        56        32         0         0 
total dram reads = 30588
min_bank_accesses = 0!
chip skew: 992/928 = 1.07
number of total write accesses:
dram[0]:        24        56        16        48        16        32        16         8         0         0        16         0         0        80        32        56 
dram[1]:        24        56        16        48        16        32        16         8         0         0        16         0         0        80        32        56 
dram[2]:        24        40        16        48        16        24        16        16         0         0        16         0         0        72        32        80 
dram[3]:        24        48        16        48        16        24        16        16         0         0        16         0         0        72        32        72 
dram[4]:        24        72         8        48         0        16         8         8         0         0        16         0        48        56        40        64 
dram[5]:        24        72         8        48         0        16         8         8         0         0        16         0        48        56        40        64 
dram[6]:        40        56         8        52         0        16         0        20         0         0         8         0        48        48        32        72 
dram[7]:        40        60         8        48         0        16         0        24         0         0         8         0        48        48        32        72 
dram[8]:        24        48        24        48         8        24        16        24         8         0         0         0        24        48        40        72 
dram[9]:        24        48        24        48         8        24        16        24         8         0         0         0        24        48        40        72 
dram[10]:        32        48        40        40        16        24        16        16         0         0         0         0        24        48        24        80 
dram[11]:        32        48        40        40        16        24        16        16         0         0         0         0        24        48        24        80 
dram[12]:         0        48        40        56        24         8         8        24        16         0         0         0        16        40        48        80 
dram[13]:         0        48        40        56        24         8         8        24        16         0         0         0        16        40        48        80 
dram[14]:         0        48        40        56        16         8         8        16        16         8         0         0        24        40        40        88 
dram[15]:         0        48        40        56        16         8         8        16        16         8         0         0        24        40        40        88 
dram[16]:        40        32        16        32         0         8         8        24         0         8         0         8        24        72        56        80 
dram[17]:        40        32        16        32         0         8         8        24         0         8         0         8        24        72        56        80 
dram[18]:        40        24        16        40        16         8         8        24         8         0         0         8        24        72        56        64 
dram[19]:        40        24        16        40        16         8         8        24         8         0         0         8        16        72        56        72 
dram[20]:        32        56        16        64         0         8         0        32         0        16         0         0        16        56        48        64 
dram[21]:        32        48        16        64         0         8         0        32         0        16         0         0         8        64        48        72 
dram[22]:        40        48        16        64         0         8         8         8         8        16         0         0        20        60        40        64 
dram[23]:        40        48        16        64         0         8         8         8         8        16         0         0        24        56        40        64 
dram[24]:        16        56        40        16         0        24         0        24         0         0         8         8        24        64        32        96 
dram[25]:        16        56        40        16         0        24         0        24         0         0         8         8        24        64        40        88 
dram[26]:        16        56        40        24         8         4         8        16         0         0         8         0        24        64        40       100 
dram[27]:        16        56        40        24         8         4         8        16         0         0         8         0        24        64        40       100 
dram[28]:        16        52        48        40        16        32         0         0         0         8         0        16        16        64        28        72 
dram[29]:        16        52        48        40        16        32         0         0         0         8         0        16        16        64        28        72 
dram[30]:        16        64        40        32        24        32        16         0         0         0         0         8        24        64        24        64 
dram[31]:        16        68        40        32        24        32        16         0         0         0         0         8        24        64        24        60 
total dram writes = 12996
min_bank_accesses = 0!
chip skew: 408/400 = 1.02
average mf latency per bank:
dram[0]:       3303      2955      3955      3420      4732      4500      4317      6206      3600      7818      3798      8348     27067     12075      5473      3810
dram[1]:       3353      2965      3975      3441      4848      4513      3983      6112      3567      7819      3582      8236     26766     12347      5458      3812
dram[2]:       3252      3478      4023      3684      4719      5165      4333      5624      3312      7779      3533      8129     25730     13932      5370      2646
dram[3]:       3275      3208      3990      3629      4702      5093      3983      5616      4011      7708      3445      8097     28040     12338      5369      2934
dram[4]:       3247      2680      4650      3673      5959      5288      4087      6406      3667      7685      3526      8239     14594     15444      4230      3241
dram[5]:       3182      2714      4674      3715      5910      5398      4073      6496      3589      7659      3384      8297     14786     15569      4233      3243
dram[6]:       2805      2933      4453      3328      6006      5300      4016      5436      3368      7443      3518      8258     14685     17919      5498      2860
dram[7]:       2829      2817      4546      3521      6076      5346      4419      5292      3400      7673      3779      8380     13897     18018      5497      2858
dram[8]:       3510      3257      3487      3745      5520      5154      3494      5166      3485      7986      4065      8263     18898     17129      4567      3196
dram[9]:       3422      3266      3462      3731      5528      5029      3789      5128      3488      7830      3974      8211     19031     16377      4543      3197
dram[10]:       3112      3157      3011      3746      4598      5096      3505      5540      3952      8020      4042      8042     19395     17902      7590      2784
dram[11]:       3098      3174      2988      3810      4680      5058      4112      5587      3459      7990      3934      7967     18036     17456      7589      2781
dram[12]:       4638      3095      3058      3380      4407      6094      4761      5204      3206      7858      4103      8252     19876     20090      3995      2875
dram[13]:       4559      3024      3005      3274      4299      5948      3910      5070      3141      7847      4156      8209     19890     19007      4004      2872
dram[14]:       4525      3232      2955      3378      4855      5844      4095      5829      3214      6842      4051      8142     20260     17733      4567      2587
dram[15]:       4584      3255      2914      3320      4635      5813      4013      5754      3234      6828      3798      8130     18543     20013      4570      2583
dram[16]:       2969      3515      4056      3840      5918      6359      4540      5228      3676      6664      4023      7182     19002     13668      2857      2474
dram[17]:       2935      3547      4064      3792      5989      6291      4988      5293      3936      6732      3871      7227     19749     13730      2861      2463
dram[18]:       2846      3810      4054      3566      4704      6112      3680      5180      3565      7665      3987      7349     20724     12151      2793      3109
dram[19]:       2777      3883      4124      3569      4674      6133      3996      5170      3530      7743      3900      7322     22766     14163      2803      2776
dram[20]:       3132      2737      4079      2909      5720      6134      4807      4662      3668      6191      4278      8101     21573     15829      3260      3304
dram[21]:       3136      2893      4057      3000      5799      6166      4424      4717      4079      6202      4412      8172     23871     14883      3247      2930
dram[22]:       2853      2904      4041      3127      5825      6443      4799      6492      3383      6236      4262      8067     20286     16391      3879      3326
dram[23]:       2856      2854      3903      3059      5546      6349      4551      6389      3381      6100      4191      7993     20232     14669      3867      3320
dram[24]:       3693      2721      3077      4594      5671      4999      5566      5161      4400      7828      3640      7003     22048     15120      4961      2048
dram[25]:       3698      2665      3047      4693      5581      5046      5936      5161      4246      7833      3657      7038     21165     15482      3951      2228
dram[26]:       3660      2832      3169      4152      5026      6601      4950      5969      3749      7687      3614      7991     18627     16205      3949      1937
dram[27]:       3635      2806      3156      4058      4889      6637      4908      5971      4478      7626      3642      7983     21146     14045      3941      1941
dram[28]:       3662      2790      2995      3710      4509      4772      5179      7360      4084      6950      3732      6261     22386     14938      5638      2735
dram[29]:       3729      2804      3016      3704      4479      4754      5137      7410      3946      6909      3910      6252     22600     15158      5633      2735
dram[30]:       3779      2448      3044      3936      4021      4658      4569      7106      3735      7901      3936      7065     20807     16122      6698      2962
dram[31]:       3757      2393      3084      3990      4138      4727      4779      7098      4051      8027      3837      7025     18898     15876      6661      3166
maximum mf latency per bank:
dram[0]:       1233      1366      1701      1478      1703      1599      1416      1419      1572      1626      1620      1609      2104      2086      1189      1424
dram[1]:       1232      1383      1701      1470      1695      1581      1416      1421      1564      1624      1609      1604      2094      2044      1191      1423
dram[2]:       1323      1394      1677      1502      1666      1602      1569      1499      1595      1579      1700      1590      2090      2032      1287      1275
dram[3]:       1317      1378      1655      1502      1655      1592      1532      1476      1594      1578      1695      1595      2092      2040      1301      1292
dram[4]:       1275      1403      1831      1556      1382      1658      1591      1588      1539      1469      1553      1592      2102      2104      1254      1379
dram[5]:       1274      1401      1819      1579      1376      1658      1575      1587      1542      1468      1536      1606      2096      2089      1257      1387
dram[6]:       1220      1407      1718      1522      1369      1585      1461      1578      1523      1459      1723      1583      2091      2076      1178      1371
dram[7]:       1215      1408      1726      1522      1371      1573      1453      1576      1515      1457      1719      1579      2091      2066      1157      1371
dram[8]:       1691      1532      1326      1409      1521      1461      1673      1608      1563      1744      1534      1616      2335      2388      1603      1480
dram[9]:       1662      1528      1320      1406      1522      1461      1681      1564      1583      1741      1546      1607      2308      2345      1607      1464
dram[10]:       1716      1539      1293      1410      1348      1543      1473      1713      1617      1602      1538      1522      2339      2360      1609      1344
dram[11]:       1729      1542      1312      1414      1365      1553      1484      1703      1619      1610      1499      1500      2322      2354      1623      1363
dram[12]:       1821      1445      1316      1438      1403      1441      1618      1650      1718      1585      1465      1431      2353      2416      1522      1367
dram[13]:       1832      1425      1325      1424      1402      1435      1614      1722      1719      1575      1471      1436      2345      2389      1513      1352
dram[14]:       1815      1530      1285      1410      1436      1534      1628      1660      1605      1722      1593      1568      2340      2405      1581      1315
dram[15]:       1798      1532      1283      1404      1434      1534      1629      1670      1647      1728      1588      1617      2360      2398      1605      1315
dram[16]:       1294      1502      1497      1679      1683      1545      1392      1586      1588      1455      1543      1570      2307      2270      1103      1028
dram[17]:       1295      1501      1485      1698      1681      1542      1416      1586      1560      1456      1543      1554      2345      2301      1101      1028
dram[18]:       1409      1341      1412      1416      1713      1544      1452      1377      1441      1486      1610      1604      2315      2203      1162      1198
dram[19]:       1425      1325      1411      1442      1703      1543      1449      1374      1424      1507      1610      1582      2309      2187      1163      1184
dram[20]:       1413      1566      1537      1507      1507      1567      1507      1502      1460      1591      1779      1479      2374      2272      1110      1302
dram[21]:       1399      1590      1537      1446      1502      1562      1425      1503      1504      1598      1763      1511      2400      2400      1148      1295
dram[22]:       1411      1462      1275      1475      1546      1582      1432      1510      1493      1542      1582      1547      2324      2372      1029      1430
dram[23]:       1414      1449      1272      1538      1551      1582      1430      1510      1494      1587      1584      1541      2352      2375      1029      1430
dram[24]:       1270      1315      1449      1532      1379      1466      1577      1542      1566      1513      1505      1535      2298      2168       997      1167
dram[25]:       1270      1303      1445      1532      1381      1444      1585      1540      1574      1519      1504      1549      2304      2216       997      1178
dram[26]:       1157      1352      1449      1585      1457      1517      1566      1537      1516      1564      1474      1567      2316      2196      1226      1127
dram[27]:       1183      1352      1457      1589      1451      1491      1552      1542      1503      1559      1489      1565      2300      2187      1208      1110
dram[28]:       1372      1549      1392      1570      1314      1515      1568      1553      1513      1560      1582      1482      2288      2171      1108      1156
dram[29]:       1362      1563      1392      1580      1286      1509      1558      1554      1533      1545      1561      1471      2314      2160      1108      1144
dram[30]:       1318      1301      1447      1394      1373      1343      1571      1597      1500      1581      1590      1537      2261      2188      1177      1043
dram[31]:       1336      1303      1430      1393      1356      1359      1549      1596      1522      1582      1588      1550      2223      2173      1157      1037
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 37991 -   mf: uid=1204991, sid4294967295:w4294967295, part=0, addr=0xc0ae3a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37891), 
Ready @ 37999 -   mf: uid=1204996, sid4294967295:w4294967295, part=0, addr=0xc0ae3a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37899), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27130 n_act=37 n_pre=21 n_ref_event=0 n_req=1048 n_rd=948 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.04726
n_activity=3632 dram_eff=0.3711
bk0: 64a 28363i bk1: 64a 28311i bk2: 64a 28408i bk3: 64a 28338i bk4: 64a 28354i bk5: 64a 28310i bk6: 72a 28369i bk7: 64a 28405i bk8: 116a 28427i bk9: 64a 28447i bk10: 96a 28300i bk11: 64a 28458i bk12: 56a 28444i bk13: 32a 28216i bk14: 0a 28432i bk15: 0a 28402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964695
Row_Buffer_Locality_read = 0.982068
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.425514
Bank_Level_Parallism_Col = 1.427602
Bank_Level_Parallism_Ready = 1.196588
write_to_read_ratio_blp_rw_average = 0.352225
GrpLevelPara = 1.303620 

BW Util details:
bwutil = 0.047257 
total_CMD = 28525 
util_bw = 1348 
Wasted_Col = 881 
Wasted_Row = 201 
Idle = 26095 

BW Util Bottlenecks: 
RCDc_limit = 146 
RCDWRc_limit = 141 
WTRc_limit = 29 
RTWc_limit = 124 
CCDLc_limit = 671 
rwq = 0 
CCDLc_limit_alone = 647 
WTRc_limit_alone = 21 
RTWc_limit_alone = 108 

Commands details: 
total_CMD = 28525 
n_nop = 27130 
Read = 948 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1048 
total_req = 1348 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1348 
Row_Bus_Util =  0.002033 
CoL_Bus_Util = 0.047257 
Either_Row_CoL_Bus_Util = 0.048904 
Issued_on_Two_Bus_Simul_Util = 0.000386 
issued_two_Eff = 0.007885 
queue_avg = 0.132375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.132375
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 37999 -   mf: uid=1204997, sid4294967295:w4294967295, part=1, addr=0xc0ae3b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37899), 
Ready @ 38005 -   mf: uid=1205000, sid4294967295:w4294967295, part=1, addr=0xc0ae3b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37905), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27118 n_act=37 n_pre=21 n_ref_event=0 n_req=1064 n_rd=964 n_rd_L2_A=0 n_write=0 n_wr_bk=399 bw_util=0.04778
n_activity=3618 dram_eff=0.3767
bk0: 64a 28401i bk1: 64a 28298i bk2: 64a 28413i bk3: 64a 28336i bk4: 64a 28362i bk5: 64a 28300i bk6: 80a 28341i bk7: 64a 28402i bk8: 116a 28418i bk9: 64a 28437i bk10: 104a 28192i bk11: 64a 28450i bk12: 56a 28465i bk13: 32a 28235i bk14: 0a 28417i bk15: 0a 28380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965226
Row_Buffer_Locality_read = 0.982365
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.510443
Bank_Level_Parallism_Col = 1.494300
Bank_Level_Parallism_Ready = 1.201761
write_to_read_ratio_blp_rw_average = 0.335469
GrpLevelPara = 1.340173 

BW Util details:
bwutil = 0.047783 
total_CMD = 28525 
util_bw = 1363 
Wasted_Col = 848 
Wasted_Row = 183 
Idle = 26131 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 115 
WTRc_limit = 26 
RTWc_limit = 101 
CCDLc_limit = 690 
rwq = 0 
CCDLc_limit_alone = 683 
WTRc_limit_alone = 26 
RTWc_limit_alone = 94 

Commands details: 
total_CMD = 28525 
n_nop = 27118 
Read = 964 
Write = 0 
L2_Alloc = 0 
L2_WB = 399 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1064 
total_req = 1363 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1363 
Row_Bus_Util =  0.002033 
CoL_Bus_Util = 0.047783 
Either_Row_CoL_Bus_Util = 0.049325 
Issued_on_Two_Bus_Simul_Util = 0.000491 
issued_two_Eff = 0.009950 
queue_avg = 0.174934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.174934
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 38013 -   mf: uid=1205003, sid4294967295:w4294967295, part=2, addr=0xc070a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37913), 
Ready @ 38020 -   mf: uid=1205004, sid4294967295:w4294967295, part=2, addr=0xc070a280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37920), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27122 n_act=34 n_pre=18 n_ref_event=0 n_req=1068 n_rd=968 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.04796
n_activity=3594 dram_eff=0.3806
bk0: 64a 28383i bk1: 64a 28367i bk2: 64a 28392i bk3: 64a 28346i bk4: 64a 28352i bk5: 64a 28297i bk6: 72a 28400i bk7: 64a 28405i bk8: 124a 28348i bk9: 64a 28458i bk10: 108a 28283i bk11: 64a 28454i bk12: 56a 28380i bk13: 32a 28239i bk14: 0a 28464i bk15: 0a 28362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968165
Row_Buffer_Locality_read = 0.983471
Row_Buffer_Locality_write = 0.820000
Bank_Level_Parallism = 1.482816
Bank_Level_Parallism_Col = 1.440566
Bank_Level_Parallism_Ready = 1.179825
write_to_read_ratio_blp_rw_average = 0.357453
GrpLevelPara = 1.297835 

BW Util details:
bwutil = 0.047958 
total_CMD = 28525 
util_bw = 1368 
Wasted_Col = 910 
Wasted_Row = 108 
Idle = 26139 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 132 
WTRc_limit = 70 
RTWc_limit = 138 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 698 
WTRc_limit_alone = 66 
RTWc_limit_alone = 118 

Commands details: 
total_CMD = 28525 
n_nop = 27122 
Read = 968 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1068 
total_req = 1368 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1368 
Row_Bus_Util =  0.001823 
CoL_Bus_Util = 0.047958 
Either_Row_CoL_Bus_Util = 0.049185 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012117 
queue_avg = 0.162805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.162805
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 38005 -   mf: uid=1205001, sid4294967295:w4294967295, part=3, addr=0xc0aeba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37905), 
Ready @ 38012 -   mf: uid=1205002, sid4294967295:w4294967295, part=3, addr=0xc0aeba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37912), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27133 n_act=34 n_pre=18 n_ref_event=0 n_req=1056 n_rd=956 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.04754
n_activity=3533 dram_eff=0.3838
bk0: 64a 28382i bk1: 64a 28367i bk2: 64a 28405i bk3: 64a 28335i bk4: 64a 28410i bk5: 64a 28315i bk6: 80a 28376i bk7: 64a 28378i bk8: 100a 28379i bk9: 64a 28436i bk10: 112a 28257i bk11: 64a 28449i bk12: 56a 28476i bk13: 32a 28235i bk14: 0a 28463i bk15: 0a 28351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967803
Row_Buffer_Locality_read = 0.983264
Row_Buffer_Locality_write = 0.820000
Bank_Level_Parallism = 1.450485
Bank_Level_Parallism_Col = 1.428315
Bank_Level_Parallism_Ready = 1.176254
write_to_read_ratio_blp_rw_average = 0.353745
GrpLevelPara = 1.311011 

BW Util details:
bwutil = 0.047537 
total_CMD = 28525 
util_bw = 1356 
Wasted_Col = 886 
Wasted_Row = 131 
Idle = 26152 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 142 
WTRc_limit = 63 
RTWc_limit = 131 
CCDLc_limit = 699 
rwq = 0 
CCDLc_limit_alone = 691 
WTRc_limit_alone = 55 
RTWc_limit_alone = 131 

Commands details: 
total_CMD = 28525 
n_nop = 27133 
Read = 956 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1056 
total_req = 1356 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1356 
Row_Bus_Util =  0.001823 
CoL_Bus_Util = 0.047537 
Either_Row_CoL_Bus_Util = 0.048799 
Issued_on_Two_Bus_Simul_Util = 0.000561 
issued_two_Eff = 0.011494 
queue_avg = 0.171919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.171919
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27107 n_act=40 n_pre=24 n_ref_event=0 n_req=1074 n_rd=972 n_rd_L2_A=0 n_write=0 n_wr_bk=397 bw_util=0.04799
n_activity=3547 dram_eff=0.386
bk0: 64a 28302i bk1: 64a 28302i bk2: 64a 28433i bk3: 64a 28345i bk4: 64a 28423i bk5: 64a 28393i bk6: 88a 28355i bk7: 64a 28422i bk8: 112a 28346i bk9: 64a 28453i bk10: 108a 28315i bk11: 64a 28467i bk12: 56a 28231i bk13: 32a 28236i bk14: 0a 28428i bk15: 0a 28354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962687
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = 0.780000
Bank_Level_Parallism = 1.527720
Bank_Level_Parallism_Col = 1.473118
Bank_Level_Parallism_Ready = 1.171658
write_to_read_ratio_blp_rw_average = 0.352337
GrpLevelPara = 1.356631 

BW Util details:
bwutil = 0.047993 
total_CMD = 28525 
util_bw = 1369 
Wasted_Col = 881 
Wasted_Row = 149 
Idle = 26126 

BW Util Bottlenecks: 
RCDc_limit = 154 
RCDWRc_limit = 146 
WTRc_limit = 63 
RTWc_limit = 164 
CCDLc_limit = 662 
rwq = 0 
CCDLc_limit_alone = 646 
WTRc_limit_alone = 63 
RTWc_limit_alone = 148 

Commands details: 
total_CMD = 28525 
n_nop = 27107 
Read = 972 
Write = 0 
L2_Alloc = 0 
L2_WB = 397 
n_act = 40 
n_pre = 24 
n_ref = 0 
n_req = 1074 
total_req = 1369 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 1369 
Row_Bus_Util =  0.002244 
CoL_Bus_Util = 0.047993 
Either_Row_CoL_Bus_Util = 0.049711 
Issued_on_Two_Bus_Simul_Util = 0.000526 
issued_two_Eff = 0.010578 
queue_avg = 0.171919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.171919
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27102 n_act=40 n_pre=24 n_ref_event=0 n_req=1082 n_rd=980 n_rd_L2_A=0 n_write=0 n_wr_bk=398 bw_util=0.04831
n_activity=3589 dram_eff=0.384
bk0: 64a 28360i bk1: 64a 28299i bk2: 64a 28408i bk3: 64a 28322i bk4: 64a 28457i bk5: 64a 28406i bk6: 88a 28369i bk7: 64a 28409i bk8: 116a 28373i bk9: 64a 28450i bk10: 112a 28244i bk11: 64a 28453i bk12: 56a 28207i bk13: 32a 28245i bk14: 0a 28430i bk15: 0a 28294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962997
Row_Buffer_Locality_read = 0.981633
Row_Buffer_Locality_write = 0.782178
Bank_Level_Parallism = 1.554037
Bank_Level_Parallism_Col = 1.491174
Bank_Level_Parallism_Ready = 1.215530
write_to_read_ratio_blp_rw_average = 0.341336
GrpLevelPara = 1.384819 

BW Util details:
bwutil = 0.048309 
total_CMD = 28525 
util_bw = 1378 
Wasted_Col = 906 
Wasted_Row = 131 
Idle = 26110 

BW Util Bottlenecks: 
RCDc_limit = 161 
RCDWRc_limit = 144 
WTRc_limit = 85 
RTWc_limit = 146 
CCDLc_limit = 700 
rwq = 0 
CCDLc_limit_alone = 700 
WTRc_limit_alone = 85 
RTWc_limit_alone = 146 

Commands details: 
total_CMD = 28525 
n_nop = 27102 
Read = 980 
Write = 0 
L2_Alloc = 0 
L2_WB = 398 
n_act = 40 
n_pre = 24 
n_ref = 0 
n_req = 1082 
total_req = 1378 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 1378 
Row_Bus_Util =  0.002244 
CoL_Bus_Util = 0.048309 
Either_Row_CoL_Bus_Util = 0.049886 
Issued_on_Two_Bus_Simul_Util = 0.000666 
issued_two_Eff = 0.013352 
queue_avg = 0.146608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.146608
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 37995 -   mf: uid=1204995, sid4294967295:w4294967295, part=6, addr=0xc0706400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37895), 
Ready @ 38003 -   mf: uid=1204999, sid4294967295:w4294967295, part=6, addr=0xc0706480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37903), 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27089 n_act=37 n_pre=21 n_ref_event=0 n_req=1092 n_rd=992 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.0488
n_activity=3620 dram_eff=0.3845
bk0: 64a 28311i bk1: 64a 28342i bk2: 64a 28415i bk3: 64a 28250i bk4: 64a 28441i bk5: 64a 28411i bk6: 92a 28396i bk7: 64a 28384i bk8: 124a 28383i bk9: 64a 28463i bk10: 112a 28353i bk11: 64a 28448i bk12: 56a 28253i bk13: 32a 28253i bk14: 0a 28464i bk15: 0a 28256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966117
Row_Buffer_Locality_read = 0.983871
Row_Buffer_Locality_write = 0.790000
Bank_Level_Parallism = 1.504305
Bank_Level_Parallism_Col = 1.440860
Bank_Level_Parallism_Ready = 1.163075
write_to_read_ratio_blp_rw_average = 0.366846
GrpLevelPara = 1.360000 

BW Util details:
bwutil = 0.048799 
total_CMD = 28525 
util_bw = 1392 
Wasted_Col = 946 
Wasted_Row = 101 
Idle = 26086 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 125 
WTRc_limit = 49 
RTWc_limit = 224 
CCDLc_limit = 690 
rwq = 0 
CCDLc_limit_alone = 680 
WTRc_limit_alone = 49 
RTWc_limit_alone = 214 

Commands details: 
total_CMD = 28525 
n_nop = 27089 
Read = 992 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1092 
total_req = 1392 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1392 
Row_Bus_Util =  0.002033 
CoL_Bus_Util = 0.048799 
Either_Row_CoL_Bus_Util = 0.050342 
Issued_on_Two_Bus_Simul_Util = 0.000491 
issued_two_Eff = 0.009749 
queue_avg = 0.130762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.130762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 37995 -   mf: uid=1204993, sid4294967295:w4294967295, part=7, addr=0xc0706580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37895), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27114 n_act=37 n_pre=21 n_ref_event=0 n_req=1077 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.04824
n_activity=3572 dram_eff=0.3852
bk0: 64a 28319i bk1: 64a 28354i bk2: 64a 28423i bk3: 64a 28260i bk4: 64a 28464i bk5: 64a 28409i bk6: 84a 28456i bk7: 64a 28354i bk8: 124a 28392i bk9: 64a 28429i bk10: 104a 28382i bk11: 64a 28471i bk12: 56a 28286i bk13: 32a 28253i bk14: 0a 28463i bk15: 0a 28232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965613
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = 0.790000
Bank_Level_Parallism = 1.506832
Bank_Level_Parallism_Col = 1.443447
Bank_Level_Parallism_Ready = 1.152616
write_to_read_ratio_blp_rw_average = 0.378516
GrpLevelPara = 1.337522 

BW Util details:
bwutil = 0.048238 
total_CMD = 28525 
util_bw = 1376 
Wasted_Col = 867 
Wasted_Row = 99 
Idle = 26183 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 136 
WTRc_limit = 22 
RTWc_limit = 189 
CCDLc_limit = 652 
rwq = 0 
CCDLc_limit_alone = 645 
WTRc_limit_alone = 18 
RTWc_limit_alone = 186 

Commands details: 
total_CMD = 28525 
n_nop = 27114 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1077 
total_req = 1376 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1376 
Row_Bus_Util =  0.002033 
CoL_Bus_Util = 0.048238 
Either_Row_CoL_Bus_Util = 0.049465 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.016300 
queue_avg = 0.122279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.122279
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27106 n_act=34 n_pre=18 n_ref_event=0 n_req=1074 n_rd=972 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.04838
n_activity=3582 dram_eff=0.3853
bk0: 64a 28405i bk1: 64a 28327i bk2: 64a 28331i bk3: 64a 28348i bk4: 64a 28411i bk5: 64a 28414i bk6: 92a 28303i bk7: 64a 28354i bk8: 108a 28378i bk9: 64a 28471i bk10: 108a 28414i bk11: 64a 28459i bk12: 56a 28421i bk13: 32a 28321i bk14: 0a 28374i bk15: 0a 28335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968343
Row_Buffer_Locality_read = 0.984568
Row_Buffer_Locality_write = 0.813725
Bank_Level_Parallism = 1.428332
Bank_Level_Parallism_Col = 1.404122
Bank_Level_Parallism_Ready = 1.154348
write_to_read_ratio_blp_rw_average = 0.394937
GrpLevelPara = 1.295251 

BW Util details:
bwutil = 0.048379 
total_CMD = 28525 
util_bw = 1380 
Wasted_Col = 872 
Wasted_Row = 134 
Idle = 26139 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 140 
WTRc_limit = 24 
RTWc_limit = 205 
CCDLc_limit = 642 
rwq = 0 
CCDLc_limit_alone = 614 
WTRc_limit_alone = 23 
RTWc_limit_alone = 178 

Commands details: 
total_CMD = 28525 
n_nop = 27106 
Read = 972 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1074 
total_req = 1380 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1380 
Row_Bus_Util =  0.001823 
CoL_Bus_Util = 0.048379 
Either_Row_CoL_Bus_Util = 0.049746 
Issued_on_Two_Bus_Simul_Util = 0.000456 
issued_two_Eff = 0.009161 
queue_avg = 0.120210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.12021
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27116 n_act=34 n_pre=18 n_ref_event=0 n_req=1066 n_rd=964 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.0481
n_activity=3528 dram_eff=0.3889
bk0: 64a 28403i bk1: 64a 28299i bk2: 64a 28346i bk3: 64a 28336i bk4: 64a 28417i bk5: 64a 28395i bk6: 84a 28288i bk7: 64a 28338i bk8: 108a 28353i bk9: 64a 28450i bk10: 108a 28399i bk11: 64a 28433i bk12: 56a 28390i bk13: 32a 28321i bk14: 0a 28427i bk15: 0a 28295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968105
Row_Buffer_Locality_read = 0.984440
Row_Buffer_Locality_write = 0.813725
Bank_Level_Parallism = 1.533448
Bank_Level_Parallism_Col = 1.506381
Bank_Level_Parallism_Ready = 1.220845
write_to_read_ratio_blp_rw_average = 0.374164
GrpLevelPara = 1.360073 

BW Util details:
bwutil = 0.048098 
total_CMD = 28525 
util_bw = 1372 
Wasted_Col = 840 
Wasted_Row = 120 
Idle = 26193 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 130 
WTRc_limit = 53 
RTWc_limit = 165 
CCDLc_limit = 634 
rwq = 0 
CCDLc_limit_alone = 616 
WTRc_limit_alone = 45 
RTWc_limit_alone = 155 

Commands details: 
total_CMD = 28525 
n_nop = 27116 
Read = 964 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1066 
total_req = 1372 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1372 
Row_Bus_Util =  0.001823 
CoL_Bus_Util = 0.048098 
Either_Row_CoL_Bus_Util = 0.049395 
Issued_on_Two_Bus_Simul_Util = 0.000526 
issued_two_Eff = 0.010646 
queue_avg = 0.140368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.140368
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27116 n_act=35 n_pre=19 n_ref_event=0 n_req=1066 n_rd=964 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.0481
n_activity=3479 dram_eff=0.3944
bk0: 64a 28303i bk1: 64a 28305i bk2: 64a 28294i bk3: 64a 28369i bk4: 64a 28416i bk5: 64a 28386i bk6: 92a 28357i bk7: 64a 28402i bk8: 100a 28418i bk9: 64a 28456i bk10: 108a 28318i bk11: 64a 28427i bk12: 56a 28430i bk13: 32a 28269i bk14: 0a 28414i bk15: 0a 28293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967167
Row_Buffer_Locality_read = 0.985477
Row_Buffer_Locality_write = 0.794118
Bank_Level_Parallism = 1.589168
Bank_Level_Parallism_Col = 1.552253
Bank_Level_Parallism_Ready = 1.213557
write_to_read_ratio_blp_rw_average = 0.365149
GrpLevelPara = 1.391547 

BW Util details:
bwutil = 0.048098 
total_CMD = 28525 
util_bw = 1372 
Wasted_Col = 798 
Wasted_Row = 101 
Idle = 26254 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 144 
WTRc_limit = 36 
RTWc_limit = 237 
CCDLc_limit = 567 
rwq = 0 
CCDLc_limit_alone = 533 
WTRc_limit_alone = 20 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 28525 
n_nop = 27116 
Read = 964 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1066 
total_req = 1372 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1372 
Row_Bus_Util =  0.001893 
CoL_Bus_Util = 0.048098 
Either_Row_CoL_Bus_Util = 0.049395 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012065 
queue_avg = 0.173847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.173847
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27114 n_act=35 n_pre=19 n_ref_event=0 n_req=1066 n_rd=964 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.0481
n_activity=3478 dram_eff=0.3945
bk0: 64a 28315i bk1: 64a 28319i bk2: 64a 28276i bk3: 64a 28353i bk4: 64a 28401i bk5: 64a 28376i bk6: 76a 28392i bk7: 64a 28421i bk8: 116a 28438i bk9: 64a 28454i bk10: 112a 28343i bk11: 64a 28437i bk12: 52a 28417i bk13: 32a 28273i bk14: 0a 28428i bk15: 0a 28309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967167
Row_Buffer_Locality_read = 0.985477
Row_Buffer_Locality_write = 0.794118
Bank_Level_Parallism = 1.572260
Bank_Level_Parallism_Col = 1.529467
Bank_Level_Parallism_Ready = 1.186589
write_to_read_ratio_blp_rw_average = 0.352224
GrpLevelPara = 1.390853 

BW Util details:
bwutil = 0.048098 
total_CMD = 28525 
util_bw = 1372 
Wasted_Col = 767 
Wasted_Row = 96 
Idle = 26290 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 148 
WTRc_limit = 36 
RTWc_limit = 216 
CCDLc_limit = 554 
rwq = 0 
CCDLc_limit_alone = 535 
WTRc_limit_alone = 25 
RTWc_limit_alone = 208 

Commands details: 
total_CMD = 28525 
n_nop = 27114 
Read = 964 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1066 
total_req = 1372 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1372 
Row_Bus_Util =  0.001893 
CoL_Bus_Util = 0.048098 
Either_Row_CoL_Bus_Util = 0.049465 
Issued_on_Two_Bus_Simul_Util = 0.000526 
issued_two_Eff = 0.010631 
queue_avg = 0.136792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.136792
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27123 n_act=36 n_pre=20 n_ref_event=0 n_req=1058 n_rd=956 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.04782
n_activity=3642 dram_eff=0.3745
bk0: 64a 28464i bk1: 64a 28341i bk2: 64a 28368i bk3: 64a 28351i bk4: 64a 28408i bk5: 64a 28425i bk6: 72a 28348i bk7: 64a 28333i bk8: 112a 28268i bk9: 64a 28454i bk10: 108a 28358i bk11: 64a 28407i bk12: 56a 28389i bk13: 32a 28386i bk14: 0a 28416i bk15: 0a 28319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965974
Row_Buffer_Locality_read = 0.983264
Row_Buffer_Locality_write = 0.803922
Bank_Level_Parallism = 1.473526
Bank_Level_Parallism_Col = 1.430587
Bank_Level_Parallism_Ready = 1.170821
write_to_read_ratio_blp_rw_average = 0.368609
GrpLevelPara = 1.333182 

BW Util details:
bwutil = 0.047818 
total_CMD = 28525 
util_bw = 1364 
Wasted_Col = 848 
Wasted_Row = 111 
Idle = 26202 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 142 
WTRc_limit = 89 
RTWc_limit = 99 
CCDLc_limit = 648 
rwq = 0 
CCDLc_limit_alone = 628 
WTRc_limit_alone = 78 
RTWc_limit_alone = 90 

Commands details: 
total_CMD = 28525 
n_nop = 27123 
Read = 956 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1058 
total_req = 1364 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1364 
Row_Bus_Util =  0.001963 
CoL_Bus_Util = 0.047818 
Either_Row_CoL_Bus_Util = 0.049150 
Issued_on_Two_Bus_Simul_Util = 0.000631 
issued_two_Eff = 0.012839 
queue_avg = 0.138300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.1383
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27109 n_act=37 n_pre=21 n_ref_event=0 n_req=1070 n_rd=968 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.04824
n_activity=3711 dram_eff=0.3708
bk0: 64a 28453i bk1: 64a 28316i bk2: 64a 28356i bk3: 64a 28345i bk4: 64a 28410i bk5: 64a 28420i bk6: 88a 28361i bk7: 64a 28362i bk8: 112a 28259i bk9: 64a 28468i bk10: 104a 28396i bk11: 64a 28462i bk12: 56a 28348i bk13: 32a 28347i bk14: 0a 28416i bk15: 0a 28353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965421
Row_Buffer_Locality_read = 0.982438
Row_Buffer_Locality_write = 0.803922
Bank_Level_Parallism = 1.410544
Bank_Level_Parallism_Col = 1.367582
Bank_Level_Parallism_Ready = 1.132994
write_to_read_ratio_blp_rw_average = 0.379060
GrpLevelPara = 1.266608 

BW Util details:
bwutil = 0.048238 
total_CMD = 28525 
util_bw = 1376 
Wasted_Col = 897 
Wasted_Row = 136 
Idle = 26116 

BW Util Bottlenecks: 
RCDc_limit = 133 
RCDWRc_limit = 125 
WTRc_limit = 49 
RTWc_limit = 124 
CCDLc_limit = 682 
rwq = 0 
CCDLc_limit_alone = 675 
WTRc_limit_alone = 49 
RTWc_limit_alone = 117 

Commands details: 
total_CMD = 28525 
n_nop = 27109 
Read = 968 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1070 
total_req = 1376 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1376 
Row_Bus_Util =  0.002033 
CoL_Bus_Util = 0.048238 
Either_Row_CoL_Bus_Util = 0.049641 
Issued_on_Two_Bus_Simul_Util = 0.000631 
issued_two_Eff = 0.012712 
queue_avg = 0.123926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.123926
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27117 n_act=35 n_pre=19 n_ref_event=0 n_req=1066 n_rd=964 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.0481
n_activity=3638 dram_eff=0.3771
bk0: 64a 28477i bk1: 64a 28343i bk2: 64a 28352i bk3: 64a 28349i bk4: 64a 28408i bk5: 64a 28430i bk6: 84a 28375i bk7: 64a 28369i bk8: 112a 28300i bk9: 64a 28443i bk10: 108a 28328i bk11: 64a 28442i bk12: 52a 28366i bk13: 32a 28301i bk14: 0a 28343i bk15: 0a 28342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967167
Row_Buffer_Locality_read = 0.983402
Row_Buffer_Locality_write = 0.813725
Bank_Level_Parallism = 1.505811
Bank_Level_Parallism_Col = 1.448479
Bank_Level_Parallism_Ready = 1.155248
write_to_read_ratio_blp_rw_average = 0.373846
GrpLevelPara = 1.351793 

BW Util details:
bwutil = 0.048098 
total_CMD = 28525 
util_bw = 1372 
Wasted_Col = 844 
Wasted_Row = 107 
Idle = 26202 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 120 
WTRc_limit = 81 
RTWc_limit = 164 
CCDLc_limit = 655 
rwq = 0 
CCDLc_limit_alone = 632 
WTRc_limit_alone = 66 
RTWc_limit_alone = 156 

Commands details: 
total_CMD = 28525 
n_nop = 27117 
Read = 964 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1066 
total_req = 1372 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1372 
Row_Bus_Util =  0.001893 
CoL_Bus_Util = 0.048098 
Either_Row_CoL_Bus_Util = 0.049360 
Issued_on_Two_Bus_Simul_Util = 0.000631 
issued_two_Eff = 0.012784 
queue_avg = 0.118387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.118387
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27116 n_act=35 n_pre=19 n_ref_event=0 n_req=1070 n_rd=968 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.04824
n_activity=3594 dram_eff=0.3829
bk0: 64a 28467i bk1: 64a 28337i bk2: 64a 28340i bk3: 64a 28347i bk4: 64a 28392i bk5: 64a 28411i bk6: 84a 28387i bk7: 64a 28389i bk8: 108a 28311i bk9: 64a 28437i bk10: 112a 28367i bk11: 64a 28458i bk12: 56a 28377i bk13: 32a 28349i bk14: 0a 28424i bk15: 0a 28288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967290
Row_Buffer_Locality_read = 0.983471
Row_Buffer_Locality_write = 0.813725
Bank_Level_Parallism = 1.435409
Bank_Level_Parallism_Col = 1.389483
Bank_Level_Parallism_Ready = 1.128634
write_to_read_ratio_blp_rw_average = 0.365411
GrpLevelPara = 1.298574 

BW Util details:
bwutil = 0.048238 
total_CMD = 28525 
util_bw = 1376 
Wasted_Col = 883 
Wasted_Row = 102 
Idle = 26164 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 126 
WTRc_limit = 42 
RTWc_limit = 130 
CCDLc_limit = 693 
rwq = 0 
CCDLc_limit_alone = 670 
WTRc_limit_alone = 37 
RTWc_limit_alone = 112 

Commands details: 
total_CMD = 28525 
n_nop = 27116 
Read = 968 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1070 
total_req = 1376 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1376 
Row_Bus_Util =  0.001893 
CoL_Bus_Util = 0.048238 
Either_Row_CoL_Bus_Util = 0.049395 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.014904 
queue_avg = 0.137423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.137423
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27139 n_act=37 n_pre=22 n_ref_event=0 n_req=1050 n_rd=948 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.04726
n_activity=3654 dram_eff=0.3689
bk0: 64a 28363i bk1: 64a 28325i bk2: 64a 28422i bk3: 64a 28328i bk4: 64a 28445i bk5: 64a 28378i bk6: 72a 28417i bk7: 64a 28416i bk8: 108a 28413i bk9: 64a 28414i bk10: 108a 28405i bk11: 64a 28422i bk12: 52a 28294i bk13: 32a 28231i bk14: 0a 28404i bk15: 0a 28354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963775
Row_Buffer_Locality_read = 0.983122
Row_Buffer_Locality_write = 0.782178
Bank_Level_Parallism = 1.419020
Bank_Level_Parallism_Col = 1.383925
Bank_Level_Parallism_Ready = 1.172107
write_to_read_ratio_blp_rw_average = 0.381230
GrpLevelPara = 1.274360 

BW Util details:
bwutil = 0.047257 
total_CMD = 28525 
util_bw = 1348 
Wasted_Col = 898 
Wasted_Row = 162 
Idle = 26117 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 159 
WTRc_limit = 21 
RTWc_limit = 122 
CCDLc_limit = 695 
rwq = 0 
CCDLc_limit_alone = 686 
WTRc_limit_alone = 12 
RTWc_limit_alone = 122 

Commands details: 
total_CMD = 28525 
n_nop = 27139 
Read = 948 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 1050 
total_req = 1348 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 1348 
Row_Bus_Util =  0.002068 
CoL_Bus_Util = 0.047257 
Either_Row_CoL_Bus_Util = 0.048589 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.015152 
queue_avg = 0.123506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.123506
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27151 n_act=35 n_pre=20 n_ref_event=0 n_req=1034 n_rd=932 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.0467
n_activity=3582 dram_eff=0.3719
bk0: 64a 28358i bk1: 64a 28351i bk2: 64a 28418i bk3: 64a 28337i bk4: 64a 28475i bk5: 64a 28428i bk6: 64a 28428i bk7: 64a 28404i bk8: 100a 28398i bk9: 64a 28403i bk10: 112a 28415i bk11: 64a 28433i bk12: 48a 28298i bk13: 32a 28273i bk14: 0a 28403i bk15: 0a 28366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965150
Row_Buffer_Locality_read = 0.983906
Row_Buffer_Locality_write = 0.792079
Bank_Level_Parallism = 1.386917
Bank_Level_Parallism_Col = 1.370646
Bank_Level_Parallism_Ready = 1.159159
write_to_read_ratio_blp_rw_average = 0.387831
GrpLevelPara = 1.300046 

BW Util details:
bwutil = 0.046696 
total_CMD = 28525 
util_bw = 1332 
Wasted_Col = 838 
Wasted_Row = 169 
Idle = 26186 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 156 
WTRc_limit = 32 
RTWc_limit = 118 
CCDLc_limit = 625 
rwq = 0 
CCDLc_limit_alone = 613 
WTRc_limit_alone = 29 
RTWc_limit_alone = 109 

Commands details: 
total_CMD = 28525 
n_nop = 27151 
Read = 932 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 35 
n_pre = 20 
n_ref = 0 
n_req = 1034 
total_req = 1332 

Dual Bus Interface Util: 
issued_total_row = 55 
issued_total_col = 1332 
Row_Bus_Util =  0.001928 
CoL_Bus_Util = 0.046696 
Either_Row_CoL_Bus_Util = 0.048168 
Issued_on_Two_Bus_Simul_Util = 0.000456 
issued_two_Eff = 0.009461 
queue_avg = 0.107555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.107555
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27111 n_act=37 n_pre=21 n_ref_event=0 n_req=1062 n_rd=960 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.04796
n_activity=3738 dram_eff=0.366
bk0: 64a 28378i bk1: 64a 28378i bk2: 64a 28393i bk3: 64a 28275i bk4: 64a 28415i bk5: 64a 28417i bk6: 92a 28338i bk7: 64a 28384i bk8: 104a 28345i bk9: 64a 28451i bk10: 108a 28411i bk11: 64a 28413i bk12: 48a 28336i bk13: 32a 28287i bk14: 0a 28425i bk15: 0a 28389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965160
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = 0.794118
Bank_Level_Parallism = 1.445382
Bank_Level_Parallism_Col = 1.405963
Bank_Level_Parallism_Ready = 1.168860
write_to_read_ratio_blp_rw_average = 0.360015
GrpLevelPara = 1.307798 

BW Util details:
bwutil = 0.047958 
total_CMD = 28525 
util_bw = 1368 
Wasted_Col = 830 
Wasted_Row = 173 
Idle = 26154 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 145 
WTRc_limit = 20 
RTWc_limit = 83 
CCDLc_limit = 645 
rwq = 0 
CCDLc_limit_alone = 643 
WTRc_limit_alone = 18 
RTWc_limit_alone = 83 

Commands details: 
total_CMD = 28525 
n_nop = 27111 
Read = 960 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1062 
total_req = 1368 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1368 
Row_Bus_Util =  0.002033 
CoL_Bus_Util = 0.047958 
Either_Row_CoL_Bus_Util = 0.049571 
Issued_on_Two_Bus_Simul_Util = 0.000421 
issued_two_Eff = 0.008487 
queue_avg = 0.104365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.104365
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27106 n_act=38 n_pre=22 n_ref_event=0 n_req=1062 n_rd=960 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.04796
n_activity=3740 dram_eff=0.3658
bk0: 64a 28362i bk1: 64a 28392i bk2: 64a 28386i bk3: 64a 28284i bk4: 64a 28430i bk5: 64a 28438i bk6: 84a 28374i bk7: 64a 28373i bk8: 104a 28413i bk9: 64a 28453i bk10: 112a 28371i bk11: 64a 28429i bk12: 52a 28335i bk13: 32a 28299i bk14: 0a 28424i bk15: 0a 28354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964218
Row_Buffer_Locality_read = 0.982292
Row_Buffer_Locality_write = 0.794118
Bank_Level_Parallism = 1.419177
Bank_Level_Parallism_Col = 1.377532
Bank_Level_Parallism_Ready = 1.147661
write_to_read_ratio_blp_rw_average = 0.374002
GrpLevelPara = 1.297882 

BW Util details:
bwutil = 0.047958 
total_CMD = 28525 
util_bw = 1368 
Wasted_Col = 823 
Wasted_Row = 166 
Idle = 26168 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 141 
WTRc_limit = 47 
RTWc_limit = 111 
CCDLc_limit = 596 
rwq = 0 
CCDLc_limit_alone = 594 
WTRc_limit_alone = 46 
RTWc_limit_alone = 110 

Commands details: 
total_CMD = 28525 
n_nop = 27106 
Read = 960 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1062 
total_req = 1368 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1368 
Row_Bus_Util =  0.002103 
CoL_Bus_Util = 0.047958 
Either_Row_CoL_Bus_Util = 0.049746 
Issued_on_Two_Bus_Simul_Util = 0.000316 
issued_two_Eff = 0.006342 
queue_avg = 0.108922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.108922
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27130 n_act=38 n_pre=22 n_ref_event=0 n_req=1054 n_rd=952 n_rd_L2_A=0 n_write=0 n_wr_bk=407 bw_util=0.04764
n_activity=3609 dram_eff=0.3766
bk0: 64a 28315i bk1: 64a 28257i bk2: 64a 28396i bk3: 64a 28142i bk4: 64a 28435i bk5: 64a 28426i bk6: 76a 28471i bk7: 64a 28406i bk8: 108a 28372i bk9: 64a 28429i bk10: 104a 28371i bk11: 64a 28459i bk12: 56a 28350i bk13: 32a 28291i bk14: 0a 28438i bk15: 0a 28362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963947
Row_Buffer_Locality_read = 0.984244
Row_Buffer_Locality_write = 0.774510
Bank_Level_Parallism = 1.503404
Bank_Level_Parallism_Col = 1.487506
Bank_Level_Parallism_Ready = 1.168506
write_to_read_ratio_blp_rw_average = 0.376496
GrpLevelPara = 1.359736 

BW Util details:
bwutil = 0.047642 
total_CMD = 28525 
util_bw = 1359 
Wasted_Col = 778 
Wasted_Row = 213 
Idle = 26175 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 148 
WTRc_limit = 59 
RTWc_limit = 102 
CCDLc_limit = 619 
rwq = 0 
CCDLc_limit_alone = 608 
WTRc_limit_alone = 53 
RTWc_limit_alone = 97 

Commands details: 
total_CMD = 28525 
n_nop = 27130 
Read = 952 
Write = 0 
L2_Alloc = 0 
L2_WB = 407 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1054 
total_req = 1359 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1359 
Row_Bus_Util =  0.002103 
CoL_Bus_Util = 0.047642 
Either_Row_CoL_Bus_Util = 0.048904 
Issued_on_Two_Bus_Simul_Util = 0.000841 
issued_two_Eff = 0.017204 
queue_avg = 0.158002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.158002
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27141 n_act=36 n_pre=20 n_ref_event=0 n_req=1046 n_rd=944 n_rd_L2_A=0 n_write=0 n_wr_bk=405 bw_util=0.04729
n_activity=3556 dram_eff=0.3794
bk0: 64a 28288i bk1: 64a 28307i bk2: 64a 28400i bk3: 64a 28136i bk4: 64a 28444i bk5: 64a 28424i bk6: 84a 28434i bk7: 64a 28396i bk8: 96a 28399i bk9: 64a 28416i bk10: 100a 28356i bk11: 64a 28477i bk12: 56a 28433i bk13: 32a 28279i bk14: 0a 28439i bk15: 0a 28323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965583
Row_Buffer_Locality_read = 0.985169
Row_Buffer_Locality_write = 0.784314
Bank_Level_Parallism = 1.491887
Bank_Level_Parallism_Col = 1.474419
Bank_Level_Parallism_Ready = 1.190511
write_to_read_ratio_blp_rw_average = 0.382636
GrpLevelPara = 1.333953 

BW Util details:
bwutil = 0.047292 
total_CMD = 28525 
util_bw = 1349 
Wasted_Col = 816 
Wasted_Row = 177 
Idle = 26183 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 151 
WTRc_limit = 32 
RTWc_limit = 163 
CCDLc_limit = 662 
rwq = 0 
CCDLc_limit_alone = 644 
WTRc_limit_alone = 23 
RTWc_limit_alone = 154 

Commands details: 
total_CMD = 28525 
n_nop = 27141 
Read = 944 
Write = 0 
L2_Alloc = 0 
L2_WB = 405 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1046 
total_req = 1349 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1349 
Row_Bus_Util =  0.001963 
CoL_Bus_Util = 0.047292 
Either_Row_CoL_Bus_Util = 0.048519 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.015173 
queue_avg = 0.142822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142822
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 37991 -   mf: uid=1204990, sid4294967295:w4294967295, part=22, addr=0xc06d5980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37891), 
Ready @ 37995 -   mf: uid=1204994, sid4294967295:w4294967295, part=22, addr=0xc0ada500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37895), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27151 n_act=34 n_pre=18 n_ref_event=0 n_req=1040 n_rd=940 n_rd_L2_A=0 n_write=0 n_wr_bk=399 bw_util=0.04694
n_activity=3482 dram_eff=0.3845
bk0: 64a 28385i bk1: 64a 28329i bk2: 64a 28383i bk3: 64a 28201i bk4: 64a 28443i bk5: 64a 28403i bk6: 68a 28403i bk7: 64a 28427i bk8: 108a 28347i bk9: 64a 28414i bk10: 104a 28416i bk11: 64a 28469i bk12: 52a 28406i bk13: 32a 28283i bk14: 0a 28450i bk15: 0a 28374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967308
Row_Buffer_Locality_read = 0.985106
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.430550
Bank_Level_Parallism_Col = 1.393480
Bank_Level_Parallism_Ready = 1.173264
write_to_read_ratio_blp_rw_average = 0.370906
GrpLevelPara = 1.286960 

BW Util details:
bwutil = 0.046941 
total_CMD = 28525 
util_bw = 1339 
Wasted_Col = 854 
Wasted_Row = 118 
Idle = 26214 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 140 
WTRc_limit = 46 
RTWc_limit = 116 
CCDLc_limit = 677 
rwq = 0 
CCDLc_limit_alone = 660 
WTRc_limit_alone = 35 
RTWc_limit_alone = 110 

Commands details: 
total_CMD = 28525 
n_nop = 27151 
Read = 940 
Write = 0 
L2_Alloc = 0 
L2_WB = 399 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1040 
total_req = 1339 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1339 
Row_Bus_Util =  0.001823 
CoL_Bus_Util = 0.046941 
Either_Row_CoL_Bus_Util = 0.048168 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012373 
queue_avg = 0.118808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.118808
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 37991 -   mf: uid=1204992, sid4294967295:w4294967295, part=23, addr=0xc0ada480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37891), 
Ready @ 37999 -   mf: uid=1204998, sid4294967295:w4294967295, part=23, addr=0xc0ada400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (37899), 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27142 n_act=34 n_pre=18 n_ref_event=0 n_req=1044 n_rd=944 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.04712
n_activity=3474 dram_eff=0.3869
bk0: 64a 28301i bk1: 64a 28340i bk2: 64a 28374i bk3: 64a 28136i bk4: 64a 28463i bk5: 64a 28415i bk6: 72a 28408i bk7: 64a 28424i bk8: 108a 28349i bk9: 64a 28416i bk10: 104a 28410i bk11: 64a 28447i bk12: 52a 28406i bk13: 32a 28289i bk14: 0a 28437i bk15: 0a 28373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967433
Row_Buffer_Locality_read = 0.985169
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.514461
Bank_Level_Parallism_Col = 1.465159
Bank_Level_Parallism_Ready = 1.201637
write_to_read_ratio_blp_rw_average = 0.375165
GrpLevelPara = 1.370097 

BW Util details:
bwutil = 0.047117 
total_CMD = 28525 
util_bw = 1344 
Wasted_Col = 838 
Wasted_Row = 100 
Idle = 26243 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 141 
WTRc_limit = 33 
RTWc_limit = 203 
CCDLc_limit = 652 
rwq = 0 
CCDLc_limit_alone = 634 
WTRc_limit_alone = 33 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 28525 
n_nop = 27142 
Read = 944 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1044 
total_req = 1344 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1344 
Row_Bus_Util =  0.001823 
CoL_Bus_Util = 0.047117 
Either_Row_CoL_Bus_Util = 0.048484 
Issued_on_Two_Bus_Simul_Util = 0.000456 
issued_two_Eff = 0.009400 
queue_avg = 0.138089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.138089
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27147 n_act=38 n_pre=22 n_ref_event=0 n_req=1030 n_rd=928 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.04684
n_activity=3376 dram_eff=0.3957
bk0: 64a 28378i bk1: 64a 28268i bk2: 64a 28322i bk3: 64a 28387i bk4: 64a 28452i bk5: 64a 28403i bk6: 68a 28449i bk7: 64a 28380i bk8: 96a 28377i bk9: 64a 28467i bk10: 108a 28293i bk11: 64a 28392i bk12: 48a 28415i bk13: 32a 28290i bk14: 0a 28443i bk15: 0a 28260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963107
Row_Buffer_Locality_read = 0.984914
Row_Buffer_Locality_write = 0.764706
Bank_Level_Parallism = 1.531028
Bank_Level_Parallism_Col = 1.493314
Bank_Level_Parallism_Ready = 1.169910
write_to_read_ratio_blp_rw_average = 0.353223
GrpLevelPara = 1.375836 

BW Util details:
bwutil = 0.046836 
total_CMD = 28525 
util_bw = 1336 
Wasted_Col = 775 
Wasted_Row = 145 
Idle = 26269 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 159 
WTRc_limit = 67 
RTWc_limit = 91 
CCDLc_limit = 587 
rwq = 0 
CCDLc_limit_alone = 565 
WTRc_limit_alone = 55 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 28525 
n_nop = 27147 
Read = 928 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1030 
total_req = 1336 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1336 
Row_Bus_Util =  0.002103 
CoL_Bus_Util = 0.046836 
Either_Row_CoL_Bus_Util = 0.048309 
Issued_on_Two_Bus_Simul_Util = 0.000631 
issued_two_Eff = 0.013062 
queue_avg = 0.142086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.142086
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27145 n_act=37 n_pre=21 n_ref_event=0 n_req=1034 n_rd=932 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.04698
n_activity=3475 dram_eff=0.3856
bk0: 64a 28424i bk1: 64a 28247i bk2: 64a 28300i bk3: 64a 28392i bk4: 64a 28462i bk5: 64a 28406i bk6: 64a 28436i bk7: 64a 28352i bk8: 100a 28422i bk9: 64a 28434i bk10: 108a 28341i bk11: 64a 28422i bk12: 52a 28402i bk13: 32a 28281i bk14: 0a 28430i bk15: 0a 28251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964217
Row_Buffer_Locality_read = 0.984979
Row_Buffer_Locality_write = 0.774510
Bank_Level_Parallism = 1.486358
Bank_Level_Parallism_Col = 1.450442
Bank_Level_Parallism_Ready = 1.204478
write_to_read_ratio_blp_rw_average = 0.377734
GrpLevelPara = 1.325733 

BW Util details:
bwutil = 0.046976 
total_CMD = 28525 
util_bw = 1340 
Wasted_Col = 827 
Wasted_Row = 142 
Idle = 26216 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 150 
WTRc_limit = 23 
RTWc_limit = 129 
CCDLc_limit = 616 
rwq = 0 
CCDLc_limit_alone = 599 
WTRc_limit_alone = 17 
RTWc_limit_alone = 118 

Commands details: 
total_CMD = 28525 
n_nop = 27145 
Read = 932 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1034 
total_req = 1340 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1340 
Row_Bus_Util =  0.002033 
CoL_Bus_Util = 0.046976 
Either_Row_CoL_Bus_Util = 0.048379 
Issued_on_Two_Bus_Simul_Util = 0.000631 
issued_two_Eff = 0.013043 
queue_avg = 0.104961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.104961
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27123 n_act=41 n_pre=25 n_ref_event=0 n_req=1054 n_rd=952 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.0474
n_activity=3576 dram_eff=0.3781
bk0: 64a 28417i bk1: 64a 28243i bk2: 64a 28283i bk3: 64a 28361i bk4: 64a 28418i bk5: 64a 28435i bk6: 68a 28402i bk7: 64a 28391i bk8: 112a 28397i bk9: 64a 28470i bk10: 108a 28319i bk11: 64a 28399i bk12: 56a 28417i bk13: 32a 28273i bk14: 0a 28393i bk15: 0a 28221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961064
Row_Buffer_Locality_read = 0.985294
Row_Buffer_Locality_write = 0.732673
Bank_Level_Parallism = 1.496066
Bank_Level_Parallism_Col = 1.454217
Bank_Level_Parallism_Ready = 1.186391
write_to_read_ratio_blp_rw_average = 0.398136
GrpLevelPara = 1.318899 

BW Util details:
bwutil = 0.047397 
total_CMD = 28525 
util_bw = 1352 
Wasted_Col = 886 
Wasted_Row = 177 
Idle = 26110 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 188 
WTRc_limit = 35 
RTWc_limit = 171 
CCDLc_limit = 650 
rwq = 0 
CCDLc_limit_alone = 630 
WTRc_limit_alone = 29 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 28525 
n_nop = 27123 
Read = 952 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1054 
total_req = 1352 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1352 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.047397 
Either_Row_CoL_Bus_Util = 0.049150 
Issued_on_Two_Bus_Simul_Util = 0.000561 
issued_two_Eff = 0.011412 
queue_avg = 0.136126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.136126
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27149 n_act=41 n_pre=25 n_ref_event=0 n_req=1030 n_rd=928 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.04656
n_activity=3534 dram_eff=0.3758
bk0: 64a 28402i bk1: 64a 28250i bk2: 64a 28288i bk3: 64a 28357i bk4: 64a 28437i bk5: 64a 28432i bk6: 68a 28411i bk7: 64a 28393i bk8: 92a 28426i bk9: 64a 28444i bk10: 104a 28279i bk11: 64a 28432i bk12: 56a 28411i bk13: 32a 28284i bk14: 0a 28396i bk15: 0a 28233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960155
Row_Buffer_Locality_read = 0.984914
Row_Buffer_Locality_write = 0.732673
Bank_Level_Parallism = 1.501056
Bank_Level_Parallism_Col = 1.465652
Bank_Level_Parallism_Ready = 1.204066
write_to_read_ratio_blp_rw_average = 0.374850
GrpLevelPara = 1.349009 

BW Util details:
bwutil = 0.046556 
total_CMD = 28525 
util_bw = 1328 
Wasted_Col = 864 
Wasted_Row = 175 
Idle = 26158 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 201 
WTRc_limit = 50 
RTWc_limit = 135 
CCDLc_limit = 605 
rwq = 0 
CCDLc_limit_alone = 580 
WTRc_limit_alone = 44 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 28525 
n_nop = 27149 
Read = 928 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1030 
total_req = 1328 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1328 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.046556 
Either_Row_CoL_Bus_Util = 0.048238 
Issued_on_Two_Bus_Simul_Util = 0.000631 
issued_two_Eff = 0.013081 
queue_avg = 0.136968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.136968
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27128 n_act=35 n_pre=19 n_ref_event=0 n_req=1054 n_rd=952 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.04768
n_activity=3432 dram_eff=0.3963
bk0: 64a 28415i bk1: 64a 28222i bk2: 64a 28317i bk3: 64a 28288i bk4: 64a 28394i bk5: 64a 28355i bk6: 76a 28394i bk7: 64a 28476i bk8: 100a 28398i bk9: 64a 28418i bk10: 112a 28336i bk11: 64a 28367i bk12: 56a 28415i bk13: 32a 28299i bk14: 0a 28434i bk15: 0a 28267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966793
Row_Buffer_Locality_read = 0.985294
Row_Buffer_Locality_write = 0.794118
Bank_Level_Parallism = 1.649684
Bank_Level_Parallism_Col = 1.602094
Bank_Level_Parallism_Ready = 1.302206
write_to_read_ratio_blp_rw_average = 0.350746
GrpLevelPara = 1.435507 

BW Util details:
bwutil = 0.047677 
total_CMD = 28525 
util_bw = 1360 
Wasted_Col = 758 
Wasted_Row = 100 
Idle = 26307 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 126 
WTRc_limit = 65 
RTWc_limit = 145 
CCDLc_limit = 593 
rwq = 0 
CCDLc_limit_alone = 580 
WTRc_limit_alone = 60 
RTWc_limit_alone = 137 

Commands details: 
total_CMD = 28525 
n_nop = 27128 
Read = 952 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1054 
total_req = 1360 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1360 
Row_Bus_Util =  0.001893 
CoL_Bus_Util = 0.047677 
Either_Row_CoL_Bus_Util = 0.048975 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012169 
queue_avg = 0.134899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.134899
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27130 n_act=35 n_pre=19 n_ref_event=0 n_req=1054 n_rd=952 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.04768
n_activity=3476 dram_eff=0.3913
bk0: 64a 28423i bk1: 64a 28259i bk2: 64a 28278i bk3: 64a 28312i bk4: 64a 28412i bk5: 64a 28352i bk6: 76a 28454i bk7: 64a 28465i bk8: 104a 28435i bk9: 64a 28407i bk10: 108a 28356i bk11: 64a 28369i bk12: 56a 28372i bk13: 32a 28246i bk14: 0a 28426i bk15: 0a 28267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966793
Row_Buffer_Locality_read = 0.985294
Row_Buffer_Locality_write = 0.794118
Bank_Level_Parallism = 1.606477
Bank_Level_Parallism_Col = 1.557683
Bank_Level_Parallism_Ready = 1.264706
write_to_read_ratio_blp_rw_average = 0.363304
GrpLevelPara = 1.419897 

BW Util details:
bwutil = 0.047677 
total_CMD = 28525 
util_bw = 1360 
Wasted_Col = 795 
Wasted_Row = 99 
Idle = 26271 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 127 
WTRc_limit = 49 
RTWc_limit = 173 
CCDLc_limit = 577 
rwq = 0 
CCDLc_limit_alone = 564 
WTRc_limit_alone = 47 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 28525 
n_nop = 27130 
Read = 952 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1054 
total_req = 1360 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1360 
Row_Bus_Util =  0.001893 
CoL_Bus_Util = 0.047677 
Either_Row_CoL_Bus_Util = 0.048904 
Issued_on_Two_Bus_Simul_Util = 0.000666 
issued_two_Eff = 0.013620 
queue_avg = 0.135110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.13511
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27130 n_act=35 n_pre=19 n_ref_event=0 n_req=1050 n_rd=948 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.04754
n_activity=3515 dram_eff=0.3858
bk0: 64a 28403i bk1: 64a 28210i bk2: 64a 28349i bk3: 64a 28351i bk4: 64a 28372i bk5: 64a 28391i bk6: 68a 28385i bk7: 64a 28461i bk8: 108a 28437i bk9: 64a 28433i bk10: 108a 28341i bk11: 64a 28418i bk12: 56a 28345i bk13: 32a 28343i bk14: 0a 28422i bk15: 0a 28311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.985232
Row_Buffer_Locality_write = 0.794118
Bank_Level_Parallism = 1.508239
Bank_Level_Parallism_Col = 1.467801
Bank_Level_Parallism_Ready = 1.216077
write_to_read_ratio_blp_rw_average = 0.352354
GrpLevelPara = 1.305888 

BW Util details:
bwutil = 0.047537 
total_CMD = 28525 
util_bw = 1356 
Wasted_Col = 834 
Wasted_Row = 116 
Idle = 26219 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 141 
WTRc_limit = 45 
RTWc_limit = 77 
CCDLc_limit = 708 
rwq = 0 
CCDLc_limit_alone = 683 
WTRc_limit_alone = 32 
RTWc_limit_alone = 65 

Commands details: 
total_CMD = 28525 
n_nop = 27130 
Read = 948 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1050 
total_req = 1356 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1356 
Row_Bus_Util =  0.001893 
CoL_Bus_Util = 0.047537 
Either_Row_CoL_Bus_Util = 0.048904 
Issued_on_Two_Bus_Simul_Util = 0.000526 
issued_two_Eff = 0.010753 
queue_avg = 0.135285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.135285
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28525 n_nop=27139 n_act=35 n_pre=19 n_ref_event=0 n_req=1042 n_rd=940 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.04726
n_activity=3469 dram_eff=0.3886
bk0: 64a 28411i bk1: 64a 28196i bk2: 64a 28352i bk3: 64a 28357i bk4: 64a 28352i bk5: 64a 28390i bk6: 64a 28379i bk7: 64a 28454i bk8: 100a 28425i bk9: 64a 28435i bk10: 112a 28368i bk11: 64a 28412i bk12: 56a 28357i bk13: 32a 28331i bk14: 0a 28448i bk15: 0a 28315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966411
Row_Buffer_Locality_read = 0.985106
Row_Buffer_Locality_write = 0.794118
Bank_Level_Parallism = 1.496540
Bank_Level_Parallism_Col = 1.464516
Bank_Level_Parallism_Ready = 1.213650
write_to_read_ratio_blp_rw_average = 0.363840
GrpLevelPara = 1.306452 

BW Util details:
bwutil = 0.047257 
total_CMD = 28525 
util_bw = 1348 
Wasted_Col = 838 
Wasted_Row = 126 
Idle = 26213 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 134 
WTRc_limit = 36 
RTWc_limit = 116 
CCDLc_limit = 652 
rwq = 0 
CCDLc_limit_alone = 638 
WTRc_limit_alone = 33 
RTWc_limit_alone = 105 

Commands details: 
total_CMD = 28525 
n_nop = 27139 
Read = 940 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1042 
total_req = 1348 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1348 
Row_Bus_Util =  0.001893 
CoL_Bus_Util = 0.047257 
Either_Row_CoL_Bus_Util = 0.048589 
Issued_on_Two_Bus_Simul_Util = 0.000561 
issued_two_Eff = 0.011544 
queue_avg = 0.131253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.131253

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5224, Miss = 3540, Miss_rate = 0.678, Pending_hits = 405, Reservation_fails = 140
L2_cache_bank[1]: Access = 5456, Miss = 3552, Miss_rate = 0.651, Pending_hits = 427, Reservation_fails = 148
L2_cache_bank[2]: Access = 5224, Miss = 3552, Miss_rate = 0.680, Pending_hits = 385, Reservation_fails = 135
L2_cache_bank[3]: Access = 5456, Miss = 3556, Miss_rate = 0.652, Pending_hits = 427, Reservation_fails = 152
L2_cache_bank[4]: Access = 5224, Miss = 3544, Miss_rate = 0.678, Pending_hits = 419, Reservation_fails = 140
L2_cache_bank[5]: Access = 5456, Miss = 3568, Miss_rate = 0.654, Pending_hits = 404, Reservation_fails = 69
L2_cache_bank[6]: Access = 5224, Miss = 3536, Miss_rate = 0.677, Pending_hits = 418, Reservation_fails = 169
L2_cache_bank[7]: Access = 5456, Miss = 3564, Miss_rate = 0.653, Pending_hits = 417, Reservation_fails = 79
L2_cache_bank[8]: Access = 5224, Miss = 3548, Miss_rate = 0.679, Pending_hits = 437, Reservation_fails = 167
L2_cache_bank[9]: Access = 5456, Miss = 3568, Miss_rate = 0.654, Pending_hits = 397, Reservation_fails = 90
L2_cache_bank[10]: Access = 5224, Miss = 3544, Miss_rate = 0.678, Pending_hits = 449, Reservation_fails = 149
L2_cache_bank[11]: Access = 5456, Miss = 3580, Miss_rate = 0.656, Pending_hits = 407, Reservation_fails = 107
L2_cache_bank[12]: Access = 5224, Miss = 3556, Miss_rate = 0.681, Pending_hits = 436, Reservation_fails = 142
L2_cache_bank[13]: Access = 5456, Miss = 3580, Miss_rate = 0.656, Pending_hits = 408, Reservation_fails = 107
L2_cache_bank[14]: Access = 5224, Miss = 3548, Miss_rate = 0.679, Pending_hits = 435, Reservation_fails = 237
L2_cache_bank[15]: Access = 5456, Miss = 3572, Miss_rate = 0.655, Pending_hits = 396, Reservation_fails = 98
L2_cache_bank[16]: Access = 5224, Miss = 3548, Miss_rate = 0.679, Pending_hits = 470, Reservation_fails = 98
L2_cache_bank[17]: Access = 5456, Miss = 3568, Miss_rate = 0.654, Pending_hits = 401, Reservation_fails = 153
L2_cache_bank[18]: Access = 5224, Miss = 3544, Miss_rate = 0.678, Pending_hits = 455, Reservation_fails = 103
L2_cache_bank[19]: Access = 5456, Miss = 3564, Miss_rate = 0.653, Pending_hits = 411, Reservation_fails = 209
L2_cache_bank[20]: Access = 5224, Miss = 3536, Miss_rate = 0.677, Pending_hits = 446, Reservation_fails = 149
L2_cache_bank[21]: Access = 5456, Miss = 3572, Miss_rate = 0.655, Pending_hits = 401, Reservation_fails = 116
L2_cache_bank[22]: Access = 5224, Miss = 3536, Miss_rate = 0.677, Pending_hits = 424, Reservation_fails = 117
L2_cache_bank[23]: Access = 5456, Miss = 3572, Miss_rate = 0.655, Pending_hits = 411, Reservation_fails = 133
L2_cache_bank[24]: Access = 5224, Miss = 3536, Miss_rate = 0.677, Pending_hits = 440, Reservation_fails = 146
L2_cache_bank[25]: Access = 5456, Miss = 3564, Miss_rate = 0.653, Pending_hits = 394, Reservation_fails = 101
L2_cache_bank[26]: Access = 5224, Miss = 3544, Miss_rate = 0.678, Pending_hits = 425, Reservation_fails = 160
L2_cache_bank[27]: Access = 5456, Miss = 3568, Miss_rate = 0.654, Pending_hits = 374, Reservation_fails = 109
L2_cache_bank[28]: Access = 5224, Miss = 3552, Miss_rate = 0.680, Pending_hits = 410, Reservation_fails = 126
L2_cache_bank[29]: Access = 5456, Miss = 3556, Miss_rate = 0.652, Pending_hits = 411, Reservation_fails = 206
L2_cache_bank[30]: Access = 5224, Miss = 3544, Miss_rate = 0.678, Pending_hits = 432, Reservation_fails = 131
L2_cache_bank[31]: Access = 5456, Miss = 3568, Miss_rate = 0.654, Pending_hits = 406, Reservation_fails = 158
L2_cache_bank[32]: Access = 5224, Miss = 3536, Miss_rate = 0.677, Pending_hits = 392, Reservation_fails = 22
L2_cache_bank[33]: Access = 5456, Miss = 3556, Miss_rate = 0.652, Pending_hits = 454, Reservation_fails = 179
L2_cache_bank[34]: Access = 5224, Miss = 3524, Miss_rate = 0.675, Pending_hits = 349, Reservation_fails = 27
L2_cache_bank[35]: Access = 5456, Miss = 3552, Miss_rate = 0.651, Pending_hits = 451, Reservation_fails = 229
L2_cache_bank[36]: Access = 5224, Miss = 3540, Miss_rate = 0.678, Pending_hits = 384, Reservation_fails = 23
L2_cache_bank[37]: Access = 5456, Miss = 3564, Miss_rate = 0.653, Pending_hits = 440, Reservation_fails = 132
L2_cache_bank[38]: Access = 5224, Miss = 3540, Miss_rate = 0.678, Pending_hits = 384, Reservation_fails = 26
L2_cache_bank[39]: Access = 5456, Miss = 3564, Miss_rate = 0.653, Pending_hits = 420, Reservation_fails = 199
L2_cache_bank[40]: Access = 5224, Miss = 3540, Miss_rate = 0.678, Pending_hits = 431, Reservation_fails = 204
L2_cache_bank[41]: Access = 5456, Miss = 3556, Miss_rate = 0.652, Pending_hits = 422, Reservation_fails = 200
L2_cache_bank[42]: Access = 5224, Miss = 3532, Miss_rate = 0.676, Pending_hits = 404, Reservation_fails = 148
L2_cache_bank[43]: Access = 5456, Miss = 3556, Miss_rate = 0.652, Pending_hits = 424, Reservation_fails = 178
L2_cache_bank[44]: Access = 5224, Miss = 3532, Miss_rate = 0.676, Pending_hits = 392, Reservation_fails = 46
L2_cache_bank[45]: Access = 5456, Miss = 3552, Miss_rate = 0.651, Pending_hits = 446, Reservation_fails = 117
L2_cache_bank[46]: Access = 5224, Miss = 3532, Miss_rate = 0.676, Pending_hits = 385, Reservation_fails = 48
L2_cache_bank[47]: Access = 5456, Miss = 3556, Miss_rate = 0.652, Pending_hits = 450, Reservation_fails = 163
L2_cache_bank[48]: Access = 5224, Miss = 3528, Miss_rate = 0.675, Pending_hits = 403, Reservation_fails = 4
L2_cache_bank[49]: Access = 5456, Miss = 3544, Miss_rate = 0.650, Pending_hits = 405, Reservation_fails = 75
L2_cache_bank[50]: Access = 5224, Miss = 3528, Miss_rate = 0.675, Pending_hits = 386, Reservation_fails = 6
L2_cache_bank[51]: Access = 5456, Miss = 3548, Miss_rate = 0.650, Pending_hits = 376, Reservation_fails = 80
L2_cache_bank[52]: Access = 5224, Miss = 3544, Miss_rate = 0.678, Pending_hits = 412, Reservation_fails = 91
L2_cache_bank[53]: Access = 5456, Miss = 3552, Miss_rate = 0.651, Pending_hits = 382, Reservation_fails = 93
L2_cache_bank[54]: Access = 5224, Miss = 3528, Miss_rate = 0.675, Pending_hits = 409, Reservation_fails = 92
L2_cache_bank[55]: Access = 5456, Miss = 3544, Miss_rate = 0.650, Pending_hits = 366, Reservation_fails = 92
L2_cache_bank[56]: Access = 5224, Miss = 3540, Miss_rate = 0.678, Pending_hits = 398, Reservation_fails = 87
L2_cache_bank[57]: Access = 5456, Miss = 3556, Miss_rate = 0.652, Pending_hits = 382, Reservation_fails = 75
L2_cache_bank[58]: Access = 5224, Miss = 3540, Miss_rate = 0.678, Pending_hits = 395, Reservation_fails = 86
L2_cache_bank[59]: Access = 5456, Miss = 3556, Miss_rate = 0.652, Pending_hits = 416, Reservation_fails = 96
L2_cache_bank[60]: Access = 5224, Miss = 3532, Miss_rate = 0.676, Pending_hits = 381, Reservation_fails = 75
L2_cache_bank[61]: Access = 5456, Miss = 3560, Miss_rate = 0.652, Pending_hits = 401, Reservation_fails = 83
L2_cache_bank[62]: Access = 5224, Miss = 3536, Miss_rate = 0.677, Pending_hits = 395, Reservation_fails = 99
L2_cache_bank[63]: Access = 5456, Miss = 3548, Miss_rate = 0.650, Pending_hits = 404, Reservation_fails = 68
L2_total_cache_accesses = 341760
L2_total_cache_misses = 227196
L2_total_cache_miss_rate = 0.6648
L2_total_cache_pending_hits = 26317
L2_total_cache_reservation_fails = 7487
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22941
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 147456
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7487
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.013
average_pipeline_duty_cycle=1506.923218
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498400
	Total NON REG=92928
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497440
	Total NON REG=92928
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=991936
	Total NON REG=185856
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=993344
	Total NON REG=185856
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498592
	Total NON REG=92928
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=996608
	Total NON REG=185856
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=994592
	Total NON REG=185856
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=995520
	Total NON REG=185856
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=995776
	Total NON REG=185856
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=500512
	Total NON REG=92928
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499008
	Total NON REG=92928
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498464
	Total NON REG=92928
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497952
	Total NON REG=92928
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498496
	Total NON REG=92928
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498432
	Total NON REG=92928
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497728
	Total NON REG=92928
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498688
	Total NON REG=92928
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499776
	Total NON REG=92928
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=997536
	Total NON REG=185856
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498720
	Total NON REG=92928
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499040
	Total NON REG=92928
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=995488
	Total NON REG=185856
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499040
	Total NON REG=92928
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498080
	Total NON REG=92928
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497984
	Total NON REG=92928
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=496896
	Total NON REG=92928
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=996096
	Total NON REG=185856
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=995200
	Total NON REG=185856
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=496544
	Total NON REG=92928
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=994368
	Total NON REG=185856
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499424
	Total NON REG=92928
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499040
	Total NON REG=92928
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=995840
	Total NON REG=185856
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498240
	Total NON REG=92928
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=496000
	Total NON REG=92928
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2272
	Total REG Reads=1576960
	Total REG Writes=995328
	Total NON REG=185856
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498720
	Total NON REG=92928
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497920
	Total NON REG=92928
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=496096
	Total NON REG=92928
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498624
	Total NON REG=92928
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=496128
	Total NON REG=92928
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498944
	Total NON REG=92928
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=496864
	Total NON REG=92928
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498816
	Total NON REG=92928
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499360
	Total NON REG=92928
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497664
	Total NON REG=92928
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498560
	Total NON REG=92928
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497088
	Total NON REG=92928
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499296
	Total NON REG=92928
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497024
	Total NON REG=92928
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498080
	Total NON REG=92928
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=496128
	Total NON REG=92928
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=496512
	Total NON REG=92928
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497792
	Total NON REG=92928
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498816
	Total NON REG=92928
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497184
	Total NON REG=92928
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499200
	Total NON REG=92928
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=496928
	Total NON REG=92928
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499008
	Total NON REG=92928
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498880
	Total NON REG=92928
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497888
	Total NON REG=92928
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498880
	Total NON REG=92928
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498720
	Total NON REG=92928
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499936
	Total NON REG=92928
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2464
	Total REG Reads=1576960
	Total REG Writes=899264
	Total NON REG=185856
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498816
	Total NON REG=92928
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2464
	Total REG Reads=1576960
	Total REG Writes=897856
	Total NON REG=185856
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497888
	Total NON REG=92928
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=497280
	Total NON REG=92928
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499072
	Total NON REG=92928
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=496768
	Total NON REG=92928
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498080
	Total NON REG=92928
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20336
	Total FP Deocded Instructions=3328
	Total INT Deocded Instructions=15776
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11845632
	Total FP Acesses=33280
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=922624
	Total MEM Acesses=72704
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=2464
	Total REG Reads=1576960
	Total REG Writes=897408
	Total NON REG=185856
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499200
	Total NON REG=92928
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498848
	Total NON REG=92928
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=500544
	Total NON REG=92928
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499104
	Total NON REG=92928
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=500064
	Total NON REG=92928
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=499712
	Total NON REG=92928
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=10168
	Total FP Deocded Instructions=1664
	Total INT Deocded Instructions=7888
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=5922816
	Total FP Acesses=16640
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=24576
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=461312
	Total MEM Acesses=36352
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=1136
	Total REG Reads=788480
	Total REG Writes=498880
	Total NON REG=92928


==========Power Metrics -- Memory==========
Total memory controller accesses: 30588
Total memory controller reads: 30588
Total memory controller writes: 0
!!!Total Shared memory access: 88064
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 2304
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 96768
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 12392
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 48384
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 196608
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 41304
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 147456
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 88247
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 26317
	Cache_stats[GLOBAL_ACC_R][MISS] = 7647
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 7487
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 22941
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 49152
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 147456
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 145152
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

icnt_total_pkts_mem_to_simt=341760
icnt_total_pkts_simt_to_mem=341760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 341760
Req_Network_cycles = 37989
Req_Network_injected_packets_per_cycle =       8.9963 
Req_Network_conflicts_per_cycle =       9.0002
Req_Network_conflicts_per_cycle_util =      21.0885
Req_Bank_Level_Parallism =      21.0794
Req_Network_in_buffer_full_per_cycle =       1.5457
Req_Network_in_buffer_avg_util =      59.2233
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1669

Reply_Network_injected_packets_num = 341760
Reply_Network_cycles = 37989
Reply_Network_injected_packets_per_cycle =        8.9963
Reply_Network_conflicts_per_cycle =        6.9562
Reply_Network_conflicts_per_cycle_util =      15.9577
Reply_Bank_Level_Parallism =      20.6377
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.2455
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1125
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 22 sec (202 sec)
gpgpu_simulation_rate = 148011 (inst/sec)
gpgpu_simulation_rate = 188 (cycle/sec)
gpgpu_silicon_slowdown = 6021276x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
