Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\gvene\Documents\Year 4\NEUDOSE\Code\histogram\histogram.v" into library work
Parsing module <histogram>.
Analyzing Verilog file "C:\Users\gvene\Documents\Year 4\NEUDOSE\Code\histogram\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\gvene\Documents\Year 4\NEUDOSE\Code\histogram\top.v" Line 28: Port data_at_address is not connected to this instance

Elaborating module <top>.

Elaborating module <IBUFGDS>.

Elaborating module <histogram>.
WARNING:HDLCompiler:872 - "C:\Users\gvene\Documents\Year 4\NEUDOSE\Code\histogram\histogram.v" Line 28: Using initial value of SRAM_CE_next since it is never assigned
WARNING:HDLCompiler:1127 - "C:\Users\gvene\Documents\Year 4\NEUDOSE\Code\histogram\histogram.v" Line 37: Assignment to SRAM_CE_reg ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\gvene\Documents\Year 4\NEUDOSE\Code\histogram\top.v".
INFO:Xst:3210 - "C:\Users\gvene\Documents\Year 4\NEUDOSE\Code\histogram\top.v" line 28: Output port <data_at_address> of the instance <histogramInst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\gvene\Documents\Year 4\NEUDOSE\Code\histogram\top.v" line 28: Output port <HISTOGRAM_STATE> of the instance <histogramInst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\gvene\Documents\Year 4\NEUDOSE\Code\histogram\top.v" line 28: Output port <data_ready> of the instance <histogramInst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <histogram>.
    Related source file is "C:\Users\gvene\Documents\Year 4\NEUDOSE\Code\histogram\histogram.v".
WARNING:Xst:647 - Input <OR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <SRAM_IO_reg>.
    Found 1-bit register for signal <SRAM_WE_reg>.
    Found 1-bit register for signal <SRAM_OE_reg>.
    Found 21-bit register for signal <SRAM_A_reg>.
    Found 12-bit register for signal <TEPC_ADC_reg>.
    Found 8-bit register for signal <data_at_address_reg>.
    Found 3-bit register for signal <HISTOGRAM_STATE_reg>.
    Found finite state machine <FSM_0> for signal <HISTOGRAM_STATE_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <SRAM_IO[7]_GND_3_o_add_9_OUT> created at line 71.
WARNING:Xst:737 - Found 1-bit latch for signal <data_at_address_next<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_at_address_next<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_at_address_next<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_at_address_next<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_at_address_next<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_at_address_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_at_address_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_at_address_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_IO_next<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_IO_next<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_IO_next<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_IO_next<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_IO_next<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_IO_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_IO_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_IO_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SRAM_A_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <TEPC_ADC_next<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <TEPC_ADC_next<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <TEPC_ADC_next<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <TEPC_ADC_next<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <TEPC_ADC_next<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <TEPC_ADC_next<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <TEPC_ADC_next<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <TEPC_ADC_next<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <TEPC_ADC_next<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <TEPC_ADC_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <TEPC_ADC_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <TEPC_ADC_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <SRAM_IO<7>> created at line 91
    Found 1-bit tristate buffer for signal <SRAM_IO<6>> created at line 91
    Found 1-bit tristate buffer for signal <SRAM_IO<5>> created at line 91
    Found 1-bit tristate buffer for signal <SRAM_IO<4>> created at line 91
    Found 1-bit tristate buffer for signal <SRAM_IO<3>> created at line 91
    Found 1-bit tristate buffer for signal <SRAM_IO<2>> created at line 91
    Found 1-bit tristate buffer for signal <SRAM_IO<1>> created at line 91
    Found 1-bit tristate buffer for signal <SRAM_IO<0>> created at line 91
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred  41 Latch(s).
	inferred   1 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <histogram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 2
 12-bit register                                       : 1
 21-bit register                                       : 1
 8-bit register                                        : 2
# Latches                                              : 41
 1-bit latch                                           : 41
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <SRAM_A_reg_12> in Unit <histogramInst> is equivalent to the following 8 FFs/Latches, which will be removed : <SRAM_A_reg_13> <SRAM_A_reg_14> <SRAM_A_reg_15> <SRAM_A_reg_16> <SRAM_A_reg_17> <SRAM_A_reg_18> <SRAM_A_reg_19> <SRAM_A_reg_20> 
WARNING:Xst:1293 - FF/Latch <SRAM_A_next_20> has a constant value of 0 in block <histogramInst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SRAM_A_reg_12> has a constant value of 0 in block <histogramInst>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 51
 Flip-Flops                                            : 51
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <SRAM_A_next_20> has a constant value of 0 in block <histogram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SRAM_A_reg_12> has a constant value of 0 in block <histogram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SRAM_A_reg_13> has a constant value of 0 in block <histogram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SRAM_A_reg_14> has a constant value of 0 in block <histogram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SRAM_A_reg_15> has a constant value of 0 in block <histogram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SRAM_A_reg_16> has a constant value of 0 in block <histogram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SRAM_A_reg_17> has a constant value of 0 in block <histogram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SRAM_A_reg_18> has a constant value of 0 in block <histogram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SRAM_A_reg_19> has a constant value of 0 in block <histogram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SRAM_A_reg_20> has a constant value of 0 in block <histogram>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <histogramInst/FSM_0> on signal <HISTOGRAM_STATE_reg[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00001
 001   | 00010
 010   | 00100
 011   | 01000
 100   | 10000
-------------------
INFO:Xst:2261 - The FF/Latch <SRAM_OE_reg> in Unit <histogram> is equivalent to the following FF/Latch, which will be removed : <HISTOGRAM_STATE_reg_FSM_FFd1> 
WARNING:Xst:2677 - Node <histogramInst/data_at_address_reg_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_reg_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_reg_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_reg_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_reg_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_reg_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_reg_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_next_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_next_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_next_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_next_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_next_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_next_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_next_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <histogramInst/data_at_address_next_7> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 14
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 3
#      LUT3                        : 3
#      LUT4                        : 1
#      LUT5                        : 1
#      LUT6                        : 2
# FlipFlops/Latches                : 70
#      FD                          : 38
#      LD                          : 32
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 46
#      IBUF                        : 13
#      IBUFGDS                     : 1
#      IOBUF                       : 8
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              38  out of  30064     0%  
 Number of Slice LUTs:                   13  out of  15032     0%  
    Number used as Logic:                13  out of  15032     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     40
   Number with an unused Flip Flop:       2  out of     40     5%  
   Number with an unused LUT:            27  out of     40    67%  
   Number of fully used LUT-FF pairs:    11  out of     40    27%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          48
 Number of bonded IOBs:                  47  out of    186    25%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------+---------------------------------------+-------+
Clock Signal                                                                                   | Clock buffer(FF name)                 | Load  |
-----------------------------------------------------------------------------------------------+---------------------------------------+-------+
SYSCLK_P                                                                                       | IBUFGDS+BUFG                          | 38    |
histogramInst/HISTOGRAM_STATE_reg_FSM_FFd3                                                     | NONE(histogramInst/SRAM_IO_next_1)    | 8     |
histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4                                                     | NONE(histogramInst/SRAM_A_next_0)     | 12    |
histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4-In(histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4-In1:O)| NONE(*)(histogramInst/TEPC_ADC_next_0)| 12    |
-----------------------------------------------------------------------------------------------+---------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.260ns (Maximum Frequency: 442.478MHz)
   Minimum input arrival time before clock: 3.898ns
   Maximum output required time after clock: 5.400ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYSCLK_P'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2 (FF)
  Destination:       histogramInst/SRAM_WE_reg (FF)
  Source Clock:      SYSCLK_P rising
  Destination Clock: SYSCLK_P rising

  Data Path: histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2 to histogramInst/SRAM_WE_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2 (histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2)
     INV:I->O              1   0.255   0.681  histogramInst/HISTOGRAM_STATE_reg__n0327<0>1_INV_0 (histogramInst/SRAM_WE_next)
     FD:D                      0.074          histogramInst/SRAM_WE_reg
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYSCLK_P'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.591ns (Levels of Logic = 2)
  Source:            DCO (PAD)
  Destination:       histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5 (FF)
  Destination Clock: SYSCLK_P rising

  Data Path: DCO to histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.954  DCO_IBUF (DCO_IBUF)
     LUT3:I0->O            1   0.235   0.000  histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5-In1 (histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5-In)
     FD:D                      0.074          histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5
    ----------------------------------------
    Total                      2.591ns (1.637ns logic, 0.954ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'histogramInst/HISTOGRAM_STATE_reg_FSM_FFd3'
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Offset:              3.898ns (Levels of Logic = 3)
  Source:            SRAM_IO<4> (PAD)
  Destination:       histogramInst/SRAM_IO_next_7 (LATCH)
  Destination Clock: histogramInst/HISTOGRAM_STATE_reg_FSM_FFd3 falling

  Data Path: SRAM_IO<4> to histogramInst/SRAM_IO_next_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.328   1.196  SRAM_IO_4_IOBUF (N5)
     LUT6:I1->O            2   0.254   0.834  histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_cy<5>11 (histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_cy<5>)
     LUT3:I1->O            1   0.250   0.000  histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<7>11 (histogramInst/SRAM_IO[7]_GND_3_o_add_9_OUT<7>)
     LD:D                      0.036          histogramInst/SRAM_IO_next_7
    ----------------------------------------
    Total                      3.898ns (1.868ns logic, 2.030ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4-In'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              2.045ns (Levels of Logic = 1)
  Source:            TEPC_ADC<0> (PAD)
  Destination:       histogramInst/TEPC_ADC_next_0 (LATCH)
  Destination Clock: histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4-In falling

  Data Path: TEPC_ADC<0> to histogramInst/TEPC_ADC_next_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  TEPC_ADC_0_IBUF (TEPC_ADC_0_IBUF)
     LD:D                      0.036          histogramInst/TEPC_ADC_next_0
    ----------------------------------------
    Total                      2.045ns (1.364ns logic, 0.681ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYSCLK_P'
  Total number of paths / destination ports: 30 / 22
-------------------------------------------------------------------------
Offset:              5.400ns (Levels of Logic = 2)
  Source:            histogramInst/SRAM_OE_reg (FF)
  Destination:       SRAM_IO<7> (PAD)
  Source Clock:      SYSCLK_P rising

  Data Path: histogramInst/SRAM_OE_reg to SRAM_IO<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  histogramInst/SRAM_OE_reg (histogramInst/SRAM_OE_reg)
     INV:I->O              8   0.255   0.943  histogramInst/SRAM_OE_reg_inv1_INV_0 (histogramInst/SRAM_OE_reg_inv)
     IOBUF:T->IO               2.912          SRAM_IO_7_IOBUF (SRAM_IO<7>)
    ----------------------------------------
    Total                      5.400ns (3.692ns logic, 1.708ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SYSCLK_P
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
SYSCLK_P                                     |    2.260|         |         |         |
histogramInst/HISTOGRAM_STATE_reg_FSM_FFd3   |         |    1.336|         |         |
histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4   |         |    1.336|         |         |
histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4-In|         |    1.336|         |         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_P       |         |         |    1.242|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.55 secs
 
--> 

Total memory usage is 4509612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   73 (   0 filtered)
Number of infos    :    6 (   0 filtered)

