// Seed: 735017883
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input wor id_2
);
  wire id_4;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2,
    output wand id_3,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    input wor id_7,
    output supply1 id_8,
    input wand id_9,
    output supply1 id_10,
    output supply0 id_11
);
  assign id_3 = !1;
  logic id_13;
  ;
  wire id_14;
  xor primCall (id_5, id_4, id_14, id_7, id_9, id_2);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6
  );
  wire id_15;
endmodule
