<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-15244</identifier><datestamp>2014-10-15T16:45:42Z</datestamp><dc:title>On Pairing of Bipolar RRAM Memory With NPN Selector Based on Set/Reset Array Power Considerations</dc:title><dc:creator>MANDAPATI, R</dc:creator><dc:creator>BORKAR, A</dc:creator><dc:creator>SRINIVASAN, VSS</dc:creator><dc:creator>BAFNA, P</dc:creator><dc:creator>KARKARE, P</dc:creator><dc:creator>LODHA, S</dc:creator><dc:creator>RAJENDRAN, B</dc:creator><dc:creator>GANGULY, U</dc:creator><dc:subject>Bipolar resistive RAM (RRAM)</dc:subject><dc:subject>cross-point memory array</dc:subject><dc:subject>compact circuit model</dc:subject><dc:subject>NPN selector</dc:subject><dc:subject>punch-through bipolar selector device</dc:subject><dc:subject>resistance ratio</dc:subject><dc:subject>DEVICE</dc:subject><dc:subject>PERFORMANCE</dc:subject><dc:description>In this paper, we present a methodology of choosing an NPN selector (1S) for a given memory element (1M) to form a cross point (consisting of the memory element in series with the selector-1S1M) based on the overall array power efficiency requirements. This methodology is based on extensive TCAD simulations that show excellent match with our experimentally demonstrated n+/p/n+ epitaxial Si punch-through diode as selector (NPN selector) for symmetric bipolar resistive RAM. Using a TCAD validated circuit model of the NPN selector, we derive an equivalent circuit model for the cross point. For an exemplary selector design, our model suggests that the power P-xp dissipated in the cross point during set operation obeys the relationship P-xp proportional to(VsetIset1.25)-I-0.5, even though the power dissipated in the memory element P-memory is VsetIset. This shows that lowering the set current I-set of the memory element leads to a larger reduction in array power than lowering the set voltage V-set.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2014-10-15T16:45:42Z</dc:date><dc:date>2014-10-15T16:45:42Z</dc:date><dc:date>2013</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON NANOTECHNOLOGY, 12(6)1178-1184</dc:identifier><dc:identifier>1536-125X</dc:identifier><dc:identifier>1941-0085</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TNANO.2013.2284508</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/jspui/handle/100/15244</dc:identifier><dc:language>en</dc:language></oai_dc:dc>