;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV 277, <-20
	DJN -1, @-20
	ADD #210, <0
	DJN -1, @-20
	SLT 20, <812
	SUB <207, <120
	MOV 277, <-20
	SUB @121, 103
	MOV #12, @0
	SUB 0, 3
	MOV #12, @0
	MOV -7, <-20
	SUB 201, <-120
	SUB #121, 173
	SLT 20, @12
	DJN -1, @-20
	CMP 707, <120
	DJN -72, 201
	SPL <127, 106
	MOV -1, <-20
	SLT 20, @12
	SUB @-121, 800
	MOV -7, <-20
	SUB @121, 103
	ADD -1, <-560
	CMP -702, -700
	SPL 0, <753
	SUB @-27, 30
	SUB @121, 103
	DJN -1, @-20
	SUB @521, 103
	CMP -702, -700
	DJN -1, @-20
	DJN -1, @-20
	SLT 20, @12
	ADD #270, <1
	SUB @121, 103
	MOV 277, <-20
	MOV 277, <-20
	MOV 277, <-20
	SUB @127, 106
	ADD 270, 62
	JMZ -7, @-20
	SUB @-27, 30
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <753
