/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sec_csc.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:36a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 09:05:21 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_sec_csc.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:36a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SEC_CSC_H__
#define BCHP_SEC_CSC_H__

/***************************************************************************
 *SEC_CSC - Secondary Component/CVBS Color Space Converter
 ***************************************************************************/
#define BCHP_SEC_CSC_CSC_REV_ID                  0x00180540 /* Revision ID register */
#define BCHP_SEC_CSC_CSC_MODE                    0x00180548 /* Color space converter mode register */
#define BCHP_SEC_CSC_CSC_MIN_MAX                 0x0018054c /* Color space converter min_max clamp register */
#define BCHP_SEC_CSC_CSC_COEFF_C01_C00           0x00180550 /* Video Encoder Color Matrix coefficients c01 and c00 */
#define BCHP_SEC_CSC_CSC_COEFF_C03_C02           0x00180554 /* Video Encoder Color Matrix coefficients c03 and c02 */
#define BCHP_SEC_CSC_CSC_COEFF_C11_C10           0x00180558 /* Video Encoder Color Matrix coefficients c11 and c10 */
#define BCHP_SEC_CSC_CSC_COEFF_C13_C12           0x0018055c /* Video Encoder Color Matrix coefficients c13 and c12 */
#define BCHP_SEC_CSC_CSC_COEFF_C21_C20           0x00180560 /* Video Encoder Color Matrix coefficients c21 and c20 */
#define BCHP_SEC_CSC_CSC_COEFF_C23_C22           0x00180564 /* Video Encoder Color Matrix coefficients c23 and c22 */

/***************************************************************************
 *CSC_REV_ID - Revision ID register
 ***************************************************************************/
/* SEC_CSC :: CSC_REV_ID :: reserved0 [31:16] */
#define BCHP_SEC_CSC_CSC_REV_ID_reserved0_MASK                     0xffff0000
#define BCHP_SEC_CSC_CSC_REV_ID_reserved0_SHIFT                    16

/* SEC_CSC :: CSC_REV_ID :: REVISION_ID [15:00] */
#define BCHP_SEC_CSC_CSC_REV_ID_REVISION_ID_MASK                   0x0000ffff
#define BCHP_SEC_CSC_CSC_REV_ID_REVISION_ID_SHIFT                  0

/***************************************************************************
 *CSC_MODE - Color space converter mode register
 ***************************************************************************/
/* SEC_CSC :: CSC_MODE :: reserved0 [31:20] */
#define BCHP_SEC_CSC_CSC_MODE_reserved0_MASK                       0xfff00000
#define BCHP_SEC_CSC_CSC_MODE_reserved0_SHIFT                      20

/* SEC_CSC :: CSC_MODE :: CLAMP_MODE_C2 [19:18] */
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C2_MASK                   0x000c0000
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C2_SHIFT                  18
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C2_MIN_MAX                0
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C2_RANGE1                 1
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C2_RANGE2                 2
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C2_reserved               3

/* SEC_CSC :: CSC_MODE :: CLAMP_MODE_C1 [17:16] */
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C1_MASK                   0x00030000
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C1_SHIFT                  16
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C1_MIN_MAX                0
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C1_RANGE1                 1
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C1_RANGE2                 2
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C1_reserved               3

/* SEC_CSC :: CSC_MODE :: CLAMP_MODE_C0 [15:14] */
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C0_MASK                   0x0000c000
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C0_SHIFT                  14
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C0_MIN_MAX                0
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C0_RANGE1                 1
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C0_RANGE2                 2
#define BCHP_SEC_CSC_CSC_MODE_CLAMP_MODE_C0_reserved               3

/* SEC_CSC :: CSC_MODE :: RANGE2 [13:07] */
#define BCHP_SEC_CSC_CSC_MODE_RANGE2_MASK                          0x00003f80
#define BCHP_SEC_CSC_CSC_MODE_RANGE2_SHIFT                         7

/* SEC_CSC :: CSC_MODE :: RANGE1 [06:00] */
#define BCHP_SEC_CSC_CSC_MODE_RANGE1_MASK                          0x0000007f
#define BCHP_SEC_CSC_CSC_MODE_RANGE1_SHIFT                         0

/***************************************************************************
 *CSC_MIN_MAX - Color space converter min_max clamp register
 ***************************************************************************/
/* SEC_CSC :: CSC_MIN_MAX :: reserved0 [31:22] */
#define BCHP_SEC_CSC_CSC_MIN_MAX_reserved0_MASK                    0xffc00000
#define BCHP_SEC_CSC_CSC_MIN_MAX_reserved0_SHIFT                   22

/* SEC_CSC :: CSC_MIN_MAX :: MAX [21:11] */
#define BCHP_SEC_CSC_CSC_MIN_MAX_MAX_MASK                          0x003ff800
#define BCHP_SEC_CSC_CSC_MIN_MAX_MAX_SHIFT                         11

/* SEC_CSC :: CSC_MIN_MAX :: MIN [10:00] */
#define BCHP_SEC_CSC_CSC_MIN_MAX_MIN_MASK                          0x000007ff
#define BCHP_SEC_CSC_CSC_MIN_MAX_MIN_SHIFT                         0

/***************************************************************************
 *CSC_COEFF_C01_C00 - Video Encoder Color Matrix coefficients c01 and c00
 ***************************************************************************/
/* SEC_CSC :: CSC_COEFF_C01_C00 :: COEFF_C1 [31:16] */
#define BCHP_SEC_CSC_CSC_COEFF_C01_C00_COEFF_C1_MASK               0xffff0000
#define BCHP_SEC_CSC_CSC_COEFF_C01_C00_COEFF_C1_SHIFT              16

/* SEC_CSC :: CSC_COEFF_C01_C00 :: COEFF_C0 [15:00] */
#define BCHP_SEC_CSC_CSC_COEFF_C01_C00_COEFF_C0_MASK               0x0000ffff
#define BCHP_SEC_CSC_CSC_COEFF_C01_C00_COEFF_C0_SHIFT              0

/***************************************************************************
 *CSC_COEFF_C03_C02 - Video Encoder Color Matrix coefficients c03 and c02
 ***************************************************************************/
/* SEC_CSC :: CSC_COEFF_C03_C02 :: COEFF_C3 [31:16] */
#define BCHP_SEC_CSC_CSC_COEFF_C03_C02_COEFF_C3_MASK               0xffff0000
#define BCHP_SEC_CSC_CSC_COEFF_C03_C02_COEFF_C3_SHIFT              16

/* SEC_CSC :: CSC_COEFF_C03_C02 :: COEFF_C2 [15:00] */
#define BCHP_SEC_CSC_CSC_COEFF_C03_C02_COEFF_C2_MASK               0x0000ffff
#define BCHP_SEC_CSC_CSC_COEFF_C03_C02_COEFF_C2_SHIFT              0

/***************************************************************************
 *CSC_COEFF_C11_C10 - Video Encoder Color Matrix coefficients c11 and c10
 ***************************************************************************/
/* SEC_CSC :: CSC_COEFF_C11_C10 :: COEFF_C1 [31:16] */
#define BCHP_SEC_CSC_CSC_COEFF_C11_C10_COEFF_C1_MASK               0xffff0000
#define BCHP_SEC_CSC_CSC_COEFF_C11_C10_COEFF_C1_SHIFT              16

/* SEC_CSC :: CSC_COEFF_C11_C10 :: COEFF_C0 [15:00] */
#define BCHP_SEC_CSC_CSC_COEFF_C11_C10_COEFF_C0_MASK               0x0000ffff
#define BCHP_SEC_CSC_CSC_COEFF_C11_C10_COEFF_C0_SHIFT              0

/***************************************************************************
 *CSC_COEFF_C13_C12 - Video Encoder Color Matrix coefficients c13 and c12
 ***************************************************************************/
/* SEC_CSC :: CSC_COEFF_C13_C12 :: COEFF_C3 [31:16] */
#define BCHP_SEC_CSC_CSC_COEFF_C13_C12_COEFF_C3_MASK               0xffff0000
#define BCHP_SEC_CSC_CSC_COEFF_C13_C12_COEFF_C3_SHIFT              16

/* SEC_CSC :: CSC_COEFF_C13_C12 :: COEFF_C2 [15:00] */
#define BCHP_SEC_CSC_CSC_COEFF_C13_C12_COEFF_C2_MASK               0x0000ffff
#define BCHP_SEC_CSC_CSC_COEFF_C13_C12_COEFF_C2_SHIFT              0

/***************************************************************************
 *CSC_COEFF_C21_C20 - Video Encoder Color Matrix coefficients c21 and c20
 ***************************************************************************/
/* SEC_CSC :: CSC_COEFF_C21_C20 :: COEFF_C1 [31:16] */
#define BCHP_SEC_CSC_CSC_COEFF_C21_C20_COEFF_C1_MASK               0xffff0000
#define BCHP_SEC_CSC_CSC_COEFF_C21_C20_COEFF_C1_SHIFT              16

/* SEC_CSC :: CSC_COEFF_C21_C20 :: COEFF_C0 [15:00] */
#define BCHP_SEC_CSC_CSC_COEFF_C21_C20_COEFF_C0_MASK               0x0000ffff
#define BCHP_SEC_CSC_CSC_COEFF_C21_C20_COEFF_C0_SHIFT              0

/***************************************************************************
 *CSC_COEFF_C23_C22 - Video Encoder Color Matrix coefficients c23 and c22
 ***************************************************************************/
/* SEC_CSC :: CSC_COEFF_C23_C22 :: COEFF_C3 [31:16] */
#define BCHP_SEC_CSC_CSC_COEFF_C23_C22_COEFF_C3_MASK               0xffff0000
#define BCHP_SEC_CSC_CSC_COEFF_C23_C22_COEFF_C3_SHIFT              16

/* SEC_CSC :: CSC_COEFF_C23_C22 :: COEFF_C2 [15:00] */
#define BCHP_SEC_CSC_CSC_COEFF_C23_C22_COEFF_C2_MASK               0x0000ffff
#define BCHP_SEC_CSC_CSC_COEFF_C23_C22_COEFF_C2_SHIFT              0

#endif /* #ifndef BCHP_SEC_CSC_H__ */

/* End of File */
