- ğŸ‘‹ Hi, Iâ€™m @wasay-sheikh Telecommunication and electronics Engineer.
- I'm interested in all things about technology, from low level hardware, FPGAs and infrastructure to Verification development in a multitude of languages
- like Verilog, SystemVerilog, OOP, C++ and many more.
- ğŸ‘€ Iâ€™m interested in RISC V Open source AI based Processor Design. 
- ğŸŒ± Iâ€™m currently learning RISC V ISA Project.
- ğŸ’ï¸ Iâ€™m looking to collaborate more on Open Source.
- âš¡ Fun fact: Other than this I read Books, Play Kick Boxing and Watch Cricket.
- ğŸ“« How to reach me : abdulwasay0653@gmail.com
<!---
wasay-sheikh/wasay-sheikh is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
