// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module TOP_Modulation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        grp_fu_1081_p_din0,
        grp_fu_1081_p_din1,
        grp_fu_1081_p_dout0,
        grp_fu_1081_p_ce,
        grp_fu_1085_p_din0,
        grp_fu_1085_p_din1,
        grp_fu_1085_p_dout0,
        grp_fu_1085_p_ce
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [63:0] ap_return_0;
output  [63:0] ap_return_1;
output  [63:0] ap_return_2;
output  [63:0] ap_return_3;
output  [63:0] ap_return_4;
output  [63:0] ap_return_5;
output  [63:0] ap_return_6;
output  [63:0] ap_return_7;
output  [63:0] grp_fu_1081_p_din0;
output  [63:0] grp_fu_1081_p_din1;
input  [63:0] grp_fu_1081_p_dout0;
output   grp_fu_1081_p_ce;
output  [63:0] grp_fu_1085_p_din0;
output  [63:0] grp_fu_1085_p_din1;
input  [63:0] grp_fu_1085_p_dout0;
output   grp_fu_1085_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_q0;
reg   [31:0] reg_566;
wire    ap_CS_fsm_state6;
wire   [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
wire    ap_CS_fsm_state8;
wire   [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
reg   [31:0] reg_571;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state9;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_3240;
wire    ap_CS_fsm_state2;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_3245;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_3250;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_3255;
wire    ap_CS_fsm_state5;
wire   [31:0] pre_result_V_fu_1436_p2;
reg   [31:0] pre_result_V_reg_3289;
wire   [0:0] icmp_ln938_2_fu_1442_p2;
reg   [0:0] icmp_ln938_2_reg_3297;
wire   [31:0] pre_result_V_48_fu_2003_p2;
reg   [31:0] pre_result_V_48_reg_3314;
wire   [0:0] icmp_ln938_3_fu_2009_p2;
reg   [0:0] icmp_ln938_3_reg_3322;
wire   [31:0] pre_result_V_49_fu_2571_p2;
reg   [31:0] pre_result_V_49_reg_3339;
wire   [0:0] icmp_ln938_4_fu_2577_p2;
reg   [0:0] icmp_ln938_4_reg_3347;
wire   [31:0] ret_35_fu_2926_p2;
reg   [31:0] ret_35_reg_3354;
wire    ap_CS_fsm_state10;
wire   [31:0] ret_36_fu_2980_p2;
reg   [31:0] ret_36_reg_3369;
reg   [8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
reg    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
reg    rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
reg   [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
reg   [8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
reg    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
reg    rngMT19937ICN_uniformRNG_mt_odd_0_V_we1;
reg   [8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
reg    rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
reg    rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
reg   [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
wire   [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_q0;
reg   [8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
reg    rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
reg    rngMT19937ICN_uniformRNG_mt_even_0_V_we1;
reg   [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_d1;
reg   [1:0] rand_bipolar_address0;
reg    rand_bipolar_ce0;
reg    rand_bipolar_we0;
reg   [63:0] rand_bipolar_d0;
wire   [63:0] rand_bipolar_q0;
reg   [1:0] rand_bipolar_address1;
reg    rand_bipolar_ce1;
reg    rand_bipolar_we1;
wire   [63:0] rand_bipolar_q1;
wire    grp_seedInitialization_fu_520_ap_start;
wire    grp_seedInitialization_fu_520_ap_done;
wire    grp_seedInitialization_fu_520_ap_idle;
wire    grp_seedInitialization_fu_520_ap_ready;
wire   [8:0] grp_seedInitialization_fu_520_this_mt_odd_0_address0;
wire    grp_seedInitialization_fu_520_this_mt_odd_0_ce0;
wire    grp_seedInitialization_fu_520_this_mt_odd_0_we0;
wire   [31:0] grp_seedInitialization_fu_520_this_mt_odd_0_d0;
wire   [8:0] grp_seedInitialization_fu_520_this_mt_odd_0_address1;
wire    grp_seedInitialization_fu_520_this_mt_odd_0_ce1;
wire   [8:0] grp_seedInitialization_fu_520_this_mt_odd_1_address0;
wire    grp_seedInitialization_fu_520_this_mt_odd_1_ce0;
wire    grp_seedInitialization_fu_520_this_mt_odd_1_we0;
wire   [31:0] grp_seedInitialization_fu_520_this_mt_odd_1_d0;
wire   [8:0] grp_seedInitialization_fu_520_this_mt_even_0_address0;
wire    grp_seedInitialization_fu_520_this_mt_even_0_ce0;
wire    grp_seedInitialization_fu_520_this_mt_even_0_we0;
wire   [31:0] grp_seedInitialization_fu_520_this_mt_even_0_d0;
wire   [8:0] grp_seedInitialization_fu_520_this_mt_even_1_address0;
wire    grp_seedInitialization_fu_520_this_mt_even_1_ce0;
wire    grp_seedInitialization_fu_520_this_mt_even_1_we0;
wire   [31:0] grp_seedInitialization_fu_520_this_mt_even_1_d0;
wire   [31:0] grp_seedInitialization_fu_520_ap_return_0;
wire   [31:0] grp_seedInitialization_fu_520_ap_return_1;
wire   [31:0] grp_seedInitialization_fu_520_ap_return_2;
wire   [31:0] grp_seedInitialization_fu_520_ap_return_3;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_done;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_idle;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_ready;
wire   [8:0] grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
wire   [31:0] grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
wire   [8:0] grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
wire   [8:0] grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
wire   [31:0] grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
wire   [8:0] grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
wire   [31:0] grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_138_out;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_138_out_ap_vld;
wire   [31:0] grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out_ap_vld;
wire   [31:0] grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_lhs_V_32_out;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_lhs_V_32_out_ap_vld;
wire   [31:0] grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out;
wire    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out_ap_vld;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_done;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_idle;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_ready;
wire   [1:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address0;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce0;
wire   [1:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address1;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce1;
wire   [63:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_2_write_assign_out;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_2_write_assign_out_ap_vld;
wire   [63:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_3_write_assign_out;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_3_write_assign_out_ap_vld;
wire   [63:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_1_write_assign_out;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_1_write_assign_out_ap_vld;
wire   [63:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_0_write_assign_out;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_0_write_assign_out_ap_vld;
wire   [63:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_1_write_assign_out;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_1_write_assign_out_ap_vld;
wire   [63:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_0_write_assign_out;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_0_write_assign_out_ap_vld;
wire   [63:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_2_write_assign_out;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_2_write_assign_out_ap_vld;
wire   [63:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_3_write_assign_out;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_3_write_assign_out_ap_vld;
wire   [63:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_din0;
wire   [63:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_din1;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_ce;
wire   [63:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_din0;
wire   [63:0] grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_din1;
wire    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_ce;
reg    grp_seedInitialization_fu_520_ap_start_reg;
reg    grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln938_fu_870_p2;
wire   [1:0] rand_bipolar_addr_1_gep_fu_274_p3;
wire   [0:0] and_ln54_fu_1169_p2;
wire   [1:0] rand_bipolar_addr_3_gep_fu_323_p3;
wire   [0:0] and_ln54_1_fu_1737_p2;
wire   [1:0] rand_bipolar_addr_5_gep_fu_363_p3;
wire   [0:0] and_ln54_2_fu_2304_p2;
wire   [1:0] rand_bipolar_addr_7_gep_fu_403_p3;
wire   [0:0] and_ln54_3_fu_2872_p2;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
wire   [31:0] ret_32_fu_1223_p2;
wire   [31:0] ret_34_fu_2358_p2;
wire   [31:0] ret_38_fu_3089_p2;
wire   [31:0] ret_31_fu_651_p2;
wire   [31:0] ret_33_fu_1790_p2;
wire   [31:0] ret_37_fu_3034_p2;
reg   [63:0] grp_fu_561_p0;
wire   [63:0] rand_sig_fu_1136_p1;
wire   [63:0] rand_sig_1_fu_1704_p1;
wire   [63:0] rand_sig_2_fu_2271_p1;
wire   [63:0] rand_sig_3_fu_2839_p1;
wire   [0:0] tmp_399_fu_603_p3;
wire   [29:0] tmp_45_fu_615_p4;
wire   [30:0] tmp_V_fu_625_p3;
wire   [0:0] p_Result_258_fu_611_p1;
wire   [31:0] select_ln722_fu_637_p3;
wire   [31:0] xor_ln1544_fu_645_p2;
wire   [31:0] zext_ln1043_fu_633_p1;
wire   [20:0] r_fu_658_p4;
wire   [31:0] zext_ln1691_fu_668_p1;
wire   [31:0] pre_result_V_18_fu_672_p2;
wire   [0:0] tmp_400_fu_678_p3;
wire   [2:0] tmp_46_fu_686_p4;
wire   [0:0] tmp_401_fu_696_p3;
wire   [0:0] tmp_402_fu_704_p3;
wire   [1:0] tmp_47_fu_712_p4;
wire   [0:0] tmp_403_fu_722_p3;
wire   [0:0] tmp_404_fu_730_p3;
wire   [1:0] tmp_48_fu_738_p4;
wire   [0:0] trunc_ln1542_fu_748_p1;
wire   [31:0] ret_fu_752_p19;
wire   [31:0] pre_result_V_19_fu_792_p2;
wire   [2:0] tmp_49_fu_798_p4;
wire   [5:0] tmp_50_fu_808_p4;
wire   [1:0] tmp_51_fu_818_p4;
wire   [31:0] ret_13_fu_828_p7;
wire   [31:0] pre_result_V_23_fu_844_p2;
wire   [13:0] r_13_fu_850_p4;
wire   [31:0] zext_ln1691_4_fu_860_p1;
wire   [31:0] pre_result_V_47_fu_864_p2;
reg   [31:0] p_Result_259_fu_876_p4;
reg   [31:0] l_fu_886_p3;
wire   [31:0] sub_ln947_fu_898_p2;
wire   [31:0] lsb_index_fu_904_p2;
wire   [30:0] tmp_405_fu_910_p4;
wire   [5:0] trunc_ln950_fu_930_p1;
wire   [5:0] sub_ln950_fu_934_p2;
wire   [31:0] zext_ln950_fu_940_p1;
wire   [31:0] lshr_ln950_fu_944_p2;
wire   [31:0] shl_ln952_fu_950_p2;
wire   [31:0] or_ln952_5_fu_956_p2;
wire   [31:0] and_ln952_fu_962_p2;
wire   [0:0] tmp_406_fu_974_p3;
wire   [0:0] p_Result_260_fu_988_p3;
wire   [0:0] xor_ln952_fu_982_p2;
wire   [31:0] sub_ln962_fu_1008_p2;
wire   [63:0] zext_ln960_fu_926_p1;
wire   [63:0] zext_ln962_fu_1014_p1;
wire   [0:0] icmp_ln949_fu_920_p2;
wire   [0:0] icmp_ln952_fu_968_p2;
wire   [31:0] add_ln961_fu_1032_p2;
wire   [63:0] zext_ln961_fu_1038_p1;
wire   [0:0] icmp_ln961_fu_996_p2;
wire   [0:0] select_ln949_fu_1024_p3;
wire   [0:0] and_ln952_4_fu_1002_p2;
wire   [63:0] lshr_ln961_fu_1042_p2;
wire   [63:0] shl_ln962_fu_1018_p2;
wire   [0:0] select_ln961_fu_1048_p3;
wire   [63:0] m_fu_1056_p3;
wire   [63:0] zext_ln964_fu_1064_p1;
wire   [63:0] m_13_fu_1068_p2;
wire   [62:0] m_28_fu_1074_p4;
wire   [10:0] trunc_ln946_fu_894_p1;
wire   [10:0] sub_ln969_fu_1096_p2;
wire   [0:0] p_Result_s_fu_1088_p3;
wire   [10:0] add_ln968_fu_1102_p2;
wire   [10:0] select_ln968_fu_1108_p3;
wire   [63:0] zext_ln965_fu_1084_p1;
wire   [11:0] tmp_fu_1116_p3;
wire   [63:0] p_Result_261_fu_1124_p5;
wire   [51:0] trunc_ln_fu_1141_p4;
wire   [0:0] icmp_ln54_1_fu_1157_p2;
wire   [0:0] icmp_ln54_fu_1151_p2;
wire   [0:0] or_ln54_fu_1163_p2;
wire   [0:0] grp_fu_561_p2;
wire   [0:0] tmp_408_fu_1175_p3;
wire   [29:0] tmp_52_fu_1187_p4;
wire   [30:0] tmp_V_1_fu_1197_p3;
wire   [0:0] p_Result_262_fu_1183_p1;
wire   [31:0] zext_ln1043_2_fu_1205_p1;
wire   [31:0] select_ln722_2_fu_1209_p3;
wire   [31:0] xor_ln1544_6_fu_1217_p2;
wire   [20:0] r_14_fu_1230_p4;
wire   [31:0] zext_ln1691_5_fu_1240_p1;
wire   [31:0] pre_result_V_24_fu_1244_p2;
wire   [0:0] tmp_409_fu_1250_p3;
wire   [2:0] tmp_53_fu_1258_p4;
wire   [0:0] tmp_410_fu_1268_p3;
wire   [0:0] tmp_411_fu_1276_p3;
wire   [1:0] tmp_54_fu_1284_p4;
wire   [0:0] tmp_412_fu_1294_p3;
wire   [0:0] tmp_413_fu_1302_p3;
wire   [1:0] tmp_55_fu_1310_p4;
wire   [0:0] trunc_ln1542_2_fu_1320_p1;
wire   [31:0] ret_16_fu_1324_p19;
wire   [31:0] pre_result_V_28_fu_1364_p2;
wire   [2:0] tmp_56_fu_1370_p4;
wire   [5:0] tmp_57_fu_1380_p4;
wire   [1:0] tmp_58_fu_1390_p4;
wire   [31:0] ret_17_fu_1400_p7;
wire   [31:0] pre_result_V_29_fu_1416_p2;
wire   [13:0] r_15_fu_1422_p4;
wire   [31:0] zext_ln1691_6_fu_1432_p1;
reg   [31:0] p_Result_263_fu_1448_p4;
reg   [31:0] l_2_fu_1457_p3;
wire   [31:0] sub_ln947_2_fu_1469_p2;
wire   [31:0] lsb_index_2_fu_1475_p2;
wire   [30:0] tmp_414_fu_1481_p4;
wire   [5:0] trunc_ln950_2_fu_1500_p1;
wire   [5:0] sub_ln950_2_fu_1504_p2;
wire   [31:0] zext_ln950_2_fu_1510_p1;
wire   [31:0] lshr_ln950_2_fu_1514_p2;
wire   [31:0] shl_ln952_2_fu_1520_p2;
wire   [31:0] or_ln952_fu_1526_p2;
wire   [31:0] and_ln952_5_fu_1532_p2;
wire   [0:0] tmp_415_fu_1543_p3;
wire   [0:0] p_Result_264_fu_1557_p3;
wire   [0:0] xor_ln952_2_fu_1551_p2;
wire   [31:0] sub_ln962_2_fu_1576_p2;
wire   [63:0] zext_ln960_2_fu_1497_p1;
wire   [63:0] zext_ln962_2_fu_1582_p1;
wire   [0:0] icmp_ln949_2_fu_1491_p2;
wire   [0:0] icmp_ln952_2_fu_1537_p2;
wire   [31:0] add_ln961_2_fu_1600_p2;
wire   [63:0] zext_ln961_2_fu_1606_p1;
wire   [0:0] icmp_ln961_2_fu_1564_p2;
wire   [0:0] select_ln949_2_fu_1592_p3;
wire   [0:0] and_ln952_6_fu_1570_p2;
wire   [63:0] lshr_ln961_2_fu_1610_p2;
wire   [63:0] shl_ln962_2_fu_1586_p2;
wire   [0:0] select_ln961_5_fu_1616_p3;
wire   [63:0] m_17_fu_1624_p3;
wire   [63:0] zext_ln964_2_fu_1632_p1;
wire   [63:0] m_18_fu_1636_p2;
wire   [62:0] m_29_fu_1642_p4;
wire   [10:0] trunc_ln946_2_fu_1465_p1;
wire   [10:0] sub_ln969_2_fu_1664_p2;
wire   [0:0] p_Result_240_fu_1656_p3;
wire   [10:0] add_ln968_2_fu_1670_p2;
wire   [10:0] select_ln968_2_fu_1676_p3;
wire   [63:0] zext_ln965_2_fu_1652_p1;
wire   [11:0] tmp_s_fu_1684_p3;
wire   [63:0] p_Result_265_fu_1692_p5;
wire   [51:0] trunc_ln54_1_fu_1709_p4;
wire   [0:0] icmp_ln54_3_fu_1725_p2;
wire   [0:0] icmp_ln54_2_fu_1719_p2;
wire   [0:0] or_ln54_1_fu_1731_p2;
wire   [0:0] tmp_417_fu_1743_p3;
wire   [29:0] tmp_59_fu_1754_p4;
wire   [30:0] tmp_V_2_fu_1764_p3;
wire   [0:0] p_Result_266_fu_1750_p1;
wire   [31:0] zext_ln1043_3_fu_1772_p1;
wire   [31:0] select_ln722_3_fu_1776_p3;
wire   [31:0] xor_ln1544_8_fu_1784_p2;
wire   [20:0] r_16_fu_1797_p4;
wire   [31:0] zext_ln1691_7_fu_1807_p1;
wire   [31:0] pre_result_V_32_fu_1811_p2;
wire   [0:0] tmp_418_fu_1817_p3;
wire   [2:0] tmp_60_fu_1825_p4;
wire   [0:0] tmp_419_fu_1835_p3;
wire   [0:0] tmp_420_fu_1843_p3;
wire   [1:0] tmp_61_fu_1851_p4;
wire   [0:0] tmp_421_fu_1861_p3;
wire   [0:0] tmp_422_fu_1869_p3;
wire   [1:0] tmp_62_fu_1877_p4;
wire   [0:0] trunc_ln1542_3_fu_1887_p1;
wire   [31:0] ret_20_fu_1891_p19;
wire   [31:0] pre_result_V_33_fu_1931_p2;
wire   [2:0] tmp_63_fu_1937_p4;
wire   [5:0] tmp_64_fu_1947_p4;
wire   [1:0] tmp_65_fu_1957_p4;
wire   [31:0] ret_21_fu_1967_p7;
wire   [31:0] pre_result_V_36_fu_1983_p2;
wire   [13:0] r_17_fu_1989_p4;
wire   [31:0] zext_ln1691_8_fu_1999_p1;
reg   [31:0] p_Result_267_fu_2015_p4;
reg   [31:0] l_3_fu_2024_p3;
wire   [31:0] sub_ln947_3_fu_2036_p2;
wire   [31:0] lsb_index_3_fu_2042_p2;
wire   [30:0] tmp_423_fu_2048_p4;
wire   [5:0] trunc_ln950_3_fu_2067_p1;
wire   [5:0] sub_ln950_3_fu_2071_p2;
wire   [31:0] zext_ln950_3_fu_2077_p1;
wire   [31:0] lshr_ln950_3_fu_2081_p2;
wire   [31:0] shl_ln952_3_fu_2087_p2;
wire   [31:0] or_ln952_6_fu_2093_p2;
wire   [31:0] and_ln952_9_fu_2099_p2;
wire   [0:0] tmp_424_fu_2110_p3;
wire   [0:0] p_Result_268_fu_2124_p3;
wire   [0:0] xor_ln952_3_fu_2118_p2;
wire   [31:0] sub_ln962_3_fu_2143_p2;
wire   [63:0] zext_ln960_3_fu_2064_p1;
wire   [63:0] zext_ln962_3_fu_2149_p1;
wire   [0:0] icmp_ln949_3_fu_2058_p2;
wire   [0:0] icmp_ln952_3_fu_2104_p2;
wire   [31:0] add_ln961_3_fu_2167_p2;
wire   [63:0] zext_ln961_3_fu_2173_p1;
wire   [0:0] icmp_ln961_3_fu_2131_p2;
wire   [0:0] select_ln949_3_fu_2159_p3;
wire   [0:0] and_ln952_7_fu_2137_p2;
wire   [63:0] lshr_ln961_3_fu_2177_p2;
wire   [63:0] shl_ln962_3_fu_2153_p2;
wire   [0:0] select_ln961_7_fu_2183_p3;
wire   [63:0] m_21_fu_2191_p3;
wire   [63:0] zext_ln964_3_fu_2199_p1;
wire   [63:0] m_22_fu_2203_p2;
wire   [62:0] m_30_fu_2209_p4;
wire   [10:0] trunc_ln946_3_fu_2032_p1;
wire   [10:0] sub_ln969_3_fu_2231_p2;
wire   [0:0] p_Result_246_fu_2223_p3;
wire   [10:0] add_ln968_3_fu_2237_p2;
wire   [10:0] select_ln968_3_fu_2243_p3;
wire   [63:0] zext_ln965_3_fu_2219_p1;
wire   [11:0] tmp_34_fu_2251_p3;
wire   [63:0] p_Result_269_fu_2259_p5;
wire   [51:0] trunc_ln54_2_fu_2276_p4;
wire   [0:0] icmp_ln54_5_fu_2292_p2;
wire   [0:0] icmp_ln54_4_fu_2286_p2;
wire   [0:0] or_ln54_2_fu_2298_p2;
wire   [0:0] tmp_426_fu_2310_p3;
wire   [29:0] tmp_66_fu_2322_p4;
wire   [30:0] tmp_V_3_fu_2332_p3;
wire   [0:0] p_Result_270_fu_2318_p1;
wire   [31:0] zext_ln1043_4_fu_2340_p1;
wire   [31:0] select_ln722_4_fu_2344_p3;
wire   [31:0] xor_ln1544_10_fu_2352_p2;
wire   [20:0] r_18_fu_2365_p4;
wire   [31:0] zext_ln1691_9_fu_2375_p1;
wire   [31:0] pre_result_V_39_fu_2379_p2;
wire   [0:0] tmp_427_fu_2385_p3;
wire   [2:0] tmp_67_fu_2393_p4;
wire   [0:0] tmp_428_fu_2403_p3;
wire   [0:0] tmp_429_fu_2411_p3;
wire   [1:0] tmp_68_fu_2419_p4;
wire   [0:0] tmp_430_fu_2429_p3;
wire   [0:0] tmp_431_fu_2437_p3;
wire   [1:0] tmp_69_fu_2445_p4;
wire   [0:0] trunc_ln1542_4_fu_2455_p1;
wire   [31:0] ret_24_fu_2459_p19;
wire   [31:0] pre_result_V_40_fu_2499_p2;
wire   [2:0] tmp_70_fu_2505_p4;
wire   [5:0] tmp_71_fu_2515_p4;
wire   [1:0] tmp_72_fu_2525_p4;
wire   [31:0] ret_25_fu_2535_p7;
wire   [31:0] pre_result_V_41_fu_2551_p2;
wire   [13:0] r_19_fu_2557_p4;
wire   [31:0] zext_ln1691_10_fu_2567_p1;
reg   [31:0] p_Result_271_fu_2583_p4;
reg   [31:0] l_4_fu_2592_p3;
wire   [31:0] sub_ln947_4_fu_2604_p2;
wire   [31:0] lsb_index_4_fu_2610_p2;
wire   [30:0] tmp_432_fu_2616_p4;
wire   [5:0] trunc_ln950_4_fu_2635_p1;
wire   [5:0] sub_ln950_4_fu_2639_p2;
wire   [31:0] zext_ln950_4_fu_2645_p1;
wire   [31:0] lshr_ln950_4_fu_2649_p2;
wire   [31:0] shl_ln952_4_fu_2655_p2;
wire   [31:0] or_ln952_7_fu_2661_p2;
wire   [31:0] and_ln952_10_fu_2667_p2;
wire   [0:0] tmp_433_fu_2678_p3;
wire   [0:0] p_Result_272_fu_2692_p3;
wire   [0:0] xor_ln952_4_fu_2686_p2;
wire   [31:0] sub_ln962_4_fu_2711_p2;
wire   [63:0] zext_ln960_4_fu_2632_p1;
wire   [63:0] zext_ln962_4_fu_2717_p1;
wire   [0:0] icmp_ln949_4_fu_2626_p2;
wire   [0:0] icmp_ln952_4_fu_2672_p2;
wire   [31:0] add_ln961_4_fu_2735_p2;
wire   [63:0] zext_ln961_4_fu_2741_p1;
wire   [0:0] icmp_ln961_4_fu_2699_p2;
wire   [0:0] select_ln949_4_fu_2727_p3;
wire   [0:0] and_ln952_8_fu_2705_p2;
wire   [63:0] lshr_ln961_4_fu_2745_p2;
wire   [63:0] shl_ln962_4_fu_2721_p2;
wire   [0:0] select_ln961_9_fu_2751_p3;
wire   [63:0] m_25_fu_2759_p3;
wire   [63:0] zext_ln964_4_fu_2767_p1;
wire   [63:0] m_26_fu_2771_p2;
wire   [62:0] m_31_fu_2777_p4;
wire   [10:0] trunc_ln946_4_fu_2600_p1;
wire   [10:0] sub_ln969_4_fu_2799_p2;
wire   [0:0] p_Result_252_fu_2791_p3;
wire   [10:0] add_ln968_4_fu_2805_p2;
wire   [10:0] select_ln968_4_fu_2811_p3;
wire   [63:0] zext_ln965_4_fu_2787_p1;
wire   [11:0] tmp_35_fu_2819_p3;
wire   [63:0] p_Result_273_fu_2827_p5;
wire   [51:0] trunc_ln54_3_fu_2844_p4;
wire   [0:0] icmp_ln54_7_fu_2860_p2;
wire   [0:0] icmp_ln54_6_fu_2854_p2;
wire   [0:0] or_ln54_3_fu_2866_p2;
wire   [0:0] tmp_435_fu_2878_p3;
wire   [29:0] tmp_73_fu_2890_p4;
wire   [30:0] tmp_V_4_fu_2900_p3;
wire   [0:0] p_Result_274_fu_2886_p1;
wire   [31:0] zext_ln1043_5_fu_2908_p1;
wire   [31:0] select_ln722_5_fu_2912_p3;
wire   [31:0] xor_ln1544_12_fu_2920_p2;
wire   [0:0] tmp_436_fu_2932_p3;
wire   [29:0] tmp_74_fu_2944_p4;
wire   [30:0] tmp_V_5_fu_2954_p3;
wire   [0:0] p_Result_275_fu_2940_p1;
wire   [31:0] zext_ln1043_6_fu_2962_p1;
wire   [31:0] select_ln722_6_fu_2966_p3;
wire   [31:0] xor_ln1544_14_fu_2974_p2;
wire   [0:0] tmp_437_fu_2986_p3;
wire   [29:0] tmp_75_fu_2998_p4;
wire   [30:0] tmp_V_6_fu_3008_p3;
wire   [0:0] p_Result_276_fu_2994_p1;
wire   [31:0] zext_ln1043_7_fu_3016_p1;
wire   [31:0] select_ln722_7_fu_3020_p3;
wire   [31:0] xor_ln1544_16_fu_3028_p2;
wire   [0:0] tmp_438_fu_3041_p3;
wire   [29:0] tmp_76_fu_3053_p4;
wire   [30:0] tmp_V_7_fu_3063_p3;
wire   [0:0] p_Result_277_fu_3049_p1;
wire   [31:0] zext_ln1043_8_fu_3071_p1;
wire   [31:0] select_ln722_8_fu_3075_p3;
wire   [31:0] xor_ln1544_18_fu_3083_p2;
reg    grp_fu_3389_ce;
reg    grp_fu_3393_ce;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_seedInitialization_fu_520_ap_start_reg = 1'b0;
#0 grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start_reg = 1'b0;
#0 grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start_reg = 1'b0;
end

TOP_Modulation_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rngMT19937ICN_uniformRNG_mt_odd_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rngMT19937ICN_uniformRNG_mt_odd_0_V_address0),
    .ce0(rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0),
    .we0(rngMT19937ICN_uniformRNG_mt_odd_0_V_we0),
    .d0(rngMT19937ICN_uniformRNG_mt_odd_0_V_d0),
    .q0(rngMT19937ICN_uniformRNG_mt_odd_0_V_q0),
    .address1(rngMT19937ICN_uniformRNG_mt_odd_0_V_address1),
    .ce1(rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1),
    .we1(rngMT19937ICN_uniformRNG_mt_odd_0_V_we1),
    .d1(ret_36_reg_3369),
    .q1(rngMT19937ICN_uniformRNG_mt_odd_0_V_q1)
);

TOP_Modulation_rngMT19937ICN_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rngMT19937ICN_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_seedInitialization_fu_520_this_mt_odd_1_address0),
    .ce0(grp_seedInitialization_fu_520_this_mt_odd_1_ce0),
    .we0(grp_seedInitialization_fu_520_this_mt_odd_1_we0),
    .d0(grp_seedInitialization_fu_520_this_mt_odd_1_d0)
);

TOP_Modulation_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rngMT19937ICN_uniformRNG_mt_even_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rngMT19937ICN_uniformRNG_mt_even_0_V_address0),
    .ce0(rngMT19937ICN_uniformRNG_mt_even_0_V_ce0),
    .we0(rngMT19937ICN_uniformRNG_mt_even_0_V_we0),
    .d0(rngMT19937ICN_uniformRNG_mt_even_0_V_d0),
    .q0(rngMT19937ICN_uniformRNG_mt_even_0_V_q0),
    .address1(rngMT19937ICN_uniformRNG_mt_even_0_V_address1),
    .ce1(rngMT19937ICN_uniformRNG_mt_even_0_V_ce1),
    .we1(rngMT19937ICN_uniformRNG_mt_even_0_V_we1),
    .d1(rngMT19937ICN_uniformRNG_mt_even_0_V_d1),
    .q1(rngMT19937ICN_uniformRNG_mt_even_0_V_q1)
);

TOP_Modulation_rngMT19937ICN_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rngMT19937ICN_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_seedInitialization_fu_520_this_mt_even_1_address0),
    .ce0(grp_seedInitialization_fu_520_this_mt_even_1_ce0),
    .we0(grp_seedInitialization_fu_520_this_mt_even_1_we0),
    .d0(grp_seedInitialization_fu_520_this_mt_even_1_d0)
);

TOP_Modulation_rand_bipolar_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
rand_bipolar_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rand_bipolar_address0),
    .ce0(rand_bipolar_ce0),
    .we0(rand_bipolar_we0),
    .d0(rand_bipolar_d0),
    .q0(rand_bipolar_q0),
    .address1(rand_bipolar_address1),
    .ce1(rand_bipolar_ce1),
    .we1(rand_bipolar_we1),
    .d1(64'd13830554455654793216),
    .q1(rand_bipolar_q1)
);

TOP_seedInitialization grp_seedInitialization_fu_520(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seedInitialization_fu_520_ap_start),
    .ap_done(grp_seedInitialization_fu_520_ap_done),
    .ap_idle(grp_seedInitialization_fu_520_ap_idle),
    .ap_ready(grp_seedInitialization_fu_520_ap_ready),
    .this_mt_odd_0_address0(grp_seedInitialization_fu_520_this_mt_odd_0_address0),
    .this_mt_odd_0_ce0(grp_seedInitialization_fu_520_this_mt_odd_0_ce0),
    .this_mt_odd_0_we0(grp_seedInitialization_fu_520_this_mt_odd_0_we0),
    .this_mt_odd_0_d0(grp_seedInitialization_fu_520_this_mt_odd_0_d0),
    .this_mt_odd_0_q0(rngMT19937ICN_uniformRNG_mt_odd_0_V_q0),
    .this_mt_odd_0_address1(grp_seedInitialization_fu_520_this_mt_odd_0_address1),
    .this_mt_odd_0_ce1(grp_seedInitialization_fu_520_this_mt_odd_0_ce1),
    .this_mt_odd_0_q1(rngMT19937ICN_uniformRNG_mt_odd_0_V_q1),
    .this_mt_odd_1_address0(grp_seedInitialization_fu_520_this_mt_odd_1_address0),
    .this_mt_odd_1_ce0(grp_seedInitialization_fu_520_this_mt_odd_1_ce0),
    .this_mt_odd_1_we0(grp_seedInitialization_fu_520_this_mt_odd_1_we0),
    .this_mt_odd_1_d0(grp_seedInitialization_fu_520_this_mt_odd_1_d0),
    .this_mt_even_0_address0(grp_seedInitialization_fu_520_this_mt_even_0_address0),
    .this_mt_even_0_ce0(grp_seedInitialization_fu_520_this_mt_even_0_ce0),
    .this_mt_even_0_we0(grp_seedInitialization_fu_520_this_mt_even_0_we0),
    .this_mt_even_0_d0(grp_seedInitialization_fu_520_this_mt_even_0_d0),
    .this_mt_even_0_q0(rngMT19937ICN_uniformRNG_mt_even_0_V_q0),
    .this_mt_even_1_address0(grp_seedInitialization_fu_520_this_mt_even_1_address0),
    .this_mt_even_1_ce0(grp_seedInitialization_fu_520_this_mt_even_1_ce0),
    .this_mt_even_1_we0(grp_seedInitialization_fu_520_this_mt_even_1_we0),
    .this_mt_even_1_d0(grp_seedInitialization_fu_520_this_mt_even_1_d0),
    .seed(5'd10),
    .ap_return_0(grp_seedInitialization_fu_520_ap_return_0),
    .ap_return_1(grp_seedInitialization_fu_520_ap_return_1),
    .ap_return_2(grp_seedInitialization_fu_520_ap_return_2),
    .ap_return_3(grp_seedInitialization_fu_520_ap_return_3)
);

TOP_Modulation_Pipeline_VITIS_LOOP_29_1 grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start),
    .ap_done(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_done),
    .ap_idle(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_idle),
    .ap_ready(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_ready),
    .rngMT19937ICN_uniformRNG_x_k_p_0_V(rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_3240),
    .rngMT19937ICN_uniformRNG_x_k_p_1_V(rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_3245),
    .rngMT19937ICN_uniformRNG_x_k_p_m_V(rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_3255),
    .rngMT19937ICN_uniformRNG_x_k_p_2_V(rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_3250),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_address0(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_ce0(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_we0(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_we0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_d0(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_d0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_address1(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address1),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_ce1(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_q1(rngMT19937ICN_uniformRNG_mt_even_0_V_q1),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_address0(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_we0(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_d0(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_address1(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_q1(rngMT19937ICN_uniformRNG_mt_odd_0_V_q1),
    .p_Val2_138_out(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_138_out),
    .p_Val2_138_out_ap_vld(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_138_out_ap_vld),
    .p_Val2_out(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out),
    .p_Val2_out_ap_vld(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out_ap_vld),
    .lhs_V_32_out(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_lhs_V_32_out),
    .lhs_V_32_out_ap_vld(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_lhs_V_32_out_ap_vld),
    .rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out),
    .rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out_ap_vld(grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out_ap_vld)
);

TOP_Modulation_Pipeline_VITIS_LOOP_60_3 grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start),
    .ap_done(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_done),
    .ap_idle(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_idle),
    .ap_ready(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_ready),
    .rand_bipolar_address0(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address0),
    .rand_bipolar_ce0(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce0),
    .rand_bipolar_q0(rand_bipolar_q0),
    .rand_bipolar_address1(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address1),
    .rand_bipolar_ce1(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce1),
    .rand_bipolar_q1(rand_bipolar_q1),
    .xr_2_write_assign_out(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_2_write_assign_out),
    .xr_2_write_assign_out_ap_vld(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_2_write_assign_out_ap_vld),
    .xr_3_write_assign_out(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_3_write_assign_out),
    .xr_3_write_assign_out_ap_vld(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_3_write_assign_out_ap_vld),
    .xr_1_write_assign_out(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_1_write_assign_out),
    .xr_1_write_assign_out_ap_vld(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_1_write_assign_out_ap_vld),
    .xi_0_write_assign_out(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_0_write_assign_out),
    .xi_0_write_assign_out_ap_vld(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_0_write_assign_out_ap_vld),
    .xi_1_write_assign_out(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_1_write_assign_out),
    .xi_1_write_assign_out_ap_vld(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_1_write_assign_out_ap_vld),
    .xr_0_write_assign_out(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_0_write_assign_out),
    .xr_0_write_assign_out_ap_vld(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_0_write_assign_out_ap_vld),
    .xi_2_write_assign_out(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_2_write_assign_out),
    .xi_2_write_assign_out_ap_vld(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_2_write_assign_out_ap_vld),
    .xi_3_write_assign_out(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_3_write_assign_out),
    .xi_3_write_assign_out_ap_vld(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_3_write_assign_out_ap_vld),
    .grp_fu_3389_p_din0(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_din0),
    .grp_fu_3389_p_din1(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_din1),
    .grp_fu_3389_p_dout0(grp_fu_1081_p_dout0),
    .grp_fu_3389_p_ce(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_ce),
    .grp_fu_3393_p_din0(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_din0),
    .grp_fu_3393_p_din1(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_din1),
    .grp_fu_3393_p_dout0(grp_fu_1085_p_dout0),
    .grp_fu_3393_p_ce(grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_ce)
);

TOP_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U34(
    .din0(grp_fu_561_p0),
    .din1(64'd4602678819172646912),
    .opcode(5'd3),
    .dout(grp_fu_561_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start_reg <= 1'b1;
        end else if ((grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_ready == 1'b1)) begin
            grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start_reg <= 1'b1;
        end else if ((grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_ready == 1'b1)) begin
            grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seedInitialization_fu_520_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_seedInitialization_fu_520_ap_start_reg <= 1'b1;
        end else if ((grp_seedInitialization_fu_520_ap_ready == 1'b1)) begin
            grp_seedInitialization_fu_520_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        reg_566 <= rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        reg_566 <= rngMT19937ICN_uniformRNG_mt_odd_0_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln938_2_reg_3297 <= icmp_ln938_2_fu_1442_p2;
        pre_result_V_reg_3289 <= pre_result_V_fu_1436_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln938_3_reg_3322 <= icmp_ln938_3_fu_2009_p2;
        pre_result_V_48_reg_3314 <= pre_result_V_48_fu_2003_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln938_4_reg_3347 <= icmp_ln938_4_fu_2577_p2;
        pre_result_V_49_reg_3339 <= pre_result_V_49_fu_2571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_571 <= rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ret_35_reg_3354 <= ret_35_fu_2926_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ret_36_reg_3369 <= ret_36_fu_2980_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_3240 <= grp_seedInitialization_fu_520_ap_return_0;
        rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_3245 <= grp_seedInitialization_fu_520_ap_return_1;
        rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_3250 <= grp_seedInitialization_fu_520_ap_return_2;
        rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_3255 <= grp_seedInitialization_fu_520_ap_return_3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_seedInitialization_fu_520_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_3389_ce = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_ce;
    end else begin
        grp_fu_3389_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_3393_ce = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_ce;
    end else begin
        grp_fu_3393_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_561_p0 = rand_sig_3_fu_2839_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_561_p0 = rand_sig_2_fu_2271_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_561_p0 = rand_sig_1_fu_1704_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_561_p0 = rand_sig_fu_1136_p1;
    end else begin
        grp_fu_561_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        rand_bipolar_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        rand_bipolar_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state9) & ((1'd0 == and_ln54_3_fu_2872_p2) | (icmp_ln938_4_reg_3347 == 1'd1)))) begin
        rand_bipolar_address0 = rand_bipolar_addr_7_gep_fu_403_p3;
    end else if (((1'd1 == and_ln54_3_fu_2872_p2) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln938_4_reg_3347 == 1'd0))) begin
        rand_bipolar_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state8) & ((1'd0 == and_ln54_2_fu_2304_p2) | (icmp_ln938_3_reg_3322 == 1'd1)))) begin
        rand_bipolar_address0 = rand_bipolar_addr_5_gep_fu_363_p3;
    end else if (((1'd1 == and_ln54_2_fu_2304_p2) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln938_3_reg_3322 == 1'd0))) begin
        rand_bipolar_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state7) & ((icmp_ln938_2_reg_3297 == 1'd1) | (1'd0 == and_ln54_1_fu_1737_p2)))) begin
        rand_bipolar_address0 = rand_bipolar_addr_3_gep_fu_323_p3;
    end else if (((icmp_ln938_2_reg_3297 == 1'd0) & (1'd1 == and_ln54_1_fu_1737_p2) & (1'b1 == ap_CS_fsm_state7))) begin
        rand_bipolar_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state6) & ((1'd0 == and_ln54_fu_1169_p2) | (icmp_ln938_fu_870_p2 == 1'd1)))) begin
        rand_bipolar_address0 = rand_bipolar_addr_1_gep_fu_274_p3;
    end else if (((1'd1 == and_ln54_fu_1169_p2) & (icmp_ln938_fu_870_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rand_bipolar_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        rand_bipolar_address0 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address0;
    end else begin
        rand_bipolar_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        rand_bipolar_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        rand_bipolar_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        rand_bipolar_address1 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_address1;
    end else begin
        rand_bipolar_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state9) & ((1'd0 == and_ln54_3_fu_2872_p2) | (icmp_ln938_4_reg_3347 == 1'd1))) | ((1'b1 == ap_CS_fsm_state7) & ((icmp_ln938_2_reg_3297 == 1'd1) | (1'd0 == and_ln54_1_fu_1737_p2))) | ((1'b1 == ap_CS_fsm_state8) & ((1'd0 == and_ln54_2_fu_2304_p2) | (icmp_ln938_3_reg_3322 == 1'd1))) | ((1'd1 == and_ln54_3_fu_2872_p2) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln938_4_reg_3347 == 1'd0)) | ((1'b1 == ap_CS_fsm_state6) & ((1'd0 == and_ln54_fu_1169_p2) | (icmp_ln938_fu_870_p2 == 1'd1))) | ((1'd1 == and_ln54_2_fu_2304_p2) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln938_3_reg_3322 == 1'd0)) | ((1'd1 == and_ln54_fu_1169_p2) & (icmp_ln938_fu_870_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((icmp_ln938_2_reg_3297 == 1'd0) & (1'd1 == and_ln54_1_fu_1737_p2) & (1'b1 == ap_CS_fsm_state7)))) begin
        rand_bipolar_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        rand_bipolar_ce0 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce0;
    end else begin
        rand_bipolar_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        rand_bipolar_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        rand_bipolar_ce1 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_rand_bipolar_ce1;
    end else begin
        rand_bipolar_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state9) & ((1'd0 == and_ln54_3_fu_2872_p2) | (icmp_ln938_4_reg_3347 == 1'd1))) | ((1'b1 == ap_CS_fsm_state7) & ((icmp_ln938_2_reg_3297 == 1'd1) | (1'd0 == and_ln54_1_fu_1737_p2))) | ((1'b1 == ap_CS_fsm_state8) & ((1'd0 == and_ln54_2_fu_2304_p2) | (icmp_ln938_3_reg_3322 == 1'd1))) | ((1'b1 == ap_CS_fsm_state6) & ((1'd0 == and_ln54_fu_1169_p2) | (icmp_ln938_fu_870_p2 == 1'd1))))) begin
        rand_bipolar_d0 = 64'd13830554455654793216;
    end else if ((((1'd1 == and_ln54_3_fu_2872_p2) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln938_4_reg_3347 == 1'd0)) | ((1'd1 == and_ln54_2_fu_2304_p2) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln938_3_reg_3322 == 1'd0)) | ((1'd1 == and_ln54_fu_1169_p2) & (icmp_ln938_fu_870_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((icmp_ln938_2_reg_3297 == 1'd0) & (1'd1 == and_ln54_1_fu_1737_p2) & (1'b1 == ap_CS_fsm_state7)))) begin
        rand_bipolar_d0 = 64'd4607182418800017408;
    end else begin
        rand_bipolar_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state9) & ((1'd0 == and_ln54_3_fu_2872_p2) | (icmp_ln938_4_reg_3347 == 1'd1))) | ((1'b1 == ap_CS_fsm_state7) & ((icmp_ln938_2_reg_3297 == 1'd1) | (1'd0 == and_ln54_1_fu_1737_p2))) | ((1'b1 == ap_CS_fsm_state8) & ((1'd0 == and_ln54_2_fu_2304_p2) | (icmp_ln938_3_reg_3322 == 1'd1))) | ((1'd1 == and_ln54_3_fu_2872_p2) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln938_4_reg_3347 == 1'd0)) | ((1'b1 == ap_CS_fsm_state6) & ((1'd0 == and_ln54_fu_1169_p2) | (icmp_ln938_fu_870_p2 == 1'd1))) | ((1'd1 == and_ln54_2_fu_2304_p2) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln938_3_reg_3322 == 1'd0)) | ((1'd1 == and_ln54_fu_1169_p2) & (icmp_ln938_fu_870_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((icmp_ln938_2_reg_3297 == 1'd0) & (1'd1 == and_ln54_1_fu_1737_p2) & (1'b1 == ap_CS_fsm_state7)))) begin
        rand_bipolar_we0 = 1'b1;
    end else begin
        rand_bipolar_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        rand_bipolar_we1 = 1'b1;
    end else begin
        rand_bipolar_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = 64'd314;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = 64'd201;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = 64'd200;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = 64'd312;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = 64'd199;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = grp_seedInitialization_fu_520_this_mt_even_0_address0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = 64'd315;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = 64'd202;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = 64'd313;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = grp_seedInitialization_fu_520_this_mt_even_0_ce0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = ret_35_reg_3354;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = ret_31_fu_651_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = grp_seedInitialization_fu_520_this_mt_even_0_d0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d1 = ret_37_fu_3034_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d1 = ret_33_fu_1790_p2;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state11))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = grp_seedInitialization_fu_520_this_mt_even_0_we0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state11))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we1 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = 64'd315;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = 64'd201;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = 64'd313;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = 64'd312;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = grp_seedInitialization_fu_520_this_mt_odd_0_address0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = 64'd314;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = 64'd200;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = 64'd199;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = grp_seedInitialization_fu_520_this_mt_odd_0_address1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = grp_seedInitialization_fu_520_this_mt_odd_0_ce0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = grp_seedInitialization_fu_520_this_mt_odd_0_ce1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = ret_38_fu_3089_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = ret_34_fu_2358_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = ret_32_fu_1223_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = grp_seedInitialization_fu_520_this_mt_odd_0_d0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state11))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = grp_seedInitialization_fu_520_this_mt_odd_0_we0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we1 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_seedInitialization_fu_520_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln961_2_fu_1600_p2 = ($signed(sub_ln947_2_fu_1469_p2) + $signed(32'd4294967242));

assign add_ln961_3_fu_2167_p2 = ($signed(sub_ln947_3_fu_2036_p2) + $signed(32'd4294967242));

assign add_ln961_4_fu_2735_p2 = ($signed(sub_ln947_4_fu_2604_p2) + $signed(32'd4294967242));

assign add_ln961_fu_1032_p2 = ($signed(sub_ln947_fu_898_p2) + $signed(32'd4294967242));

assign add_ln968_2_fu_1670_p2 = (sub_ln969_2_fu_1664_p2 + 11'd1);

assign add_ln968_3_fu_2237_p2 = (sub_ln969_3_fu_2231_p2 + 11'd1);

assign add_ln968_4_fu_2805_p2 = (sub_ln969_4_fu_2799_p2 + 11'd1);

assign add_ln968_fu_1102_p2 = (sub_ln969_fu_1096_p2 + 11'd1);

assign and_ln54_1_fu_1737_p2 = (or_ln54_1_fu_1731_p2 & grp_fu_561_p2);

assign and_ln54_2_fu_2304_p2 = (or_ln54_2_fu_2298_p2 & grp_fu_561_p2);

assign and_ln54_3_fu_2872_p2 = (or_ln54_3_fu_2866_p2 & grp_fu_561_p2);

assign and_ln54_fu_1169_p2 = (or_ln54_fu_1163_p2 & grp_fu_561_p2);

assign and_ln952_10_fu_2667_p2 = (pre_result_V_49_reg_3339 & or_ln952_7_fu_2661_p2);

assign and_ln952_4_fu_1002_p2 = (xor_ln952_fu_982_p2 & p_Result_260_fu_988_p3);

assign and_ln952_5_fu_1532_p2 = (pre_result_V_reg_3289 & or_ln952_fu_1526_p2);

assign and_ln952_6_fu_1570_p2 = (xor_ln952_2_fu_1551_p2 & p_Result_264_fu_1557_p3);

assign and_ln952_7_fu_2137_p2 = (xor_ln952_3_fu_2118_p2 & p_Result_268_fu_2124_p3);

assign and_ln952_8_fu_2705_p2 = (xor_ln952_4_fu_2686_p2 & p_Result_272_fu_2692_p3);

assign and_ln952_9_fu_2099_p2 = (pre_result_V_48_reg_3314 & or_ln952_6_fu_2093_p2);

assign and_ln952_fu_962_p2 = (pre_result_V_47_fu_864_p2 & or_ln952_5_fu_956_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return_0 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_0_write_assign_out;

assign ap_return_1 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_1_write_assign_out;

assign ap_return_2 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_2_write_assign_out;

assign ap_return_3 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xr_3_write_assign_out;

assign ap_return_4 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_0_write_assign_out;

assign ap_return_5 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_1_write_assign_out;

assign ap_return_6 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_2_write_assign_out;

assign ap_return_7 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_xi_3_write_assign_out;

assign grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_ap_start_reg;

assign grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_ap_start_reg;

assign grp_fu_1081_p_ce = grp_fu_3389_ce;

assign grp_fu_1081_p_din0 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_din0;

assign grp_fu_1081_p_din1 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3389_p_din1;

assign grp_fu_1085_p_ce = grp_fu_3393_ce;

assign grp_fu_1085_p_din0 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_din0;

assign grp_fu_1085_p_din1 = grp_Modulation_Pipeline_VITIS_LOOP_60_3_fu_548_grp_fu_3393_p_din1;

assign grp_seedInitialization_fu_520_ap_start = grp_seedInitialization_fu_520_ap_start_reg;

assign icmp_ln54_1_fu_1157_p2 = ((trunc_ln_fu_1141_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_2_fu_1719_p2 = ((select_ln968_2_fu_1676_p3 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln54_3_fu_1725_p2 = ((trunc_ln54_1_fu_1709_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_4_fu_2286_p2 = ((select_ln968_3_fu_2243_p3 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln54_5_fu_2292_p2 = ((trunc_ln54_2_fu_2276_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_6_fu_2854_p2 = ((select_ln968_4_fu_2811_p3 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln54_7_fu_2860_p2 = ((trunc_ln54_3_fu_2844_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_1151_p2 = ((select_ln968_fu_1108_p3 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln938_2_fu_1442_p2 = ((zext_ln1691_6_fu_1432_p1 == pre_result_V_29_fu_1416_p2) ? 1'b1 : 1'b0);

assign icmp_ln938_3_fu_2009_p2 = ((zext_ln1691_8_fu_1999_p1 == pre_result_V_36_fu_1983_p2) ? 1'b1 : 1'b0);

assign icmp_ln938_4_fu_2577_p2 = ((zext_ln1691_10_fu_2567_p1 == pre_result_V_41_fu_2551_p2) ? 1'b1 : 1'b0);

assign icmp_ln938_fu_870_p2 = ((zext_ln1691_4_fu_860_p1 == pre_result_V_23_fu_844_p2) ? 1'b1 : 1'b0);

assign icmp_ln949_2_fu_1491_p2 = (($signed(tmp_414_fu_1481_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln949_3_fu_2058_p2 = (($signed(tmp_423_fu_2048_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln949_4_fu_2626_p2 = (($signed(tmp_432_fu_2616_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln949_fu_920_p2 = (($signed(tmp_405_fu_910_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln952_2_fu_1537_p2 = ((and_ln952_5_fu_1532_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln952_3_fu_2104_p2 = ((and_ln952_9_fu_2099_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln952_4_fu_2672_p2 = ((and_ln952_10_fu_2667_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln952_fu_968_p2 = ((and_ln952_fu_962_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln961_2_fu_1564_p2 = (($signed(lsb_index_2_fu_1475_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln961_3_fu_2131_p2 = (($signed(lsb_index_3_fu_2042_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln961_4_fu_2699_p2 = (($signed(lsb_index_4_fu_2610_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln961_fu_996_p2 = (($signed(lsb_index_fu_904_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);


always @ (p_Result_263_fu_1448_p4) begin
    if (p_Result_263_fu_1448_p4[0] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd0;
    end else if (p_Result_263_fu_1448_p4[1] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd1;
    end else if (p_Result_263_fu_1448_p4[2] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd2;
    end else if (p_Result_263_fu_1448_p4[3] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd3;
    end else if (p_Result_263_fu_1448_p4[4] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd4;
    end else if (p_Result_263_fu_1448_p4[5] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd5;
    end else if (p_Result_263_fu_1448_p4[6] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd6;
    end else if (p_Result_263_fu_1448_p4[7] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd7;
    end else if (p_Result_263_fu_1448_p4[8] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd8;
    end else if (p_Result_263_fu_1448_p4[9] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd9;
    end else if (p_Result_263_fu_1448_p4[10] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd10;
    end else if (p_Result_263_fu_1448_p4[11] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd11;
    end else if (p_Result_263_fu_1448_p4[12] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd12;
    end else if (p_Result_263_fu_1448_p4[13] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd13;
    end else if (p_Result_263_fu_1448_p4[14] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd14;
    end else if (p_Result_263_fu_1448_p4[15] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd15;
    end else if (p_Result_263_fu_1448_p4[16] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd16;
    end else if (p_Result_263_fu_1448_p4[17] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd17;
    end else if (p_Result_263_fu_1448_p4[18] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd18;
    end else if (p_Result_263_fu_1448_p4[19] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd19;
    end else if (p_Result_263_fu_1448_p4[20] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd20;
    end else if (p_Result_263_fu_1448_p4[21] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd21;
    end else if (p_Result_263_fu_1448_p4[22] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd22;
    end else if (p_Result_263_fu_1448_p4[23] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd23;
    end else if (p_Result_263_fu_1448_p4[24] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd24;
    end else if (p_Result_263_fu_1448_p4[25] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd25;
    end else if (p_Result_263_fu_1448_p4[26] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd26;
    end else if (p_Result_263_fu_1448_p4[27] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd27;
    end else if (p_Result_263_fu_1448_p4[28] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd28;
    end else if (p_Result_263_fu_1448_p4[29] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd29;
    end else if (p_Result_263_fu_1448_p4[30] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd30;
    end else if (p_Result_263_fu_1448_p4[31] == 1'b1) begin
        l_2_fu_1457_p3 = 32'd31;
    end else begin
        l_2_fu_1457_p3 = 32'd32;
    end
end


always @ (p_Result_267_fu_2015_p4) begin
    if (p_Result_267_fu_2015_p4[0] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd0;
    end else if (p_Result_267_fu_2015_p4[1] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd1;
    end else if (p_Result_267_fu_2015_p4[2] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd2;
    end else if (p_Result_267_fu_2015_p4[3] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd3;
    end else if (p_Result_267_fu_2015_p4[4] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd4;
    end else if (p_Result_267_fu_2015_p4[5] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd5;
    end else if (p_Result_267_fu_2015_p4[6] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd6;
    end else if (p_Result_267_fu_2015_p4[7] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd7;
    end else if (p_Result_267_fu_2015_p4[8] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd8;
    end else if (p_Result_267_fu_2015_p4[9] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd9;
    end else if (p_Result_267_fu_2015_p4[10] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd10;
    end else if (p_Result_267_fu_2015_p4[11] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd11;
    end else if (p_Result_267_fu_2015_p4[12] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd12;
    end else if (p_Result_267_fu_2015_p4[13] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd13;
    end else if (p_Result_267_fu_2015_p4[14] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd14;
    end else if (p_Result_267_fu_2015_p4[15] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd15;
    end else if (p_Result_267_fu_2015_p4[16] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd16;
    end else if (p_Result_267_fu_2015_p4[17] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd17;
    end else if (p_Result_267_fu_2015_p4[18] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd18;
    end else if (p_Result_267_fu_2015_p4[19] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd19;
    end else if (p_Result_267_fu_2015_p4[20] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd20;
    end else if (p_Result_267_fu_2015_p4[21] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd21;
    end else if (p_Result_267_fu_2015_p4[22] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd22;
    end else if (p_Result_267_fu_2015_p4[23] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd23;
    end else if (p_Result_267_fu_2015_p4[24] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd24;
    end else if (p_Result_267_fu_2015_p4[25] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd25;
    end else if (p_Result_267_fu_2015_p4[26] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd26;
    end else if (p_Result_267_fu_2015_p4[27] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd27;
    end else if (p_Result_267_fu_2015_p4[28] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd28;
    end else if (p_Result_267_fu_2015_p4[29] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd29;
    end else if (p_Result_267_fu_2015_p4[30] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd30;
    end else if (p_Result_267_fu_2015_p4[31] == 1'b1) begin
        l_3_fu_2024_p3 = 32'd31;
    end else begin
        l_3_fu_2024_p3 = 32'd32;
    end
end


always @ (p_Result_271_fu_2583_p4) begin
    if (p_Result_271_fu_2583_p4[0] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd0;
    end else if (p_Result_271_fu_2583_p4[1] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd1;
    end else if (p_Result_271_fu_2583_p4[2] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd2;
    end else if (p_Result_271_fu_2583_p4[3] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd3;
    end else if (p_Result_271_fu_2583_p4[4] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd4;
    end else if (p_Result_271_fu_2583_p4[5] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd5;
    end else if (p_Result_271_fu_2583_p4[6] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd6;
    end else if (p_Result_271_fu_2583_p4[7] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd7;
    end else if (p_Result_271_fu_2583_p4[8] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd8;
    end else if (p_Result_271_fu_2583_p4[9] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd9;
    end else if (p_Result_271_fu_2583_p4[10] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd10;
    end else if (p_Result_271_fu_2583_p4[11] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd11;
    end else if (p_Result_271_fu_2583_p4[12] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd12;
    end else if (p_Result_271_fu_2583_p4[13] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd13;
    end else if (p_Result_271_fu_2583_p4[14] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd14;
    end else if (p_Result_271_fu_2583_p4[15] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd15;
    end else if (p_Result_271_fu_2583_p4[16] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd16;
    end else if (p_Result_271_fu_2583_p4[17] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd17;
    end else if (p_Result_271_fu_2583_p4[18] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd18;
    end else if (p_Result_271_fu_2583_p4[19] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd19;
    end else if (p_Result_271_fu_2583_p4[20] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd20;
    end else if (p_Result_271_fu_2583_p4[21] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd21;
    end else if (p_Result_271_fu_2583_p4[22] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd22;
    end else if (p_Result_271_fu_2583_p4[23] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd23;
    end else if (p_Result_271_fu_2583_p4[24] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd24;
    end else if (p_Result_271_fu_2583_p4[25] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd25;
    end else if (p_Result_271_fu_2583_p4[26] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd26;
    end else if (p_Result_271_fu_2583_p4[27] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd27;
    end else if (p_Result_271_fu_2583_p4[28] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd28;
    end else if (p_Result_271_fu_2583_p4[29] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd29;
    end else if (p_Result_271_fu_2583_p4[30] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd30;
    end else if (p_Result_271_fu_2583_p4[31] == 1'b1) begin
        l_4_fu_2592_p3 = 32'd31;
    end else begin
        l_4_fu_2592_p3 = 32'd32;
    end
end


always @ (p_Result_259_fu_876_p4) begin
    if (p_Result_259_fu_876_p4[0] == 1'b1) begin
        l_fu_886_p3 = 32'd0;
    end else if (p_Result_259_fu_876_p4[1] == 1'b1) begin
        l_fu_886_p3 = 32'd1;
    end else if (p_Result_259_fu_876_p4[2] == 1'b1) begin
        l_fu_886_p3 = 32'd2;
    end else if (p_Result_259_fu_876_p4[3] == 1'b1) begin
        l_fu_886_p3 = 32'd3;
    end else if (p_Result_259_fu_876_p4[4] == 1'b1) begin
        l_fu_886_p3 = 32'd4;
    end else if (p_Result_259_fu_876_p4[5] == 1'b1) begin
        l_fu_886_p3 = 32'd5;
    end else if (p_Result_259_fu_876_p4[6] == 1'b1) begin
        l_fu_886_p3 = 32'd6;
    end else if (p_Result_259_fu_876_p4[7] == 1'b1) begin
        l_fu_886_p3 = 32'd7;
    end else if (p_Result_259_fu_876_p4[8] == 1'b1) begin
        l_fu_886_p3 = 32'd8;
    end else if (p_Result_259_fu_876_p4[9] == 1'b1) begin
        l_fu_886_p3 = 32'd9;
    end else if (p_Result_259_fu_876_p4[10] == 1'b1) begin
        l_fu_886_p3 = 32'd10;
    end else if (p_Result_259_fu_876_p4[11] == 1'b1) begin
        l_fu_886_p3 = 32'd11;
    end else if (p_Result_259_fu_876_p4[12] == 1'b1) begin
        l_fu_886_p3 = 32'd12;
    end else if (p_Result_259_fu_876_p4[13] == 1'b1) begin
        l_fu_886_p3 = 32'd13;
    end else if (p_Result_259_fu_876_p4[14] == 1'b1) begin
        l_fu_886_p3 = 32'd14;
    end else if (p_Result_259_fu_876_p4[15] == 1'b1) begin
        l_fu_886_p3 = 32'd15;
    end else if (p_Result_259_fu_876_p4[16] == 1'b1) begin
        l_fu_886_p3 = 32'd16;
    end else if (p_Result_259_fu_876_p4[17] == 1'b1) begin
        l_fu_886_p3 = 32'd17;
    end else if (p_Result_259_fu_876_p4[18] == 1'b1) begin
        l_fu_886_p3 = 32'd18;
    end else if (p_Result_259_fu_876_p4[19] == 1'b1) begin
        l_fu_886_p3 = 32'd19;
    end else if (p_Result_259_fu_876_p4[20] == 1'b1) begin
        l_fu_886_p3 = 32'd20;
    end else if (p_Result_259_fu_876_p4[21] == 1'b1) begin
        l_fu_886_p3 = 32'd21;
    end else if (p_Result_259_fu_876_p4[22] == 1'b1) begin
        l_fu_886_p3 = 32'd22;
    end else if (p_Result_259_fu_876_p4[23] == 1'b1) begin
        l_fu_886_p3 = 32'd23;
    end else if (p_Result_259_fu_876_p4[24] == 1'b1) begin
        l_fu_886_p3 = 32'd24;
    end else if (p_Result_259_fu_876_p4[25] == 1'b1) begin
        l_fu_886_p3 = 32'd25;
    end else if (p_Result_259_fu_876_p4[26] == 1'b1) begin
        l_fu_886_p3 = 32'd26;
    end else if (p_Result_259_fu_876_p4[27] == 1'b1) begin
        l_fu_886_p3 = 32'd27;
    end else if (p_Result_259_fu_876_p4[28] == 1'b1) begin
        l_fu_886_p3 = 32'd28;
    end else if (p_Result_259_fu_876_p4[29] == 1'b1) begin
        l_fu_886_p3 = 32'd29;
    end else if (p_Result_259_fu_876_p4[30] == 1'b1) begin
        l_fu_886_p3 = 32'd30;
    end else if (p_Result_259_fu_876_p4[31] == 1'b1) begin
        l_fu_886_p3 = 32'd31;
    end else begin
        l_fu_886_p3 = 32'd32;
    end
end

assign lsb_index_2_fu_1475_p2 = ($signed(sub_ln947_2_fu_1469_p2) + $signed(32'd4294967243));

assign lsb_index_3_fu_2042_p2 = ($signed(sub_ln947_3_fu_2036_p2) + $signed(32'd4294967243));

assign lsb_index_4_fu_2610_p2 = ($signed(sub_ln947_4_fu_2604_p2) + $signed(32'd4294967243));

assign lsb_index_fu_904_p2 = ($signed(sub_ln947_fu_898_p2) + $signed(32'd4294967243));

assign lshr_ln950_2_fu_1514_p2 = 32'd4294967295 >> zext_ln950_2_fu_1510_p1;

assign lshr_ln950_3_fu_2081_p2 = 32'd4294967295 >> zext_ln950_3_fu_2077_p1;

assign lshr_ln950_4_fu_2649_p2 = 32'd4294967295 >> zext_ln950_4_fu_2645_p1;

assign lshr_ln950_fu_944_p2 = 32'd4294967295 >> zext_ln950_fu_940_p1;

assign lshr_ln961_2_fu_1610_p2 = zext_ln960_2_fu_1497_p1 >> zext_ln961_2_fu_1606_p1;

assign lshr_ln961_3_fu_2177_p2 = zext_ln960_3_fu_2064_p1 >> zext_ln961_3_fu_2173_p1;

assign lshr_ln961_4_fu_2745_p2 = zext_ln960_4_fu_2632_p1 >> zext_ln961_4_fu_2741_p1;

assign lshr_ln961_fu_1042_p2 = zext_ln960_fu_926_p1 >> zext_ln961_fu_1038_p1;

assign m_13_fu_1068_p2 = (m_fu_1056_p3 + zext_ln964_fu_1064_p1);

assign m_17_fu_1624_p3 = ((icmp_ln961_2_fu_1564_p2[0:0] == 1'b1) ? lshr_ln961_2_fu_1610_p2 : shl_ln962_2_fu_1586_p2);

assign m_18_fu_1636_p2 = (m_17_fu_1624_p3 + zext_ln964_2_fu_1632_p1);

assign m_21_fu_2191_p3 = ((icmp_ln961_3_fu_2131_p2[0:0] == 1'b1) ? lshr_ln961_3_fu_2177_p2 : shl_ln962_3_fu_2153_p2);

assign m_22_fu_2203_p2 = (m_21_fu_2191_p3 + zext_ln964_3_fu_2199_p1);

assign m_25_fu_2759_p3 = ((icmp_ln961_4_fu_2699_p2[0:0] == 1'b1) ? lshr_ln961_4_fu_2745_p2 : shl_ln962_4_fu_2721_p2);

assign m_26_fu_2771_p2 = (m_25_fu_2759_p3 + zext_ln964_4_fu_2767_p1);

assign m_28_fu_1074_p4 = {{m_13_fu_1068_p2[63:1]}};

assign m_29_fu_1642_p4 = {{m_18_fu_1636_p2[63:1]}};

assign m_30_fu_2209_p4 = {{m_22_fu_2203_p2[63:1]}};

assign m_31_fu_2777_p4 = {{m_26_fu_2771_p2[63:1]}};

assign m_fu_1056_p3 = ((icmp_ln961_fu_996_p2[0:0] == 1'b1) ? lshr_ln961_fu_1042_p2 : shl_ln962_fu_1018_p2);

assign or_ln54_1_fu_1731_p2 = (icmp_ln54_3_fu_1725_p2 | icmp_ln54_2_fu_1719_p2);

assign or_ln54_2_fu_2298_p2 = (icmp_ln54_5_fu_2292_p2 | icmp_ln54_4_fu_2286_p2);

assign or_ln54_3_fu_2866_p2 = (icmp_ln54_7_fu_2860_p2 | icmp_ln54_6_fu_2854_p2);

assign or_ln54_fu_1163_p2 = (icmp_ln54_fu_1151_p2 | icmp_ln54_1_fu_1157_p2);

assign or_ln952_5_fu_956_p2 = (shl_ln952_fu_950_p2 | lshr_ln950_fu_944_p2);

assign or_ln952_6_fu_2093_p2 = (shl_ln952_3_fu_2087_p2 | lshr_ln950_3_fu_2081_p2);

assign or_ln952_7_fu_2661_p2 = (shl_ln952_4_fu_2655_p2 | lshr_ln950_4_fu_2649_p2);

assign or_ln952_fu_1526_p2 = (shl_ln952_2_fu_1520_p2 | lshr_ln950_2_fu_1514_p2);

assign p_Result_240_fu_1656_p3 = m_18_fu_1636_p2[32'd54];

assign p_Result_246_fu_2223_p3 = m_22_fu_2203_p2[32'd54];

assign p_Result_252_fu_2791_p3 = m_26_fu_2771_p2[32'd54];

assign p_Result_258_fu_611_p1 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out[0:0];

integer ap_tvar_int_0;

always @ (pre_result_V_47_fu_864_p2) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_259_fu_876_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_259_fu_876_p4[ap_tvar_int_0] = pre_result_V_47_fu_864_p2[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_260_fu_988_p3 = pre_result_V_47_fu_864_p2[lsb_index_fu_904_p2];

assign p_Result_261_fu_1124_p5 = {{tmp_fu_1116_p3}, {zext_ln965_fu_1084_p1[51:0]}};

assign p_Result_262_fu_1183_p1 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out[0:0];

integer ap_tvar_int_1;

always @ (pre_result_V_reg_3289) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_263_fu_1448_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_263_fu_1448_p4[ap_tvar_int_1] = pre_result_V_reg_3289[31 - ap_tvar_int_1];
        end
    end
end

assign p_Result_264_fu_1557_p3 = pre_result_V_reg_3289[lsb_index_2_fu_1475_p2];

assign p_Result_265_fu_1692_p5 = {{tmp_s_fu_1684_p3}, {zext_ln965_2_fu_1652_p1[51:0]}};

assign p_Result_266_fu_1750_p1 = reg_566[0:0];

integer ap_tvar_int_2;

always @ (pre_result_V_48_reg_3314) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            p_Result_267_fu_2015_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_267_fu_2015_p4[ap_tvar_int_2] = pre_result_V_48_reg_3314[31 - ap_tvar_int_2];
        end
    end
end

assign p_Result_268_fu_2124_p3 = pre_result_V_48_reg_3314[lsb_index_3_fu_2042_p2];

assign p_Result_269_fu_2259_p5 = {{tmp_34_fu_2251_p3}, {zext_ln965_3_fu_2219_p1[51:0]}};

assign p_Result_270_fu_2318_p1 = reg_571[0:0];

integer ap_tvar_int_3;

always @ (pre_result_V_49_reg_3339) begin
    for (ap_tvar_int_3 = 32 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 31 - 0) begin
            p_Result_271_fu_2583_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_271_fu_2583_p4[ap_tvar_int_3] = pre_result_V_49_reg_3339[31 - ap_tvar_int_3];
        end
    end
end

assign p_Result_272_fu_2692_p3 = pre_result_V_49_reg_3339[lsb_index_4_fu_2610_p2];

assign p_Result_273_fu_2827_p5 = {{tmp_35_fu_2819_p3}, {zext_ln965_4_fu_2787_p1[51:0]}};

assign p_Result_274_fu_2886_p1 = reg_566[0:0];

assign p_Result_275_fu_2940_p1 = reg_571[0:0];

assign p_Result_276_fu_2994_p1 = rngMT19937ICN_uniformRNG_mt_odd_0_V_q1[0:0];

assign p_Result_277_fu_3049_p1 = rngMT19937ICN_uniformRNG_mt_even_0_V_q0[0:0];

assign p_Result_s_fu_1088_p3 = m_13_fu_1068_p2[32'd54];

assign pre_result_V_18_fu_672_p2 = (zext_ln1691_fu_668_p1 ^ ret_31_fu_651_p2);

assign pre_result_V_19_fu_792_p2 = (ret_fu_752_p19 ^ pre_result_V_18_fu_672_p2);

assign pre_result_V_23_fu_844_p2 = (ret_13_fu_828_p7 ^ pre_result_V_19_fu_792_p2);

assign pre_result_V_24_fu_1244_p2 = (zext_ln1691_5_fu_1240_p1 ^ ret_32_fu_1223_p2);

assign pre_result_V_28_fu_1364_p2 = (ret_16_fu_1324_p19 ^ pre_result_V_24_fu_1244_p2);

assign pre_result_V_29_fu_1416_p2 = (ret_17_fu_1400_p7 ^ pre_result_V_28_fu_1364_p2);

assign pre_result_V_32_fu_1811_p2 = (zext_ln1691_7_fu_1807_p1 ^ ret_33_fu_1790_p2);

assign pre_result_V_33_fu_1931_p2 = (ret_20_fu_1891_p19 ^ pre_result_V_32_fu_1811_p2);

assign pre_result_V_36_fu_1983_p2 = (ret_21_fu_1967_p7 ^ pre_result_V_33_fu_1931_p2);

assign pre_result_V_39_fu_2379_p2 = (zext_ln1691_9_fu_2375_p1 ^ ret_34_fu_2358_p2);

assign pre_result_V_40_fu_2499_p2 = (ret_24_fu_2459_p19 ^ pre_result_V_39_fu_2379_p2);

assign pre_result_V_41_fu_2551_p2 = (ret_25_fu_2535_p7 ^ pre_result_V_40_fu_2499_p2);

assign pre_result_V_47_fu_864_p2 = (zext_ln1691_4_fu_860_p1 ^ pre_result_V_23_fu_844_p2);

assign pre_result_V_48_fu_2003_p2 = (zext_ln1691_8_fu_1999_p1 ^ pre_result_V_36_fu_1983_p2);

assign pre_result_V_49_fu_2571_p2 = (zext_ln1691_10_fu_2567_p1 ^ pre_result_V_41_fu_2551_p2);

assign pre_result_V_fu_1436_p2 = (zext_ln1691_6_fu_1432_p1 ^ pre_result_V_29_fu_1416_p2);

assign r_13_fu_850_p4 = {{pre_result_V_23_fu_844_p2[31:18]}};

assign r_14_fu_1230_p4 = {{ret_32_fu_1223_p2[31:11]}};

assign r_15_fu_1422_p4 = {{pre_result_V_29_fu_1416_p2[31:18]}};

assign r_16_fu_1797_p4 = {{ret_33_fu_1790_p2[31:11]}};

assign r_17_fu_1989_p4 = {{pre_result_V_36_fu_1983_p2[31:18]}};

assign r_18_fu_2365_p4 = {{ret_34_fu_2358_p2[31:11]}};

assign r_19_fu_2557_p4 = {{pre_result_V_41_fu_2551_p2[31:18]}};

assign r_fu_658_p4 = {{ret_31_fu_651_p2[31:11]}};

assign rand_bipolar_addr_1_gep_fu_274_p3 = 64'd0;

assign rand_bipolar_addr_3_gep_fu_323_p3 = 64'd1;

assign rand_bipolar_addr_5_gep_fu_363_p3 = 64'd2;

assign rand_bipolar_addr_7_gep_fu_403_p3 = 64'd3;

assign rand_sig_1_fu_1704_p1 = p_Result_265_fu_1692_p5;

assign rand_sig_2_fu_2271_p1 = p_Result_269_fu_2259_p5;

assign rand_sig_3_fu_2839_p1 = p_Result_273_fu_2827_p5;

assign rand_sig_fu_1136_p1 = p_Result_261_fu_1124_p5;

assign ret_13_fu_828_p7 = {{{{{{tmp_49_fu_798_p4}, {1'd0}}, {tmp_50_fu_808_p4}}, {3'd0}}, {tmp_51_fu_818_p4}}, {17'd0}};

assign ret_16_fu_1324_p19 = {{{{{{{{{{{{{{{{{{tmp_409_fu_1250_p3}, {2'd0}}, {tmp_53_fu_1258_p4}}, {1'd0}}, {tmp_410_fu_1268_p3}}, {2'd0}}, {tmp_411_fu_1276_p3}}, {1'd0}}, {tmp_54_fu_1284_p4}}, {3'd0}}, {tmp_412_fu_1294_p3}}, {1'd0}}, {tmp_413_fu_1302_p3}}, {1'd0}}, {tmp_55_fu_1310_p4}}, {1'd0}}, {trunc_ln1542_2_fu_1320_p1}}, {7'd0}};

assign ret_17_fu_1400_p7 = {{{{{{tmp_56_fu_1370_p4}, {1'd0}}, {tmp_57_fu_1380_p4}}, {3'd0}}, {tmp_58_fu_1390_p4}}, {17'd0}};

assign ret_20_fu_1891_p19 = {{{{{{{{{{{{{{{{{{tmp_418_fu_1817_p3}, {2'd0}}, {tmp_60_fu_1825_p4}}, {1'd0}}, {tmp_419_fu_1835_p3}}, {2'd0}}, {tmp_420_fu_1843_p3}}, {1'd0}}, {tmp_61_fu_1851_p4}}, {3'd0}}, {tmp_421_fu_1861_p3}}, {1'd0}}, {tmp_422_fu_1869_p3}}, {1'd0}}, {tmp_62_fu_1877_p4}}, {1'd0}}, {trunc_ln1542_3_fu_1887_p1}}, {7'd0}};

assign ret_21_fu_1967_p7 = {{{{{{tmp_63_fu_1937_p4}, {1'd0}}, {tmp_64_fu_1947_p4}}, {3'd0}}, {tmp_65_fu_1957_p4}}, {17'd0}};

assign ret_24_fu_2459_p19 = {{{{{{{{{{{{{{{{{{tmp_427_fu_2385_p3}, {2'd0}}, {tmp_67_fu_2393_p4}}, {1'd0}}, {tmp_428_fu_2403_p3}}, {2'd0}}, {tmp_429_fu_2411_p3}}, {1'd0}}, {tmp_68_fu_2419_p4}}, {3'd0}}, {tmp_430_fu_2429_p3}}, {1'd0}}, {tmp_431_fu_2437_p3}}, {1'd0}}, {tmp_69_fu_2445_p4}}, {1'd0}}, {trunc_ln1542_4_fu_2455_p1}}, {7'd0}};

assign ret_25_fu_2535_p7 = {{{{{{tmp_70_fu_2505_p4}, {1'd0}}, {tmp_71_fu_2515_p4}}, {3'd0}}, {tmp_72_fu_2525_p4}}, {17'd0}};

assign ret_31_fu_651_p2 = (zext_ln1043_fu_633_p1 ^ xor_ln1544_fu_645_p2);

assign ret_32_fu_1223_p2 = (xor_ln1544_6_fu_1217_p2 ^ rngMT19937ICN_uniformRNG_mt_even_0_V_q0);

assign ret_33_fu_1790_p2 = (xor_ln1544_8_fu_1784_p2 ^ rngMT19937ICN_uniformRNG_mt_odd_0_V_q1);

assign ret_34_fu_2358_p2 = (xor_ln1544_10_fu_2352_p2 ^ rngMT19937ICN_uniformRNG_mt_even_0_V_q0);

assign ret_35_fu_2926_p2 = (xor_ln1544_12_fu_2920_p2 ^ rngMT19937ICN_uniformRNG_mt_odd_0_V_q1);

assign ret_36_fu_2980_p2 = (xor_ln1544_14_fu_2974_p2 ^ rngMT19937ICN_uniformRNG_mt_even_0_V_q0);

assign ret_37_fu_3034_p2 = (xor_ln1544_16_fu_3028_p2 ^ rngMT19937ICN_uniformRNG_mt_odd_0_V_q0);

assign ret_38_fu_3089_p2 = (xor_ln1544_18_fu_3083_p2 ^ rngMT19937ICN_uniformRNG_mt_even_0_V_q1);

assign ret_fu_752_p19 = {{{{{{{{{{{{{{{{{{tmp_400_fu_678_p3}, {2'd0}}, {tmp_46_fu_686_p4}}, {1'd0}}, {tmp_401_fu_696_p3}}, {2'd0}}, {tmp_402_fu_704_p3}}, {1'd0}}, {tmp_47_fu_712_p4}}, {3'd0}}, {tmp_403_fu_722_p3}}, {1'd0}}, {tmp_404_fu_730_p3}}, {1'd0}}, {tmp_48_fu_738_p4}}, {1'd0}}, {trunc_ln1542_fu_748_p1}}, {7'd0}};

assign select_ln722_2_fu_1209_p3 = ((p_Result_262_fu_1183_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln722_3_fu_1776_p3 = ((p_Result_266_fu_1750_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln722_4_fu_2344_p3 = ((p_Result_270_fu_2318_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln722_5_fu_2912_p3 = ((p_Result_274_fu_2886_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln722_6_fu_2966_p3 = ((p_Result_275_fu_2940_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln722_7_fu_3020_p3 = ((p_Result_276_fu_2994_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln722_8_fu_3075_p3 = ((p_Result_277_fu_3049_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln722_fu_637_p3 = ((p_Result_258_fu_611_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln949_2_fu_1592_p3 = ((icmp_ln949_2_fu_1491_p2[0:0] == 1'b1) ? icmp_ln952_2_fu_1537_p2 : p_Result_264_fu_1557_p3);

assign select_ln949_3_fu_2159_p3 = ((icmp_ln949_3_fu_2058_p2[0:0] == 1'b1) ? icmp_ln952_3_fu_2104_p2 : p_Result_268_fu_2124_p3);

assign select_ln949_4_fu_2727_p3 = ((icmp_ln949_4_fu_2626_p2[0:0] == 1'b1) ? icmp_ln952_4_fu_2672_p2 : p_Result_272_fu_2692_p3);

assign select_ln949_fu_1024_p3 = ((icmp_ln949_fu_920_p2[0:0] == 1'b1) ? icmp_ln952_fu_968_p2 : p_Result_260_fu_988_p3);

assign select_ln961_5_fu_1616_p3 = ((icmp_ln961_2_fu_1564_p2[0:0] == 1'b1) ? select_ln949_2_fu_1592_p3 : and_ln952_6_fu_1570_p2);

assign select_ln961_7_fu_2183_p3 = ((icmp_ln961_3_fu_2131_p2[0:0] == 1'b1) ? select_ln949_3_fu_2159_p3 : and_ln952_7_fu_2137_p2);

assign select_ln961_9_fu_2751_p3 = ((icmp_ln961_4_fu_2699_p2[0:0] == 1'b1) ? select_ln949_4_fu_2727_p3 : and_ln952_8_fu_2705_p2);

assign select_ln961_fu_1048_p3 = ((icmp_ln961_fu_996_p2[0:0] == 1'b1) ? select_ln949_fu_1024_p3 : and_ln952_4_fu_1002_p2);

assign select_ln968_2_fu_1676_p3 = ((p_Result_240_fu_1656_p3[0:0] == 1'b1) ? add_ln968_2_fu_1670_p2 : sub_ln969_2_fu_1664_p2);

assign select_ln968_3_fu_2243_p3 = ((p_Result_246_fu_2223_p3[0:0] == 1'b1) ? add_ln968_3_fu_2237_p2 : sub_ln969_3_fu_2231_p2);

assign select_ln968_4_fu_2811_p3 = ((p_Result_252_fu_2791_p3[0:0] == 1'b1) ? add_ln968_4_fu_2805_p2 : sub_ln969_4_fu_2799_p2);

assign select_ln968_fu_1108_p3 = ((p_Result_s_fu_1088_p3[0:0] == 1'b1) ? add_ln968_fu_1102_p2 : sub_ln969_fu_1096_p2);

assign shl_ln952_2_fu_1520_p2 = 32'd1 << lsb_index_2_fu_1475_p2;

assign shl_ln952_3_fu_2087_p2 = 32'd1 << lsb_index_3_fu_2042_p2;

assign shl_ln952_4_fu_2655_p2 = 32'd1 << lsb_index_4_fu_2610_p2;

assign shl_ln952_fu_950_p2 = 32'd1 << lsb_index_fu_904_p2;

assign shl_ln962_2_fu_1586_p2 = zext_ln960_2_fu_1497_p1 << zext_ln962_2_fu_1582_p1;

assign shl_ln962_3_fu_2153_p2 = zext_ln960_3_fu_2064_p1 << zext_ln962_3_fu_2149_p1;

assign shl_ln962_4_fu_2721_p2 = zext_ln960_4_fu_2632_p1 << zext_ln962_4_fu_2717_p1;

assign shl_ln962_fu_1018_p2 = zext_ln960_fu_926_p1 << zext_ln962_fu_1014_p1;

assign sub_ln947_2_fu_1469_p2 = (32'd32 - l_2_fu_1457_p3);

assign sub_ln947_3_fu_2036_p2 = (32'd32 - l_3_fu_2024_p3);

assign sub_ln947_4_fu_2604_p2 = (32'd32 - l_4_fu_2592_p3);

assign sub_ln947_fu_898_p2 = (32'd32 - l_fu_886_p3);

assign sub_ln950_2_fu_1504_p2 = (6'd22 - trunc_ln950_2_fu_1500_p1);

assign sub_ln950_3_fu_2071_p2 = (6'd22 - trunc_ln950_3_fu_2067_p1);

assign sub_ln950_4_fu_2639_p2 = (6'd22 - trunc_ln950_4_fu_2635_p1);

assign sub_ln950_fu_934_p2 = (6'd22 - trunc_ln950_fu_930_p1);

assign sub_ln962_2_fu_1576_p2 = (32'd54 - sub_ln947_2_fu_1469_p2);

assign sub_ln962_3_fu_2143_p2 = (32'd54 - sub_ln947_3_fu_2036_p2);

assign sub_ln962_4_fu_2711_p2 = (32'd54 - sub_ln947_4_fu_2604_p2);

assign sub_ln962_fu_1008_p2 = (32'd54 - sub_ln947_fu_898_p2);

assign sub_ln969_2_fu_1664_p2 = (11'd1022 - trunc_ln946_2_fu_1465_p1);

assign sub_ln969_3_fu_2231_p2 = (11'd1022 - trunc_ln946_3_fu_2032_p1);

assign sub_ln969_4_fu_2799_p2 = (11'd1022 - trunc_ln946_4_fu_2600_p1);

assign sub_ln969_fu_1096_p2 = (11'd1022 - trunc_ln946_fu_894_p1);

assign tmp_34_fu_2251_p3 = {{1'd0}, {select_ln968_3_fu_2243_p3}};

assign tmp_35_fu_2819_p3 = {{1'd0}, {select_ln968_4_fu_2811_p3}};

assign tmp_399_fu_603_p3 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_138_out[32'd31];

assign tmp_400_fu_678_p3 = pre_result_V_18_fu_672_p2[32'd24];

assign tmp_401_fu_696_p3 = pre_result_V_18_fu_672_p2[32'd17];

assign tmp_402_fu_704_p3 = pre_result_V_18_fu_672_p2[32'd14];

assign tmp_403_fu_722_p3 = pre_result_V_18_fu_672_p2[32'd7];

assign tmp_404_fu_730_p3 = pre_result_V_18_fu_672_p2[32'd5];

assign tmp_405_fu_910_p4 = {{lsb_index_fu_904_p2[31:1]}};

assign tmp_406_fu_974_p3 = lsb_index_fu_904_p2[32'd31];

assign tmp_408_fu_1175_p3 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out[32'd31];

assign tmp_409_fu_1250_p3 = pre_result_V_24_fu_1244_p2[32'd24];

assign tmp_410_fu_1268_p3 = pre_result_V_24_fu_1244_p2[32'd17];

assign tmp_411_fu_1276_p3 = pre_result_V_24_fu_1244_p2[32'd14];

assign tmp_412_fu_1294_p3 = pre_result_V_24_fu_1244_p2[32'd7];

assign tmp_413_fu_1302_p3 = pre_result_V_24_fu_1244_p2[32'd5];

assign tmp_414_fu_1481_p4 = {{lsb_index_2_fu_1475_p2[31:1]}};

assign tmp_415_fu_1543_p3 = lsb_index_2_fu_1475_p2[32'd31];

assign tmp_417_fu_1743_p3 = grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out[32'd31];

assign tmp_418_fu_1817_p3 = pre_result_V_32_fu_1811_p2[32'd24];

assign tmp_419_fu_1835_p3 = pre_result_V_32_fu_1811_p2[32'd17];

assign tmp_420_fu_1843_p3 = pre_result_V_32_fu_1811_p2[32'd14];

assign tmp_421_fu_1861_p3 = pre_result_V_32_fu_1811_p2[32'd7];

assign tmp_422_fu_1869_p3 = pre_result_V_32_fu_1811_p2[32'd5];

assign tmp_423_fu_2048_p4 = {{lsb_index_3_fu_2042_p2[31:1]}};

assign tmp_424_fu_2110_p3 = lsb_index_3_fu_2042_p2[32'd31];

assign tmp_426_fu_2310_p3 = reg_566[32'd31];

assign tmp_427_fu_2385_p3 = pre_result_V_39_fu_2379_p2[32'd24];

assign tmp_428_fu_2403_p3 = pre_result_V_39_fu_2379_p2[32'd17];

assign tmp_429_fu_2411_p3 = pre_result_V_39_fu_2379_p2[32'd14];

assign tmp_430_fu_2429_p3 = pre_result_V_39_fu_2379_p2[32'd7];

assign tmp_431_fu_2437_p3 = pre_result_V_39_fu_2379_p2[32'd5];

assign tmp_432_fu_2616_p4 = {{lsb_index_4_fu_2610_p2[31:1]}};

assign tmp_433_fu_2678_p3 = lsb_index_4_fu_2610_p2[32'd31];

assign tmp_435_fu_2878_p3 = reg_571[32'd31];

assign tmp_436_fu_2932_p3 = reg_566[32'd31];

assign tmp_437_fu_2986_p3 = reg_571[32'd31];

assign tmp_438_fu_3041_p3 = rngMT19937ICN_uniformRNG_mt_odd_0_V_q1[32'd31];

assign tmp_45_fu_615_p4 = {{grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_p_Val2_out[30:1]}};

assign tmp_46_fu_686_p4 = {{pre_result_V_18_fu_672_p2[21:19]}};

assign tmp_47_fu_712_p4 = {{pre_result_V_18_fu_672_p2[12:11]}};

assign tmp_48_fu_738_p4 = {{pre_result_V_18_fu_672_p2[3:2]}};

assign tmp_49_fu_798_p4 = {{pre_result_V_19_fu_792_p2[16:14]}};

assign tmp_50_fu_808_p4 = {{pre_result_V_19_fu_792_p2[12:7]}};

assign tmp_51_fu_818_p4 = {{pre_result_V_19_fu_792_p2[3:2]}};

assign tmp_52_fu_1187_p4 = {{grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_rngMT19937ICN_uniformRNG_x_k_p_2_V_2_out[30:1]}};

assign tmp_53_fu_1258_p4 = {{pre_result_V_24_fu_1244_p2[21:19]}};

assign tmp_54_fu_1284_p4 = {{pre_result_V_24_fu_1244_p2[12:11]}};

assign tmp_55_fu_1310_p4 = {{pre_result_V_24_fu_1244_p2[3:2]}};

assign tmp_56_fu_1370_p4 = {{pre_result_V_28_fu_1364_p2[16:14]}};

assign tmp_57_fu_1380_p4 = {{pre_result_V_28_fu_1364_p2[12:7]}};

assign tmp_58_fu_1390_p4 = {{pre_result_V_28_fu_1364_p2[3:2]}};

assign tmp_59_fu_1754_p4 = {{reg_566[30:1]}};

assign tmp_60_fu_1825_p4 = {{pre_result_V_32_fu_1811_p2[21:19]}};

assign tmp_61_fu_1851_p4 = {{pre_result_V_32_fu_1811_p2[12:11]}};

assign tmp_62_fu_1877_p4 = {{pre_result_V_32_fu_1811_p2[3:2]}};

assign tmp_63_fu_1937_p4 = {{pre_result_V_33_fu_1931_p2[16:14]}};

assign tmp_64_fu_1947_p4 = {{pre_result_V_33_fu_1931_p2[12:7]}};

assign tmp_65_fu_1957_p4 = {{pre_result_V_33_fu_1931_p2[3:2]}};

assign tmp_66_fu_2322_p4 = {{reg_571[30:1]}};

assign tmp_67_fu_2393_p4 = {{pre_result_V_39_fu_2379_p2[21:19]}};

assign tmp_68_fu_2419_p4 = {{pre_result_V_39_fu_2379_p2[12:11]}};

assign tmp_69_fu_2445_p4 = {{pre_result_V_39_fu_2379_p2[3:2]}};

assign tmp_70_fu_2505_p4 = {{pre_result_V_40_fu_2499_p2[16:14]}};

assign tmp_71_fu_2515_p4 = {{pre_result_V_40_fu_2499_p2[12:7]}};

assign tmp_72_fu_2525_p4 = {{pre_result_V_40_fu_2499_p2[3:2]}};

assign tmp_73_fu_2890_p4 = {{reg_566[30:1]}};

assign tmp_74_fu_2944_p4 = {{reg_571[30:1]}};

assign tmp_75_fu_2998_p4 = {{rngMT19937ICN_uniformRNG_mt_odd_0_V_q1[30:1]}};

assign tmp_76_fu_3053_p4 = {{rngMT19937ICN_uniformRNG_mt_even_0_V_q0[30:1]}};

assign tmp_V_1_fu_1197_p3 = {{tmp_408_fu_1175_p3}, {tmp_52_fu_1187_p4}};

assign tmp_V_2_fu_1764_p3 = {{tmp_417_fu_1743_p3}, {tmp_59_fu_1754_p4}};

assign tmp_V_3_fu_2332_p3 = {{tmp_426_fu_2310_p3}, {tmp_66_fu_2322_p4}};

assign tmp_V_4_fu_2900_p3 = {{tmp_435_fu_2878_p3}, {tmp_73_fu_2890_p4}};

assign tmp_V_5_fu_2954_p3 = {{tmp_436_fu_2932_p3}, {tmp_74_fu_2944_p4}};

assign tmp_V_6_fu_3008_p3 = {{tmp_437_fu_2986_p3}, {tmp_75_fu_2998_p4}};

assign tmp_V_7_fu_3063_p3 = {{tmp_438_fu_3041_p3}, {tmp_76_fu_3053_p4}};

assign tmp_V_fu_625_p3 = {{tmp_399_fu_603_p3}, {tmp_45_fu_615_p4}};

assign tmp_fu_1116_p3 = {{1'd0}, {select_ln968_fu_1108_p3}};

assign tmp_s_fu_1684_p3 = {{1'd0}, {select_ln968_2_fu_1676_p3}};

assign trunc_ln1542_2_fu_1320_p1 = pre_result_V_24_fu_1244_p2[0:0];

assign trunc_ln1542_3_fu_1887_p1 = pre_result_V_32_fu_1811_p2[0:0];

assign trunc_ln1542_4_fu_2455_p1 = pre_result_V_39_fu_2379_p2[0:0];

assign trunc_ln1542_fu_748_p1 = pre_result_V_18_fu_672_p2[0:0];

assign trunc_ln54_1_fu_1709_p4 = {{m_18_fu_1636_p2[52:1]}};

assign trunc_ln54_2_fu_2276_p4 = {{m_22_fu_2203_p2[52:1]}};

assign trunc_ln54_3_fu_2844_p4 = {{m_26_fu_2771_p2[52:1]}};

assign trunc_ln946_2_fu_1465_p1 = l_2_fu_1457_p3[10:0];

assign trunc_ln946_3_fu_2032_p1 = l_3_fu_2024_p3[10:0];

assign trunc_ln946_4_fu_2600_p1 = l_4_fu_2592_p3[10:0];

assign trunc_ln946_fu_894_p1 = l_fu_886_p3[10:0];

assign trunc_ln950_2_fu_1500_p1 = sub_ln947_2_fu_1469_p2[5:0];

assign trunc_ln950_3_fu_2067_p1 = sub_ln947_3_fu_2036_p2[5:0];

assign trunc_ln950_4_fu_2635_p1 = sub_ln947_4_fu_2604_p2[5:0];

assign trunc_ln950_fu_930_p1 = sub_ln947_fu_898_p2[5:0];

assign trunc_ln_fu_1141_p4 = {{m_13_fu_1068_p2[52:1]}};

assign xor_ln1544_10_fu_2352_p2 = (zext_ln1043_4_fu_2340_p1 ^ select_ln722_4_fu_2344_p3);

assign xor_ln1544_12_fu_2920_p2 = (zext_ln1043_5_fu_2908_p1 ^ select_ln722_5_fu_2912_p3);

assign xor_ln1544_14_fu_2974_p2 = (zext_ln1043_6_fu_2962_p1 ^ select_ln722_6_fu_2966_p3);

assign xor_ln1544_16_fu_3028_p2 = (zext_ln1043_7_fu_3016_p1 ^ select_ln722_7_fu_3020_p3);

assign xor_ln1544_18_fu_3083_p2 = (zext_ln1043_8_fu_3071_p1 ^ select_ln722_8_fu_3075_p3);

assign xor_ln1544_6_fu_1217_p2 = (zext_ln1043_2_fu_1205_p1 ^ select_ln722_2_fu_1209_p3);

assign xor_ln1544_8_fu_1784_p2 = (zext_ln1043_3_fu_1772_p1 ^ select_ln722_3_fu_1776_p3);

assign xor_ln1544_fu_645_p2 = (select_ln722_fu_637_p3 ^ grp_Modulation_Pipeline_VITIS_LOOP_29_1_fu_534_lhs_V_32_out);

assign xor_ln952_2_fu_1551_p2 = (tmp_415_fu_1543_p3 ^ 1'd1);

assign xor_ln952_3_fu_2118_p2 = (tmp_424_fu_2110_p3 ^ 1'd1);

assign xor_ln952_4_fu_2686_p2 = (tmp_433_fu_2678_p3 ^ 1'd1);

assign xor_ln952_fu_982_p2 = (tmp_406_fu_974_p3 ^ 1'd1);

assign zext_ln1043_2_fu_1205_p1 = tmp_V_1_fu_1197_p3;

assign zext_ln1043_3_fu_1772_p1 = tmp_V_2_fu_1764_p3;

assign zext_ln1043_4_fu_2340_p1 = tmp_V_3_fu_2332_p3;

assign zext_ln1043_5_fu_2908_p1 = tmp_V_4_fu_2900_p3;

assign zext_ln1043_6_fu_2962_p1 = tmp_V_5_fu_2954_p3;

assign zext_ln1043_7_fu_3016_p1 = tmp_V_6_fu_3008_p3;

assign zext_ln1043_8_fu_3071_p1 = tmp_V_7_fu_3063_p3;

assign zext_ln1043_fu_633_p1 = tmp_V_fu_625_p3;

assign zext_ln1691_10_fu_2567_p1 = r_19_fu_2557_p4;

assign zext_ln1691_4_fu_860_p1 = r_13_fu_850_p4;

assign zext_ln1691_5_fu_1240_p1 = r_14_fu_1230_p4;

assign zext_ln1691_6_fu_1432_p1 = r_15_fu_1422_p4;

assign zext_ln1691_7_fu_1807_p1 = r_16_fu_1797_p4;

assign zext_ln1691_8_fu_1999_p1 = r_17_fu_1989_p4;

assign zext_ln1691_9_fu_2375_p1 = r_18_fu_2365_p4;

assign zext_ln1691_fu_668_p1 = r_fu_658_p4;

assign zext_ln950_2_fu_1510_p1 = sub_ln950_2_fu_1504_p2;

assign zext_ln950_3_fu_2077_p1 = sub_ln950_3_fu_2071_p2;

assign zext_ln950_4_fu_2645_p1 = sub_ln950_4_fu_2639_p2;

assign zext_ln950_fu_940_p1 = sub_ln950_fu_934_p2;

assign zext_ln960_2_fu_1497_p1 = pre_result_V_reg_3289;

assign zext_ln960_3_fu_2064_p1 = pre_result_V_48_reg_3314;

assign zext_ln960_4_fu_2632_p1 = pre_result_V_49_reg_3339;

assign zext_ln960_fu_926_p1 = pre_result_V_47_fu_864_p2;

assign zext_ln961_2_fu_1606_p1 = add_ln961_2_fu_1600_p2;

assign zext_ln961_3_fu_2173_p1 = add_ln961_3_fu_2167_p2;

assign zext_ln961_4_fu_2741_p1 = add_ln961_4_fu_2735_p2;

assign zext_ln961_fu_1038_p1 = add_ln961_fu_1032_p2;

assign zext_ln962_2_fu_1582_p1 = sub_ln962_2_fu_1576_p2;

assign zext_ln962_3_fu_2149_p1 = sub_ln962_3_fu_2143_p2;

assign zext_ln962_4_fu_2717_p1 = sub_ln962_4_fu_2711_p2;

assign zext_ln962_fu_1014_p1 = sub_ln962_fu_1008_p2;

assign zext_ln964_2_fu_1632_p1 = select_ln961_5_fu_1616_p3;

assign zext_ln964_3_fu_2199_p1 = select_ln961_7_fu_2183_p3;

assign zext_ln964_4_fu_2767_p1 = select_ln961_9_fu_2751_p3;

assign zext_ln964_fu_1064_p1 = select_ln961_fu_1048_p3;

assign zext_ln965_2_fu_1652_p1 = m_29_fu_1642_p4;

assign zext_ln965_3_fu_2219_p1 = m_30_fu_2209_p4;

assign zext_ln965_4_fu_2787_p1 = m_31_fu_2777_p4;

assign zext_ln965_fu_1084_p1 = m_28_fu_1074_p4;

endmodule //TOP_Modulation
