/* -----------------------------------------------------------------------------
* Project Name   : Architectures of Processor Systems (APS) lab work
* Organization   : National Research University of Electronic Technology (MIET)
* Department     : Institute of Microdevices and Control Systems
* Author(s)      : Andrei Solodovnikov
* Email(s)       : hepoh@org.miet.ru

See https://github.com/MPSU/APS/blob/master/LICENSE file for licensing details.
* ------------------------------------------------------------------------------
*/
module register_file (
  input  logic        clk_i,
  input  logic        write_enable_i,

  input  logic [ 4:0] write_addr_i,
  input  logic [ 4:0] read_addr1_i,
  input  logic [ 4:0] read_addr2_i,

  input  logic [31:0] write_data_i,
  output logic [31:0] read_data1_o,
  output logic [31:0] read_data2_o
);
  logic [31:0] rf_mem [0:31];

  // Синхронная запись, регистр x0 всегда 0
  always_ff @(posedge clk_i) begin
    if (write_enable_i && write_addr_i != 5'd0)
      rf_mem[write_addr_i] <= write_data_i;
  end

  // Асинхронное чтение, регистр x0 всегда 0
  assign read_data1_o = (read_addr1_i == 5'd0) ? 32'd0 : rf_mem[read_addr1_i];
  assign read_data2_o = (read_addr2_i == 5'd0) ? 32'd0 : rf_mem[read_addr2_i];

endmodule
