vhdl work "ClockDivider.vhd"
vhdl work "FREQ_DIVIDER_testbench.vhd"
