# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3Avanzada.srcs/sources_1/imports/3-Pattern_files/definitions.vhd" \
"../../../../project_3Avanzada.srcs/sources_1/new/iterative_1D.vhd" \
"../../../../project_3Avanzada.srcs/sources_1/new/state_cell.vhd" \
"../../../../project_3Avanzada.srcs/sim_1/imports/3-Pattern_files/test_pattern.vhd" \

# Do not sort compile order
nosort
