// Seed: 1129468152
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    output wor id_6
);
  module_2 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_6,
      id_5,
      id_6,
      id_6,
      id_4,
      id_0,
      id_1,
      id_1,
      id_6,
      id_3
  );
  logic [(  -1  ) : 1] id_8;
  or primCall (id_6, id_2, id_4, id_1, id_0);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri   id_0
    , id_5,
    output tri1  id_1,
    input  uwire id_2,
    output logic id_3
);
  initial id_3 <= "" > id_2;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1
  );
endmodule
module module_2 (
    output supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6,
    input wire id_7,
    output wand id_8,
    input wor id_9,
    output wand id_10,
    output tri0 id_11,
    input wire id_12,
    input supply1 id_13,
    input tri id_14,
    input supply1 id_15,
    output supply0 id_16,
    input wor id_17
);
  assign id_8 = -1 == 1;
  assign module_0.id_0 = 0;
endmodule
