#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 11 15:36:07 2023
# Process ID: 7412
# Current directory: D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8948 D:\github_repo\ZYNQ_PL_CONV\vivado_project\zynq_pl_acc_demo\zynq_pl_acc_demo.xpr
# Log file: D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/vivado.log
# Journal file: D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.srcs/sim_1/new/tb_configurator.v w ]
add_files -fileset sim_1 D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.srcs/sim_1/new/tb_configurator.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_configurator [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_wave_config D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/tb_padding_behav.wcfg
source tb_configurator.tcl
current_wave_config {tb_padding_behav.wcfg}
add_wave {{/tb_configurator/configurator_inst}} 
restart
run all
save_wave_config {D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/tb_padding_behav.wcfg}
save_wave_config {D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/tb_padding_behav.wcfg}
close_sim
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_conv_window -dir d:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {fifo_conv_window} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {32} CONFIG.Input_Depth {512} CONFIG.Output_Data_Width {32} CONFIG.Output_Depth {512} CONFIG.Use_Dout_Reset {true} CONFIG.Valid_Flag {true} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count {true} CONFIG.Data_Count_Width {10} CONFIG.Write_Data_Count_Width {10} CONFIG.Read_Data_Count_Width {10} CONFIG.Full_Threshold_Assert_Value {511} CONFIG.Full_Threshold_Negate_Value {510} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo_conv_window]
generate_target {instantiation_template} [get_files d:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.srcs/sources_1/ip/fifo_conv_window/fifo_conv_window.xci]
generate_target all [get_files  d:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.srcs/sources_1/ip/fifo_conv_window/fifo_conv_window.xci]
catch { config_ip_cache -export [get_ips -all fifo_conv_window] }
export_ip_user_files -of_objects [get_files d:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.srcs/sources_1/ip/fifo_conv_window/fifo_conv_window.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.srcs/sources_1/ip/fifo_conv_window/fifo_conv_window.xci]
launch_runs -jobs 4 fifo_conv_window_synth_1
export_simulation -of_objects [get_files d:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.srcs/sources_1/ip/fifo_conv_window/fifo_conv_window.xci] -directory D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.ip_user_files/sim_scripts -ip_user_files_dir D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.ip_user_files -ipstatic_source_dir D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.cache/compile_simlib/modelsim} {questa=D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.cache/compile_simlib/questa} {riviera=D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.cache/compile_simlib/riviera} {activehdl=D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
