#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Thu May  9 13:19:04 2019
# Process ID: 3756
# Current directory: Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4628 Z:\CS-401-1-CompArch\CompArchFinal\Working_MP3\mips.xpr
# Log file: Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/vivado.log
# Journal file: Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 824.273 ; gain = 139.566
reset_run dual_port_ram_synth_1
launch_runs dual_port_ram_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dual_port_ram'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dual_port_ram, cache-ID = 4b5d45073558a81a; cache size = 2.226 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram.xci' is already up-to-date
[Thu May  9 13:19:48 2019] Launched dual_port_ram_synth_1...
Run output will be captured here: Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.runs/dual_port_ram_synth_1/runme.log
wait_on_run dual_port_ram_synth_1
[Thu May  9 13:19:49 2019] Waiting for dual_port_ram_synth_1 to finish...
[Thu May  9 13:19:54 2019] Waiting for dual_port_ram_synth_1 to finish...
[Thu May  9 13:19:59 2019] Waiting for dual_port_ram_synth_1 to finish...

*** Running vivado
    with args -log dual_port_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dual_port_ram.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source dual_port_ram.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP dual_port_ram, cache-ID = 4b5d45073558a81a.
INFO: [Common 17-206] Exiting Vivado at Thu May  9 13:19:59 2019...
[Thu May  9 13:19:59 2019] dual_port_ram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 846.469 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: computer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 925.152 ; gain = 78.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
INFO: [Synth 8-3491] module 'mips_top' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:17' bound to instance 'mips1' of component 'mips_top' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mips_top' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:30]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:89]
INFO: [Synth 8-638] synthesizing module 'mips' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips.vhd:62]
INFO: [Synth 8-638] synthesizing module 'controller' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:17]
INFO: [Synth 8-3491] module 'maindec' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:35]
INFO: [Synth 8-638] synthesizing module 'maindec' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:15]
INFO: [Synth 8-3491] module 'aludec' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:37]
INFO: [Synth 8-638] synthesizing module 'aludec' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
WARNING: [Synth 8-3848] Net regdst in module/entity controller does not have driver. [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips.vhd:68]
INFO: [Synth 8-638] synthesizing module 'datapath' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:21]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:102]
INFO: [Synth 8-638] synthesizing module 'flopr' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'adder' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:104]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:105]
INFO: [Synth 8-638] synthesizing module 'mux2' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (6#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'bit_reg' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/generic_register.vhd:25' bound to instance 'zreg' of component 'bit_reg' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:106]
INFO: [Synth 8-638] synthesizing module 'bit_reg' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/generic_register.vhd:35]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bit_reg' (7#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/generic_register.vhd:35]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:109]
INFO: [Synth 8-638] synthesizing module 'regfile' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:116]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:120]
INFO: [Synth 8-638] synthesizing module 'signext' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:123]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'mov_mux' of component 'mux2' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:126]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips_alu' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'mips_alu' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:129]
INFO: [Synth 8-638] synthesizing module 'mips_alu' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mips_alu' (10#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'imem' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:16]
INFO: [Synth 8-3491] module 'dmem' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'dmem' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:22]
INFO: [Synth 8-3491] module 'dual_port_ram' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/.Xil/Vivado-3756-LAB-SCI-214-18/realtime/dual_port_ram_stub.vhdl:5' bound to instance 'MULTI_PORT_REG' of component 'dual_port_ram' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:43]
INFO: [Synth 8-638] synthesizing module 'dual_port_ram' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/.Xil/Vivado-3756-LAB-SCI-214-18/realtime/dual_port_ram_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:22]
INFO: [Synth 8-3491] module 'ListProc' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd:10' bound to instance 'listProcessor' of component 'listProc' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'ListProc' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd:23]
INFO: [Synth 8-226] default block is never used [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd:65]
	Parameter width bound to: 128 - type: integer 
	Parameter regCount bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'listRegFile' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/list_register_file.vhd:11' bound to instance 'listRegs' of component 'listRegFile' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd:113]
INFO: [Synth 8-638] synthesizing module 'listRegFile' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/list_register_file.vhd:25]
	Parameter width bound to: 128 - type: integer 
	Parameter regCount bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'listRegFile' (15#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/list_register_file.vhd:25]
INFO: [Synth 8-3491] module 'alu_block' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/alu_block.vhd:6' bound to instance 'alus' of component 'alu_block' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd:129]
INFO: [Synth 8-638] synthesizing module 'alu_block' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/alu_block.vhd:15]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'list_alu' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/listAlu.vhd:27' bound to instance 'alu0' of component 'list_alu' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/alu_block.vhd:48]
INFO: [Synth 8-638] synthesizing module 'list_alu' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/listAlu.vhd:36]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'list_alu' (16#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/listAlu.vhd:36]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'list_alu' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/listAlu.vhd:27' bound to instance 'alu1' of component 'list_alu' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/alu_block.vhd:56]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'list_alu' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/listAlu.vhd:27' bound to instance 'alu2' of component 'list_alu' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/alu_block.vhd:64]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'list_alu' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/listAlu.vhd:27' bound to instance 'alu3' of component 'list_alu' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/alu_block.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'alu_block' (17#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/alu_block.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ListProc' (18#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mips_top' (19#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:30]
INFO: [Synth 8-3491] module 'display_hex' declared at 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:5' bound to instance 'display' of component 'display_hex' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:70]
INFO: [Synth 8-638] synthesizing module 'display_hex' [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:17]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'display_hex' (20#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'computer_top' (21#1) [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
WARNING: [Synth 8-3331] design ListProc has unconnected port reset
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[25]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[24]
WARNING: [Synth 8-3331] design aludec has unconnected port funct[5]
WARNING: [Synth 8-3331] design aludec has unconnected port funct[4]
WARNING: [Synth 8-3331] design aludec has unconnected port funct[3]
WARNING: [Synth 8-3331] design aludec has unconnected port funct[2]
WARNING: [Synth 8-3331] design aludec has unconnected port funct[1]
WARNING: [Synth 8-3331] design aludec has unconnected port funct[0]
WARNING: [Synth 8-3331] design aludec has unconnected port aluop[1]
WARNING: [Synth 8-3331] design aludec has unconnected port aluop[0]
WARNING: [Synth 8-3331] design controller has unconnected port regdst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 970.590 ; gain = 124.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 970.590 ; gain = 124.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 970.590 ; gain = 124.121
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram.dcp' for cell 'mips1/dmem1/MULTI_PORT_REG'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1359.387 ; gain = 512.918
81 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1359.387 ; gain = 512.918
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.sim/sim_1/behav/xsim/dual_port_ram.mif'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.sim/sim_1/behav/xsim/dual_ram_init.coe'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.sim/sim_1/behav/xsim/memfileAdv.dat'
INFO: [SIM-utils-43] Exported 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.sim/sim_1/behav/xsim/memfileSimple.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_wrapper_init__parameterized0\
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_wrapper_init__parameterized1\
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_wrapper_init__parameterized2\
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity dual_port_ram
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfc6d33675f34e59a51d26a1983c03b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mips_testbench_behav xil_defaultlib.mips_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behave of entity xil_defaultlib.maindec [maindec_default]
Compiling architecture behave of entity xil_defaultlib.aludec [aludec_default]
Compiling architecture struct of entity xil_defaultlib.controller [controller_default]
Compiling architecture asynchronous of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture behave of entity xil_defaultlib.adder [\adder(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mux2 [\mux2(width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.bit_reg [\bit_reg(n=1)\]
Compiling architecture behave of entity xil_defaultlib.regfile [\regfile(width=32)\]
Compiling architecture behave of entity xil_defaultlib.signext [\signext(width=32)\]
Compiling architecture behave of entity xil_defaultlib.mips_alu [\mips_alu(width=32)\]
Compiling architecture struct of entity xil_defaultlib.datapath [\datapath(width=32)\]
Compiling architecture struct of entity xil_defaultlib.mips [\mips(width=32)\]
Compiling architecture behave of entity xil_defaultlib.imem [\imem(width=32)\]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.dual_port_ram_blk_mem_gen_prim_wrapper_init [dual_port_ram_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.dual_port_ram_blk_mem_gen_prim_width [dual_port_ram_blk_mem_gen_prim_w...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.\dual_port_ram_blk_mem_gen_prim_wrapper_init__parameterized0\ [\dual_port_ram_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\dual_port_ram_blk_mem_gen_prim_width__parameterized0\ [\dual_port_ram_blk_mem_gen_prim_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.\dual_port_ram_blk_mem_gen_prim_wrapper_init__parameterized1\ [\dual_port_ram_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\dual_port_ram_blk_mem_gen_prim_width__parameterized1\ [\dual_port_ram_blk_mem_gen_prim_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture structure of entity xil_defaultlib.\dual_port_ram_blk_mem_gen_prim_wrapper_init__parameterized2\ [\dual_port_ram_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.\dual_port_ram_blk_mem_gen_prim_width__parameterized2\ [\dual_port_ram_blk_mem_gen_prim_...]
Compiling architecture structure of entity xil_defaultlib.dual_port_ram_blk_mem_gen_generic_cstr [dual_port_ram_blk_mem_gen_generi...]
Compiling architecture structure of entity xil_defaultlib.dual_port_ram_blk_mem_gen_top [dual_port_ram_blk_mem_gen_top_de...]
Compiling architecture structure of entity xil_defaultlib.dual_port_ram_blk_mem_gen_v8_4_1_synth [dual_port_ram_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.dual_port_ram_blk_mem_gen_v8_4_1 [dual_port_ram_blk_mem_gen_v8_4_1...]
Compiling architecture structure of entity xil_defaultlib.dual_port_ram [dual_port_ram_default]
Compiling architecture behave of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture behave of entity xil_defaultlib.listRegFile [\listRegFile(regcount=32)\]
Compiling architecture behavioral of entity xil_defaultlib.list_alu [list_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_block [alu_block_default]
Compiling architecture listproc of entity xil_defaultlib.ListProc [listproc_default]
Compiling architecture mips_top of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture mips_testbench of entity xil_defaultlib.mips_testbench
Built simulation snapshot mips_testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1362.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_testbench_behav -key {Behavioral:sim_1:Functional:mips_testbench} -tclbatch {mips_testbench.tcl} -view {Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips_testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips_testbench_behav.wcfg
source mips_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 210 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 210 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 210 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 210 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 210 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 210 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 210 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 210 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 230 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 230 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 230 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 230 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 230 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 230 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 230 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 230 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 240 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 240 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 240 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 240 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 240 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 240 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 240 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 240 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 570 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 570 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 570 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 570 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 570 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 570 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 570 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 570 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 580 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 580 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 580 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 580 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 580 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 580 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 580 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 580 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 590 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 590 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 590 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 590 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 590 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 590 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 590 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 590 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 600 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 600 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 600 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 600 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 600 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 600 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 600 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 600 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 930 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 930 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 930 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 930 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 930 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 930 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 930 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 930 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 940 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 940 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 940 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 940 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 940 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 940 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 940 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 940 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 950 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 950 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 950 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 950 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 950 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 950 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 950 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 950 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 960 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 960 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 960 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 960 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 960 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 960 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 960 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 960 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1373.059 ; gain = 10.660
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 210 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 210 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 210 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 210 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 210 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 210 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 210 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 210 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 230 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 230 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 230 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 230 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 230 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 230 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 230 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 230 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 240 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 240 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 240 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 240 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 240 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 240 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 240 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 240 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 570 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 570 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 570 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 570 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 570 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 570 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 570 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 570 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 580 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 580 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 580 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 580 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 580 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 580 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 580 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 580 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 590 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 590 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 590 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 590 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 590 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 590 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 590 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 590 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 600 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 600 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 600 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 600 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 600 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 600 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 600 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 600 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
run 40 ns
save_wave_config {Z:/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips_testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  9 14:15:46 2019...
