<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab_E.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab_E_Part1_4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab_E_Part1_4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab_E_Part1_4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab_E_Part1_4.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab_E_Part1_4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab_E_Part1_4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab_E_Part1_4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab_E_Part1_4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab_E_Part1_4_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_E_Part1_4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab_E_part1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab_E_part1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab_E_part1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab_E_part1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab_E_part1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab_E_part1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab_E_part1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab_E_part1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab_E_part1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_E_part1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Lab_E_Part1_4_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Lab_E_Part1_4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_Lab_E_Part1_4_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Lab_E_part1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1444170231" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1444170231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444170773" xil_pn:in_ck="5027563030912856256" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1444170773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_E_Part1_4-bit.v"/>
      <outfile xil_pn:name="Lab_E_part1.v"/>
      <outfile xil_pn:name="tb_Lab_E_Part1_4-bit.v"/>
      <outfile xil_pn:name="tb_Lab_E_part1.v"/>
    </transform>
    <transform xil_pn:end_ts="1444170231" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8213250308870888071" xil_pn:start_ts="1444170231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444170233" xil_pn:in_ck="-7565795695271995849" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3151331164150344983" xil_pn:start_ts="1444170231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444170233" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1930811979821343733" xil_pn:start_ts="1444170233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444170773" xil_pn:in_ck="5027563030912856256" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1444170773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_E_Part1_4-bit.v"/>
      <outfile xil_pn:name="Lab_E_part1.v"/>
      <outfile xil_pn:name="tb_Lab_E_Part1_4-bit.v"/>
      <outfile xil_pn:name="tb_Lab_E_part1.v"/>
    </transform>
    <transform xil_pn:end_ts="1444170775" xil_pn:in_ck="5027563030912856256" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5775250159229562241" xil_pn:start_ts="1444170773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Lab_E_Part1_4_beh.prj"/>
      <outfile xil_pn:name="tb_Lab_E_Part1_4_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1444170775" xil_pn:in_ck="250403156897559375" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4897840979471484868" xil_pn:start_ts="1444170775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Lab_E_Part1_4_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1444166354" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1444166354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444169377" xil_pn:in_ck="-7565795695271995849" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2804187894301175998" xil_pn:start_ts="1444169376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444169377" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1930811979821343733" xil_pn:start_ts="1444169377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444169377" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1444169377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444169377" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1308114645168766300" xil_pn:start_ts="1444169377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444169377" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1444169377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444169377" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8704165689252869631" xil_pn:start_ts="1444169377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444169387" xil_pn:in_ck="-4447869172705959589" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3209905637456070414" xil_pn:start_ts="1444169377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Lab_E_Part1_4.lso"/>
      <outfile xil_pn:name="Lab_E_Part1_4.ngc"/>
      <outfile xil_pn:name="Lab_E_Part1_4.ngr"/>
      <outfile xil_pn:name="Lab_E_Part1_4.prj"/>
      <outfile xil_pn:name="Lab_E_Part1_4.stx"/>
      <outfile xil_pn:name="Lab_E_Part1_4.syr"/>
      <outfile xil_pn:name="Lab_E_Part1_4.xst"/>
      <outfile xil_pn:name="Lab_E_Part1_4_xst.xrpt"/>
      <outfile xil_pn:name="Lab_E_part1.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
