/*
 * Copyright (c) 2026 Alibaba Group.
 * SPDX-License-Identifier: Apache-2.0
 */

/*
 * test_helpers.h - Common helpers for the Hypervisor × Smcsrind test suite.
 *
 * All test files are #included into test_register.c, so static
 * functions and globals defined here are visible across the whole
 * compilation unit.
 */

#ifndef HYPERVISOR_SMCSRIND_TEST_HELPERS_H
#define HYPERVISOR_SMCSRIND_TEST_HELPERS_H

#include "test_framework.h"

#ifdef ENABLE_HYP
#include "hyp/hyp_priv.h"
#include "hyp/hyp_reset.h"
#include "hyp/hyp_test.h"
#include "hyp/hyp_csr.h"
#endif

/* ===================================================================
 * VS-mode CSR addresses (vsiselect/vsireg*)
 * Accessed from HS-mode or M-mode via CSR addresses 0x250-0x257
 * =================================================================== */
#define CSR_VSISELECT_ADDR  0x250
#define CSR_VSIREG_ADDR     0x251
#define CSR_VSIREG2_ADDR    0x252
#define CSR_VSIREG3_ADDR    0x253
/* 0x254 = vsiph */
#define CSR_VSIREG4_ADDR    0x255
#define CSR_VSIREG5_ADDR    0x256
#define CSR_VSIREG6_ADDR    0x257

/* ===================================================================
 * M-mode CSR addresses (miselect/mireg* for setup)
 * =================================================================== */
#define CSR_MISELECT_ADDR   0x350
#define CSR_MIREG_ADDR      0x351

/* ===================================================================
 * VS-mode CSR access helpers (vsiselect/vsireg*)
 * =================================================================== */

static inline uintptr_t vsiselect_read(void)
{
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_VSISELECT_ADDR) : "=r"(v) :: "memory");
    return v;
}

static inline void vsiselect_write(uintptr_t v)
{
    asm volatile("csrw " CSR_STR(CSR_VSISELECT_ADDR) ", %0" :: "r"(v) : "memory");
}

static inline uintptr_t vsireg_read(void)
{
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_VSIREG_ADDR) : "=r"(v) :: "memory");
    return v;
}

static inline void vsireg_write(uintptr_t v)
{
    asm volatile("csrw " CSR_STR(CSR_VSIREG_ADDR) ", %0" :: "r"(v) : "memory");
}

static inline uintptr_t vsireg2_read(void)
{
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_VSIREG2_ADDR) : "=r"(v) :: "memory");
    return v;
}

static inline void vsireg2_write(uintptr_t v)
{
    asm volatile("csrw " CSR_STR(CSR_VSIREG2_ADDR) ", %0" :: "r"(v) : "memory");
}

static inline uintptr_t vsireg3_read(void)
{
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_VSIREG3_ADDR) : "=r"(v) :: "memory");
    return v;
}

static inline void vsireg3_write(uintptr_t v)
{
    asm volatile("csrw " CSR_STR(CSR_VSIREG3_ADDR) ", %0" :: "r"(v) : "memory");
}

static inline uintptr_t vsireg4_read(void)
{
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_VSIREG4_ADDR) : "=r"(v) :: "memory");
    return v;
}

static inline void vsireg4_write(uintptr_t v)
{
    asm volatile("csrw " CSR_STR(CSR_VSIREG4_ADDR) ", %0" :: "r"(v) : "memory");
}

static inline uintptr_t vsireg5_read(void)
{
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_VSIREG5_ADDR) : "=r"(v) :: "memory");
    return v;
}

static inline void vsireg5_write(uintptr_t v)
{
    asm volatile("csrw " CSR_STR(CSR_VSIREG5_ADDR) ", %0" :: "r"(v) : "memory");
}

static inline uintptr_t vsireg6_read(void)
{
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_VSIREG6_ADDR) : "=r"(v) :: "memory");
    return v;
}

static inline void vsireg6_write(uintptr_t v)
{
    asm volatile("csrw " CSR_STR(CSR_VSIREG6_ADDR) ", %0" :: "r"(v) : "memory");
}

/* ===================================================================
 * M-mode CSR access helpers (miselect/mireg* for setup)
 * =================================================================== */

static inline uintptr_t miselect_read(void)
{
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_MISELECT_ADDR) : "=r"(v) :: "memory");
    return v;
}

static inline void miselect_write(uintptr_t v)
{
    asm volatile("csrw " CSR_STR(CSR_MISELECT_ADDR) ", %0" :: "r"(v) : "memory");
}

static inline uintptr_t mireg_read(void)
{
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_MIREG_ADDR) : "=r"(v) :: "memory");
    return v;
}

static inline void mireg_write(uintptr_t v)
{
    asm volatile("csrw " CSR_STR(CSR_MIREG_ADDR) ", %0" :: "r"(v) : "memory");
}

/* ===================================================================
 * State-enable CSR helpers (mstateen0)
 * =================================================================== */

static inline uintptr_t mstateen0_read(void)
{
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_MSTATEEN0) : "=r"(v) :: "memory");
    return v;
}

static inline void mstateen0_write(uintptr_t v)
{
    asm volatile("csrw " CSR_STR(CSR_MSTATEEN0) ", %0" :: "r"(v) : "memory");
}

static inline void mstateen0_set(uintptr_t bits)
{
    asm volatile("csrs " CSR_STR(CSR_MSTATEEN0) ", %0" :: "r"(bits) : "memory");
}

static inline void mstateen0_clear(uintptr_t bits)
{
    asm volatile("csrc " CSR_STR(CSR_MSTATEEN0) ", %0" :: "r"(bits) : "memory");
}

/* mstateen0 CSRIND bit (bit 60) */
#define MSTATEEN0_CSRIND    (1ULL << 60)

/* mstateen0 SE0 bit (bit 63) - controls HS-mode access to hstateen */
#define MSTATEEN0_SE0       (1ULL << 63)

/* ===================================================================
 * State-enable CSR helpers (hstateen0 - CSR 0x60C)
 * =================================================================== */

static inline uintptr_t hstateen0_read(void)
{
    uintptr_t v;
    asm volatile("csrr %0, " CSR_STR(CSR_HSTATEEN0) : "=r"(v) :: "memory");
    return v;
}

static inline void hstateen0_write(uintptr_t v)
{
    asm volatile("csrw " CSR_STR(CSR_HSTATEEN0) ", %0" :: "r"(v) : "memory");
}

static inline void hstateen0_set(uintptr_t bits)
{
    asm volatile("csrs " CSR_STR(CSR_HSTATEEN0) ", %0" :: "r"(bits) : "memory");
}

static inline void hstateen0_clear(uintptr_t bits)
{
    asm volatile("csrc " CSR_STR(CSR_HSTATEEN0) ", %0" :: "r"(bits) : "memory");
}

/* Check if a specific bit in hstateen0 is writable */
static inline bool hstateen0_bit_writable(uintptr_t bit)
{
    uintptr_t saved = hstateen0_read();
    hstateen0_set(bit);
    uintptr_t rb = hstateen0_read();
    hstateen0_write(saved);
    return (rb & bit) != 0;
}

/* ===================================================================
 * Platform detection
 * =================================================================== */

/* Check if H extension is present */
#define HAS_H_EXT() ({ \
    uintptr_t _misa; \
    asm volatile("csrr %0, misa" : "=r"(_misa) :: "memory"); \
    (_misa & (1UL << ('H' - 'A'))) != 0; \
})

/* Check if Smcsrind is implemented (miselect accessible) */
static inline bool platform_has_smcsrind(void)
{
    trap_expect_begin();
    miselect_read();
    bool trapped = trap_was_triggered();
    trap_expect_end();
    return !trapped;
}

/* Check if Smstateen is implemented (mstateen0 accessible) */
static inline bool platform_has_smstateen(void)
{
    trap_expect_begin();
    mstateen0_read();
    bool trapped = trap_was_triggered();
    trap_expect_end();
    return !trapped;
}

/* ===================================================================
 * VS-mode callback functions for run_in_vs_mode()
 *
 * In VS-mode (V=1), siselect (0x150) and sireg (0x151) are
 * actually vsiselect and vsireg due to H-ext CSR remapping.
 * =================================================================== */

/* VS-mode: read siselect (CSR 0x150, really vsiselect) */
static uintptr_t _vs_read_siselect(uintptr_t arg)
{
    (void)arg;
    uintptr_t val;
    asm volatile("csrr %0, " CSR_STR(CSR_SISELECT) : "=r"(val));
    return val;
}

/* VS-mode: read sireg (CSR 0x151, really vsireg) */
static uintptr_t _vs_read_sireg(uintptr_t arg)
{
    (void)arg;
    uintptr_t val;
    asm volatile("csrr %0, " CSR_STR(CSR_SIREG) : "=r"(val));
    return val;
}

/* VS-mode: write siselect and read it back (returns final value) */
static uintptr_t _vs_write_and_read_siselect(uintptr_t val)
{
    asm volatile("csrw " CSR_STR(CSR_SISELECT) ", %0" :: "r"(val));
    uintptr_t rb;
    asm volatile("csrr %0, " CSR_STR(CSR_SISELECT) : "=r"(rb));
    return rb;
}

/* ===================================================================
 * Convenience macros for S-mode (HS-mode) access testing
 * =================================================================== */

/* Execute csr_stmt in S-mode and verify it traps with illegal-instruction */
#define TEST_SMODE_BLOCKED(msg, csr_stmt) do { \
    goto_priv(PRIV_S); \
    PRIV_DO(csr_stmt); \
    goto_priv(PRIV_M); \
    CHECK_TRAP(msg, CAUSE_ILLEGAL_INST); \
} while (0)

/* Execute csr_stmt in S-mode and verify it does NOT trap */
#define TEST_SMODE_ALLOWED(msg, csr_stmt) do { \
    goto_priv(PRIV_S); \
    PRIV_DO(csr_stmt); \
    goto_priv(PRIV_M); \
    CHECK_NO_TRAP(msg); \
} while (0)

#endif /* HYPERVISOR_SMCSRIND_TEST_HELPERS_H */
