INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jun 28 23:11:58 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fsub_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.922ns  (required time - arrival time)
  Source:                 operator/LZCAndShifter/level5_c6_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            operator/LZCAndShifter/level3_c7_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.481ns (19.108%)  route 2.036ns (80.892%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 3.344 - 2.000 ) 
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          1.451     1.451    operator/LZCAndShifter/clk
    SLICE_X19Y111        FDRE                                         r  operator/LZCAndShifter/level5_c6_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y111        FDRE (Prop_fdre_C_Q)         0.269     1.720 f  operator/LZCAndShifter/level5_c6_reg[20]/Q
                         net (fo=3, routed)           0.568     2.288    operator/LZCAndShifter/level5_c6[20]
    SLICE_X17Y111        LUT4 (Prop_lut4_I3_O)        0.053     2.341 r  operator/LZCAndShifter/count4_c7_i_4/O
                         net (fo=4, routed)           0.331     2.672    operator/LZCAndShifter/count4_c7_i_4_n_0
    SLICE_X17Y109        LUT4 (Prop_lut4_I2_O)        0.053     2.725 r  operator/LZCAndShifter/count4_c7_i_1/O
                         net (fo=32, routed)          0.407     3.132    operator/LZCAndShifter/count4_c7_i_1_n_0
    SLICE_X17Y109        LUT5 (Prop_lut5_I3_O)        0.053     3.185 r  operator/LZCAndShifter/level3_c7[25]_i_5/O
                         net (fo=19, routed)          0.467     3.652    operator/LZCAndShifter/level3_c7[25]_i_5_n_0
    SLICE_X15Y109        LUT6 (Prop_lut6_I3_O)        0.053     3.705 r  operator/LZCAndShifter/level3_c7[7]_i_1/O
                         net (fo=8, routed)           0.264     3.968    operator/LZCAndShifter/level3_c7[7]_i_1_n_0
    SLICE_X12Y109        FDRE                                         r  operator/LZCAndShifter/level3_c7_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=416, unset)          1.344     3.344    operator/LZCAndShifter/clk
    SLICE_X12Y109        FDRE                                         r  operator/LZCAndShifter/level3_c7_reg[0]/C
                         clock pessimism              0.082     3.426    
                         clock uncertainty           -0.035     3.391    
    SLICE_X12Y109        FDRE (Setup_fdre_C_R)       -0.344     3.047    operator/LZCAndShifter/level3_c7_reg[0]
  -------------------------------------------------------------------
                         required time                          3.047    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                 -0.922    





Clock Frequency: 500 MHz
Clock Period: 2.00000000000000000000 ns
Worst Negative Slack (WNS): -0.922 ns
