
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.110077                       # Number of seconds simulated
sim_ticks                                1110076919000                       # Number of ticks simulated
final_tick                               1110076919000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 918939                       # Simulator instruction rate (inst/s)
host_op_rate                                  1490180                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2023637874                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663736                       # Number of bytes of host memory used
host_seconds                                   548.56                       # Real time elapsed on the host
sim_insts                                   504088774                       # Number of instructions simulated
sim_ops                                     817446129                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        19008896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19031616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17563136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17563136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           297014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        274424                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             274424                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           17123945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17144412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15821549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15821549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15821549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17123945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32965961                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245990                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374666                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335213                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2220153838                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088774                       # Number of instructions committed
system.cpu.committedOps                     817446129                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812630010                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565890                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812630010                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855649                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741308                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557775                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904588                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620652                       # number of memory refs
system.cpu.num_load_insts                   238245986                       # Number of load instructions
system.cpu.num_store_insts                   64374666                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2220153838                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772146                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014358     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446129                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.824788                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620656                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.433364                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.824788                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923761                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923761                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630017                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64105199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64105199                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301735216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301735216                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301735216                       # number of overall hits
system.cpu.dcache.overall_hits::total       301735216                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615973                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       269467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       269467                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       885440                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         885440                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       885440                       # number of overall misses
system.cpu.dcache.overall_misses::total        885440                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 108758228000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 108758228000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22183261000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22183261000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 130941489000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 130941489000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 130941489000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 130941489000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374666                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374666                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620656                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620656                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620656                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620656                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004186                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002926                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002926                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002926                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002926                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 176563.303911                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 176563.303911                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82322.737107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82322.737107                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 147882.961014                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 147882.961014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 147882.961014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 147882.961014                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657168                       # number of writebacks
system.cpu.dcache.writebacks::total            657168                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615973                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       269467                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       269467                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       885440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       885440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       885440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       885440                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 108142255000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 108142255000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21913794000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21913794000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 130056049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 130056049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 130056049000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 130056049000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002926                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002926                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002926                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 175563.303911                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 175563.303911                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81322.737107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81322.737107                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 146882.961014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 146882.961014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 146882.961014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 146882.961014                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681937                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.478757                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335213                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1907986.515493                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.478757                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670781                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334858                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334858                       # number of overall hits
system.cpu.icache.overall_hits::total       677334858                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     65360000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65360000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     65360000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65360000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     65360000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65360000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335213                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335213                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335213                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335213                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 184112.676056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 184112.676056                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 184112.676056                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 184112.676056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 184112.676056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 184112.676056                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     65005000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65005000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     65005000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65005000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     65005000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65005000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 183112.676056                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 183112.676056                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 183112.676056                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 183112.676056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 183112.676056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 183112.676056                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.628197                       # Cycle average of tags in use
system.l2.tags.total_refs                     1567778                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518834                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.021733                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.006445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.926638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.695113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998842                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1521                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13061058                       # Number of tag accesses
system.l2.tags.data_accesses                 13061058                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657168                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657168                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            202991                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               202991                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3040                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161030                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164070                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164070                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164070                       # number of overall hits
system.l2.overall_hits::total                  164070                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454943                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518379                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518734                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data             518379                       # number of overall misses
system.l2.overall_misses::total                518734                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19346268000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19346268000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64471000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64471000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 105527480000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 105527480000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64471000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  124873748000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     124938219000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64471000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 124873748000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    124938219000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657168                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657168                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        202991                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           202991                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682449                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682804                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682449                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682804                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738576                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759586                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759711                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759586                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759711                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 304973.012170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 304973.012170                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 181608.450704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 181608.450704                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 231957.585895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 231957.585895                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 181608.450704                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 240892.759930                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 240852.188212                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 181608.450704                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 240892.759930                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 240852.188212                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508959                       # number of writebacks
system.l2.writebacks::total                    508959                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454943                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454943                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518734                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518734                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18711908000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18711908000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     60921000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60921000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 100978050000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 100978050000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     60921000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 119689958000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 119750879000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     60921000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 119689958000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 119750879000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738576                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759711                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759711                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 294973.012170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 294973.012170                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 171608.450704                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 171608.450704                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 221957.585895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 221957.585895                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 171608.450704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 230892.759930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 230852.188212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 171608.450704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 230892.759930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 230852.188212                       # average overall mshr miss latency
system.l2.replacements                         516786                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16153.100307                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034803                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    331878                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.118022                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      344.348394                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.606476                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15802.145437                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.021017                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000403                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.964486                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985907                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16317                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2402176                       # Number of tag accesses
system.l3.tags.data_accesses                  2402176                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508959                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508959                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                682                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   682                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         220683                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            220683                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                221365                       # number of demand (read+write) hits
system.l3.demand_hits::total                   221365                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               221365                       # number of overall hits
system.l3.overall_hits::total                  221365                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62754                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62754                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       234260                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          234615                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              297014                       # number of demand (read+write) misses
system.l3.demand_misses::total                 297369                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data             297014                       # number of overall misses
system.l3.overall_misses::total                297369                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18006951000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18006951000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     57016000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  93651305000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  93708321000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      57016000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  111658256000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     111715272000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     57016000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 111658256000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    111715272000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508959                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508959                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454943                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455298                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518379                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518734                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518379                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518734                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989249                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989249                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.514922                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.515300                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.572967                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.573259                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.572967                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.573259                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 286945.071231                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 286945.071231                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 160608.450704                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 399775.057628                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 399413.170513                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 160608.450704                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 375936.003017                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 375678.944342                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 160608.450704                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 375936.003017                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 375678.944342                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               274424                       # number of writebacks
system.l3.writebacks::total                    274424                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          346                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           346                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62754                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62754                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       234260                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       234615                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         297014                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            297369                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        297014                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           297369                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17379411000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17379411000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     53466000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  91308705000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  91362171000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     53466000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 108688116000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 108741582000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     53466000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 108688116000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 108741582000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989249                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989249                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.514922                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.515300                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.572967                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.573259                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.572967                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.573259                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 276945.071231                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 276945.071231                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 150608.450704                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 389775.057628                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 389413.170513                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 150608.450704                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 365936.003017                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 365678.944342                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 150608.450704                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 365936.003017                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 365678.944342                       # average overall mshr miss latency
system.l3.replacements                         315494                       # number of replacements
system.membus.snoop_filter.tot_requests        588745                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       291376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             234615                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       274424                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6276                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62754                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62754                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        234615                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       875438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       875438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 875438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     36594752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     36594752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36594752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            297369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  297369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              297369                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1686519500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1486848000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1567778                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       884974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          11095                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        11095                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616328                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1440551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           73666                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          202991                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         202991                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615973                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2452817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2453573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85735488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85761152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          832280                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50136512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1718075                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006458                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080101                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1706980     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11095      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1718075                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1441103000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1125169000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1110076919000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455298                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       783383                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           48526                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455298                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553883                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65772352                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          315494                       # Total snoops (count)
system.tol3bus.snoopTraffic                  17563136                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1350650                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.233587                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.423112                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035156     76.64%     76.64% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 315494     23.36%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1350650                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1026540493                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778101007                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
