Running: C:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/DrLC/Downloads/lab3_1400013399/lab3_1400013399/Lab3_1400013399_zyw/counter163_counter163_sch_tb_isim_beh.exe -prj C:/Users/DrLC/Downloads/lab3_1400013399/lab3_1400013399/Lab3_1400013399_zyw/counter163_counter163_sch_tb_beh.prj work.counter163_counter163_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/DrLC/Downloads/lab3_1400013399/lab3_1400013399/Lab3_1400013399_zyw/counter163.vf" into library work
Analyzing Verilog file "C:/Users/DrLC/Downloads/lab3_1400013399/lab3_1400013399/Lab3_1400013399_zyw/counter163_test.v" into library work
Analyzing Verilog file "C:/XilinxISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FDC
Compiling module XOR2
Compiling module AND2
Compiling module AND3
Compiling module VCC
Compiling module counter163
Compiling module counter163_counter163_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/DrLC/Downloads/lab3_1400013399/lab3_1400013399/Lab3_1400013399_zyw/counter163_counter163_sch_tb_isim_beh.exe
Fuse Memory Usage: 27868 KB
Fuse CPU Usage: 374 ms
