
---------- Begin Simulation Statistics ----------
final_tick                               164375370000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 282685                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711136                       # Number of bytes of host memory used
host_op_rate                                   283248                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   353.75                       # Real time elapsed on the host
host_tick_rate                              464663386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164375                       # Number of seconds simulated
sim_ticks                                164375370000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.643754                       # CPI: cycles per instruction
system.cpu.discardedOps                        197389                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        31608240                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.608364                       # IPC: instructions per cycle
system.cpu.numCycles                        164375370                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438740     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199497                       # Class of committed instruction
system.cpu.tickCycles                       132767130                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       228340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        461066                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          614                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          181                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       575027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       127769                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1151441                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         127950                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397887                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642967                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83177                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2113234                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110943                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.891588                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66060                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              397                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51541473                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51541473                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51542050                       # number of overall hits
system.cpu.dcache.overall_hits::total        51542050                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       605952                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         605952                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       613794                       # number of overall misses
system.cpu.dcache.overall_misses::total        613794                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39551926000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39551926000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39551926000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39551926000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52147425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52147425                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52155844                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52155844                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011620                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011620                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011768                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011768                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65272.374710                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65272.374710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64438.437000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64438.437000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       508007                       # number of writebacks
system.cpu.dcache.writebacks::total            508007                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        33987                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33987                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33987                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33987                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       571965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       571965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       575930                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       575930                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35303350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35303350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35717121000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35717121000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010968                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010968                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011042                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011042                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61722.920109                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61722.920109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62016.427344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62016.427344                       # average overall mshr miss latency
system.cpu.dcache.replacements                 574905                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40862601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40862601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       307777                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        307777                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15890217000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15890217000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41170378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41170378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007476                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007476                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51628.994369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51628.994369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3889                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3889                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       303888                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       303888                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15088687000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15088687000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49652.131706                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49652.131706                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10678872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10678872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       298175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       298175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23661709000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23661709000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79355.106900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79355.106900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        30098                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        30098                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       268077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       268077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20214663000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20214663000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75406.181806                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75406.181806                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          577                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           577                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7842                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7842                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.931465                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.931465                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3965                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3965                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    413771000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    413771000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.470959                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.470959                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104355.863808                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104355.863808                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.858438                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52118055                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            575929                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.493889                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.858438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988143                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988143                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          612                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52731849                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52731849                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42704544                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555668                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057520                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8729831                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8729831                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8729831                       # number of overall hits
system.cpu.icache.overall_hits::total         8729831                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            484                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          484                       # number of overall misses
system.cpu.icache.overall_misses::total           484                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47748000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47748000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47748000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47748000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8730315                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8730315                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8730315                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8730315                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98652.892562                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98652.892562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98652.892562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98652.892562                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          122                       # number of writebacks
system.cpu.icache.writebacks::total               122                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46780000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46780000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46780000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46780000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96652.892562                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96652.892562                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96652.892562                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96652.892562                       # average overall mshr miss latency
system.cpu.icache.replacements                    122                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8729831                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8729831                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           484                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47748000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47748000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8730315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8730315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98652.892562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98652.892562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46780000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46780000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96652.892562                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96652.892562                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.159332                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8730315                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               484                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18037.840909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.159332                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.308749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.308749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.353516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8730799                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8730799                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 164375370000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199497                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               343423                       # number of demand (read+write) hits
system.l2.demand_hits::total                   343493                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              343423                       # number of overall hits
system.l2.overall_hits::total                  343493                       # number of overall hits
system.l2.demand_misses::.cpu.inst                414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             232507                       # number of demand (read+write) misses
system.l2.demand_misses::total                 232921                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               414                       # number of overall misses
system.l2.overall_misses::.cpu.data            232507                       # number of overall misses
system.l2.overall_misses::total                232921                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26566508000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26610250000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43742000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26566508000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26610250000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              484                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           575930                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               576414                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             484                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          575930                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              576414                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.855372                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.403707                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.404086                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.855372                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.403707                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.404086                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105657.004831                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114261.110418                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114245.817251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105657.004831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114261.110418                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114245.817251                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              176207                       # number of writebacks
system.l2.writebacks::total                    176207                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        232505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            232919                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       232505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           232919                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35462000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21916245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21951707000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35462000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21916245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21951707000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.855372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.403704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.404083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.855372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.403704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.404083                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85657.004831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94261.392228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94246.098429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85657.004831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94261.392228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94246.098429                       # average overall mshr miss latency
system.l2.replacements                         334626                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       508007                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           508007                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       508007                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       508007                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        21471                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         21471                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            125188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                125188                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          142999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              142999                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16701713000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16701713000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        268187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            268187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.533206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.533206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 116796.012560                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116796.012560                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       142999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         142999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13841753000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13841753000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.533206                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.533206                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96796.152421                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96796.152421                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43742000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43742000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.855372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.855372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105657.004831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105657.004831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35462000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35462000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.855372                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.855372                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85657.004831                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85657.004831                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        218235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        89508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9864795000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9864795000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       307743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        307743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.290853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.290853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110211.321893                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110211.321893                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        89506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8074492000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8074492000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.290847                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.290847                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90211.739995                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90211.739995                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4041.938888                       # Cycle average of tags in use
system.l2.tags.total_refs                     1129353                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    338722                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.334159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1225.530266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         7.889202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2808.519420                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.299202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.685674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986801                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1436                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1489549                       # Number of tag accesses
system.l2.tags.data_accesses                  1489549                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    352182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    459732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.030110078500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20278                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20278                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              889928                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             332381                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      232919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     176207                       # Number of write requests accepted
system.mem_ctrls.readBursts                    465838                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   352414                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5278                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   232                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                465838                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               352414                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  208916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  217287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        20278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.712003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.417424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         20176     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           58      0.29%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           12      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           17      0.08%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20278                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.366851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.313954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.379365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8626     42.54%     42.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              417      2.06%     44.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8932     44.05%     88.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              386      1.90%     90.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1584      7.81%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              101      0.50%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              204      1.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20278                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  337792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                29813632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22554496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    181.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  164375286000                       # Total gap between requests
system.mem_ctrls.avgGap                     401771.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     29422848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     22538560                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 322384.065203929262                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 178997911.913445442915                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 137116406.186644643545                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          828                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       465010                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       352414                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26302500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  18757728250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3895728062500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31766.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40338.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11054407.78                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     29760640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      29813632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     22554496                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     22554496                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          414                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       232505                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         232919                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       176207                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        176207                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       322384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    181052916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        181375300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       322384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       322384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    137213355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       137213355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    137213355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       322384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    181052916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       318588655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               460560                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              352165                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        27980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        26191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        28983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        28402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        28892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        30926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        32448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        31150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        24734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        34203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        26353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        28923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        28533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        27834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        26554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        28454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        20517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        19314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        21944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        21862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        22006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        24404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        25869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        25248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        18044                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        27311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        19320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        22081                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        21620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        21074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        19662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        21889                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             10148530750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2302800000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        18784030750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                22035.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40785.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              322499                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             234240                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           66.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       255972                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   203.193974                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   155.754066                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   223.301530                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14203      5.55%      5.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       196102     76.61%     82.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        20810      8.13%     90.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4703      1.84%     92.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1961      0.77%     92.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1535      0.60%     93.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1163      0.45%     93.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          903      0.35%     94.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        14592      5.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       255972                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              29475840                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           22538560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              179.320296                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              137.116406                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       951105120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       505494000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1677700080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     945676080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12975050400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  35887954110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32898707040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   85841686830                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.229619                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  85157388000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5488600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  73729382000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       876634920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       465919740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1610698320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     892625220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12975050400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36698273520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  32216332800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   85735534920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.583829                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  83372242500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5488600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  75514527500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              89920                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       176207                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51940                       # Transaction distribution
system.membus.trans_dist::ReadExReq            142999                       # Transaction distribution
system.membus.trans_dist::ReadExResp           142998                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         89920                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       693984                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 693984                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     52368000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                52368000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            232919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  232919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              232919                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1870722000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2198959250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            308227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       684214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          122                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          225317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           268187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          268186                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           484                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       307743                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1090                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1726764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1727854                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        77568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    138743808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              138821376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          334626                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22554496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           911040                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.141317                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.348918                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 782476     85.89%     85.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 128383     14.09%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    181      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             911040                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 164375370000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3183957000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2420000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2879646998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
