Analysis & Synthesis report for part1
Mon Oct 23 20:56:35 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |combined_parts|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 11. State Machine - |combined_parts|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated
 17. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 18. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 19. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 20. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 21. Parameter Settings for User Entity Instance: part2:p2|C4:tone|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: part3:p3_left
 23. Parameter Settings for User Entity Instance: part3:p3_left|fifo:fifo1
 24. Parameter Settings for User Entity Instance: part3:p3_left|fifo:fifo1|fifo_ctrl:c_unit
 25. Parameter Settings for User Entity Instance: part3:p3_left|fifo:fifo1|reg_file:r_unit
 26. Parameter Settings for User Entity Instance: part3:p3_left|adder:adder1
 27. Parameter Settings for User Entity Instance: part3:p3_left|adder:adder2
 28. Parameter Settings for User Entity Instance: part3:p3_left|accumulator:accumulator1
 29. Parameter Settings for User Entity Instance: part3:p3_right
 30. Parameter Settings for User Entity Instance: part3:p3_right|fifo:fifo1
 31. Parameter Settings for User Entity Instance: part3:p3_right|fifo:fifo1|fifo_ctrl:c_unit
 32. Parameter Settings for User Entity Instance: part3:p3_right|fifo:fifo1|reg_file:r_unit
 33. Parameter Settings for User Entity Instance: part3:p3_right|adder:adder1
 34. Parameter Settings for User Entity Instance: part3:p3_right|adder:adder2
 35. Parameter Settings for User Entity Instance: part3:p3_right|accumulator:accumulator1
 36. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen
 37. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 38. Parameter Settings for User Entity Instance: audio_and_video_config:cfg
 39. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 40. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 41. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 42. Parameter Settings for User Entity Instance: audio_codec:codec
 43. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 44. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 45. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 46. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 47. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 48. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 49. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 50. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 51. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 52. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 53. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 54. Parameter Settings for Inferred Entity Instance: part3:p3_right|accumulator:accumulator1|lpm_divide:Div0
 55. altsyncram Parameter Settings by Entity Instance
 56. altpll Parameter Settings by Entity Instance
 57. scfifo Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 59. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 60. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 61. Port Connectivity Checks: "part3:p3_right"
 62. Port Connectivity Checks: "part3:p3_left|accumulator:accumulator1"
 63. Port Connectivity Checks: "part3:p3_left|adder:adder2"
 64. Port Connectivity Checks: "part3:p3_left|adder:adder1"
 65. Port Connectivity Checks: "part3:p3_left|fifo:fifo1"
 66. Port Connectivity Checks: "part3:p3_left"
 67. Port Connectivity Checks: "part2:p2|C4:tone"
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 23 20:56:35 2023       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; part1                                       ;
; Top-level Entity Name           ; combined_parts                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 375                                         ;
; Total pins                      ; 21                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 798,720                                     ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; combined_parts     ; part1              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; combined_parts.v                   ; yes             ; User Verilog HDL File                  ; D:/Documents/ee_371/lab3/combined_parts.v                                    ;         ;
; part2.sv                           ; yes             ; User SystemVerilog HDL File            ; D:/Documents/ee_371/lab3/part2.sv                                            ;         ;
; part3.sv                           ; yes             ; User SystemVerilog HDL File            ; D:/Documents/ee_371/lab3/part3.sv                                            ;         ;
; fifo.sv                            ; yes             ; User SystemVerilog HDL File            ; D:/Documents/ee_371/lab3/fifo.sv                                             ;         ;
; fifo_ctrl.sv                       ; yes             ; User SystemVerilog HDL File            ; D:/Documents/ee_371/lab3/fifo_ctrl.sv                                        ;         ;
; reg_file.sv                        ; yes             ; User SystemVerilog HDL File            ; D:/Documents/ee_371/lab3/reg_file.sv                                         ;         ;
; adder.sv                           ; yes             ; User SystemVerilog HDL File            ; D:/Documents/ee_371/lab3/adder.sv                                            ;         ;
; accumulator.sv                     ; yes             ; User SystemVerilog HDL File            ; D:/Documents/ee_371/lab3/accumulator.sv                                      ;         ;
; c4.v                               ; yes             ; Auto-Found Wizard-Generated File       ; D:/Documents/ee_371/lab3/c4.v                                                ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_0rh1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf                              ;         ;
; note_data.mif                      ; yes             ; Auto-Found Memory Initialization File  ; D:/Documents/ee_371/lab3/note_data.mif                                       ;         ;
; db/decode_41a.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/decode_41a.tdf                                   ;         ;
; db/mux_9hb.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/mux_9hb.tdf                                      ;         ;
; clock_generator.v                  ; yes             ; Auto-Found Verilog HDL File            ; D:/Documents/ee_371/lab3/clock_generator.v                                   ;         ;
; altpll.tdf                         ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_1uu1.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/altpll_1uu1.tdf                                  ;         ;
; audio_and_video_config.v           ; yes             ; Auto-Found Verilog HDL File            ; D:/Documents/ee_371/lab3/audio_and_video_config.v                            ;         ;
; altera_up_slow_clock_generator.v   ; yes             ; Auto-Found Verilog HDL File            ; D:/Documents/ee_371/lab3/altera_up_slow_clock_generator.v                    ;         ;
; altera_up_i2c_av_auto_initialize.v ; yes             ; Auto-Found Verilog HDL File            ; D:/Documents/ee_371/lab3/altera_up_i2c_av_auto_initialize.v                  ;         ;
; altera_up_i2c.v                    ; yes             ; Auto-Found Verilog HDL File            ; D:/Documents/ee_371/lab3/altera_up_i2c.v                                     ;         ;
; audio_codec.v                      ; yes             ; Auto-Found Verilog HDL File            ; D:/Documents/ee_371/lab3/audio_codec.v                                       ;         ;
; altera_up_clock_edge.v             ; yes             ; Auto-Found Verilog HDL File            ; D:/Documents/ee_371/lab3/altera_up_clock_edge.v                              ;         ;
; altera_up_audio_in_deserializer.v  ; yes             ; Auto-Found Verilog HDL File            ; D:/Documents/ee_371/lab3/altera_up_audio_in_deserializer.v                   ;         ;
; altera_up_audio_bit_counter.v      ; yes             ; Auto-Found Verilog HDL File            ; D:/Documents/ee_371/lab3/altera_up_audio_bit_counter.v                       ;         ;
; altera_up_sync_fifo.v              ; yes             ; Auto-Found Verilog HDL File            ; D:/Documents/ee_371/lab3/altera_up_sync_fifo.v                               ;         ;
; scfifo.tdf                         ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; db/scfifo_8ba1.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/scfifo_8ba1.tdf                                  ;         ;
; db/a_dpfifo_r2a1.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/a_dpfifo_r2a1.tdf                                ;         ;
; db/altsyncram_p3i1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/altsyncram_p3i1.tdf                              ;         ;
; db/cmpr_6l8.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/cmpr_6l8.tdf                                     ;         ;
; db/cntr_h2b.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/cntr_h2b.tdf                                     ;         ;
; db/cntr_u27.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/cntr_u27.tdf                                     ;         ;
; db/cntr_i2b.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/cntr_i2b.tdf                                     ;         ;
; altera_up_audio_out_serializer.v   ; yes             ; Auto-Found Verilog HDL File            ; D:/Documents/ee_371/lab3/altera_up_audio_out_serializer.v                    ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_v9m.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/lpm_divide_v9m.tdf                               ;         ;
; db/sign_div_unsign_5kh.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/sign_div_unsign_5kh.tdf                          ;         ;
; db/alt_u_div_gse.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Documents/ee_371/lab3/db/alt_u_div_gse.tdf                                ;         ;
+------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 371            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 634            ;
;     -- 7 input functions                    ; 5              ;
;     -- 6 input functions                    ; 93             ;
;     -- 5 input functions                    ; 72             ;
;     -- 4 input functions                    ; 148            ;
;     -- <=3 input functions                  ; 316            ;
;                                             ;                ;
; Dedicated logic registers                   ; 375            ;
;                                             ;                ;
; I/O pins                                    ; 21             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 798720         ;
;                                             ;                ;
; Total DSP Blocks                            ; 2              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 567            ;
; Total fan-out                               ; 6883           ;
; Average fan-out                             ; 5.52           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                               ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |combined_parts                                               ; 634 (50)            ; 375 (0)                   ; 798720            ; 2          ; 21   ; 0            ; |combined_parts                                                                                                                                                                                                                   ; combined_parts                   ; work         ;
;    |audio_and_video_config:cfg|                               ; 98 (2)              ; 65 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_and_video_config:cfg                                                                                                                                                                                        ; audio_and_video_config           ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                          ; 19 (19)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                           ; Altera_UP_I2C                    ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 62 (62)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                       ; Altera_UP_I2C_AV_Auto_Initialize ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                  ; Altera_UP_Slow_Clock_Generator   ; work         ;
;    |audio_codec:codec|                                        ; 271 (12)            ; 228 (2)                   ; 12288             ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec                                                                                                                                                                                                 ; audio_codec                      ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 110 (5)             ; 112 (40)                  ; 6144              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                           ; Altera_UP_Audio_In_Deserializer  ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                         ; Altera_UP_Audio_Bit_Counter      ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                           ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram   ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                         ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 146 (50)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                             ; Altera_UP_Audio_Out_Serializer   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                             ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                            ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                 ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                            ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram    ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb        ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr            ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter     ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (23)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                           ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram   ; altsyncram_p3i1                  ; work         ;
;                      |cmpr_6l8:three_comparison|              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison ; cmpr_6l8                         ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                         ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                 ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                            ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                 ; Altera_UP_Clock_Edge             ; work         ;
;    |clock_generator:my_clock_gen|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|clock_generator:my_clock_gen                                                                                                                                                                                      ; clock_generator                  ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                      ; altpll                           ; work         ;
;          |altpll_1uu1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                           ; altpll_1uu1                      ; work         ;
;    |part2:p2|                                                 ; 48 (21)             ; 19 (15)                   ; 786432            ; 0          ; 0    ; 0            ; |combined_parts|part2:p2                                                                                                                                                                                                          ; part2                            ; work         ;
;       |C4:tone|                                               ; 27 (0)              ; 4 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |combined_parts|part2:p2|C4:tone                                                                                                                                                                                                  ; C4                               ; work         ;
;          |altsyncram:altsyncram_component|                    ; 27 (0)              ; 4 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component                                                                                                                                                                  ; altsyncram                       ; work         ;
;             |altsyncram_0rh1:auto_generated|                  ; 27 (0)              ; 4 (4)                     ; 786432            ; 0          ; 0    ; 0            ; |combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated                                                                                                                                   ; altsyncram_0rh1                  ; work         ;
;                |decode_41a:rden_decode|                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|decode_41a:rden_decode                                                                                                            ; decode_41a                       ; work         ;
;                |mux_9hb:mux2|                                 ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|mux_9hb:mux2                                                                                                                      ; mux_9hb                          ; work         ;
;    |part3:p3_left|                                            ; 80 (0)              ; 34 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |combined_parts|part3:p3_left                                                                                                                                                                                                     ; part3                            ; work         ;
;       |accumulator:accumulator1|                              ; 50 (50)             ; 25 (25)                   ; 0                 ; 1          ; 0    ; 0            ; |combined_parts|part3:p3_left|accumulator:accumulator1                                                                                                                                                                            ; accumulator                      ; work         ;
;       |adder:adder2|                                          ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part3:p3_left|adder:adder2                                                                                                                                                                                        ; adder                            ; work         ;
;       |fifo:fifo1|                                            ; 6 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part3:p3_left|fifo:fifo1                                                                                                                                                                                          ; fifo                             ; work         ;
;          |fifo_ctrl:c_unit|                                   ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part3:p3_left|fifo:fifo1|fifo_ctrl:c_unit                                                                                                                                                                         ; fifo_ctrl                        ; work         ;
;          |reg_file:r_unit|                                    ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part3:p3_left|fifo:fifo1|reg_file:r_unit                                                                                                                                                                          ; reg_file                         ; work         ;
;    |part3:p3_right|                                           ; 87 (0)              ; 29 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |combined_parts|part3:p3_right                                                                                                                                                                                                    ; part3                            ; work         ;
;       |accumulator:accumulator1|                              ; 57 (50)             ; 25 (25)                   ; 0                 ; 1          ; 0    ; 0            ; |combined_parts|part3:p3_right|accumulator:accumulator1                                                                                                                                                                           ; accumulator                      ; work         ;
;          |lpm_divide:Div0|                                    ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part3:p3_right|accumulator:accumulator1|lpm_divide:Div0                                                                                                                                                           ; lpm_divide                       ; work         ;
;             |lpm_divide_v9m:auto_generated|                   ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part3:p3_right|accumulator:accumulator1|lpm_divide:Div0|lpm_divide_v9m:auto_generated                                                                                                                             ; lpm_divide_v9m                   ; work         ;
;                |sign_div_unsign_5kh:divider|                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part3:p3_right|accumulator:accumulator1|lpm_divide:Div0|lpm_divide_v9m:auto_generated|sign_div_unsign_5kh:divider                                                                                                 ; sign_div_unsign_5kh              ; work         ;
;                   |alt_u_div_gse:divider|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part3:p3_right|accumulator:accumulator1|lpm_divide:Div0|lpm_divide_v9m:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_gse:divider                                                                           ; alt_u_div_gse                    ; work         ;
;       |adder:adder2|                                          ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part3:p3_right|adder:adder2                                                                                                                                                                                       ; adder                            ; work         ;
;       |fifo:fifo1|                                            ; 6 (1)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part3:p3_right|fifo:fifo1                                                                                                                                                                                         ; fifo                             ; work         ;
;          |reg_file:r_unit|                                    ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |combined_parts|part3:p3_right|fifo:fifo1|reg_file:r_unit                                                                                                                                                                         ; reg_file                         ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+---------------+
; Name                                                                                                                                                                                                                        ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+---------------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None          ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM   ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None          ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None          ;
; part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ALTSYNCRAM                                                                                                                                  ; M10K block ; ROM              ; 48000        ; 24           ; --           ; --           ; 1152000 ; note_data.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+---------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
; Fixed Point Dedicated Pre-Adder ; 2           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_parts|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                                         ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_parts|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                                                        ; Reason for Removal                                              ;
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|address_reg_a[2]     ; Stuck at GND due to stuck port data_in                          ;
; part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|out_address_reg_a[2] ; Stuck at GND due to stuck port data_in                          ;
; audio_and_video_config:cfg|num_bits_to_transfer[1,2]                                                 ; Merged with audio_and_video_config:cfg|num_bits_to_transfer[0]  ;
; part3:p3_right|fifo:fifo1|fifo_ctrl:c_unit|full                                                      ; Merged with part3:p3_left|fifo:fifo1|fifo_ctrl:c_unit|full      ;
; part3:p3_right|fifo:fifo1|fifo_ctrl:c_unit|wr_ptr[0]                                                 ; Merged with part3:p3_left|fifo:fifo1|fifo_ctrl:c_unit|wr_ptr[0] ;
; part3:p3_right|fifo:fifo1|fifo_ctrl:c_unit|wr_ptr[1]                                                 ; Merged with part3:p3_left|fifo:fifo1|fifo_ctrl:c_unit|wr_ptr[1] ;
; part3:p3_right|fifo:fifo1|fifo_ctrl:c_unit|rd_ptr[0]                                                 ; Merged with part3:p3_left|fifo:fifo1|fifo_ctrl:c_unit|rd_ptr[0] ;
; part3:p3_right|fifo:fifo1|fifo_ctrl:c_unit|rd_ptr[1]                                                 ; Merged with part3:p3_left|fifo:fifo1|fifo_ctrl:c_unit|rd_ptr[1] ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                          ; Lost fanout                                                     ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                          ; Lost fanout                                                     ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                          ; Lost fanout                                                     ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2        ; Lost fanout                                                     ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3        ; Lost fanout                                                     ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4        ; Lost fanout                                                     ;
; Total Number of Removed Registers = 15                                                               ;                                                                 ;
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                               ;
+--------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+
; part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|address_reg_a[2] ; Stuck at GND              ; part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|out_address_reg_a[2] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                      ;
+--------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 375   ;
; Number of registers using Synchronous Clear  ; 291   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 251   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |combined_parts|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |combined_parts|part3:p3_left|fifo:fifo1|fifo_ctrl:c_unit|wr_ptr[1]                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |combined_parts|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |combined_parts|audio_and_video_config:cfg|data_to_transfer[3]                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |combined_parts|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[8]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |combined_parts|part3:p3_left|fifo:fifo1|fifo_ctrl:c_unit|rd_ptr[1]                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |combined_parts|part2:p2|address[0]                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |combined_parts|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |combined_parts|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                   ;
; 4:1                ; 50 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |combined_parts|part3:p3_right|accumulator:accumulator1|accumulator[9]                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |combined_parts|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |combined_parts|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                  ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |combined_parts|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|mux_9hb:mux2|l2_w23_n0_mux_dataout                       ;
; 3:1                ; 44 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |combined_parts|writedata_left[21]                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |combined_parts|writedata_left[0]                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|C4:tone|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 24                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 48000                ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; note_data.mif        ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_0rh1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_left ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 4     ; Signed Integer                    ;
; DATA_WIDTH     ; 24    ; Signed Integer                    ;
; ADDR_WIDTH     ; 2     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_left|fifo:fifo1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                               ;
; ADDR_WIDTH     ; 2     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_left|fifo:fifo1|fifo_ctrl:c_unit ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; ADDR_WIDTH     ; 2     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_left|fifo:fifo1|reg_file:r_unit ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                               ;
; ADDR_WIDTH     ; 2     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_left|adder:adder1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_left|adder:adder2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_left|accumulator:accumulator1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                             ;
; ADDR_WIDTH     ; 2     ; Signed Integer                                             ;
; N              ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_right ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 4     ; Signed Integer                     ;
; DATA_WIDTH     ; 24    ; Signed Integer                     ;
; ADDR_WIDTH     ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_right|fifo:fifo1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                ;
; ADDR_WIDTH     ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_right|fifo:fifo1|fifo_ctrl:c_unit ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; ADDR_WIDTH     ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_right|fifo:fifo1|reg_file:r_unit ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                ;
; ADDR_WIDTH     ; 2     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_right|adder:adder1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_right|adder:adder2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part3:p3_right|accumulator:accumulator1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                              ;
; ADDR_WIDTH     ; 2     ; Signed Integer                                              ;
; N              ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                   ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                           ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                           ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                           ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                           ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                  ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                            ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                            ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                            ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                     ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                           ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: part3:p3_right|accumulator:accumulator1|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_v9m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; part2:p2|C4:tone|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 24                                               ;
;     -- NUMWORDS_A                         ; 48000                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                           ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 1                                                            ;
; Entity Instance               ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; FAST                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                        ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part3:p3_right"                                                                                                               ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; f_data ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (1 bits) it drives; bit(s) "f_data[23..1]" have no fanouts ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part3:p3_left|accumulator:accumulator1"                                                                                                          ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; w_addr ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "w_addr[2..2]" will be connected to GND. ;
; d      ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "d[24..24]" will be connected to GND.  ;
; q      ; Output ; Warning  ; Output or bidir port (25 bits) is wider than the port expression (24 bits) it drives; bit(s) "q[24..24]" have no fanouts                       ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part3:p3_left|adder:adder2"                                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "a[24..24]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "b[24..24]" will be connected to GND. ;
; sum  ; Output ; Warning  ; Output or bidir port (25 bits) is wider than the port expression (24 bits) it drives; bit(s) "sum[24..24]" have no fanouts                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part3:p3_left|adder:adder1"                                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "b[24..1]" will be connected to GND.                                        ;
; sum  ; Output ; Warning  ; Output or bidir port (25 bits) is wider than the port expression (24 bits) it drives; bit(s) "sum[24..24]" have no fanouts                                                         ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part3:p3_left|fifo:fifo1"                                                                                                                          ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                          ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; empty  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; w_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "w_data[23..1]" will be connected to GND. ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part3:p3_left"                                                                                                                ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; f_data ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (1 bits) it drives; bit(s) "f_data[23..1]" have no fanouts ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|C4:tone"                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "address[15..15]" will be connected to GND. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 375                         ;
;     ENA               ; 24                          ;
;     ENA SCLR          ; 227                         ;
;     SCLR              ; 64                          ;
;     plain             ; 60                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 634                         ;
;     arith             ; 178                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 101                         ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 403                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 107                         ;
;         4 data inputs ; 101                         ;
;         5 data inputs ; 72                          ;
;         6 data inputs ; 93                          ;
;     shared            ; 48                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 46                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 21                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 8.40                        ;
; Average LUT depth     ; 3.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Oct 23 20:56:25 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off task3_1 -c part1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file combined_parts.v
    Info (12023): Found entity 1: combined_parts File: D:/Documents/ee_371/lab3/combined_parts.v Line: 1
Warning (10229): Verilog HDL Expression warning at part2.sv(13): truncated literal to match 15 bits File: D:/Documents/ee_371/lab3/part2.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file part2.sv
    Info (12023): Found entity 1: part2 File: D:/Documents/ee_371/lab3/part2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file part3.sv
    Info (12023): Found entity 1: part3 File: D:/Documents/ee_371/lab3/part3.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file fifo.sv
    Info (12023): Found entity 1: fifo File: D:/Documents/ee_371/lab3/fifo.sv Line: 8
    Info (12023): Found entity 2: fifo_tb File: D:/Documents/ee_371/lab3/fifo.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file fifo_ctrl.sv
    Info (12023): Found entity 1: fifo_ctrl File: D:/Documents/ee_371/lab3/fifo_ctrl.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: reg_file File: D:/Documents/ee_371/lab3/reg_file.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: D:/Documents/ee_371/lab3/adder.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file accumulator.sv
    Info (12023): Found entity 1: accumulator File: D:/Documents/ee_371/lab3/accumulator.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at combined_parts.v(37): created implicit net for "filtered_writedata_left" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at combined_parts.v(38): created implicit net for "filtered_writedata_right" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at part3.sv(16): created implicit net for "in" File: D:/Documents/ee_371/lab3/part3.sv Line: 16
Info (12127): Elaborating entity "combined_parts" for the top level hierarchy
Info (12128): Elaborating entity "part2" for hierarchy "part2:p2" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 32
Warning (10230): Verilog HDL assignment warning at part2.sv(12): truncated value with size 32 to match size of target (15) File: D:/Documents/ee_371/lab3/part2.sv Line: 12
Warning (12125): Using design file c4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: C4 File: D:/Documents/ee_371/lab3/c4.v Line: 40
Info (12128): Elaborating entity "C4" for hierarchy "part2:p2|C4:tone" File: D:/Documents/ee_371/lab3/part2.sv Line: 19
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:p2|C4:tone|altsyncram:altsyncram_component" File: D:/Documents/ee_371/lab3/c4.v Line: 82
Info (12130): Elaborated megafunction instantiation "part2:p2|C4:tone|altsyncram:altsyncram_component" File: D:/Documents/ee_371/lab3/c4.v Line: 82
Info (12133): Instantiated megafunction "part2:p2|C4:tone|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/ee_371/lab3/c4.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "note_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "48000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0rh1.tdf
    Info (12023): Found entity 1: altsyncram_0rh1 File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_0rh1" for hierarchy "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_41a.tdf
    Info (12023): Found entity 1: decode_41a File: D:/Documents/ee_371/lab3/db/decode_41a.tdf Line: 23
Info (12128): Elaborating entity "decode_41a" for hierarchy "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|decode_41a:rden_decode" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf
    Info (12023): Found entity 1: mux_9hb File: D:/Documents/ee_371/lab3/db/mux_9hb.tdf Line: 23
Info (12128): Elaborating entity "mux_9hb" for hierarchy "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|mux_9hb:mux2" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 42
Info (12128): Elaborating entity "part3" for hierarchy "part3:p3_left" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 37
Warning (10230): Verilog HDL assignment warning at part3.sv(16): truncated value with size 24 to match size of target (1) File: D:/Documents/ee_371/lab3/part3.sv Line: 16
Info (12128): Elaborating entity "fifo" for hierarchy "part3:p3_left|fifo:fifo1" File: D:/Documents/ee_371/lab3/part3.sv Line: 18
Info (12128): Elaborating entity "fifo_ctrl" for hierarchy "part3:p3_left|fifo:fifo1|fifo_ctrl:c_unit" File: D:/Documents/ee_371/lab3/fifo.sv Line: 27
Info (12128): Elaborating entity "reg_file" for hierarchy "part3:p3_left|fifo:fifo1|reg_file:r_unit" File: D:/Documents/ee_371/lab3/fifo.sv Line: 28
Warning (10230): Verilog HDL assignment warning at reg_file.sv(22): truncated value with size 32 to match size of target (24) File: D:/Documents/ee_371/lab3/reg_file.sv Line: 22
Info (12128): Elaborating entity "adder" for hierarchy "part3:p3_left|adder:adder1" File: D:/Documents/ee_371/lab3/part3.sv Line: 19
Info (12128): Elaborating entity "accumulator" for hierarchy "part3:p3_left|accumulator:accumulator1" File: D:/Documents/ee_371/lab3/part3.sv Line: 21
Warning (10230): Verilog HDL assignment warning at accumulator.sv(14): truncated value with size 32 to match size of target (25) File: D:/Documents/ee_371/lab3/accumulator.sv Line: 14
Warning (12125): Using design file clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clock_generator File: D:/Documents/ee_371/lab3/clock_generator.v Line: 48
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:my_clock_gen" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 63
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: D:/Documents/ee_371/lab3/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: D:/Documents/ee_371/lab3/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: D:/Documents/ee_371/lab3/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1 File: D:/Documents/ee_371/lab3/db/altpll_1uu1.tdf Line: 26
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file audio_and_video_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: audio_and_video_config File: D:/Documents/ee_371/lab3/audio_and_video_config.v Line: 49
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:cfg" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 73
Warning (12125): Using design file altera_up_slow_clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: D:/Documents/ee_371/lab3/altera_up_slow_clock_generator.v Line: 53
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: D:/Documents/ee_371/lab3/audio_and_video_config.v Line: 180
Warning (12125): Using design file altera_up_i2c_av_auto_initialize.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: D:/Documents/ee_371/lab3/altera_up_i2c_av_auto_initialize.v Line: 48
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: D:/Documents/ee_371/lab3/audio_and_video_config.v Line: 205
Warning (12125): Using design file altera_up_i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_I2C File: D:/Documents/ee_371/lab3/altera_up_i2c.v Line: 48
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: D:/Documents/ee_371/lab3/audio_and_video_config.v Line: 252
Warning (12125): Using design file audio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: audio_codec File: D:/Documents/ee_371/lab3/audio_codec.v Line: 49
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:codec" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 94
Warning (12125): Using design file altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: D:/Documents/ee_371/lab3/altera_up_clock_edge.v Line: 48
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: D:/Documents/ee_371/lab3/audio_codec.v Line: 181
Warning (12125): Using design file altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: D:/Documents/ee_371/lab3/altera_up_audio_in_deserializer.v Line: 47
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: D:/Documents/ee_371/lab3/audio_codec.v Line: 238
Warning (12125): Using design file altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: D:/Documents/ee_371/lab3/altera_up_audio_bit_counter.v Line: 49
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: D:/Documents/ee_371/lab3/altera_up_audio_in_deserializer.v Line: 197
Warning (12125): Using design file altera_up_sync_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: D:/Documents/ee_371/lab3/altera_up_sync_fifo.v Line: 47
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: D:/Documents/ee_371/lab3/altera_up_audio_in_deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/Documents/ee_371/lab3/altera_up_sync_fifo.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/Documents/ee_371/lab3/altera_up_sync_fifo.v Line: 153
Info (12133): Instantiated megafunction "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: D:/Documents/ee_371/lab3/altera_up_sync_fifo.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: D:/Documents/ee_371/lab3/db/scfifo_8ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: D:/Documents/ee_371/lab3/db/a_dpfifo_r2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: D:/Documents/ee_371/lab3/db/scfifo_8ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: D:/Documents/ee_371/lab3/db/altsyncram_p3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: D:/Documents/ee_371/lab3/db/a_dpfifo_r2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: D:/Documents/ee_371/lab3/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/Documents/ee_371/lab3/db/a_dpfifo_r2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: D:/Documents/ee_371/lab3/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: D:/Documents/ee_371/lab3/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: D:/Documents/ee_371/lab3/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: D:/Documents/ee_371/lab3/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: D:/Documents/ee_371/lab3/db/a_dpfifo_r2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: D:/Documents/ee_371/lab3/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: D:/Documents/ee_371/lab3/db/a_dpfifo_r2a1.tdf Line: 59
Warning (12125): Using design file altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: D:/Documents/ee_371/lab3/altera_up_audio_out_serializer.v Line: 47
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: D:/Documents/ee_371/lab3/audio_codec.v Line: 267
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: D:/Documents/ee_371/lab3/clock_generator.v Line: 134
Warning (12010): Port "d" on the entity instantiation of "accumulator1" is connected to a signal of width 24. The formal width of the signal in the module is 25.  The extra bits will be driven by GND. File: D:/Documents/ee_371/lab3/part3.sv Line: 21
Warning (12030): Port "q" on the entity instantiation of "accumulator1" is connected to a signal of width 24. The formal width of the signal in the module is 25.  The extra bits will be left dangling without any fan-out logic. File: D:/Documents/ee_371/lab3/part3.sv Line: 21
Warning (12010): Port "w_addr" on the entity instantiation of "accumulator1" is connected to a signal of width 2. The formal width of the signal in the module is 3.  The extra bits will be driven by GND. File: D:/Documents/ee_371/lab3/part3.sv Line: 21
Warning (12010): Port "a" on the entity instantiation of "adder2" is connected to a signal of width 24. The formal width of the signal in the module is 25.  The extra bits will be driven by GND. File: D:/Documents/ee_371/lab3/part3.sv Line: 20
Warning (12010): Port "b" on the entity instantiation of "adder2" is connected to a signal of width 24. The formal width of the signal in the module is 25.  The extra bits will be driven by GND. File: D:/Documents/ee_371/lab3/part3.sv Line: 20
Warning (12030): Port "sum" on the entity instantiation of "adder2" is connected to a signal of width 24. The formal width of the signal in the module is 25.  The extra bits will be left dangling without any fan-out logic. File: D:/Documents/ee_371/lab3/part3.sv Line: 20
Warning (12020): Port "a" on the entity instantiation of "adder1" is connected to a signal of width 32. The formal width of the signal in the module is 25.  The extra bits will be ignored. File: D:/Documents/ee_371/lab3/part3.sv Line: 19
Warning (12010): Port "b" on the entity instantiation of "adder1" is connected to a signal of width 1. The formal width of the signal in the module is 25.  The extra bits will be driven by GND. File: D:/Documents/ee_371/lab3/part3.sv Line: 19
Warning (12030): Port "sum" on the entity instantiation of "adder1" is connected to a signal of width 24. The formal width of the signal in the module is 25.  The extra bits will be left dangling without any fan-out logic. File: D:/Documents/ee_371/lab3/part3.sv Line: 19
Warning (12010): Port "w_data" on the entity instantiation of "fifo1" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be driven by GND. File: D:/Documents/ee_371/lab3/part3.sv Line: 18
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a96" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2155
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a97" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2177
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a98" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2199
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a99" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2221
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a100" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2243
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a101" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2265
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a102" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2287
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a103" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2309
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a104" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2331
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a105" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2353
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a106" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2375
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a107" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2397
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a108" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2419
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a109" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2441
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a110" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2463
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a111" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2485
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a112" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2507
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a113" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2529
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a114" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2551
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a115" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2573
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a116" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2595
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a117" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2617
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a118" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2639
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a119" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2661
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a120" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2683
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a121" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2705
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a122" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2727
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a123" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2749
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a124" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2771
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a125" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2793
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a126" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2815
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a127" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2837
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a128" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2859
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a129" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2881
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a130" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2903
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a131" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2925
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a132" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2947
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a133" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2969
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a134" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 2991
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a135" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 3013
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a136" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 3035
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a137" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 3057
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a138" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 3079
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a139" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 3101
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a140" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 3123
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a141" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 3145
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a142" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 3167
        Warning (14320): Synthesized away node "part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a143" File: D:/Documents/ee_371/lab3/db/altsyncram_0rh1.tdf Line: 3189
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: D:/Documents/ee_371/lab3/altera_up_i2c_av_auto_initialize.v Line: 305
    Info (276004): RAM logic "part3:p3_right|fifo:fifo1|reg_file:r_unit|array_reg" is uninferred due to inappropriate RAM size File: D:/Documents/ee_371/lab3/reg_file.sv Line: 14
    Info (276004): RAM logic "part3:p3_left|fifo:fifo1|reg_file:r_unit|array_reg" is uninferred due to inappropriate RAM size File: D:/Documents/ee_371/lab3/reg_file.sv Line: 14
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "part3:p3_right|accumulator:accumulator1|Div0" File: D:/Documents/ee_371/lab3/accumulator.sv Line: 14
Info (12130): Elaborated megafunction instantiation "part3:p3_right|accumulator:accumulator1|lpm_divide:Div0" File: D:/Documents/ee_371/lab3/accumulator.sv Line: 14
Info (12133): Instantiated megafunction "part3:p3_right|accumulator:accumulator1|lpm_divide:Div0" with the following parameter: File: D:/Documents/ee_371/lab3/accumulator.sv Line: 14
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_v9m.tdf
    Info (12023): Found entity 1: lpm_divide_v9m File: D:/Documents/ee_371/lab3/db/lpm_divide_v9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5kh File: D:/Documents/ee_371/lab3/db/sign_div_unsign_5kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf
    Info (12023): Found entity 1: alt_u_div_gse File: D:/Documents/ee_371/lab3/db/alt_u_div_gse.tdf Line: 23
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 6
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 6
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 6
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 6
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 6
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 6
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 6
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Documents/ee_371/lab3/combined_parts.v Line: 6
Info (21057): Implemented 926 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 710 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 4918 megabytes
    Info: Processing ended: Mon Oct 23 20:56:35 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:17


