// Seed: 1400964458
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_3 = !id_2;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd1
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  output wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_4,
      id_1
  );
  wire [-1  +  id_6 : -1] id_7;
  assign id_3[-1] = -1'b0;
  tri   id_8 = 1;
  logic id_9;
endmodule
