Classic Timing Analyzer report for ProjetoII
Thu Jun 27 16:20:05 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                 ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.365 ns    ; count[2]     ; inX[0]$latch ; --         ; count[1] ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.089 ns   ; inX[0]$latch ; inX[0]       ; count[3]   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.020 ns    ; count[1]     ; inX[1]$latch ; --         ; count[3] ; 0            ;
; Total number of failed paths ;       ;               ;             ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; count[1]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; count[2]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; count[3]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+----------+----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                   ; To Clock ;
+-------+--------------+------------+----------+----------------------+----------+
; N/A   ; None         ; 2.365 ns   ; count[2] ; inX[0]$latch         ; count[1] ;
; N/A   ; None         ; 2.214 ns   ; count[2] ; inX[1]$latch         ; count[1] ;
; N/A   ; None         ; 1.908 ns   ; count[1] ; inX[0]$latch         ; count[1] ;
; N/A   ; None         ; 1.871 ns   ; count[2] ; insControle[2]$latch ; count[1] ;
; N/A   ; None         ; 1.778 ns   ; count[0] ; inX[1]$latch         ; count[1] ;
; N/A   ; None         ; 1.723 ns   ; count[2] ; inX[0]$latch         ; count[2] ;
; N/A   ; None         ; 1.650 ns   ; count[0] ; inX[2]$latch         ; count[1] ;
; N/A   ; None         ; 1.623 ns   ; count[0] ; inX[0]$latch         ; count[1] ;
; N/A   ; None         ; 1.572 ns   ; count[2] ; inX[1]$latch         ; count[2] ;
; N/A   ; None         ; 1.563 ns   ; count[2] ; inX[0]$latch         ; count[3] ;
; N/A   ; None         ; 1.475 ns   ; count[0] ; insControle[0]$latch ; count[1] ;
; N/A   ; None         ; 1.412 ns   ; count[2] ; inX[1]$latch         ; count[3] ;
; N/A   ; None         ; 1.356 ns   ; count[1] ; inX[2]$latch         ; count[1] ;
; N/A   ; None         ; 1.352 ns   ; count[1] ; inX[1]$latch         ; count[1] ;
; N/A   ; None         ; 1.329 ns   ; count[1] ; insControle[1]$latch ; count[1] ;
; N/A   ; None         ; 1.266 ns   ; count[1] ; inX[0]$latch         ; count[2] ;
; N/A   ; None         ; 1.229 ns   ; count[2] ; insControle[2]$latch ; count[2] ;
; N/A   ; None         ; 1.136 ns   ; count[0] ; inX[1]$latch         ; count[2] ;
; N/A   ; None         ; 1.106 ns   ; count[1] ; inX[0]$latch         ; count[3] ;
; N/A   ; None         ; 1.069 ns   ; count[2] ; insControle[2]$latch ; count[3] ;
; N/A   ; None         ; 1.008 ns   ; count[0] ; inX[2]$latch         ; count[2] ;
; N/A   ; None         ; 0.981 ns   ; count[0] ; inX[0]$latch         ; count[2] ;
; N/A   ; None         ; 0.976 ns   ; count[0] ; inX[1]$latch         ; count[3] ;
; N/A   ; None         ; 0.848 ns   ; count[0] ; inX[2]$latch         ; count[3] ;
; N/A   ; None         ; 0.833 ns   ; count[0] ; insControle[0]$latch ; count[2] ;
; N/A   ; None         ; 0.821 ns   ; count[0] ; inX[0]$latch         ; count[3] ;
; N/A   ; None         ; 0.714 ns   ; count[1] ; inX[2]$latch         ; count[2] ;
; N/A   ; None         ; 0.710 ns   ; count[1] ; inX[1]$latch         ; count[2] ;
; N/A   ; None         ; 0.687 ns   ; count[1] ; insControle[1]$latch ; count[2] ;
; N/A   ; None         ; 0.673 ns   ; count[0] ; insControle[0]$latch ; count[3] ;
; N/A   ; None         ; 0.554 ns   ; count[1] ; inX[2]$latch         ; count[3] ;
; N/A   ; None         ; 0.550 ns   ; count[1] ; inX[1]$latch         ; count[3] ;
; N/A   ; None         ; 0.527 ns   ; count[1] ; insControle[1]$latch ; count[3] ;
+-------+--------------+------------+----------+----------------------+----------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+----------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                 ; To             ; From Clock ;
+-------+--------------+------------+----------------------+----------------+------------+
; N/A   ; None         ; 10.089 ns  ; inX[0]$latch         ; inX[0]         ; count[3]   ;
; N/A   ; None         ; 10.079 ns  ; inX[1]$latch         ; inX[1]         ; count[3]   ;
; N/A   ; None         ; 9.952 ns   ; insControle[1]$latch ; insControle[1] ; count[3]   ;
; N/A   ; None         ; 9.929 ns   ; inX[0]$latch         ; inX[0]         ; count[2]   ;
; N/A   ; None         ; 9.919 ns   ; inX[1]$latch         ; inX[1]         ; count[2]   ;
; N/A   ; None         ; 9.864 ns   ; inX[2]$latch         ; inX[2]         ; count[3]   ;
; N/A   ; None         ; 9.792 ns   ; insControle[1]$latch ; insControle[1] ; count[2]   ;
; N/A   ; None         ; 9.704 ns   ; inX[2]$latch         ; inX[2]         ; count[2]   ;
; N/A   ; None         ; 9.606 ns   ; insControle[0]$latch ; insControle[0] ; count[3]   ;
; N/A   ; None         ; 9.446 ns   ; insControle[0]$latch ; insControle[0] ; count[2]   ;
; N/A   ; None         ; 9.385 ns   ; insControle[2]$latch ; insControle[2] ; count[3]   ;
; N/A   ; None         ; 9.287 ns   ; inX[0]$latch         ; inX[0]         ; count[1]   ;
; N/A   ; None         ; 9.277 ns   ; inX[1]$latch         ; inX[1]         ; count[1]   ;
; N/A   ; None         ; 9.225 ns   ; insControle[2]$latch ; insControle[2] ; count[2]   ;
; N/A   ; None         ; 9.150 ns   ; insControle[1]$latch ; insControle[1] ; count[1]   ;
; N/A   ; None         ; 9.062 ns   ; inX[2]$latch         ; inX[2]         ; count[1]   ;
; N/A   ; None         ; 8.804 ns   ; insControle[0]$latch ; insControle[0] ; count[1]   ;
; N/A   ; None         ; 8.583 ns   ; insControle[2]$latch ; insControle[2] ; count[1]   ;
+-------+--------------+------------+----------------------+----------------+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+----------+----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                   ; To Clock ;
+---------------+-------------+-----------+----------+----------------------+----------+
; N/A           ; None        ; 0.020 ns  ; count[1] ; inX[1]$latch         ; count[3] ;
; N/A           ; None        ; 0.016 ns  ; count[1] ; inX[2]$latch         ; count[3] ;
; N/A           ; None        ; -0.006 ns ; count[1] ; insControle[1]$latch ; count[3] ;
; N/A           ; None        ; -0.054 ns ; count[0] ; insControle[0]$latch ; count[3] ;
; N/A           ; None        ; -0.140 ns ; count[1] ; inX[1]$latch         ; count[2] ;
; N/A           ; None        ; -0.144 ns ; count[1] ; inX[2]$latch         ; count[2] ;
; N/A           ; None        ; -0.166 ns ; count[1] ; insControle[1]$latch ; count[2] ;
; N/A           ; None        ; -0.214 ns ; count[0] ; insControle[0]$latch ; count[2] ;
; N/A           ; None        ; -0.278 ns ; count[0] ; inX[2]$latch         ; count[3] ;
; N/A           ; None        ; -0.320 ns ; count[0] ; inX[0]$latch         ; count[3] ;
; N/A           ; None        ; -0.406 ns ; count[0] ; inX[1]$latch         ; count[3] ;
; N/A           ; None        ; -0.438 ns ; count[0] ; inX[2]$latch         ; count[2] ;
; N/A           ; None        ; -0.480 ns ; count[0] ; inX[0]$latch         ; count[2] ;
; N/A           ; None        ; -0.485 ns ; count[2] ; insControle[2]$latch ; count[3] ;
; N/A           ; None        ; -0.566 ns ; count[0] ; inX[1]$latch         ; count[2] ;
; N/A           ; None        ; -0.605 ns ; count[1] ; inX[0]$latch         ; count[3] ;
; N/A           ; None        ; -0.645 ns ; count[2] ; insControle[2]$latch ; count[2] ;
; N/A           ; None        ; -0.765 ns ; count[1] ; inX[0]$latch         ; count[2] ;
; N/A           ; None        ; -0.782 ns ; count[1] ; inX[1]$latch         ; count[1] ;
; N/A           ; None        ; -0.786 ns ; count[1] ; inX[2]$latch         ; count[1] ;
; N/A           ; None        ; -0.808 ns ; count[1] ; insControle[1]$latch ; count[1] ;
; N/A           ; None        ; -0.842 ns ; count[2] ; inX[1]$latch         ; count[3] ;
; N/A           ; None        ; -0.856 ns ; count[0] ; insControle[0]$latch ; count[1] ;
; N/A           ; None        ; -1.002 ns ; count[2] ; inX[1]$latch         ; count[2] ;
; N/A           ; None        ; -1.062 ns ; count[2] ; inX[0]$latch         ; count[3] ;
; N/A           ; None        ; -1.080 ns ; count[0] ; inX[2]$latch         ; count[1] ;
; N/A           ; None        ; -1.122 ns ; count[0] ; inX[0]$latch         ; count[1] ;
; N/A           ; None        ; -1.208 ns ; count[0] ; inX[1]$latch         ; count[1] ;
; N/A           ; None        ; -1.222 ns ; count[2] ; inX[0]$latch         ; count[2] ;
; N/A           ; None        ; -1.287 ns ; count[2] ; insControle[2]$latch ; count[1] ;
; N/A           ; None        ; -1.407 ns ; count[1] ; inX[0]$latch         ; count[1] ;
; N/A           ; None        ; -1.644 ns ; count[2] ; inX[1]$latch         ; count[1] ;
; N/A           ; None        ; -1.864 ns ; count[2] ; inX[0]$latch         ; count[1] ;
+---------------+-------------+-----------+----------+----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 27 16:20:05 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoII -c ProjetoII --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inX[0]$latch" is a latch
    Warning: Node "inX[1]$latch" is a latch
    Warning: Node "inX[2]$latch" is a latch
    Warning: Node "insControle[0]$latch" is a latch
    Warning: Node "insControle[1]$latch" is a latch
    Warning: Node "insControle[2]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "count[1]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "count[2]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "count[3]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Mux3~0" as buffer
Info: tsu for register "inX[0]$latch" (data pin = "count[2]", clock pin = "count[1]") is 2.365 ns
    Info: + Longest pin to register delay is 6.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 4; CLK Node = 'count[2]'
        Info: 2: + IC(4.726 ns) + CELL(0.225 ns) = 5.788 ns; Loc. = LCCOMB_X9_Y25_N14; Fanout = 1; COMB Node = 'Mux0~0'
        Info: 3: + IC(0.251 ns) + CELL(0.357 ns) = 6.396 ns; Loc. = LCCOMB_X9_Y25_N16; Fanout = 1; REG Node = 'inX[0]$latch'
        Info: Total cell delay = 1.419 ns ( 22.19 % )
        Info: Total interconnect delay = 4.977 ns ( 77.81 % )
    Info: + Micro setup delay of destination is 0.501 ns
    Info: - Shortest clock path from clock "count[1]" to destination register is 4.532 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F19; Fanout = 5; CLK Node = 'count[1]'
        Info: 2: + IC(1.172 ns) + CELL(0.053 ns) = 2.045 ns; Loc. = LCCOMB_X9_Y25_N12; Fanout = 1; COMB Node = 'Mux3~0'
        Info: 3: + IC(1.497 ns) + CELL(0.000 ns) = 3.542 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'Mux3~0clkctrl'
        Info: 4: + IC(0.937 ns) + CELL(0.053 ns) = 4.532 ns; Loc. = LCCOMB_X9_Y25_N16; Fanout = 1; REG Node = 'inX[0]$latch'
        Info: Total cell delay = 0.926 ns ( 20.43 % )
        Info: Total interconnect delay = 3.606 ns ( 79.57 % )
Info: tco from clock "count[3]" to destination pin "inX[0]" through register "inX[0]$latch" is 10.089 ns
    Info: + Longest clock path from clock "count[3]" to source register is 5.334 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 1; CLK Node = 'count[3]'
        Info: 2: + IC(1.762 ns) + CELL(0.228 ns) = 2.847 ns; Loc. = LCCOMB_X9_Y25_N12; Fanout = 1; COMB Node = 'Mux3~0'
        Info: 3: + IC(1.497 ns) + CELL(0.000 ns) = 4.344 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'Mux3~0clkctrl'
        Info: 4: + IC(0.937 ns) + CELL(0.053 ns) = 5.334 ns; Loc. = LCCOMB_X9_Y25_N16; Fanout = 1; REG Node = 'inX[0]$latch'
        Info: Total cell delay = 1.138 ns ( 21.33 % )
        Info: Total interconnect delay = 4.196 ns ( 78.67 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.755 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y25_N16; Fanout = 1; REG Node = 'inX[0]$latch'
        Info: 2: + IC(2.757 ns) + CELL(1.998 ns) = 4.755 ns; Loc. = PIN_AB13; Fanout = 0; PIN Node = 'inX[0]'
        Info: Total cell delay = 1.998 ns ( 42.02 % )
        Info: Total interconnect delay = 2.757 ns ( 57.98 % )
Info: th for register "inX[1]$latch" (data pin = "count[1]", clock pin = "count[3]") is 0.020 ns
    Info: + Longest clock path from clock "count[3]" to destination register is 5.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 1; CLK Node = 'count[3]'
        Info: 2: + IC(1.762 ns) + CELL(0.228 ns) = 2.847 ns; Loc. = LCCOMB_X9_Y25_N12; Fanout = 1; COMB Node = 'Mux3~0'
        Info: 3: + IC(1.497 ns) + CELL(0.000 ns) = 4.344 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'Mux3~0clkctrl'
        Info: 4: + IC(0.936 ns) + CELL(0.053 ns) = 5.333 ns; Loc. = LCCOMB_X9_Y25_N20; Fanout = 1; REG Node = 'inX[1]$latch'
        Info: Total cell delay = 1.138 ns ( 21.34 % )
        Info: Total interconnect delay = 4.195 ns ( 78.66 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F19; Fanout = 5; CLK Node = 'count[1]'
        Info: 2: + IC(4.085 ns) + CELL(0.053 ns) = 4.958 ns; Loc. = LCCOMB_X9_Y25_N28; Fanout = 1; COMB Node = 'Mux1~0'
        Info: 3: + IC(0.201 ns) + CELL(0.154 ns) = 5.313 ns; Loc. = LCCOMB_X9_Y25_N20; Fanout = 1; REG Node = 'inX[1]$latch'
        Info: Total cell delay = 1.027 ns ( 19.33 % )
        Info: Total interconnect delay = 4.286 ns ( 80.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Thu Jun 27 16:20:05 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


