Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 29 02:08:38 2021
| Host         : DESKTOP-Johnny running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             110 |           31 |
| No           | No                    | Yes                    |              12 |            5 |
| No           | Yes                   | No                     |              70 |           18 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              62 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------------------+--------------------------------------------+------------------+----------------+
|                Clock Signal               |               Enable Signal              |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------------------------+------------------------------------------+--------------------------------------------+------------------+----------------+
|  mainStage1/clockStage0/fast_reg_0        |                                          |                                            |                1 |              3 |
|  mainStage1/clockStage0/CLK               |                                          |                                            |                2 |              3 |
|  mainStage1/clockStage0/CLK               | mainStage1/clockStage1/low/Q1[3]_i_1_n_0 | Reset_IBUF                                 |                1 |              4 |
|  clk_IBUF_BUFG                            |                                          | mainStage0/alarmStage2/incr_detected_reg_3 |                1 |              4 |
|  clk_IBUF_BUFG                            |                                          | mainStage0/alarmStage2/incr_detected_reg_0 |                1 |              4 |
|  clk_IBUF_BUFG                            |                                          | mainStage0/alarmStage2/SR[0]               |                1 |              4 |
|  clk_IBUF_BUFG                            |                                          | mainStage0/alarmStage2/a3_reg[1]_0[0]      |                1 |              4 |
|  mainStage0/alarmStage2/a1_reg[3]_i_2_n_0 |                                          |                                            |                2 |              8 |
|  mainStage0/alarmStage2/a3_reg[3]_i_2_n_0 |                                          |                                            |                2 |              8 |
|  clk_IBUF_BUFG                            | alarmSet_IBUF                            |                                            |                2 |              8 |
|  clk_IBUF_BUFG                            | mainStage2/number[9]_i_2_n_0             | mainStage2/number[9]_i_1_n_0               |                7 |             10 |
|  mainStage1/clockStage0/CLK               |                                          | Reset_IBUF                                 |                5 |             12 |
|  clk_IBUF_BUFG                            | mainStage1/clockStageCheck/go_reg_0      | mainStage2/counter[0]_i_1_n_0              |                5 |             20 |
|  clk_IBUF_BUFG                            |                                          | mainStage1/clockStage0/clear               |                7 |             27 |
|  clk_IBUF_BUFG                            |                                          | mainStage1/clockStage0/count[0]_i_1_n_0    |                7 |             27 |
|  clk_IBUF_BUFG                            | mainStage1/clockStageCheck/go_reg_0      | mainStage2/time1[0]_i_1_n_0                |                8 |             32 |
|  clk_IBUF_BUFG                            |                                          |                                            |               24 |             88 |
+-------------------------------------------+------------------------------------------+--------------------------------------------+------------------+----------------+


