{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726441132481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726441132481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 19:58:52 2024 " "Processing started: Sun Sep 15 19:58:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726441132481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726441132481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fourbits -c fourbits " "Command: quartus_map --read_settings_files=on --write_settings_files=off fourbits -c fourbits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726441132482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726441132784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726441132784 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "display.vhd " "Can't analyze file -- file display.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726441139876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbits-Structural " "Found design unit 1: fourbits-Structural" {  } { { "fourbits.vhd" "" { Text "C:/Users/15635441/Desktop/fourbits/fourbits.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726441140211 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbits " "Found entity 1: fourbits" {  } { { "fourbits.vhd" "" { Text "C:/Users/15635441/Desktop/fourbits/fourbits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726441140211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726441140211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourbits " "Elaborating entity \"fourbits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726441140237 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "tff0 T_flip_flop " "Node instance \"tff0\" instantiates undefined entity \"T_flip_flop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fourbits.vhd" "tff0" { Text "C:/Users/15635441/Desktop/fourbits/fourbits.vhd" 15 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1726441140280 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "tff1 T_flip_flop " "Node instance \"tff1\" instantiates undefined entity \"T_flip_flop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fourbits.vhd" "tff1" { Text "C:/Users/15635441/Desktop/fourbits/fourbits.vhd" 23 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1726441140280 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "tff2 T_flip_flop " "Node instance \"tff2\" instantiates undefined entity \"T_flip_flop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fourbits.vhd" "tff2" { Text "C:/Users/15635441/Desktop/fourbits/fourbits.vhd" 31 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1726441140280 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "tff3 T_flip_flop " "Node instance \"tff3\" instantiates undefined entity \"T_flip_flop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fourbits.vhd" "tff3" { Text "C:/Users/15635441/Desktop/fourbits/fourbits.vhd" 39 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1726441140280 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726441140379 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 15 19:59:00 2024 " "Processing ended: Sun Sep 15 19:59:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726441140379 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726441140379 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726441140379 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726441140379 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726441141022 ""}
