Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Oct 11 03:45:42 2025
| Host         : Nagesh running 64-bit major release  (build 9200)
| Command      : report_methodology -name ultrafast_methodology_1 -file {C:/Users/nages/verilog_projects/FFT Optimized/methodology_report.txt} -rpx {C:/Users/nages/verilog_projects/FFT Optimized/ultrafast_methodology_1.rpx}
| Design       : FFT2pt_opt
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: rtl-elabFFT2pt_opt
          Floorplan: rtl_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

