Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jun 26 17:03:39 2021
| Host         : M3ENGINEERING running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                              Violations  
--------  ----------------  ---------------------------------------  ----------  
TIMING-8  Critical Warning  No common period between related clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.477        0.000                      0                 5952        0.094        0.000                      0                 5952        3.000        0.000                       0                  2487  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)                 Period(ns)      Frequency(MHz)
-----                  ------------                 ----------      --------------
VIRTUAL_clk100hz_ssd   {0.000 4999999.888}          9999999.776     0.000           
sys_clk_pin            {0.000 5.000}                10.000          100.000         
  s_clk_20mhz          {0.000 25.000}               50.000          20.000          
    clk100hz_ssd       {0.000 4999999.888}          9999999.776     0.000           
    genclk5mhz         {0.000 100.000}              200.000         5.000           
    genclk625khz       {0.000 800.000}              1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}               135.640         7.372           
  s_clk_clkfbout       {0.000 25.000}               50.000          20.000          
wiz_20mhz_virt_in      {0.000 25.000}               50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}               50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}               135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}               135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              3.000         0.000                       0                     1  
  s_clk_20mhz           26.091         0.000                      0                 5768         0.094         0.000                      0                 5768        24.500         0.000                       0                  2410  
    clk100hz_ssd   9999997.000         0.000                      0                    8         0.281         0.000                      0                    8   4999998.500         0.000                       0                     8  
  s_clk_7_37mhz        130.757         0.000                      0                  124         0.208         0.000                      0                  124        67.320         0.000                       0                    66  
  s_clk_clkfbout                                                                                                                                                        48.751         0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                    WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                    -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
clk100hz_ssd           VIRTUAL_clk100hz_ssd    9999960.000         0.000                      0                    8         0.698         0.000                      0                    8  
clk100hz_ssd           s_clk_20mhz                  45.859         0.000                      0                    2         0.538         0.000                      0                    2  
genclk5mhz             s_clk_20mhz                  47.589         0.000                      0                    2         0.104         0.000                      0                    2  
genclk625khz           s_clk_20mhz                  46.852         0.000                      0                    2         0.421         0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                  19.477         0.000                      0                   11        15.565         0.000                      0                   11  
s_clk_20mhz            clk100hz_ssd            9950047.000         0.000                      0                   15         0.226         0.000                      0                   15  
s_clk_20mhz            wiz_20mhz_virt_out           29.633         0.000                      0                   22         2.519         0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       106.291         0.000                      0                    1         1.521         0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             40.415        0.000                      0                    3        2.523        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       26.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.091ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        23.742ns  (logic 8.333ns (35.098%)  route 15.409ns (64.902%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.637     6.256    s_clk_20mhz_BUFG
    SLICE_X37Y88         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     6.712 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.613     9.324    s_hex_3axis_temp_measurements_display[40]
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.152     9.476 r  s_cls_txt_ascii_line1[9]_i_4/O
                         net (fo=1, routed)           0.524    10.000    s_cls_txt_ascii_line1[9]_i_4_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.788 r  s_cls_txt_ascii_line1_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    s_cls_txt_ascii_line1_reg[9]_i_3_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  s_cls_txt_ascii_line1_reg[40]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.902    s_cls_txt_ascii_line1_reg[40]_i_38_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.124 r  s_cls_txt_ascii_line1_reg[40]_i_37/O[0]
                         net (fo=9, routed)           0.989    12.113    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.299    12.412 r  s_cls_txt_ascii_line1[24]_i_122/O
                         net (fo=1, routed)           0.000    12.412    s_cls_txt_ascii_line1[24]_i_122_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.945 r  s_cls_txt_ascii_line1_reg[24]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.945    s_cls_txt_ascii_line1_reg[24]_i_76_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.062 r  s_cls_txt_ascii_line1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.062    s_cls_txt_ascii_line1_reg[24]_i_38_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.385 r  s_cls_txt_ascii_line1_reg[24]_i_37/O[1]
                         net (fo=2, routed)           1.075    14.461    s_cls_txt_ascii_line1_reg[24]_i_37_n_6
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.306    14.767 r  s_cls_txt_ascii_line1[24]_i_43/O
                         net (fo=2, routed)           0.356    15.123    s_cls_txt_ascii_line1[24]_i_43_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.124    15.247 r  s_cls_txt_ascii_line1[27]_i_18/O
                         net (fo=2, routed)           0.754    16.001    s_cls_txt_ascii_line1[27]_i_18_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.551 r  s_cls_txt_ascii_line1_reg[27]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.551    s_cls_txt_ascii_line1_reg[27]_i_9_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.874 r  s_cls_txt_ascii_line1_reg[26]_i_11/O[1]
                         net (fo=11, routed)          0.851    17.725    s_cls_txt_ascii_line1_reg[26]_i_11_n_6
    SLICE_X9Y108         LUT3 (Prop_lut3_I1_O)        0.334    18.059 r  s_cls_txt_ascii_line1[24]_i_50/O
                         net (fo=1, routed)           0.619    18.678    s_cls_txt_ascii_line1[24]_i_50_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.400 r  s_cls_txt_ascii_line1_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.400    s_cls_txt_ascii_line1_reg[24]_i_16_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.619 r  s_cls_txt_ascii_line1_reg[24]_i_5/O[0]
                         net (fo=3, routed)           1.362    20.981    s_cls_txt_ascii_line1_reg[24]_i_5_n_7
    SLICE_X7Y106         LUT4 (Prop_lut4_I0_O)        0.325    21.306 r  s_cls_txt_ascii_line1[24]_i_57/O
                         net (fo=1, routed)           0.730    22.036    s_cls_txt_ascii_line1[24]_i_57_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    22.635 r  s_cls_txt_ascii_line1_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.635    s_cls_txt_ascii_line1_reg[24]_i_22_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.889 r  s_cls_txt_ascii_line1_reg[24]_i_6/CO[0]
                         net (fo=5, routed)           0.817    23.707    s_cls_txt_ascii_line1_reg[24]_i_6_n_3
    SLICE_X13Y108        LUT4 (Prop_lut4_I3_O)        0.395    24.102 r  s_cls_txt_ascii_line1[27]_i_10/O
                         net (fo=4, routed)           0.603    24.705    s_cls_txt_ascii_line1[27]_i_10_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I0_O)        0.332    25.037 r  s_cls_txt_ascii_line1[26]_i_10/O
                         net (fo=4, routed)           0.766    25.802    s_cls_txt_ascii_line1[26]_i_10_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.124    25.926 r  s_cls_txt_ascii_line1[26]_i_7/O
                         net (fo=2, routed)           0.973    26.899    s_cls_txt_ascii_line1[26]_i_7_n_0
    SLICE_X12Y109        LUT5 (Prop_lut5_I4_O)        0.146    27.045 r  s_cls_txt_ascii_line1[27]_i_13/O
                         net (fo=4, routed)           0.513    27.559    s_cls_txt_ascii_line1[27]_i_13_n_0
    SLICE_X12Y109        LUT3 (Prop_lut3_I2_O)        0.328    27.887 r  s_cls_txt_ascii_line1[26]_i_4/O
                         net (fo=2, routed)           0.819    28.706    s_cls_txt_ascii_line1[26]_i_4_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I4_O)        0.124    28.830 r  s_cls_txt_ascii_line1[25]_i_3/O
                         net (fo=2, routed)           1.044    29.874    u_buttons_deb_0123/s_uart_dat_ascii_line_reg[169]
    SLICE_X14Y96         LUT6 (Prop_lut6_I5_O)        0.124    29.998 r  u_buttons_deb_0123/s_cls_txt_ascii_line1[25]_i_1/O
                         net (fo=1, routed)           0.000    29.998    u_buttons_deb_0123_n_145
    SLICE_X14Y96         FDRE                                         r  s_cls_txt_ascii_line1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.524    55.911    s_clk_20mhz_BUFG
    SLICE_X14Y96         FDRE                                         r  s_cls_txt_ascii_line1_reg[25]/C
                         clock pessimism              0.311    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)        0.077    56.089    s_cls_txt_ascii_line1_reg[25]
  -------------------------------------------------------------------
                         required time                         56.089    
                         arrival time                         -29.998    
  -------------------------------------------------------------------
                         slack                                 26.091    

Slack (MET) :             26.221ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        23.617ns  (logic 8.457ns (35.809%)  route 15.160ns (64.191%))
  Logic Levels:           26  (CARRY4=12 LUT1=1 LUT3=1 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 55.912 - 50.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.637     6.256    s_clk_20mhz_BUFG
    SLICE_X37Y88         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     6.712 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.613     9.324    s_hex_3axis_temp_measurements_display[40]
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.152     9.476 r  s_cls_txt_ascii_line1[9]_i_4/O
                         net (fo=1, routed)           0.524    10.000    s_cls_txt_ascii_line1[9]_i_4_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.788 r  s_cls_txt_ascii_line1_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    s_cls_txt_ascii_line1_reg[9]_i_3_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  s_cls_txt_ascii_line1_reg[40]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.902    s_cls_txt_ascii_line1_reg[40]_i_38_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.124 r  s_cls_txt_ascii_line1_reg[40]_i_37/O[0]
                         net (fo=9, routed)           0.989    12.113    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.299    12.412 r  s_cls_txt_ascii_line1[24]_i_122/O
                         net (fo=1, routed)           0.000    12.412    s_cls_txt_ascii_line1[24]_i_122_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.945 r  s_cls_txt_ascii_line1_reg[24]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.945    s_cls_txt_ascii_line1_reg[24]_i_76_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.062 r  s_cls_txt_ascii_line1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.062    s_cls_txt_ascii_line1_reg[24]_i_38_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.385 r  s_cls_txt_ascii_line1_reg[24]_i_37/O[1]
                         net (fo=2, routed)           1.075    14.461    s_cls_txt_ascii_line1_reg[24]_i_37_n_6
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.306    14.767 r  s_cls_txt_ascii_line1[24]_i_43/O
                         net (fo=2, routed)           0.356    15.123    s_cls_txt_ascii_line1[24]_i_43_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.124    15.247 r  s_cls_txt_ascii_line1[27]_i_18/O
                         net (fo=2, routed)           0.754    16.001    s_cls_txt_ascii_line1[27]_i_18_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.551 r  s_cls_txt_ascii_line1_reg[27]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.551    s_cls_txt_ascii_line1_reg[27]_i_9_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.874 r  s_cls_txt_ascii_line1_reg[26]_i_11/O[1]
                         net (fo=11, routed)          0.851    17.725    s_cls_txt_ascii_line1_reg[26]_i_11_n_6
    SLICE_X9Y108         LUT3 (Prop_lut3_I1_O)        0.334    18.059 r  s_cls_txt_ascii_line1[24]_i_50/O
                         net (fo=1, routed)           0.619    18.678    s_cls_txt_ascii_line1[24]_i_50_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.400 r  s_cls_txt_ascii_line1_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.400    s_cls_txt_ascii_line1_reg[24]_i_16_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.619 r  s_cls_txt_ascii_line1_reg[24]_i_5/O[0]
                         net (fo=3, routed)           1.362    20.981    s_cls_txt_ascii_line1_reg[24]_i_5_n_7
    SLICE_X7Y106         LUT4 (Prop_lut4_I0_O)        0.325    21.306 r  s_cls_txt_ascii_line1[24]_i_57/O
                         net (fo=1, routed)           0.730    22.036    s_cls_txt_ascii_line1[24]_i_57_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    22.635 r  s_cls_txt_ascii_line1_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.635    s_cls_txt_ascii_line1_reg[24]_i_22_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.889 r  s_cls_txt_ascii_line1_reg[24]_i_6/CO[0]
                         net (fo=5, routed)           0.817    23.707    s_cls_txt_ascii_line1_reg[24]_i_6_n_3
    SLICE_X13Y108        LUT4 (Prop_lut4_I3_O)        0.395    24.102 r  s_cls_txt_ascii_line1[27]_i_10/O
                         net (fo=4, routed)           0.603    24.705    s_cls_txt_ascii_line1[27]_i_10_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I0_O)        0.332    25.037 r  s_cls_txt_ascii_line1[26]_i_10/O
                         net (fo=4, routed)           0.766    25.802    s_cls_txt_ascii_line1[26]_i_10_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.124    25.926 r  s_cls_txt_ascii_line1[26]_i_7/O
                         net (fo=2, routed)           0.973    26.899    s_cls_txt_ascii_line1[26]_i_7_n_0
    SLICE_X12Y109        LUT5 (Prop_lut5_I4_O)        0.146    27.045 r  s_cls_txt_ascii_line1[27]_i_13/O
                         net (fo=4, routed)           0.209    27.255    s_cls_txt_ascii_line1[27]_i_13_n_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I3_O)        0.328    27.583 r  s_cls_txt_ascii_line1[26]_i_6/O
                         net (fo=5, routed)           0.826    28.409    s_cls_txt_ascii_line1[26]_i_6_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124    28.533 r  s_cls_txt_ascii_line1[27]_i_4/O
                         net (fo=1, routed)           0.171    28.704    u_acl_tester_fsm/s_uart_dat_ascii_line_reg[171]
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.124    28.828 r  u_acl_tester_fsm/s_cls_txt_ascii_line1[27]_i_3/O
                         net (fo=2, routed)           0.921    29.749    u_buttons_deb_0123/s_adxl_txt_ascii_line1[3]
    SLICE_X14Y99         LUT5 (Prop_lut5_I4_O)        0.124    29.873 r  u_buttons_deb_0123/s_cls_txt_ascii_line1[27]_i_1/O
                         net (fo=1, routed)           0.000    29.873    u_buttons_deb_0123_n_143
    SLICE_X14Y99         FDRE                                         r  s_cls_txt_ascii_line1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.525    55.912    s_clk_20mhz_BUFG
    SLICE_X14Y99         FDRE                                         r  s_cls_txt_ascii_line1_reg[27]/C
                         clock pessimism              0.311    56.223    
                         clock uncertainty           -0.210    56.013    
    SLICE_X14Y99         FDRE (Setup_fdre_C_D)        0.081    56.094    s_cls_txt_ascii_line1_reg[27]
  -------------------------------------------------------------------
                         required time                         56.094    
                         arrival time                         -29.873    
  -------------------------------------------------------------------
                         slack                                 26.221    

Slack (MET) :             26.280ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        23.556ns  (logic 8.333ns (35.376%)  route 15.223ns (64.624%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.637     6.256    s_clk_20mhz_BUFG
    SLICE_X37Y88         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     6.712 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.613     9.324    s_hex_3axis_temp_measurements_display[40]
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.152     9.476 r  s_cls_txt_ascii_line1[9]_i_4/O
                         net (fo=1, routed)           0.524    10.000    s_cls_txt_ascii_line1[9]_i_4_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.788 r  s_cls_txt_ascii_line1_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    s_cls_txt_ascii_line1_reg[9]_i_3_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  s_cls_txt_ascii_line1_reg[40]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.902    s_cls_txt_ascii_line1_reg[40]_i_38_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.124 r  s_cls_txt_ascii_line1_reg[40]_i_37/O[0]
                         net (fo=9, routed)           0.989    12.113    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.299    12.412 r  s_cls_txt_ascii_line1[24]_i_122/O
                         net (fo=1, routed)           0.000    12.412    s_cls_txt_ascii_line1[24]_i_122_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.945 r  s_cls_txt_ascii_line1_reg[24]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.945    s_cls_txt_ascii_line1_reg[24]_i_76_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.062 r  s_cls_txt_ascii_line1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.062    s_cls_txt_ascii_line1_reg[24]_i_38_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.385 r  s_cls_txt_ascii_line1_reg[24]_i_37/O[1]
                         net (fo=2, routed)           1.075    14.461    s_cls_txt_ascii_line1_reg[24]_i_37_n_6
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.306    14.767 r  s_cls_txt_ascii_line1[24]_i_43/O
                         net (fo=2, routed)           0.356    15.123    s_cls_txt_ascii_line1[24]_i_43_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.124    15.247 r  s_cls_txt_ascii_line1[27]_i_18/O
                         net (fo=2, routed)           0.754    16.001    s_cls_txt_ascii_line1[27]_i_18_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.551 r  s_cls_txt_ascii_line1_reg[27]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.551    s_cls_txt_ascii_line1_reg[27]_i_9_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.874 r  s_cls_txt_ascii_line1_reg[26]_i_11/O[1]
                         net (fo=11, routed)          0.851    17.725    s_cls_txt_ascii_line1_reg[26]_i_11_n_6
    SLICE_X9Y108         LUT3 (Prop_lut3_I1_O)        0.334    18.059 r  s_cls_txt_ascii_line1[24]_i_50/O
                         net (fo=1, routed)           0.619    18.678    s_cls_txt_ascii_line1[24]_i_50_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.400 r  s_cls_txt_ascii_line1_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.400    s_cls_txt_ascii_line1_reg[24]_i_16_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.619 r  s_cls_txt_ascii_line1_reg[24]_i_5/O[0]
                         net (fo=3, routed)           1.362    20.981    s_cls_txt_ascii_line1_reg[24]_i_5_n_7
    SLICE_X7Y106         LUT4 (Prop_lut4_I0_O)        0.325    21.306 r  s_cls_txt_ascii_line1[24]_i_57/O
                         net (fo=1, routed)           0.730    22.036    s_cls_txt_ascii_line1[24]_i_57_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    22.635 r  s_cls_txt_ascii_line1_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.635    s_cls_txt_ascii_line1_reg[24]_i_22_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.889 r  s_cls_txt_ascii_line1_reg[24]_i_6/CO[0]
                         net (fo=5, routed)           0.817    23.707    s_cls_txt_ascii_line1_reg[24]_i_6_n_3
    SLICE_X13Y108        LUT4 (Prop_lut4_I3_O)        0.395    24.102 r  s_cls_txt_ascii_line1[27]_i_10/O
                         net (fo=4, routed)           0.603    24.705    s_cls_txt_ascii_line1[27]_i_10_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I0_O)        0.332    25.037 r  s_cls_txt_ascii_line1[26]_i_10/O
                         net (fo=4, routed)           0.766    25.802    s_cls_txt_ascii_line1[26]_i_10_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.124    25.926 r  s_cls_txt_ascii_line1[26]_i_7/O
                         net (fo=2, routed)           0.973    26.899    s_cls_txt_ascii_line1[26]_i_7_n_0
    SLICE_X12Y109        LUT5 (Prop_lut5_I4_O)        0.146    27.045 r  s_cls_txt_ascii_line1[27]_i_13/O
                         net (fo=4, routed)           0.513    27.559    s_cls_txt_ascii_line1[27]_i_13_n_0
    SLICE_X12Y109        LUT3 (Prop_lut3_I2_O)        0.328    27.887 r  s_cls_txt_ascii_line1[26]_i_4/O
                         net (fo=2, routed)           0.819    28.706    s_cls_txt_ascii_line1[26]_i_4_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I4_O)        0.124    28.830 r  s_cls_txt_ascii_line1[25]_i_3/O
                         net (fo=2, routed)           0.857    29.687    u_buttons_deb_0123/s_uart_dat_ascii_line_reg[169]
    SLICE_X14Y96         LUT6 (Prop_lut6_I2_O)        0.124    29.811 r  u_buttons_deb_0123/s_uart_dat_ascii_line[169]_i_1/O
                         net (fo=1, routed)           0.000    29.811    u_buttons_deb_0123_n_46
    SLICE_X14Y96         FDRE                                         r  s_uart_dat_ascii_line_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.524    55.911    s_clk_20mhz_BUFG
    SLICE_X14Y96         FDRE                                         r  s_uart_dat_ascii_line_reg[169]/C
                         clock pessimism              0.311    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)        0.079    56.091    s_uart_dat_ascii_line_reg[169]
  -------------------------------------------------------------------
                         required time                         56.091    
                         arrival time                         -29.811    
  -------------------------------------------------------------------
                         slack                                 26.280    

Slack (MET) :             26.330ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        23.508ns  (logic 8.457ns (35.976%)  route 15.051ns (64.024%))
  Logic Levels:           26  (CARRY4=12 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.637     6.256    s_clk_20mhz_BUFG
    SLICE_X37Y88         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     6.712 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.613     9.324    s_hex_3axis_temp_measurements_display[40]
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.152     9.476 r  s_cls_txt_ascii_line1[9]_i_4/O
                         net (fo=1, routed)           0.524    10.000    s_cls_txt_ascii_line1[9]_i_4_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.788 r  s_cls_txt_ascii_line1_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    s_cls_txt_ascii_line1_reg[9]_i_3_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  s_cls_txt_ascii_line1_reg[40]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.902    s_cls_txt_ascii_line1_reg[40]_i_38_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.124 r  s_cls_txt_ascii_line1_reg[40]_i_37/O[0]
                         net (fo=9, routed)           0.989    12.113    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.299    12.412 r  s_cls_txt_ascii_line1[24]_i_122/O
                         net (fo=1, routed)           0.000    12.412    s_cls_txt_ascii_line1[24]_i_122_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.945 r  s_cls_txt_ascii_line1_reg[24]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.945    s_cls_txt_ascii_line1_reg[24]_i_76_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.062 r  s_cls_txt_ascii_line1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.062    s_cls_txt_ascii_line1_reg[24]_i_38_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.385 r  s_cls_txt_ascii_line1_reg[24]_i_37/O[1]
                         net (fo=2, routed)           1.075    14.461    s_cls_txt_ascii_line1_reg[24]_i_37_n_6
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.306    14.767 r  s_cls_txt_ascii_line1[24]_i_43/O
                         net (fo=2, routed)           0.356    15.123    s_cls_txt_ascii_line1[24]_i_43_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.124    15.247 r  s_cls_txt_ascii_line1[27]_i_18/O
                         net (fo=2, routed)           0.754    16.001    s_cls_txt_ascii_line1[27]_i_18_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.551 r  s_cls_txt_ascii_line1_reg[27]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.551    s_cls_txt_ascii_line1_reg[27]_i_9_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.874 r  s_cls_txt_ascii_line1_reg[26]_i_11/O[1]
                         net (fo=11, routed)          0.851    17.725    s_cls_txt_ascii_line1_reg[26]_i_11_n_6
    SLICE_X9Y108         LUT3 (Prop_lut3_I1_O)        0.334    18.059 r  s_cls_txt_ascii_line1[24]_i_50/O
                         net (fo=1, routed)           0.619    18.678    s_cls_txt_ascii_line1[24]_i_50_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.400 r  s_cls_txt_ascii_line1_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.400    s_cls_txt_ascii_line1_reg[24]_i_16_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.619 r  s_cls_txt_ascii_line1_reg[24]_i_5/O[0]
                         net (fo=3, routed)           1.362    20.981    s_cls_txt_ascii_line1_reg[24]_i_5_n_7
    SLICE_X7Y106         LUT4 (Prop_lut4_I0_O)        0.325    21.306 r  s_cls_txt_ascii_line1[24]_i_57/O
                         net (fo=1, routed)           0.730    22.036    s_cls_txt_ascii_line1[24]_i_57_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    22.635 r  s_cls_txt_ascii_line1_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.635    s_cls_txt_ascii_line1_reg[24]_i_22_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.889 r  s_cls_txt_ascii_line1_reg[24]_i_6/CO[0]
                         net (fo=5, routed)           0.817    23.707    s_cls_txt_ascii_line1_reg[24]_i_6_n_3
    SLICE_X13Y108        LUT4 (Prop_lut4_I3_O)        0.395    24.102 r  s_cls_txt_ascii_line1[27]_i_10/O
                         net (fo=4, routed)           0.603    24.705    s_cls_txt_ascii_line1[27]_i_10_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I0_O)        0.332    25.037 r  s_cls_txt_ascii_line1[26]_i_10/O
                         net (fo=4, routed)           0.766    25.802    s_cls_txt_ascii_line1[26]_i_10_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.124    25.926 r  s_cls_txt_ascii_line1[26]_i_7/O
                         net (fo=2, routed)           0.973    26.899    s_cls_txt_ascii_line1[26]_i_7_n_0
    SLICE_X12Y109        LUT5 (Prop_lut5_I4_O)        0.146    27.045 r  s_cls_txt_ascii_line1[27]_i_13/O
                         net (fo=4, routed)           0.209    27.255    s_cls_txt_ascii_line1[27]_i_13_n_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I3_O)        0.328    27.583 r  s_cls_txt_ascii_line1[26]_i_6/O
                         net (fo=5, routed)           0.185    27.767    s_cls_txt_ascii_line1[26]_i_6_n_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I3_O)        0.124    27.891 r  s_cls_txt_ascii_line1[27]_i_5/O
                         net (fo=3, routed)           0.679    28.571    s_cls_txt_ascii_line1[27]_i_5_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I4_O)        0.124    28.695 r  s_cls_txt_ascii_line1[26]_i_3/O
                         net (fo=2, routed)           0.945    29.639    u_buttons_deb_0123/s_uart_dat_ascii_line_reg[170]
    SLICE_X14Y96         LUT6 (Prop_lut6_I5_O)        0.124    29.763 r  u_buttons_deb_0123/s_cls_txt_ascii_line1[26]_i_1/O
                         net (fo=1, routed)           0.000    29.763    u_buttons_deb_0123_n_144
    SLICE_X14Y96         FDRE                                         r  s_cls_txt_ascii_line1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.524    55.911    s_clk_20mhz_BUFG
    SLICE_X14Y96         FDRE                                         r  s_cls_txt_ascii_line1_reg[26]/C
                         clock pessimism              0.311    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)        0.081    56.093    s_cls_txt_ascii_line1_reg[26]
  -------------------------------------------------------------------
                         required time                         56.093    
                         arrival time                         -29.763    
  -------------------------------------------------------------------
                         slack                                 26.330    

Slack (MET) :             26.350ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        23.486ns  (logic 8.457ns (36.008%)  route 15.029ns (63.992%))
  Logic Levels:           26  (CARRY4=12 LUT1=1 LUT3=1 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 55.912 - 50.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.637     6.256    s_clk_20mhz_BUFG
    SLICE_X37Y88         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     6.712 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.613     9.324    s_hex_3axis_temp_measurements_display[40]
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.152     9.476 r  s_cls_txt_ascii_line1[9]_i_4/O
                         net (fo=1, routed)           0.524    10.000    s_cls_txt_ascii_line1[9]_i_4_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.788 r  s_cls_txt_ascii_line1_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    s_cls_txt_ascii_line1_reg[9]_i_3_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  s_cls_txt_ascii_line1_reg[40]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.902    s_cls_txt_ascii_line1_reg[40]_i_38_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.124 r  s_cls_txt_ascii_line1_reg[40]_i_37/O[0]
                         net (fo=9, routed)           0.989    12.113    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.299    12.412 r  s_cls_txt_ascii_line1[24]_i_122/O
                         net (fo=1, routed)           0.000    12.412    s_cls_txt_ascii_line1[24]_i_122_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.945 r  s_cls_txt_ascii_line1_reg[24]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.945    s_cls_txt_ascii_line1_reg[24]_i_76_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.062 r  s_cls_txt_ascii_line1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.062    s_cls_txt_ascii_line1_reg[24]_i_38_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.385 r  s_cls_txt_ascii_line1_reg[24]_i_37/O[1]
                         net (fo=2, routed)           1.075    14.461    s_cls_txt_ascii_line1_reg[24]_i_37_n_6
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.306    14.767 r  s_cls_txt_ascii_line1[24]_i_43/O
                         net (fo=2, routed)           0.356    15.123    s_cls_txt_ascii_line1[24]_i_43_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.124    15.247 r  s_cls_txt_ascii_line1[27]_i_18/O
                         net (fo=2, routed)           0.754    16.001    s_cls_txt_ascii_line1[27]_i_18_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.551 r  s_cls_txt_ascii_line1_reg[27]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.551    s_cls_txt_ascii_line1_reg[27]_i_9_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.874 r  s_cls_txt_ascii_line1_reg[26]_i_11/O[1]
                         net (fo=11, routed)          0.851    17.725    s_cls_txt_ascii_line1_reg[26]_i_11_n_6
    SLICE_X9Y108         LUT3 (Prop_lut3_I1_O)        0.334    18.059 r  s_cls_txt_ascii_line1[24]_i_50/O
                         net (fo=1, routed)           0.619    18.678    s_cls_txt_ascii_line1[24]_i_50_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.400 r  s_cls_txt_ascii_line1_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.400    s_cls_txt_ascii_line1_reg[24]_i_16_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.619 r  s_cls_txt_ascii_line1_reg[24]_i_5/O[0]
                         net (fo=3, routed)           1.362    20.981    s_cls_txt_ascii_line1_reg[24]_i_5_n_7
    SLICE_X7Y106         LUT4 (Prop_lut4_I0_O)        0.325    21.306 r  s_cls_txt_ascii_line1[24]_i_57/O
                         net (fo=1, routed)           0.730    22.036    s_cls_txt_ascii_line1[24]_i_57_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    22.635 r  s_cls_txt_ascii_line1_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.635    s_cls_txt_ascii_line1_reg[24]_i_22_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.889 r  s_cls_txt_ascii_line1_reg[24]_i_6/CO[0]
                         net (fo=5, routed)           0.817    23.707    s_cls_txt_ascii_line1_reg[24]_i_6_n_3
    SLICE_X13Y108        LUT4 (Prop_lut4_I3_O)        0.395    24.102 r  s_cls_txt_ascii_line1[27]_i_10/O
                         net (fo=4, routed)           0.603    24.705    s_cls_txt_ascii_line1[27]_i_10_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I0_O)        0.332    25.037 r  s_cls_txt_ascii_line1[26]_i_10/O
                         net (fo=4, routed)           0.766    25.802    s_cls_txt_ascii_line1[26]_i_10_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.124    25.926 r  s_cls_txt_ascii_line1[26]_i_7/O
                         net (fo=2, routed)           0.973    26.899    s_cls_txt_ascii_line1[26]_i_7_n_0
    SLICE_X12Y109        LUT5 (Prop_lut5_I4_O)        0.146    27.045 r  s_cls_txt_ascii_line1[27]_i_13/O
                         net (fo=4, routed)           0.209    27.255    s_cls_txt_ascii_line1[27]_i_13_n_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I3_O)        0.328    27.583 r  s_cls_txt_ascii_line1[26]_i_6/O
                         net (fo=5, routed)           0.826    28.409    s_cls_txt_ascii_line1[26]_i_6_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124    28.533 r  s_cls_txt_ascii_line1[27]_i_4/O
                         net (fo=1, routed)           0.171    28.704    u_acl_tester_fsm/s_uart_dat_ascii_line_reg[171]
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.124    28.828 r  u_acl_tester_fsm/s_cls_txt_ascii_line1[27]_i_3/O
                         net (fo=2, routed)           0.791    29.618    u_buttons_deb_0123/s_adxl_txt_ascii_line1[3]
    SLICE_X14Y99         LUT5 (Prop_lut5_I2_O)        0.124    29.742 r  u_buttons_deb_0123/s_uart_dat_ascii_line[171]_i_1/O
                         net (fo=1, routed)           0.000    29.742    u_buttons_deb_0123_n_44
    SLICE_X14Y99         FDRE                                         r  s_uart_dat_ascii_line_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.525    55.912    s_clk_20mhz_BUFG
    SLICE_X14Y99         FDRE                                         r  s_uart_dat_ascii_line_reg[171]/C
                         clock pessimism              0.311    56.223    
                         clock uncertainty           -0.210    56.013    
    SLICE_X14Y99         FDRE (Setup_fdre_C_D)        0.079    56.092    s_uart_dat_ascii_line_reg[171]
  -------------------------------------------------------------------
                         required time                         56.092    
                         arrival time                         -29.742    
  -------------------------------------------------------------------
                         slack                                 26.350    

Slack (MET) :             26.461ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        23.376ns  (logic 8.457ns (36.179%)  route 14.919ns (63.821%))
  Logic Levels:           26  (CARRY4=12 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 55.912 - 50.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.637     6.256    s_clk_20mhz_BUFG
    SLICE_X37Y88         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     6.712 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.613     9.324    s_hex_3axis_temp_measurements_display[40]
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.152     9.476 r  s_cls_txt_ascii_line1[9]_i_4/O
                         net (fo=1, routed)           0.524    10.000    s_cls_txt_ascii_line1[9]_i_4_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.788 r  s_cls_txt_ascii_line1_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    s_cls_txt_ascii_line1_reg[9]_i_3_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  s_cls_txt_ascii_line1_reg[40]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.902    s_cls_txt_ascii_line1_reg[40]_i_38_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.124 r  s_cls_txt_ascii_line1_reg[40]_i_37/O[0]
                         net (fo=9, routed)           0.989    12.113    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.299    12.412 r  s_cls_txt_ascii_line1[24]_i_122/O
                         net (fo=1, routed)           0.000    12.412    s_cls_txt_ascii_line1[24]_i_122_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.945 r  s_cls_txt_ascii_line1_reg[24]_i_76/CO[3]
                         net (fo=1, routed)           0.000    12.945    s_cls_txt_ascii_line1_reg[24]_i_76_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.062 r  s_cls_txt_ascii_line1_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.062    s_cls_txt_ascii_line1_reg[24]_i_38_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.385 r  s_cls_txt_ascii_line1_reg[24]_i_37/O[1]
                         net (fo=2, routed)           1.075    14.461    s_cls_txt_ascii_line1_reg[24]_i_37_n_6
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.306    14.767 r  s_cls_txt_ascii_line1[24]_i_43/O
                         net (fo=2, routed)           0.356    15.123    s_cls_txt_ascii_line1[24]_i_43_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I4_O)        0.124    15.247 r  s_cls_txt_ascii_line1[27]_i_18/O
                         net (fo=2, routed)           0.754    16.001    s_cls_txt_ascii_line1[27]_i_18_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.551 r  s_cls_txt_ascii_line1_reg[27]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.551    s_cls_txt_ascii_line1_reg[27]_i_9_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.874 r  s_cls_txt_ascii_line1_reg[26]_i_11/O[1]
                         net (fo=11, routed)          0.851    17.725    s_cls_txt_ascii_line1_reg[26]_i_11_n_6
    SLICE_X9Y108         LUT3 (Prop_lut3_I1_O)        0.334    18.059 r  s_cls_txt_ascii_line1[24]_i_50/O
                         net (fo=1, routed)           0.619    18.678    s_cls_txt_ascii_line1[24]_i_50_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.400 r  s_cls_txt_ascii_line1_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.400    s_cls_txt_ascii_line1_reg[24]_i_16_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.619 r  s_cls_txt_ascii_line1_reg[24]_i_5/O[0]
                         net (fo=3, routed)           1.362    20.981    s_cls_txt_ascii_line1_reg[24]_i_5_n_7
    SLICE_X7Y106         LUT4 (Prop_lut4_I0_O)        0.325    21.306 r  s_cls_txt_ascii_line1[24]_i_57/O
                         net (fo=1, routed)           0.730    22.036    s_cls_txt_ascii_line1[24]_i_57_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    22.635 r  s_cls_txt_ascii_line1_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.635    s_cls_txt_ascii_line1_reg[24]_i_22_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.889 r  s_cls_txt_ascii_line1_reg[24]_i_6/CO[0]
                         net (fo=5, routed)           0.817    23.707    s_cls_txt_ascii_line1_reg[24]_i_6_n_3
    SLICE_X13Y108        LUT4 (Prop_lut4_I3_O)        0.395    24.102 r  s_cls_txt_ascii_line1[27]_i_10/O
                         net (fo=4, routed)           0.603    24.705    s_cls_txt_ascii_line1[27]_i_10_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I0_O)        0.332    25.037 r  s_cls_txt_ascii_line1[26]_i_10/O
                         net (fo=4, routed)           0.766    25.802    s_cls_txt_ascii_line1[26]_i_10_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.124    25.926 r  s_cls_txt_ascii_line1[26]_i_7/O
                         net (fo=2, routed)           0.973    26.899    s_cls_txt_ascii_line1[26]_i_7_n_0
    SLICE_X12Y109        LUT5 (Prop_lut5_I4_O)        0.146    27.045 r  s_cls_txt_ascii_line1[27]_i_13/O
                         net (fo=4, routed)           0.209    27.255    s_cls_txt_ascii_line1[27]_i_13_n_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I3_O)        0.328    27.583 r  s_cls_txt_ascii_line1[26]_i_6/O
                         net (fo=5, routed)           0.185    27.767    s_cls_txt_ascii_line1[26]_i_6_n_0
    SLICE_X12Y109        LUT6 (Prop_lut6_I3_O)        0.124    27.891 r  s_cls_txt_ascii_line1[27]_i_5/O
                         net (fo=3, routed)           0.679    28.571    s_cls_txt_ascii_line1[27]_i_5_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I4_O)        0.124    28.695 r  s_cls_txt_ascii_line1[26]_i_3/O
                         net (fo=2, routed)           0.813    29.507    u_buttons_deb_0123/s_uart_dat_ascii_line_reg[170]
    SLICE_X14Y97         LUT6 (Prop_lut6_I2_O)        0.124    29.631 r  u_buttons_deb_0123/s_uart_dat_ascii_line[170]_i_1/O
                         net (fo=1, routed)           0.000    29.631    u_buttons_deb_0123_n_45
    SLICE_X14Y97         FDRE                                         r  s_uart_dat_ascii_line_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.525    55.912    s_clk_20mhz_BUFG
    SLICE_X14Y97         FDRE                                         r  s_uart_dat_ascii_line_reg[170]/C
                         clock pessimism              0.311    56.223    
                         clock uncertainty           -0.210    56.013    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)        0.079    56.092    s_uart_dat_ascii_line_reg[170]
  -------------------------------------------------------------------
                         required time                         56.092    
                         arrival time                         -29.631    
  -------------------------------------------------------------------
                         slack                                 26.461    

Slack (MET) :             28.680ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.104ns  (logic 8.328ns (39.461%)  route 12.776ns (60.539%))
  Logic Levels:           26  (CARRY4=11 LUT1=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 55.907 - 50.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.636     6.255    s_clk_20mhz_BUFG
    SLICE_X34Y87         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     6.773 f  s_hex_3axis_temp_measurements_display_reg[26]/Q
                         net (fo=20, routed)          1.775     8.547    s_hex_3axis_temp_measurements_display[26]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.124     8.671 r  s_cls_txt_ascii_line2[73]_i_7/O
                         net (fo=1, routed)           0.000     8.671    s_cls_txt_ascii_line2[73]_i_7_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.311 r  s_cls_txt_ascii_line2_reg[73]_i_3/O[3]
                         net (fo=10, routed)          1.072    10.383    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[4]
    SLICE_X34Y99         LUT5 (Prop_lut5_I4_O)        0.306    10.689 r  s_cls_txt_ascii_line2[88]_i_142/O
                         net (fo=1, routed)           0.000    10.689    s_cls_txt_ascii_line2[88]_i_142_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.202 r  s_cls_txt_ascii_line2_reg[88]_i_115/CO[3]
                         net (fo=1, routed)           0.001    11.203    s_cls_txt_ascii_line2_reg[88]_i_115_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.320 r  s_cls_txt_ascii_line2_reg[88]_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.320    s_cls_txt_ascii_line2_reg[88]_i_76_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.539 r  s_cls_txt_ascii_line2_reg[88]_i_38/O[0]
                         net (fo=3, routed)           0.930    12.469    s_cls_txt_ascii_line2_reg[88]_i_38_n_7
    SLICE_X37Y99         LUT5 (Prop_lut5_I1_O)        0.321    12.790 r  s_cls_txt_ascii_line2[88]_i_41/O
                         net (fo=2, routed)           0.732    13.522    s_cls_txt_ascii_line2[88]_i_41_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I0_O)        0.326    13.848 r  s_cls_txt_ascii_line2[88]_i_11/O
                         net (fo=2, routed)           0.425    14.273    s_cls_txt_ascii_line2[88]_i_11_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.397 r  s_cls_txt_ascii_line2[88]_i_15/O
                         net (fo=1, routed)           0.000    14.397    s_cls_txt_ascii_line2[88]_i_15_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.929 r  s_cls_txt_ascii_line2_reg[88]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.929    s_cls_txt_ascii_line2_reg[88]_i_4_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  s_cls_txt_ascii_line2_reg[91]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.043    s_cls_txt_ascii_line2_reg[91]_i_9_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.377 r  s_cls_txt_ascii_line2_reg[90]_i_11/O[1]
                         net (fo=11, routed)          1.022    16.399    s_cls_txt_ascii_line2_reg[90]_i_11_n_6
    SLICE_X33Y105        LUT3 (Prop_lut3_I1_O)        0.331    16.730 r  s_cls_txt_ascii_line2[88]_i_50/O
                         net (fo=1, routed)           0.530    17.260    s_cls_txt_ascii_line2[88]_i_50_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    17.969 r  s_cls_txt_ascii_line2_reg[88]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.969    s_cls_txt_ascii_line2_reg[88]_i_16_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.191 r  s_cls_txt_ascii_line2_reg[88]_i_5/O[0]
                         net (fo=3, routed)           0.991    19.182    s_cls_txt_ascii_line2_reg[88]_i_5_n_7
    SLICE_X33Y103        LUT4 (Prop_lut4_I0_O)        0.327    19.509 r  s_cls_txt_ascii_line2[88]_i_57/O
                         net (fo=1, routed)           0.499    20.007    s_cls_txt_ascii_line2[88]_i_57_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    20.611 r  s_cls_txt_ascii_line2_reg[88]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.611    s_cls_txt_ascii_line2_reg[88]_i_22_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.865 r  s_cls_txt_ascii_line2_reg[88]_i_6/CO[0]
                         net (fo=5, routed)           0.972    21.837    s_cls_txt_ascii_line2_reg[88]_i_6_n_3
    SLICE_X37Y104        LUT4 (Prop_lut4_I3_O)        0.395    22.232 r  s_cls_txt_ascii_line2[91]_i_10/O
                         net (fo=4, routed)           0.338    22.570    s_cls_txt_ascii_line2[91]_i_10_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I0_O)        0.326    22.896 r  s_cls_txt_ascii_line2[90]_i_10/O
                         net (fo=4, routed)           0.326    23.222    s_cls_txt_ascii_line2[90]_i_10_n_0
    SLICE_X33Y105        LUT6 (Prop_lut6_I5_O)        0.124    23.346 r  s_cls_txt_ascii_line2[90]_i_9/O
                         net (fo=3, routed)           0.811    24.157    s_cls_txt_ascii_line2[90]_i_9_n_0
    SLICE_X36Y105        LUT5 (Prop_lut5_I1_O)        0.150    24.307 r  s_cls_txt_ascii_line2[91]_i_13/O
                         net (fo=4, routed)           0.208    24.515    s_cls_txt_ascii_line2[91]_i_13_n_0
    SLICE_X36Y105        LUT6 (Prop_lut6_I3_O)        0.326    24.841 r  s_cls_txt_ascii_line2[90]_i_6/O
                         net (fo=5, routed)           0.652    25.493    s_cls_txt_ascii_line2[90]_i_6_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    25.617 r  s_cls_txt_ascii_line2[91]_i_5/O
                         net (fo=3, routed)           0.510    26.127    u_acl_tester_fsm/s_uart_dat_ascii_line_reg[107]_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I1_O)        0.124    26.251 r  u_acl_tester_fsm/s_cls_txt_ascii_line2[91]_i_3/O
                         net (fo=2, routed)           0.984    27.235    u_buttons_deb_0123/s_adxl_txt_ascii_line2[12]
    SLICE_X33Y94         LUT5 (Prop_lut5_I2_O)        0.124    27.359 r  u_buttons_deb_0123/s_uart_dat_ascii_line[107]_i_1/O
                         net (fo=1, routed)           0.000    27.359    u_buttons_deb_0123_n_66
    SLICE_X33Y94         FDRE                                         r  s_uart_dat_ascii_line_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.520    55.907    s_clk_20mhz_BUFG
    SLICE_X33Y94         FDRE                                         r  s_uart_dat_ascii_line_reg[107]/C
                         clock pessimism              0.311    56.218    
                         clock uncertainty           -0.210    56.008    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)        0.031    56.039    s_uart_dat_ascii_line_reg[107]
  -------------------------------------------------------------------
                         required time                         56.039    
                         arrival time                         -27.359    
  -------------------------------------------------------------------
                         slack                                 28.680    

Slack (MET) :             28.848ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.934ns  (logic 8.328ns (39.782%)  route 12.606ns (60.218%))
  Logic Levels:           26  (CARRY4=11 LUT1=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 55.907 - 50.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.636     6.255    s_clk_20mhz_BUFG
    SLICE_X34Y87         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     6.773 f  s_hex_3axis_temp_measurements_display_reg[26]/Q
                         net (fo=20, routed)          1.775     8.547    s_hex_3axis_temp_measurements_display[26]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.124     8.671 r  s_cls_txt_ascii_line2[73]_i_7/O
                         net (fo=1, routed)           0.000     8.671    s_cls_txt_ascii_line2[73]_i_7_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.311 r  s_cls_txt_ascii_line2_reg[73]_i_3/O[3]
                         net (fo=10, routed)          1.072    10.383    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[4]
    SLICE_X34Y99         LUT5 (Prop_lut5_I4_O)        0.306    10.689 r  s_cls_txt_ascii_line2[88]_i_142/O
                         net (fo=1, routed)           0.000    10.689    s_cls_txt_ascii_line2[88]_i_142_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.202 r  s_cls_txt_ascii_line2_reg[88]_i_115/CO[3]
                         net (fo=1, routed)           0.001    11.203    s_cls_txt_ascii_line2_reg[88]_i_115_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.320 r  s_cls_txt_ascii_line2_reg[88]_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.320    s_cls_txt_ascii_line2_reg[88]_i_76_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.539 r  s_cls_txt_ascii_line2_reg[88]_i_38/O[0]
                         net (fo=3, routed)           0.930    12.469    s_cls_txt_ascii_line2_reg[88]_i_38_n_7
    SLICE_X37Y99         LUT5 (Prop_lut5_I1_O)        0.321    12.790 r  s_cls_txt_ascii_line2[88]_i_41/O
                         net (fo=2, routed)           0.732    13.522    s_cls_txt_ascii_line2[88]_i_41_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I0_O)        0.326    13.848 r  s_cls_txt_ascii_line2[88]_i_11/O
                         net (fo=2, routed)           0.425    14.273    s_cls_txt_ascii_line2[88]_i_11_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.397 r  s_cls_txt_ascii_line2[88]_i_15/O
                         net (fo=1, routed)           0.000    14.397    s_cls_txt_ascii_line2[88]_i_15_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.929 r  s_cls_txt_ascii_line2_reg[88]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.929    s_cls_txt_ascii_line2_reg[88]_i_4_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  s_cls_txt_ascii_line2_reg[91]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.043    s_cls_txt_ascii_line2_reg[91]_i_9_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.377 r  s_cls_txt_ascii_line2_reg[90]_i_11/O[1]
                         net (fo=11, routed)          1.022    16.399    s_cls_txt_ascii_line2_reg[90]_i_11_n_6
    SLICE_X33Y105        LUT3 (Prop_lut3_I1_O)        0.331    16.730 r  s_cls_txt_ascii_line2[88]_i_50/O
                         net (fo=1, routed)           0.530    17.260    s_cls_txt_ascii_line2[88]_i_50_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    17.969 r  s_cls_txt_ascii_line2_reg[88]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.969    s_cls_txt_ascii_line2_reg[88]_i_16_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.191 r  s_cls_txt_ascii_line2_reg[88]_i_5/O[0]
                         net (fo=3, routed)           0.991    19.182    s_cls_txt_ascii_line2_reg[88]_i_5_n_7
    SLICE_X33Y103        LUT4 (Prop_lut4_I0_O)        0.327    19.509 r  s_cls_txt_ascii_line2[88]_i_57/O
                         net (fo=1, routed)           0.499    20.007    s_cls_txt_ascii_line2[88]_i_57_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    20.611 r  s_cls_txt_ascii_line2_reg[88]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.611    s_cls_txt_ascii_line2_reg[88]_i_22_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.865 r  s_cls_txt_ascii_line2_reg[88]_i_6/CO[0]
                         net (fo=5, routed)           0.972    21.837    s_cls_txt_ascii_line2_reg[88]_i_6_n_3
    SLICE_X37Y104        LUT4 (Prop_lut4_I3_O)        0.395    22.232 r  s_cls_txt_ascii_line2[91]_i_10/O
                         net (fo=4, routed)           0.338    22.570    s_cls_txt_ascii_line2[91]_i_10_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I0_O)        0.326    22.896 r  s_cls_txt_ascii_line2[90]_i_10/O
                         net (fo=4, routed)           0.326    23.222    s_cls_txt_ascii_line2[90]_i_10_n_0
    SLICE_X33Y105        LUT6 (Prop_lut6_I5_O)        0.124    23.346 r  s_cls_txt_ascii_line2[90]_i_9/O
                         net (fo=3, routed)           0.811    24.157    s_cls_txt_ascii_line2[90]_i_9_n_0
    SLICE_X36Y105        LUT5 (Prop_lut5_I1_O)        0.150    24.307 r  s_cls_txt_ascii_line2[91]_i_13/O
                         net (fo=4, routed)           0.208    24.515    s_cls_txt_ascii_line2[91]_i_13_n_0
    SLICE_X36Y105        LUT6 (Prop_lut6_I3_O)        0.326    24.841 r  s_cls_txt_ascii_line2[90]_i_6/O
                         net (fo=5, routed)           0.652    25.493    s_cls_txt_ascii_line2[90]_i_6_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    25.617 r  s_cls_txt_ascii_line2[91]_i_5/O
                         net (fo=3, routed)           0.510    26.127    u_acl_tester_fsm/s_uart_dat_ascii_line_reg[107]_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I1_O)        0.124    26.251 r  u_acl_tester_fsm/s_cls_txt_ascii_line2[91]_i_3/O
                         net (fo=2, routed)           0.814    27.065    u_buttons_deb_0123/s_adxl_txt_ascii_line2[12]
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124    27.189 r  u_buttons_deb_0123/s_cls_txt_ascii_line2[91]_i_1/O
                         net (fo=1, routed)           0.000    27.189    u_buttons_deb_0123_n_174
    SLICE_X33Y94         FDRE                                         r  s_cls_txt_ascii_line2_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.520    55.907    s_clk_20mhz_BUFG
    SLICE_X33Y94         FDRE                                         r  s_cls_txt_ascii_line2_reg[91]/C
                         clock pessimism              0.311    56.218    
                         clock uncertainty           -0.210    56.008    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)        0.029    56.037    s_cls_txt_ascii_line2_reg[91]
  -------------------------------------------------------------------
                         required time                         56.037    
                         arrival time                         -27.189    
  -------------------------------------------------------------------
                         slack                                 28.848    

Slack (MET) :             29.110ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.736ns  (logic 8.328ns (40.162%)  route 12.408ns (59.838%))
  Logic Levels:           26  (CARRY4=11 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 55.906 - 50.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.636     6.255    s_clk_20mhz_BUFG
    SLICE_X34Y87         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.518     6.773 f  s_hex_3axis_temp_measurements_display_reg[26]/Q
                         net (fo=20, routed)          1.775     8.547    s_hex_3axis_temp_measurements_display[26]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.124     8.671 r  s_cls_txt_ascii_line2[73]_i_7/O
                         net (fo=1, routed)           0.000     8.671    s_cls_txt_ascii_line2[73]_i_7_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.311 r  s_cls_txt_ascii_line2_reg[73]_i_3/O[3]
                         net (fo=10, routed)          1.072    10.383    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[4]
    SLICE_X34Y99         LUT5 (Prop_lut5_I4_O)        0.306    10.689 r  s_cls_txt_ascii_line2[88]_i_142/O
                         net (fo=1, routed)           0.000    10.689    s_cls_txt_ascii_line2[88]_i_142_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.202 r  s_cls_txt_ascii_line2_reg[88]_i_115/CO[3]
                         net (fo=1, routed)           0.001    11.203    s_cls_txt_ascii_line2_reg[88]_i_115_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.320 r  s_cls_txt_ascii_line2_reg[88]_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.320    s_cls_txt_ascii_line2_reg[88]_i_76_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.539 r  s_cls_txt_ascii_line2_reg[88]_i_38/O[0]
                         net (fo=3, routed)           0.930    12.469    s_cls_txt_ascii_line2_reg[88]_i_38_n_7
    SLICE_X37Y99         LUT5 (Prop_lut5_I1_O)        0.321    12.790 r  s_cls_txt_ascii_line2[88]_i_41/O
                         net (fo=2, routed)           0.732    13.522    s_cls_txt_ascii_line2[88]_i_41_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I0_O)        0.326    13.848 r  s_cls_txt_ascii_line2[88]_i_11/O
                         net (fo=2, routed)           0.425    14.273    s_cls_txt_ascii_line2[88]_i_11_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.397 r  s_cls_txt_ascii_line2[88]_i_15/O
                         net (fo=1, routed)           0.000    14.397    s_cls_txt_ascii_line2[88]_i_15_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.929 r  s_cls_txt_ascii_line2_reg[88]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.929    s_cls_txt_ascii_line2_reg[88]_i_4_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  s_cls_txt_ascii_line2_reg[91]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.043    s_cls_txt_ascii_line2_reg[91]_i_9_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.377 r  s_cls_txt_ascii_line2_reg[90]_i_11/O[1]
                         net (fo=11, routed)          1.022    16.399    s_cls_txt_ascii_line2_reg[90]_i_11_n_6
    SLICE_X33Y105        LUT3 (Prop_lut3_I1_O)        0.331    16.730 r  s_cls_txt_ascii_line2[88]_i_50/O
                         net (fo=1, routed)           0.530    17.260    s_cls_txt_ascii_line2[88]_i_50_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    17.969 r  s_cls_txt_ascii_line2_reg[88]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.969    s_cls_txt_ascii_line2_reg[88]_i_16_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.191 r  s_cls_txt_ascii_line2_reg[88]_i_5/O[0]
                         net (fo=3, routed)           0.991    19.182    s_cls_txt_ascii_line2_reg[88]_i_5_n_7
    SLICE_X33Y103        LUT4 (Prop_lut4_I0_O)        0.327    19.509 r  s_cls_txt_ascii_line2[88]_i_57/O
                         net (fo=1, routed)           0.499    20.007    s_cls_txt_ascii_line2[88]_i_57_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    20.611 r  s_cls_txt_ascii_line2_reg[88]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.611    s_cls_txt_ascii_line2_reg[88]_i_22_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.865 r  s_cls_txt_ascii_line2_reg[88]_i_6/CO[0]
                         net (fo=5, routed)           0.972    21.837    s_cls_txt_ascii_line2_reg[88]_i_6_n_3
    SLICE_X37Y104        LUT4 (Prop_lut4_I3_O)        0.395    22.232 r  s_cls_txt_ascii_line2[91]_i_10/O
                         net (fo=4, routed)           0.338    22.570    s_cls_txt_ascii_line2[91]_i_10_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I0_O)        0.326    22.896 r  s_cls_txt_ascii_line2[90]_i_10/O
                         net (fo=4, routed)           0.326    23.222    s_cls_txt_ascii_line2[90]_i_10_n_0
    SLICE_X33Y105        LUT6 (Prop_lut6_I5_O)        0.124    23.346 r  s_cls_txt_ascii_line2[90]_i_9/O
                         net (fo=3, routed)           0.811    24.157    s_cls_txt_ascii_line2[90]_i_9_n_0
    SLICE_X36Y105        LUT5 (Prop_lut5_I1_O)        0.150    24.307 r  s_cls_txt_ascii_line2[91]_i_13/O
                         net (fo=4, routed)           0.208    24.515    s_cls_txt_ascii_line2[91]_i_13_n_0
    SLICE_X36Y105        LUT6 (Prop_lut6_I3_O)        0.326    24.841 r  s_cls_txt_ascii_line2[90]_i_6/O
                         net (fo=5, routed)           0.652    25.493    s_cls_txt_ascii_line2[90]_i_6_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124    25.617 r  s_cls_txt_ascii_line2[91]_i_5/O
                         net (fo=3, routed)           0.321    25.937    s_cls_txt_ascii_line2[91]_i_5_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I1_O)        0.124    26.061 r  s_cls_txt_ascii_line2[89]_i_3/O
                         net (fo=2, routed)           0.805    26.867    u_buttons_deb_0123/s_uart_dat_ascii_line_reg[105]
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.124    26.991 r  u_buttons_deb_0123/s_uart_dat_ascii_line[105]_i_1/O
                         net (fo=1, routed)           0.000    26.991    u_buttons_deb_0123_n_68
    SLICE_X34Y95         FDRE                                         r  s_uart_dat_ascii_line_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.519    55.906    s_clk_20mhz_BUFG
    SLICE_X34Y95         FDRE                                         r  s_uart_dat_ascii_line_reg[105]/C
                         clock pessimism              0.328    56.234    
                         clock uncertainty           -0.210    56.024    
    SLICE_X34Y95         FDRE (Setup_fdre_C_D)        0.077    56.101    s_uart_dat_ascii_line_reg[105]
  -------------------------------------------------------------------
                         required time                         56.101    
                         arrival time                         -26.991    
  -------------------------------------------------------------------
                         slack                                 29.110    

Slack (MET) :             29.156ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.552ns  (logic 7.804ns (37.972%)  route 12.748ns (62.028%))
  Logic Levels:           24  (CARRY4=11 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 55.912 - 50.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.717     6.336    s_clk_20mhz_BUFG
    SLICE_X6Y84          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     6.854 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=21, routed)          0.868     7.722    s_hex_3axis_temp_measurements_display[8]
    SLICE_X9Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.846 r  s_cls_txt_ascii_line2[32]_i_9/O
                         net (fo=1, routed)           0.500     8.346    s_cls_txt_ascii_line2[32]_i_9_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.941 r  s_cls_txt_ascii_line2_reg[32]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.941    s_cls_txt_ascii_line2_reg[32]_i_8_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.058 r  s_uart_dat_ascii_line_reg[64]_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.058    s_uart_dat_ascii_line_reg[64]_i_61_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.277 r  s_uart_dat_ascii_line_reg[64]_i_35/O[0]
                         net (fo=9, routed)           0.912    10.189    u_adxl362_readings_to_ascii/s_txt_temp_u160[9]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.295    10.484 r  s_cls_txt_ascii_line2[40]_i_122/O
                         net (fo=1, routed)           0.000    10.484    s_cls_txt_ascii_line2[40]_i_122_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.017 r  s_cls_txt_ascii_line2_reg[40]_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.017    s_cls_txt_ascii_line2_reg[40]_i_76_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.340 r  s_cls_txt_ascii_line2_reg[40]_i_38/O[1]
                         net (fo=3, routed)           0.871    12.211    s_cls_txt_ascii_line2_reg[40]_i_38_n_6
    SLICE_X12Y84         LUT5 (Prop_lut5_I1_O)        0.332    12.543 r  s_cls_txt_ascii_line2[40]_i_40/O
                         net (fo=2, routed)           0.592    13.136    s_cls_txt_ascii_line2[40]_i_40_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.328    13.464 r  s_cls_txt_ascii_line2[40]_i_10/O
                         net (fo=2, routed)           0.692    14.155    s_cls_txt_ascii_line2[40]_i_10_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.662 r  s_cls_txt_ascii_line2_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.662    s_cls_txt_ascii_line2_reg[40]_i_4_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.884 f  s_cls_txt_ascii_line2_reg[43]_i_9/O[0]
                         net (fo=16, routed)          1.575    16.459    s_cls_txt_ascii_line2_reg[43]_i_9_n_7
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.299    16.758 r  s_cls_txt_ascii_line2[40]_i_92/O
                         net (fo=1, routed)           0.479    17.238    s_cls_txt_ascii_line2[40]_i_92_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.623 r  s_cls_txt_ascii_line2_reg[40]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.623    s_cls_txt_ascii_line2_reg[40]_i_47_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.957 r  s_cls_txt_ascii_line2_reg[40]_i_16/O[1]
                         net (fo=3, routed)           1.162    19.119    s_cls_txt_ascii_line2_reg[40]_i_16_n_6
    SLICE_X6Y87          LUT4 (Prop_lut4_I0_O)        0.329    19.448 r  s_cls_txt_ascii_line2[40]_i_60/O
                         net (fo=1, routed)           0.491    19.939    s_cls_txt_ascii_line2[40]_i_60_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    20.669 r  s_cls_txt_ascii_line2_reg[40]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.669    s_cls_txt_ascii_line2_reg[40]_i_22_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.940 r  s_cls_txt_ascii_line2_reg[40]_i_6/CO[0]
                         net (fo=5, routed)           0.569    21.509    s_cls_txt_ascii_line2_reg[40]_i_6_n_3
    SLICE_X3Y88          LUT4 (Prop_lut4_I3_O)        0.373    21.882 r  s_cls_txt_ascii_line2[43]_i_10/O
                         net (fo=4, routed)           0.276    22.157    s_cls_txt_ascii_line2[43]_i_10_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124    22.281 r  s_cls_txt_ascii_line2[42]_i_10/O
                         net (fo=4, routed)           0.603    22.884    s_cls_txt_ascii_line2[42]_i_10_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124    23.008 r  s_cls_txt_ascii_line2[43]_i_23/O
                         net (fo=1, routed)           0.661    23.669    s_cls_txt_ascii_line2[43]_i_23_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.146    23.815 r  s_cls_txt_ascii_line2[43]_i_13/O
                         net (fo=4, routed)           0.971    24.786    s_cls_txt_ascii_line2[43]_i_13_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.328    25.114 r  s_cls_txt_ascii_line2[43]_i_5/O
                         net (fo=3, routed)           0.666    25.780    s_cls_txt_ascii_line2[43]_i_5_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.124    25.904 r  s_cls_txt_ascii_line2[41]_i_3/O
                         net (fo=2, routed)           0.860    26.764    u_buttons_deb_0123/s_uart_dat_ascii_line_reg[57]
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124    26.888 r  u_buttons_deb_0123/s_cls_txt_ascii_line2[41]_i_1/O
                         net (fo=1, routed)           0.000    26.888    u_buttons_deb_0123_n_196
    SLICE_X11Y90         FDRE                                         r  s_cls_txt_ascii_line2_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.525    55.912    s_clk_20mhz_BUFG
    SLICE_X11Y90         FDRE                                         r  s_cls_txt_ascii_line2_reg[41]/C
                         clock pessimism              0.311    56.223    
                         clock uncertainty           -0.210    56.013    
    SLICE_X11Y90         FDRE (Setup_fdre_C_D)        0.031    56.044    s_cls_txt_ascii_line2_reg[41]
  -------------------------------------------------------------------
                         required time                         56.044    
                         arrival time                         -26.888    
  -------------------------------------------------------------------
                         slack                                 29.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/FSM_sequential_s_cls_drv_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/FSM_sequential_s_cls_drv_pr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.444%)  route 0.263ns (58.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.604     1.868    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_clk_20mhz_BUFG
    SLICE_X5Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/FSM_sequential_s_cls_drv_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/FSM_sequential_s_cls_drv_pr_state_reg[1]/Q
                         net (fo=30, routed)          0.263     2.272    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/out[1]
    SLICE_X4Y103         LUT6 (Prop_lut6_I5_O)        0.045     2.317 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/FSM_sequential_s_cls_drv_pr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.317    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_drv_nx_state__0[2]
    SLICE_X4Y103         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/FSM_sequential_s_cls_drv_pr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.867     2.411    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_clk_20mhz_BUFG
    SLICE_X4Y103         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/FSM_sequential_s_cls_drv_pr_state_reg[2]/C
                         clock pessimism             -0.278     2.132    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.091     2.223    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/FSM_sequential_s_cls_drv_pr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_clk_20mhz_BUFG
    SLICE_X2Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.033 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[14]/Q
                         net (fo=2, routed)           0.125     2.159    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[14]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.315 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     2.316    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[12]_i_1__5_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.369 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[16]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.369    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[16]_i_1__4_n_7
    SLICE_X2Y100         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.872     2.415    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_clk_20mhz_BUFG
    SLICE_X2Y100         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[16]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     2.270    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[35]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.574     1.838    s_clk_20mhz_BUFG
    SLICE_X11Y92         FDSE                                         r  s_cls_txt_ascii_line1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDSE (Prop_fdse_C_Q)         0.141     1.979 r  s_cls_txt_ascii_line1_reg[35]/Q
                         net (fo=1, routed)           0.054     2.033    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_txt_ascii_line1[22]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.045     2.078 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[35]_i_1/O
                         net (fo=1, routed)           0.000     2.078    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[35]
    SLICE_X10Y92         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.845     2.388    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_clk_20mhz_BUFG
    SLICE_X10Y92         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[35]/C
                         clock pessimism             -0.536     1.851    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.121     1.972    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.215%)  route 0.277ns (59.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.575     1.839    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_clk_20mhz_BUFG
    SLICE_X9Y94          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[117]/Q
                         net (fo=1, routed)           0.109     2.090    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/data15[5]
    SLICE_X9Y94          LUT6 (Prop_lut6_I2_O)        0.045     2.135 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/genblk5_0.fifo_18_bl.fifo_18_bl_i_4__0/O
                         net (fo=1, routed)           0.167     2.302    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/DI[5]
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.888     2.431    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/s_clk_20mhz_BUFG
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.533     1.898    
    RAMB18_X0Y38         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[5])
                                                      0.296     2.194    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_clk_20mhz_BUFG
    SLICE_X2Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.033 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[14]/Q
                         net (fo=2, routed)           0.125     2.159    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[14]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.315 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     2.316    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[12]_i_1__5_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.382 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[16]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.382    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[16]_i_1__4_n_5
    SLICE_X2Y100         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.872     2.415    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_clk_20mhz_BUFG
    SLICE_X2Y100         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[18]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     2.270    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_pr_state_delayed2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_pr_state_delayed3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.591     1.855    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_clk_20mhz_BUFG
    SLICE_X4Y76          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_pr_state_delayed2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_pr_state_delayed2_reg[2]/Q
                         net (fo=1, routed)           0.059     2.055    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_pr_state_delayed2[2]
    SLICE_X4Y76          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_pr_state_delayed3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.859     2.402    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_clk_20mhz_BUFG
    SLICE_X4Y76          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_pr_state_delayed3_reg[2]/C
                         clock pessimism             -0.546     1.855    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.076     1.931    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_pr_state_delayed3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.599     1.863    u_pmod_acl2_custom_driver/s_clk_20mhz_BUFG
    SLICE_X7Y84          FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[8]/Q
                         net (fo=1, routed)           0.087     2.091    s_hex_3axis_temp_measurements_final[8]
    SLICE_X6Y84          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.868     2.411    s_clk_20mhz_BUFG
    SLICE_X6Y84          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
                         clock pessimism             -0.534     1.876    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.085     1.961    s_hex_3axis_temp_measurements_display_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[44]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.574     1.838    s_clk_20mhz_BUFG
    SLICE_X11Y92         FDSE                                         r  s_cls_txt_ascii_line1_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDSE (Prop_fdse_C_Q)         0.141     1.979 r  s_cls_txt_ascii_line1_reg[44]/Q
                         net (fo=1, routed)           0.080     2.059    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_txt_ascii_line1[30]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.045     2.104 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[44]_i_1/O
                         net (fo=1, routed)           0.000     2.104    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[44]
    SLICE_X10Y92         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.845     2.388    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_clk_20mhz_BUFG
    SLICE_X10Y92         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[44]/C
                         clock pessimism             -0.536     1.851    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.121     1.972    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[150]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.574     1.838    u_uart_tx_feed/s_clk_20mhz_BUFG
    SLICE_X15Y91         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  u_uart_tx_feed/s_uart_line_aux_reg[150]/Q
                         net (fo=1, routed)           0.087     2.066    u_uart_tx_feed/s_uart_line_aux[150]
    SLICE_X14Y91         LUT3 (Prop_lut3_I0_O)        0.048     2.114 r  u_uart_tx_feed/s_uart_line_aux[158]_i_1/O
                         net (fo=1, routed)           0.000     2.114    u_uart_tx_feed/s_uart_line_val[158]
    SLICE_X14Y91         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.845     2.388    u_uart_tx_feed/s_clk_20mhz_BUFG
    SLICE_X14Y91         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[158]/C
                         clock pessimism             -0.536     1.851    
    SLICE_X14Y91         FDRE (Hold_fdre_C_D)         0.131     1.982    u_uart_tx_feed/s_uart_line_aux_reg[158]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[204]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[212]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.573     1.837    u_uart_tx_feed/s_clk_20mhz_BUFG
    SLICE_X15Y89         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  u_uart_tx_feed/s_uart_line_aux_reg[204]/Q
                         net (fo=1, routed)           0.087     2.065    u_uart_tx_feed/s_uart_line_aux[204]
    SLICE_X14Y89         LUT2 (Prop_lut2_I1_O)        0.048     2.113 r  u_uart_tx_feed/s_uart_line_aux[212]_i_1/O
                         net (fo=1, routed)           0.000     2.113    u_uart_tx_feed/s_uart_line_val[212]
    SLICE_X14Y89         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.844     2.387    u_uart_tx_feed/s_clk_20mhz_BUFG
    SLICE_X14Y89         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[212]/C
                         clock pessimism             -0.536     1.850    
    SLICE_X14Y89         FDRE (Hold_fdre_C_D)         0.131     1.981    u_uart_tx_feed/s_uart_line_aux_reg[212]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y30     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y30     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y28     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y28     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X1Y29      u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X1Y34      u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y93     s_cls_txt_ascii_line1_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y93     s_cls_txt_ascii_line1_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y89     s_cls_txt_ascii_line1_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y89     s_cls_txt_ascii_line1_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y91     s_cls_txt_ascii_line1_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y91     s_cls_txt_ascii_line1_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y92     s_cls_txt_ascii_line1_reg[104]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y92     s_cls_txt_ascii_line1_reg[104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y92     s_cls_txt_ascii_line1_reg[105]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y92     s_cls_txt_ascii_line1_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y93     s_cls_txt_ascii_line1_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y93     s_cls_txt_ascii_line1_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y89     s_cls_txt_ascii_line1_reg[101]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y89     s_cls_txt_ascii_line1_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y91     s_cls_txt_ascii_line1_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y91     s_cls_txt_ascii_line1_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y92     s_cls_txt_ascii_line1_reg[104]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y92     s_cls_txt_ascii_line1_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y92     s_cls_txt_ascii_line1_reg[105]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y92     s_cls_txt_ascii_line1_reg[105]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999997.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack  4999998.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.118%)  route 1.729ns (74.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.483ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.682     7.483    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     7.939 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.729     9.668    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.124     9.792 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.792    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.441 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.029 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.608ns (26.015%)  route 1.729ns (73.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.483ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.682     7.483    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     7.939 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.729     9.668    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.152     9.820 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.820    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.441 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.075 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.580ns (25.197%)  route 1.722ns (74.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.483ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.682     7.483    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     7.939 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.722     9.661    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.124     9.785 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.785    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.441 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.031 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.608ns (26.096%)  route 1.722ns (73.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.483ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.682     7.483    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     7.939 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.722     9.661    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.152     9.813 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.813    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.441 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.075 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.580ns (27.145%)  route 1.557ns (72.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.483ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.682     7.483    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     7.939 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.557     9.495    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.124     9.619 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.619    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.441 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.031 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.609ns (28.120%)  route 1.557ns (71.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.483ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.682     7.483    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     7.939 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.557     9.495    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.153     9.648 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.648    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism              0.441 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.075 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.370%)  route 1.330ns (69.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.483ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.682     7.483    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     7.939 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.330     9.269    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.124     9.393 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     9.393    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism              0.441 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.032 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999999.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.580ns (52.577%)  route 0.523ns (47.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.944ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.483ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.682     7.483    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     7.939 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.523     8.462    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_curr_sel_reg_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.586 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     8.586    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider_n_2
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.584 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism              0.539 10000008.000    
                         clock uncertainty           -0.210 10000008.000    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)        0.029 10000008.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                              9999999.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.257     2.267    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     2.408 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.186     2.595    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_curr_sel_reg_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.045     2.640 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     2.640    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider_n_2
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.300     2.896    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism             -0.628     2.267    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.091     2.358    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.027%)  route 0.622ns (76.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.257     2.267    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     2.408 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.622     3.030    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.045     3.075 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     3.075    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.585     2.627    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.092     2.719    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.183ns (21.018%)  route 0.688ns (78.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.257     2.267    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     2.408 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.688     3.096    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.042     3.138 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     3.138    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.585     2.627    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.107     2.734    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.289%)  route 0.688ns (78.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.257     2.267    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     2.408 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.688     3.096    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.045     3.141 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     3.141    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.585     2.627    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.092     2.719    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.939%)  route 0.747ns (80.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.257     2.267    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     2.408 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.747     3.155    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.045     3.200 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     3.200    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.585     2.627    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.107     2.734    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.185ns (19.638%)  route 0.757ns (80.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.257     2.267    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     2.408 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.757     3.166    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.044     3.210 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.210    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.585     2.627    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.107     2.734    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.939%)  route 0.747ns (80.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.257     2.267    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     2.408 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.747     3.155    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.045     3.200 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     3.200    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.585     2.627    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.092     2.719    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.723%)  route 0.757ns (80.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.257     2.267    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     2.408 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.757     3.166    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.045     3.211 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     3.211    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.585     2.627    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.091     2.718    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100hz_ssd
Waveform(ns):       { 0.000 5000000.000 }
Period(ns):         10000000.000
Sources:            { u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X4Y102  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999998.957  4999998.491  SLICE_X4Y102  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X4Y102  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X4Y102  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.354  4999999.888  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.354  4999999.888  SLICE_X0Y123  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      130.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             130.757ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.890ns (19.172%)  route 3.752ns (80.828%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 141.615 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X2Y106         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.004     7.849    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[23]
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124     7.973 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_10__2/O
                         net (fo=1, routed)           0.636     8.609    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_10__2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I4_O)        0.124     8.733 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_5__2/O
                         net (fo=32, routed)          2.113    10.845    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_5__2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I3_O)        0.124    10.969 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[20]_i_1__3/O
                         net (fo=1, routed)           0.000    10.969    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_0[20]
    SLICE_X0Y106         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.589   141.615    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X0Y106         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]/C
                         clock pessimism              0.327   141.942    
                         clock uncertainty           -0.245   141.697    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.029   141.726    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        141.726    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                130.757    

Slack (MET) :             131.034ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.890ns (20.474%)  route 3.457ns (79.526%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X2Y106         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.004     7.849    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[23]
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124     7.973 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_10__2/O
                         net (fo=1, routed)           0.636     8.609    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_10__2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I4_O)        0.124     8.733 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_5__2/O
                         net (fo=32, routed)          1.817    10.550    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_5__2_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I3_O)        0.124    10.674 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[10]_i_1__3/O
                         net (fo=1, routed)           0.000    10.674    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_0[10]
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.587   141.613    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/C
                         clock pessimism              0.311   141.924    
                         clock uncertainty           -0.245   141.679    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.029   141.708    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        141.708    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                131.034    

Slack (MET) :             131.052ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.828ns (19.111%)  route 3.505ns (80.889%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 141.614 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.708     6.326    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X0Y107         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     6.782 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.779     7.561    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[28]
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.124     7.685 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_9__2/O
                         net (fo=1, routed)           0.576     8.261    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_9__2_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.124     8.385 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_4__3/O
                         net (fo=32, routed)          2.150    10.535    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_4__3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I2_O)        0.124    10.659 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]_i_1__3/O
                         net (fo=1, routed)           0.000    10.659    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_0[3]
    SLICE_X4Y101         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.588   141.614    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X4Y101         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                         clock pessimism              0.311   141.925    
                         clock uncertainty           -0.245   141.680    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.031   141.711    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        141.711    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                131.052    

Slack (MET) :             131.095ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.890ns (20.765%)  route 3.396ns (79.235%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X2Y106         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.004     7.849    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[23]
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124     7.973 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_10__2/O
                         net (fo=1, routed)           0.636     8.609    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_10__2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I4_O)        0.124     8.733 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_5__2/O
                         net (fo=32, routed)          1.756    10.489    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_5__2_n_0
    SLICE_X4Y104         LUT5 (Prop_lut5_I3_O)        0.124    10.613 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[15]_i_1__3/O
                         net (fo=1, routed)           0.000    10.613    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_0[15]
    SLICE_X4Y104         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.587   141.613    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X4Y104         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/C
                         clock pessimism              0.311   141.924    
                         clock uncertainty           -0.245   141.679    
    SLICE_X4Y104         FDRE (Setup_fdre_C_D)        0.029   141.708    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        141.708    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                131.095    

Slack (MET) :             131.133ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.642ns (17.441%)  route 3.039ns (82.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 141.581 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X6Y101         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=7, routed)           2.136     8.981    u_uart_tx_only/u_baud_1x_ce_divider/s_ce_baud_1x
    SLICE_X10Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.105 r  u_uart_tx_only/u_baud_1x_ce_divider/genblk5_0.fifo_18_bl.fifo_18_bl_i_1__2/O
                         net (fo=1, routed)           0.903    10.008    u_uart_tx_only/u_fifo_uart_tx_0/s_data_fifo_tx_re
    RAMB18_X0Y32         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.555   141.581    u_uart_tx_only/u_fifo_uart_tx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.232   141.813    
                         clock uncertainty           -0.245   141.568    
    RAMB18_X0Y32         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.427   141.141    u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.141    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                131.133    

Slack (MET) :             131.177ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.828ns (19.463%)  route 3.426ns (80.537%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 141.614 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.708     6.326    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X0Y107         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     6.782 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.779     7.561    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[28]
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.124     7.685 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_9__2/O
                         net (fo=1, routed)           0.576     8.261    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_9__2_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.124     8.385 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_4__3/O
                         net (fo=32, routed)          2.071    10.456    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_4__3_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I2_O)        0.124    10.580 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1__3/O
                         net (fo=1, routed)           0.000    10.580    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1__3_n_0
    SLICE_X6Y101         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.588   141.614    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X6Y101         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism              0.311   141.925    
                         clock uncertainty           -0.245   141.680    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.077   141.757    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                        141.757    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                131.177    

Slack (MET) :             131.205ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.828ns (19.726%)  route 3.369ns (80.274%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 141.616 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.708     6.326    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X0Y107         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     6.782 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.779     7.561    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[28]
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.124     7.685 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_9__2/O
                         net (fo=1, routed)           0.576     8.261    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_9__2_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.124     8.385 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_4__3/O
                         net (fo=32, routed)          2.015    10.400    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_4__3_n_0
    SLICE_X0Y101         LUT5 (Prop_lut5_I2_O)        0.124    10.524 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1__3/O
                         net (fo=1, routed)           0.000    10.524    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_0[4]
    SLICE_X0Y101         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.590   141.616    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X0Y101         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism              0.327   141.943    
                         clock uncertainty           -0.245   141.698    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.031   141.729    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        141.729    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                131.205    

Slack (MET) :             131.261ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.890ns (21.592%)  route 3.232ns (78.408%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X2Y106         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.004     7.849    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[23]
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124     7.973 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_10__2/O
                         net (fo=1, routed)           0.636     8.609    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_10__2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I4_O)        0.124     8.733 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_5__2/O
                         net (fo=32, routed)          1.592    10.325    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_5__2_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I3_O)        0.124    10.449 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[9]_i_1__3/O
                         net (fo=1, routed)           0.000    10.449    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_0[9]
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.587   141.613    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[9]/C
                         clock pessimism              0.311   141.924    
                         clock uncertainty           -0.245   141.679    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.031   141.710    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        141.710    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                131.261    

Slack (MET) :             131.316ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.828ns (20.042%)  route 3.303ns (79.958%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 141.614 - 135.640 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.710     6.328    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X0Y102         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     6.784 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.874     7.659    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[6]
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.124     7.783 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_8__2/O
                         net (fo=1, routed)           0.520     8.302    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_8__2_n_0
    SLICE_X0Y101         LUT5 (Prop_lut5_I4_O)        0.124     8.426 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_3__3/O
                         net (fo=32, routed)          1.909    10.336    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_3__3_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I1_O)        0.124    10.460 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[27]_i_1__3/O
                         net (fo=1, routed)           0.000    10.460    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_0[27]
    SLICE_X2Y107         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.588   141.614    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X2Y107         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]/C
                         clock pessimism              0.327   141.941    
                         clock uncertainty           -0.245   141.696    
    SLICE_X2Y107         FDRE (Setup_fdre_C_D)        0.079   141.775    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        141.775    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                131.316    

Slack (MET) :             131.327ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.828ns (20.318%)  route 3.247ns (79.682%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 141.615 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.708     6.326    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X0Y107         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     6.782 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.779     7.561    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[28]
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.124     7.685 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_9__2/O
                         net (fo=1, routed)           0.576     8.261    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_9__2_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.124     8.385 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_4__3/O
                         net (fo=32, routed)          1.893    10.278    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_4__3_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I2_O)        0.124    10.402 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[8]_i_1__3/O
                         net (fo=1, routed)           0.000    10.402    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_0[8]
    SLICE_X0Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.589   141.615    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X0Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]/C
                         clock pessimism              0.327   141.942    
                         clock uncertainty           -0.245   141.697    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.031   141.728    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        141.728    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                131.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_data_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.231ns (67.742%)  route 0.110ns (32.258%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.566     1.830    u_uart_tx_only/CLK
    SLICE_X9Y70          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.971 r  u_uart_tx_only/s_data_aux_reg[1]/Q
                         net (fo=1, routed)           0.054     2.025    u_uart_tx_only/s_data_aux_reg_n_0_[1]
    SLICE_X8Y70          LUT6 (Prop_lut6_I3_O)        0.045     2.070 r  u_uart_tx_only/eo_uart_tx_i_2/O
                         net (fo=1, routed)           0.056     2.126    u_uart_tx_only/eo_uart_tx_i_2_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.045     2.171 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.171    u_uart_tx_only/so_uart_tx
    SLICE_X8Y70          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.835     2.378    u_uart_tx_only/CLK
    SLICE_X8Y70          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.534     1.843    
    SLICE_X8Y70          FDSE (Hold_fdse_C_D)         0.120     1.963    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.566     1.830    u_uart_tx_only/CLK
    SLICE_X11Y70         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  u_uart_tx_only/s_i_aux_reg[2]/Q
                         net (fo=5, routed)           0.173     2.145    u_uart_tx_only/u_baud_1x_ce_divider/Q[0]
    SLICE_X10Y70         LUT6 (Prop_lut6_I2_O)        0.045     2.190 r  u_uart_tx_only/u_baud_1x_ce_divider/FSM_onehot_s_uarttxonly_pr_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.190    u_uart_tx_only/u_baud_1x_ce_divider_n_1
    SLICE_X10Y70         FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.835     2.378    u_uart_tx_only/CLK
    SLICE_X10Y70         FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[3]/C
                         clock pessimism             -0.534     1.843    
    SLICE_X10Y70         FDRE (Hold_fdre_C_D)         0.121     1.964    u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.569     1.833    u_reset_synch_7_37mhz/CLK
    SLICE_X9Y105         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.141     1.974 r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/Q
                         net (fo=1, routed)           0.158     2.133    u_reset_synch_7_37mhz/s_rst_shift_reg_n_0_[4]
    SLICE_X9Y105         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.840     2.383    u_reset_synch_7_37mhz/CLK
    SLICE_X9Y105         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[5]/C
                         clock pessimism             -0.549     1.833    
    SLICE_X9Y105         FDPE (Hold_fdpe_C_D)         0.061     1.894    u_reset_synch_7_37mhz/s_rst_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.602     1.866    u_reset_synch_7_37mhz/CLK
    SLICE_X4Y90          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDPE (Prop_fdpe_C_Q)         0.141     2.007 r  u_reset_synch_7_37mhz/s_rst_shift_reg[12]/Q
                         net (fo=1, routed)           0.162     2.169    u_reset_synch_7_37mhz/s_rst_shift_reg_n_0_[12]
    SLICE_X4Y90          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.873     2.416    u_reset_synch_7_37mhz/CLK
    SLICE_X4Y90          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X4Y90          FDPE (Hold_fdpe_C_D)         0.061     1.927    u_reset_synch_7_37mhz/s_rst_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.818%)  route 0.448ns (73.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.570     1.834    u_reset_synch_7_37mhz/CLK
    SLICE_X8Y100         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDPE (Prop_fdpe_C_Q)         0.164     1.998 r  u_reset_synch_7_37mhz/s_rst_shift_reg[8]/Q
                         net (fo=1, routed)           0.448     2.446    u_reset_synch_7_37mhz/s_rst_shift_reg_n_0_[8]
    SLICE_X4Y97          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.875     2.418    u_reset_synch_7_37mhz/CLK
    SLICE_X4Y97          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X4Y97          FDPE (Hold_fdpe_C_D)         0.061     2.200    u_reset_synch_7_37mhz/s_rst_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.001%)  route 0.171ns (44.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.566     1.830    u_uart_tx_only/CLK
    SLICE_X10Y70         FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[3]/Q
                         net (fo=3, routed)           0.171     2.165    u_uart_tx_only/u_fifo_uart_tx_0/FSM_onehot_s_uarttxonly_pr_state_reg[1]
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.045     2.210 r  u_uart_tx_only/u_fifo_uart_tx_0/FSM_onehot_s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.210    u_uart_tx_only/u_fifo_uart_tx_0_n_10
    SLICE_X10Y70         FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.835     2.378    u_uart_tx_only/CLK
    SLICE_X10Y70         FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.547     1.830    
    SLICE_X10Y70         FDRE (Hold_fdre_C_D)         0.120     1.950    u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.953%)  route 0.178ns (52.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.570     1.834    u_reset_synch_7_37mhz/CLK
    SLICE_X8Y102         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDPE (Prop_fdpe_C_Q)         0.164     1.998 r  u_reset_synch_7_37mhz/s_rst_shift_reg[7]/Q
                         net (fo=1, routed)           0.178     2.176    u_reset_synch_7_37mhz/s_rst_shift_reg_n_0_[7]
    SLICE_X8Y100         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.841     2.384    u_reset_synch_7_37mhz/CLK
    SLICE_X8Y100         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[8]/C
                         clock pessimism             -0.533     1.850    
    SLICE_X8Y100         FDPE (Hold_fdpe_C_D)         0.059     1.909    u_reset_synch_7_37mhz/s_rst_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.598     1.862    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X4Y101         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     2.003 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/Q
                         net (fo=3, routed)           0.173     2.177    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[0]
    SLICE_X4Y101         LUT1 (Prop_lut1_I0_O)        0.045     2.222 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[0]_i_1__3/O
                         net (fo=1, routed)           0.000     2.222    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_0[0]
    SLICE_X4Y101         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.868     2.412    u_uart_tx_only/u_baud_1x_ce_divider/CLK
    SLICE_X4Y101         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
                         clock pessimism             -0.549     1.862    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.092     1.954    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.567     1.831    u_reset_synch_7_37mhz/CLK
    SLICE_X8Y111         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDPE (Prop_fdpe_C_Q)         0.164     1.995 r  u_reset_synch_7_37mhz/s_rst_shift_reg[0]/Q
                         net (fo=1, routed)           0.170     2.166    u_reset_synch_7_37mhz/s_rst_shift_reg_n_0_[0]
    SLICE_X8Y111         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.838     2.381    u_reset_synch_7_37mhz/CLK
    SLICE_X8Y111         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
                         clock pessimism             -0.549     1.831    
    SLICE_X8Y111         FDPE (Hold_fdpe_C_D)         0.063     1.894    u_reset_synch_7_37mhz/s_rst_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.764%)  route 0.232ns (62.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.569     1.833    u_reset_synch_7_37mhz/CLK
    SLICE_X9Y105         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.141     1.974 r  u_reset_synch_7_37mhz/s_rst_shift_reg[5]/Q
                         net (fo=1, routed)           0.232     2.207    u_reset_synch_7_37mhz/s_rst_shift_reg_n_0_[5]
    SLICE_X8Y102         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.841     2.384    u_reset_synch_7_37mhz/CLK
    SLICE_X8Y102         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[6]/C
                         clock pessimism             -0.533     1.850    
    SLICE_X8Y102         FDPE (Hold_fdpe_C_D)         0.059     1.909    u_reset_synch_7_37mhz/s_rst_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y32     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X8Y111     u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y97      u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y94      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y90      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y90      u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X8Y111     u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X8Y111     u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X8Y111     u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X8Y111     u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y97      u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y97      u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y94      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y94      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y90      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y90      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y90      u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y90      u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X8Y111     u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X8Y111     u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y97      u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y97      u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y94      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y94      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y90      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y90      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y90      u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y90      u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_clkfbout
  To Clock:  s_clk_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  VIRTUAL_clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999960.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999960.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 3.986ns (60.108%)  route 2.645ns (39.892%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.322     8.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.456     8.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/Q
                         net (fo=1, routed)           2.645    11.224    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         3.530    14.753 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.753    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.753    
  -------------------------------------------------------------------
                         slack                              9999960.000    

Slack (MET) :             9999960.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 4.159ns (64.335%)  route 2.305ns (35.665%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.322     8.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     8.542 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           2.305    10.847    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         3.740    14.587 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.587    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.587    
  -------------------------------------------------------------------
                         slack                              9999960.000    

Slack (MET) :             9999960.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 4.142ns (64.156%)  route 2.314ns (35.844%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.322     8.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     8.542 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=1, routed)           2.314    10.856    eo_ssd_pmod0_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         3.723    14.578 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.578    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                              9999960.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 4.022ns (65.190%)  route 2.148ns (34.810%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.322     8.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.456     8.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           2.148    10.726    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         3.566    14.293 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.293    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.293    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 3.999ns (64.769%)  route 2.175ns (35.231%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.322     8.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.456     8.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           2.175    10.754    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         3.543    14.297 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.297    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 4.145ns (68.608%)  route 1.897ns (31.392%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.322     8.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     8.542 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           1.897    10.438    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         3.726    14.165 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.165    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 4.015ns (67.883%)  route 1.899ns (32.117%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.322     8.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.456     8.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           1.899    10.478    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         3.559    14.037 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.037    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 3.949ns (67.889%)  route 1.868ns (32.111%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.682     7.483    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     7.939 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.868     9.807    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.300 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.300    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                              9999962.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 1.335ns (75.648%)  route 0.430ns (24.352%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.257     2.267    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     2.408 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.430     2.838    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.033 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.033    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.400ns (75.744%)  route 0.448ns (24.256%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.526     2.536    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     2.677 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           0.448     3.126    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         1.259     4.385 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.385    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.385    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 1.435ns (76.750%)  route 0.435ns (23.250%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.526     2.536    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.128     2.664 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           0.435     3.099    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         1.307     4.406 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.406    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.406    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 1.385ns (70.327%)  route 0.584ns (29.673%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.526     2.536    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     2.677 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           0.584     3.262    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         1.244     4.506 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.506    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 1.408ns (71.478%)  route 0.562ns (28.522%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.526     2.536    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     2.677 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           0.562     3.239    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         1.267     4.506 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.506    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.267ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 1.432ns (69.354%)  route 0.633ns (30.646%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.526     2.536    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.128     2.664 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=1, routed)           0.633     3.297    eo_ssd_pmod0_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         1.304     4.602 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.602    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.602    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 1.447ns (69.861%)  route 0.624ns (30.139%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.526     2.536    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.128     2.664 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           0.624     3.289    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         1.319     4.608 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.608    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.608    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.372ns (63.626%)  route 0.784ns (36.374%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.526     2.536    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     2.677 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/Q
                         net (fo=1, routed)           0.784     3.461    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.231     4.692 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.692    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.692    
  -------------------------------------------------------------------
                         slack                                  1.357    





---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       45.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.859ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.152ns (5.010%)  route 2.882ns (94.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 55.976 - 50.000 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.787     8.588    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out
    SLICE_X4Y102         LUT3 (Prop_lut3_I0_O)        0.152     8.740 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           1.095     9.835    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X1Y102         FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.590    55.976    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y102         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism              0.232    56.208    
                         clock uncertainty           -0.210    55.998    
    SLICE_X1Y102         FDSE (Setup_fdse_C_D)       -0.305    55.693    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         55.693    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                 45.859    

Slack (MET) :             47.164ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.124ns (5.963%)  route 1.955ns (94.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 55.993 - 50.000 ) 
    Source Clock Delay      (SCD):    6.801ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.726     6.345    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.955     8.756    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.124     8.880 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1__1/O
                         net (fo=1, routed)           0.000     8.880    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1__1_n_0
    SLICE_X1Y99          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606    55.993    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.225    
                         clock uncertainty           -0.210    56.015    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.029    56.044    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.044    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                 47.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.045ns (5.910%)  route 0.716ns (94.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605     1.869    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.716     2.727    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     2.772 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1__1/O
                         net (fo=1, routed)           0.000     2.772    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1__1_n_0
    SLICE_X1Y99          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.142    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.091     2.233    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@5000000.000ns - clk100hz_ssd fall@5000000.000ns)
  Data Path Delay:        0.931ns  (logic 0.044ns (4.724%)  route 1.119ns (120.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 5000002.500 - 5000000.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 5000002.000 - 5000000.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd fall edge)
                                                  5000000.000 5000000.000 f  
    E3                                                0.000 5000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 5000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250 5000000.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440 5000000.500    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050 5000000.500 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499 5000001.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 5000001.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.605 5000001.500    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141 5000001.500 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.647 5000002.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out
    SLICE_X4Y102         LUT3 (Prop_lut3_I0_O)        0.044 5000002.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.472 5000002.500    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X1Y102         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                  5000000.000 5000000.000 r  
    E3                                                0.000 5000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 5000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438 5000000.500 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480 5000001.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053 5000001.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544 5000001.500    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 5000001.500 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.872 5000002.500    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y102         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism             -0.278 5000002.000    
    SLICE_X1Y102         FDSE (Hold_fdse_C_D)         0.001 5000002.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                      -5000002.000    
                         arrival time                       5000002.500    
  -------------------------------------------------------------------
                         slack                                  0.931    





---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.589ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.321ns (23.112%)  route 1.068ns (76.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 55.975 - 50.000 ) 
    Source Clock Delay      (SCD):    6.802ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.705     6.324    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_20mhz_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.478     6.802 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.685     7.487    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_spi_clk_1x
    SLICE_X3Y74          LUT2 (Prop_lut2_I1_O)        0.321     7.808 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.382     8.191    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.588    55.975    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_20mhz_BUFG
    SLICE_X2Y74          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.207    
                         clock uncertainty           -0.210    55.997    
    SLICE_X2Y74          FDRE (Setup_fdre_C_D)       -0.218    55.779    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         55.779    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                 47.589    

Slack (MET) :             48.244ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.295ns (30.088%)  route 0.685ns (69.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 55.975 - 50.000 ) 
    Source Clock Delay      (SCD):    6.802ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.705     6.324    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_20mhz_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.478     6.802 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.685     7.487    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_spi_clk_1x
    SLICE_X3Y74          LUT4 (Prop_lut4_I2_O)        0.295     7.782 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/eo_sck_o_i_1/O
                         net (fo=1, routed)           0.000     7.782    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X3Y74          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.588    55.975    u_pmod_acl2_custom_driver/s_clk_20mhz_BUFG
    SLICE_X3Y74          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.207    
                         clock uncertainty           -0.210    55.997    
    SLICE_X3Y74          FDRE (Setup_fdre_C_D)        0.029    56.026    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.026    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 48.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.317ns  (logic 0.098ns (30.869%)  route 0.219ns (69.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 102.404 - 100.000 ) 
    Source Clock Delay      (SCD):    2.003ns = ( 102.003 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.591   101.855    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_20mhz_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.148   102.003 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.219   102.223    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_spi_clk_1x
    SLICE_X3Y74          LUT4 (Prop_lut4_I2_O)        0.098   102.321 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/eo_sck_o_i_1/O
                         net (fo=1, routed)           0.000   102.321    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X3Y74          FDRE                                         f  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.861   102.404    u_pmod_acl2_custom_driver/s_clk_20mhz_BUFG
    SLICE_X3Y74          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   102.125    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.091   102.216    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.216    
                         arrival time                         102.321    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.434ns  (logic 0.095ns (21.895%)  route 0.339ns (78.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 102.404 - 100.000 ) 
    Source Clock Delay      (SCD):    2.003ns = ( 102.003 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.591   101.855    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_20mhz_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.148   102.003 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.219   102.223    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_spi_clk_1x
    SLICE_X3Y74          LUT2 (Prop_lut2_I1_O)        0.095   102.318 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.119   102.437    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.861   102.404    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_20mhz_BUFG
    SLICE_X2Y74          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   102.125    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)        -0.002   102.123    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -102.123    
                         arrival time                         102.437    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       46.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.852ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@850.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        2.143ns  (logic 0.327ns (15.258%)  route 1.816ns (84.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 855.971 - 850.000 ) 
    Source Clock Delay      (SCD):    6.743ns = ( 806.743 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   801.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233   802.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   802.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719   804.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   804.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.706   806.324    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_20mhz_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.419   806.743 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.306   808.049    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_spi_clk_1x
    SLICE_X4Y109         LUT2 (Prop_lut2_I1_O)        0.327   808.376 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1__0/O
                         net (fo=1, routed)           0.510   808.886    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1__0_n_0
    SLICE_X5Y109         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    850.000   850.000 r  
    E3                                                0.000   850.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   850.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   851.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   852.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   852.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   854.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   854.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.585   855.971    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_20mhz_BUFG
    SLICE_X5Y109         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232   856.203    
                         clock uncertainty           -0.210   855.993    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.255   855.738    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                        855.738    
                         arrival time                        -808.886    
  -------------------------------------------------------------------
                         slack                                 46.852    

Slack (MET) :             47.676ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.299ns (18.630%)  route 1.306ns (81.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 55.971 - 50.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.706     6.324    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_20mhz_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.419     6.743 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.306     8.049    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_spi_clk_1x
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.299     8.348 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/eo_sck_o_i_1__0/O
                         net (fo=1, routed)           0.000     8.348    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X4Y109         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.585    55.971    u_pmod_cls_custom_driver/s_clk_20mhz_BUFG
    SLICE_X4Y109         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.203    
                         clock uncertainty           -0.210    55.993    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)        0.031    56.024    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.024    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                 47.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.099ns (15.093%)  route 0.557ns (84.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.596     1.860    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_20mhz_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.128     1.988 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.557     2.545    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_spi_clk_1x
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.099     2.644 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/eo_sck_o_i_1__0/O
                         net (fo=1, routed)           0.000     2.644    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X4Y109         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.866     2.410    u_pmod_cls_custom_driver/s_clk_20mhz_BUFG
    SLICE_X4Y109         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.131    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092     2.223    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.099ns (11.785%)  route 0.741ns (88.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.596     1.860    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_20mhz_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.128     1.988 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.557     2.545    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_spi_clk_1x
    SLICE_X4Y109         LUT2 (Prop_lut2_I1_O)        0.099     2.644 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1__0/O
                         net (fo=1, routed)           0.184     2.828    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1__0_n_0
    SLICE_X5Y109         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.866     2.410    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_20mhz_BUFG
    SLICE_X5Y109         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.131    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.008     2.139    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.689    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       19.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.477ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.497ns (34.596%)  route 0.940ns (65.404%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A8                                                0.000    30.400 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    30.897 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.940    31.837    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.599    51.863    u_switches_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.014    51.314    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -31.837    
  -------------------------------------------------------------------
                         slack                                 19.477    

Slack (MET) :             19.549ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.465ns (34.192%)  route 0.895ns (65.808%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C11                                               0.000    30.400 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    30.865 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.895    31.760    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.599    51.863    u_switches_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.019    51.309    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.309    
                         arrival time                         -31.760    
  -------------------------------------------------------------------
                         slack                                 19.549    

Slack (MET) :             19.563ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.487ns (35.932%)  route 0.868ns (64.068%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A10                                               0.000    30.400 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    30.887 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.868    31.754    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.599    51.863    u_switches_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.011    51.317    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.317    
                         arrival time                         -31.754    
  -------------------------------------------------------------------
                         slack                                 19.563    

Slack (MET) :             19.579ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.468ns (35.017%)  route 0.868ns (64.983%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C10                                               0.000    30.400 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    30.868 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.868    31.735    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.599    51.863    u_switches_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.014    51.314    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -31.735    
  -------------------------------------------------------------------
                         slack                                 19.579    

Slack (MET) :             19.662ns  (required time - arrival time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.472ns (35.526%)  route 0.857ns (64.474%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B9                                                0.000    30.400 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    30.872 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.857    31.729    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.680    51.945    u_buttons_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)       -0.019    51.391    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.391    
                         arrival time                         -31.729    
  -------------------------------------------------------------------
                         slack                                 19.662    

Slack (MET) :             19.673ns  (required time - arrival time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.474ns (35.843%)  route 0.848ns (64.157%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C9                                                0.000    30.400 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    30.874 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           0.848    31.722    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.680    51.945    u_buttons_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)       -0.014    51.396    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.396    
                         arrival time                         -31.722    
  -------------------------------------------------------------------
                         slack                                 19.673    

Slack (MET) :             19.675ns  (required time - arrival time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.443ns (33.593%)  route 0.876ns (66.407%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 51.943 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    D9                                                0.000    30.400 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    30.843 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           0.876    31.719    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y160         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.678    51.943    u_buttons_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y160         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.943    
                         clock uncertainty           -0.535    51.408    
    SLICE_X0Y160         FDRE (Setup_fdre_C_D)       -0.014    51.394    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.394    
                         arrival time                         -31.719    
  -------------------------------------------------------------------
                         slack                                 19.675    

Slack (MET) :             19.730ns  (required time - arrival time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.490ns (38.741%)  route 0.776ns (61.259%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B8                                                0.000    30.400 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    30.890 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           0.776    31.666    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.680    51.945    u_buttons_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)       -0.014    51.396    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.396    
                         arrival time                         -31.666    
  -------------------------------------------------------------------
                         slack                                 19.730    

Slack (MET) :             19.779ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.453ns (40.897%)  route 0.655ns (59.103%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 51.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    U14                                               0.000    30.400 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    30.400    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.453    30.853 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.655    31.508    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_pmod_acl2_int2_IBUF
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.596    51.860    u_pmod_acl2_custom_driver/u_extint_deb_int2/s_clk_20mhz_BUFG
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.860    
                         clock uncertainty           -0.535    51.325    
    SLICE_X2Y69          FDRE (Setup_fdre_C_D)       -0.038    51.287    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.287    
                         arrival time                         -31.508    
  -------------------------------------------------------------------
                         slack                                 19.779    

Slack (MET) :             19.800ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.455ns (42.026%)  route 0.628ns (57.975%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 51.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    V14                                               0.000    30.400 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    30.400    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.455    30.855 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.628    31.483    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_pmod_acl2_int1_IBUF
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.596    51.860    u_pmod_acl2_custom_driver/u_extint_deb_int1/s_clk_20mhz_BUFG
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.860    
                         clock uncertainty           -0.535    51.325    
    SLICE_X2Y69          FDRE (Setup_fdre_C_D)       -0.043    51.282    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.282    
                         arrival time                         -31.483    
  -------------------------------------------------------------------
                         slack                                 19.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.565ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_cipo
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 1.453ns (59.913%)  route 0.972ns (40.087%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V10                                               0.000    20.200 r  ei_pmod_acl2_cipo (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_cipo
    V10                  IBUF (Prop_ibuf_I_O)         1.453    21.653 r  ei_pmod_acl2_cipo_IBUF_inst/O
                         net (fo=1, routed)           0.972    22.625    u_pmod_acl2_custom_driver/ei_pmod_acl2_cipo_IBUF
    SLICE_X4Y67          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.715     6.334    u_pmod_acl2_custom_driver/s_clk_20mhz_BUFG
    SLICE_X4Y67          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/C
                         clock pessimism              0.000     6.334    
                         clock uncertainty            0.535     6.869    
    SLICE_X4Y67          FDRE (Hold_fdre_C_D)         0.192     7.061    u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.061    
                         arrival time                          22.625    
  -------------------------------------------------------------------
                         slack                                 15.565    

Slack (MET) :             15.660ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.429ns (55.602%)  route 1.141ns (44.398%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V14                                               0.000    20.200 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429    21.629 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           1.141    22.769    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_pmod_acl2_int1_IBUF
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.713     6.332    u_pmod_acl2_custom_driver/u_extint_deb_int1/s_clk_20mhz_BUFG
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.332    
                         clock uncertainty            0.535     6.867    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.243     7.110    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.110    
                         arrival time                          22.769    
  -------------------------------------------------------------------
                         slack                                 15.660    

Slack (MET) :             15.730ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.427ns (53.988%)  route 1.216ns (46.012%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    U14                                               0.000    20.200 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427    21.627 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           1.216    22.843    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_pmod_acl2_int2_IBUF
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.713     6.332    u_pmod_acl2_custom_driver/u_extint_deb_int2/s_clk_20mhz_BUFG
    SLICE_X2Y69          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.332    
                         clock uncertainty            0.535     6.867    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.246     7.113    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.113    
                         arrival time                          22.843    
  -------------------------------------------------------------------
                         slack                                 15.730    

Slack (MET) :             15.783ns  (arrival time - required time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 1.464ns (51.789%)  route 1.363ns (48.211%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B8                                                0.000    20.200 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         1.464    21.664 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           1.363    23.026    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.893     6.512    u_buttons_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.196     7.243    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.243    
                         arrival time                          23.026    
  -------------------------------------------------------------------
                         slack                                 15.783    

Slack (MET) :             15.896ns  (arrival time - required time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 1.447ns (49.317%)  route 1.487ns (50.683%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C9                                                0.000    20.200 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         1.447    21.647 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           1.487    23.135    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.893     6.512    u_buttons_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.192     7.239    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.239    
                         arrival time                          23.135    
  -------------------------------------------------------------------
                         slack                                 15.896    

Slack (MET) :             15.909ns  (arrival time - required time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 1.417ns (48.097%)  route 1.529ns (51.903%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    D9                                                0.000    20.200 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.417    21.617 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.529    23.146    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y160         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.891     6.510    u_buttons_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y160         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty            0.535     7.045    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.192     7.237    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.237    
                         arrival time                          23.146    
  -------------------------------------------------------------------
                         slack                                 15.909    

Slack (MET) :             15.921ns  (arrival time - required time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 1.446ns (49.044%)  route 1.502ns (50.956%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B9                                                0.000    20.200 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         1.446    21.646 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           1.502    23.147    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.893     6.512    u_buttons_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.180     7.227    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.227    
                         arrival time                          23.147    
  -------------------------------------------------------------------
                         slack                                 15.921    

Slack (MET) :             16.163ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 1.441ns (47.673%)  route 1.582ns (52.327%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C10                                               0.000    20.200 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441    21.641 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.582    23.223    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.710     6.328    u_switches_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y147         FDRE (Hold_fdre_C_D)         0.196     7.059    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.059    
                         arrival time                          23.223    
  -------------------------------------------------------------------
                         slack                                 16.163    

Slack (MET) :             16.181ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.460ns (47.965%)  route 1.584ns (52.035%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    A10                                               0.000    20.200 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460    21.660 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.584    23.244    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.710     6.328    u_switches_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y147         FDRE (Hold_fdre_C_D)         0.199     7.062    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.062    
                         arrival time                          23.244    
  -------------------------------------------------------------------
                         slack                                 16.181    

Slack (MET) :             16.201ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.438ns (47.249%)  route 1.606ns (52.751%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C11                                               0.000    20.200 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438    21.638 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.606    23.244    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.710     6.328    u_switches_deb_0123/s_clk_20mhz_BUFG
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y147         FDRE (Hold_fdre_C_D)         0.180     7.043    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.043    
                         arrival time                          23.244    
  -------------------------------------------------------------------
                         slack                                 16.201    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9950047.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.546ns  (logic 0.580ns (16.357%)  route 2.966ns (83.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 49956.312 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.691 49956.316    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X1Y123         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456 49956.773 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/Q
                         net (fo=1, routed)           2.966 49959.738    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_1[0]
    SLICE_X0Y123         LUT3 (Prop_lut3_I2_O)        0.124 49959.863 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000 49959.863    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.029 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49959.855    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.666ns  (logic 0.608ns (16.585%)  route 3.058ns (83.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 49956.312 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.691 49956.316    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X1Y123         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456 49956.773 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/Q
                         net (fo=1, routed)           3.058 49959.832    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_1[1]
    SLICE_X0Y123         LUT3 (Prop_lut3_I2_O)        0.152 49959.984 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000 49959.984    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.075 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49959.977    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.753ns  (logic 0.715ns (19.050%)  route 3.038ns (80.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 49956.312 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.691 49956.316    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X1Y123         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.419 49956.734 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/Q
                         net (fo=1, routed)           3.038 49959.773    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_1[2]
    SLICE_X0Y123         LUT3 (Prop_lut3_I2_O)        0.296 49960.070 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000 49960.070    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.031 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49960.066    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.766ns  (logic 0.608ns (16.145%)  route 3.158ns (83.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.313ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.695 49956.320    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X0Y121         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/Q
                         net (fo=1, routed)           3.158 49959.934    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_0[3]
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.152 49960.086 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000 49960.086    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.075 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49960.082    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.513ns  (logic 0.610ns (17.365%)  route 2.903ns (82.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 49956.312 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.691 49956.316    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X1Y123         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456 49956.773 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/Q
                         net (fo=1, routed)           2.903 49959.676    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_1[5]
    SLICE_X0Y123         LUT3 (Prop_lut3_I2_O)        0.154 49959.828 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000 49959.828    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.075 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49959.824    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.645ns  (logic 0.718ns (19.697%)  route 2.927ns (80.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.313ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.695 49956.320    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X0Y121         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.419 49956.738 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/Q
                         net (fo=1, routed)           2.927 49959.664    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_0[6]
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.299 49959.965 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000 49959.965    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.032 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49959.961    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.257ns  (logic 0.580ns (17.806%)  route 2.677ns (82.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.944ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.328ns = ( 49956.332 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.710 49956.336    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y102         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDSE (Prop_fdse_C_Q)         0.456 49956.793 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           2.677 49959.469    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/SR[0]
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.124 49959.594 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000 49959.594    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider_n_2
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.584 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X4Y102         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)        0.029 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.590    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.141ns  (logic 0.456ns (14.519%)  route 2.685ns (85.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.328ns = ( 49956.332 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.710 49956.336    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y102         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDSE (Prop_fdse_C_Q)         0.456 49956.793 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           2.685 49959.477    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_R)       -0.429 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49959.473    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.141ns  (logic 0.456ns (14.519%)  route 2.685ns (85.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.328ns = ( 49956.332 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.710 49956.336    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y102         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDSE (Prop_fdse_C_Q)         0.456 49956.793 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           2.685 49959.477    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_R)       -0.429 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49959.473    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.141ns  (logic 0.456ns (14.519%)  route 2.685ns (85.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.328ns = ( 49956.332 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.710 49956.336    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y102         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDSE (Prop_fdse_C_Q)         0.456 49956.793 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           2.685 49959.477    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.121 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y123         FDRE (Setup_fdre_C_R)       -0.429 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49959.473    
  -------------------------------------------------------------------
                         slack                              9950048.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.226ns (16.143%)  route 1.174ns (83.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X0Y121         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/Q
                         net (fo=1, routed)           1.174     3.154    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_0[2]
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.098     3.252 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     3.252    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.278     2.934    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.092     3.026    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.186ns (13.085%)  route 1.235ns (86.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.586     1.850    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X1Y123         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.991 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/Q
                         net (fo=1, routed)           1.235     3.227    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_1[3]
    SLICE_X0Y123         LUT3 (Prop_lut3_I2_O)        0.045     3.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     3.272    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.278     2.934    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.107     3.041    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.226ns (16.084%)  route 1.179ns (83.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X0Y121         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/Q
                         net (fo=1, routed)           1.179     3.160    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_0[6]
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.098     3.258 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     3.258    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.278     2.934    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.092     3.026    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.226ns (15.920%)  route 1.194ns (84.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X0Y121         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/Q
                         net (fo=1, routed)           1.194     3.174    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_0[4]
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.098     3.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     3.272    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.278     2.934    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.092     3.026    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.183ns (12.450%)  route 1.287ns (87.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X0Y121         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/Q
                         net (fo=1, routed)           1.287     3.280    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_0[1]
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.042     3.322 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.322    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     2.934    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.107     3.041    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.186ns (12.703%)  route 1.278ns (87.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X0Y121         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/Q
                         net (fo=1, routed)           1.278     3.272    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_0[0]
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.045     3.317 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     3.317    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.278     2.934    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.091     3.025    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.184ns (12.348%)  route 1.306ns (87.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/s_clk_20mhz_BUFG
    SLICE_X0Y121         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/Q
                         net (fo=1, routed)           1.306     3.300    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]_0[5]
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.043     3.343 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     3.343    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.278     2.934    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.107     3.041    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.141ns (9.740%)  route 1.307ns (90.260%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.599     1.863    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y102         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDSE (Prop_fdse_C_Q)         0.141     2.004 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.307     3.311    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.278     2.934    
    SLICE_X0Y123         FDRE (Hold_fdre_C_R)        -0.018     2.916    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.141ns (9.740%)  route 1.307ns (90.260%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.599     1.863    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y102         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDSE (Prop_fdse_C_Q)         0.141     2.004 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.307     3.311    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     2.934    
    SLICE_X0Y123         FDRE (Hold_fdre_C_R)        -0.018     2.916    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.141ns (9.740%)  route 1.307ns (90.260%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.599     1.863    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y102         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDSE (Prop_fdse_C_Q)         0.141     2.004 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.307     3.311    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.878     2.421    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_20mhz_BUFG
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.175     2.596 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.617     3.213    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_out
    SLICE_X0Y123         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.278     2.934    
    SLICE_X0Y123         FDRE (Hold_fdre_C_R)        -0.018     2.916    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       29.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.633ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 3.986ns (52.464%)  route 3.611ns (47.536%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.616     6.235    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X55Y82         FDRE                                         r  u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.611    10.302    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.832 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.832    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                 29.633    

Slack (MET) :             29.903ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 3.992ns (54.490%)  route 3.334ns (45.510%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.618     6.236    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X48Y104        FDRE                                         r  u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456     6.692 r  u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           3.334    10.026    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    13.562 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.562    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                 29.903    

Slack (MET) :             30.028ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 3.967ns (55.116%)  route 3.230ns (44.884%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.622     6.241    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X57Y87         FDRE                                         r  u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456     6.697 r  u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           3.230     9.927    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.437 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    13.437    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                 30.028    

Slack (MET) :             30.067ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 3.991ns (55.661%)  route 3.179ns (44.339%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.610     6.228    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X57Y103        FDRE                                         r  u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.456     6.684 r  u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           3.179     9.863    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.398 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.398    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                 30.067    

Slack (MET) :             30.082ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 3.985ns (55.697%)  route 3.170ns (44.303%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.610     6.228    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X57Y103        FDRE                                         r  u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.456     6.684 r  u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           3.170     9.854    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.383 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.383    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                 30.082    

Slack (MET) :             30.167ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 3.972ns (56.353%)  route 3.077ns (43.647%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.630     6.249    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X59Y94         FDRE                                         r  u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           3.077     9.781    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.298 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.298    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.298    
  -------------------------------------------------------------------
                         slack                                 30.167    

Slack (MET) :             30.188ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 4.062ns (57.655%)  route 2.983ns (42.345%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.613     6.231    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X58Y108        FDRE                                         r  u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.518     6.749 r  u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           2.983     9.733    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.277 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.277    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                 30.188    

Slack (MET) :             30.279ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 4.095ns (59.047%)  route 2.840ns (40.953%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.632     6.251    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X12Y78         FDRE                                         r  u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.518     6.769 r  u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           2.840     9.609    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.186 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000    13.186    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                 30.279    

Slack (MET) :             30.411ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 4.064ns (59.860%)  route 2.725ns (40.140%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.646     6.265    u_pmod_cls_custom_driver/s_clk_20mhz_BUFG
    SLICE_X8Y95          FDRE                                         r  u_pmod_cls_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.518     6.783 r  u_pmod_cls_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           2.725     9.508    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.054 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000    13.054    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.054    
  -------------------------------------------------------------------
                         slack                                 30.411    

Slack (MET) :             30.437ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 3.998ns (58.767%)  route 2.805ns (41.233%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.606     6.224    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X57Y112        FDRE                                         r  u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.456     6.680 r  u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           2.805     9.486    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    13.028 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.028    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                 30.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.519ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 1.357ns (71.484%)  route 0.541ns (28.516%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.591     1.855    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X77Y104        FDRE                                         r  u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           0.541     2.538    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.754 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.754    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.532ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_csn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 1.420ns (74.392%)  route 0.489ns (25.608%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.594     1.858    u_pmod_acl2_custom_driver/s_clk_20mhz_BUFG
    SLICE_X3Y72          FDRE                                         r  u_pmod_acl2_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_acl2_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.489     2.488    eo_pmod_acl2_csn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.279     3.767 r  eo_pmod_acl2_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.767    eo_pmod_acl2_csn
    U12                                                               r  eo_pmod_acl2_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.563ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 1.381ns (71.271%)  route 0.557ns (28.729%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.596     1.860    u_pmod_cls_custom_driver/s_clk_20mhz_BUFG
    SLICE_X4Y109         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.557     2.558    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.798 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.798    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.607ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 1.410ns (71.001%)  route 0.576ns (28.999%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.591     1.855    u_pmod_acl2_custom_driver/s_clk_20mhz_BUFG
    SLICE_X3Y74          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.576     2.572    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.842 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.842    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.613ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 1.374ns (68.909%)  route 0.620ns (31.091%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.590     1.854    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X76Y108        FDRE                                         r  u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.164     2.018 r  u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           0.620     2.638    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.210     3.848 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.848    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.615ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 1.383ns (69.684%)  route 0.601ns (30.316%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.602     1.866    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X80Y94         FDRE                                         r  u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.164     2.030 r  u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           0.601     2.632    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.850 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.850    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.850    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.626ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 1.357ns (67.927%)  route 0.641ns (32.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.598     1.862    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X75Y99         FDRE                                         r  u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           0.641     2.644    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     3.861 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.861    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.656ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 1.357ns (66.905%)  route 0.671ns (33.095%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.598     1.862    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X75Y99         FDRE                                         r  u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.671     2.675    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.891 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.891    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.661ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[3].eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.363ns (66.993%)  route 0.672ns (33.007%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.597     1.861    u_led_pwm_driver/s_clk_20mhz_BUFG
    SLICE_X75Y94         FDRE                                         r  u_led_pwm_driver/greenloop[3].eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_led_pwm_driver/greenloop[3].eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           0.672     2.674    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.222     3.896 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.896    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.896    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.664ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 1.376ns (67.521%)  route 0.662ns (32.479%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.596     1.860    u_pmod_cls_custom_driver/s_clk_20mhz_BUFG
    SLICE_X4Y109         FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.662     2.663    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.899 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.899    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.899    
  -------------------------------------------------------------------
                         slack                                  2.664    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack      106.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.291ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 4.041ns (50.340%)  route 3.986ns (49.660%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.633     6.252    u_uart_tx_only/CLK
    SLICE_X8Y70          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDSE (Prop_fdse_C_Q)         0.518     6.770 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.986    10.756    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    14.278 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.278    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -14.500   120.569    
  -------------------------------------------------------------------
                         required time                        120.569    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                106.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.521ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.387ns (52.134%)  route 1.274ns (47.866%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.566     1.830    u_uart_tx_only/CLK
    SLICE_X8Y70          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDSE (Prop_fdse_C_Q)         0.164     1.994 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           1.274     3.268    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.492 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.492    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay                 2.400     2.971    
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           4.492    
  -------------------------------------------------------------------
                         slack                                  1.521    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       40.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.523ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.415ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 0.456ns (6.517%)  route 6.541ns (93.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 55.938 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.641     6.260    u_reset_synch_20mhz/s_clk_20mhz_BUFG
    SLICE_X36Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDPE (Prop_fdpe_C_Q)         0.456     6.716 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1297, routed)        6.541    13.257    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/Q[0]
    RAMB18_X0Y28         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.552    55.938    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/s_clk_20mhz_BUFG
    RAMB18_X0Y28         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.249    
                         clock uncertainty           -0.210    56.040    
    RAMB18_X0Y28         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.672    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.672    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                 40.415    

Slack (MET) :             40.907ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 0.456ns (7.010%)  route 6.049ns (92.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 55.938 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.641     6.260    u_reset_synch_20mhz/s_clk_20mhz_BUFG
    SLICE_X36Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDPE (Prop_fdpe_C_Q)         0.456     6.716 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1297, routed)        6.049    12.765    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/Q[0]
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.552    55.938    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/s_clk_20mhz_BUFG
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.249    
                         clock uncertainty           -0.210    56.040    
    RAMB18_X0Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.672    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.672    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                 40.907    

Slack (MET) :             43.013ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.456ns (10.332%)  route 3.958ns (89.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 55.953 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.641     6.260    u_reset_synch_20mhz/s_clk_20mhz_BUFG
    SLICE_X36Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDPE (Prop_fdpe_C_Q)         0.456     6.716 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1297, routed)        3.958    10.673    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/Q[0]
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        1.567    55.953    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/s_clk_20mhz_BUFG
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.264    
                         clock uncertainty           -0.210    56.055    
    RAMB18_X0Y38         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.687    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.687    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                 43.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.523ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.141ns (6.985%)  route 1.878ns (93.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.571     1.835    u_reset_synch_20mhz/s_clk_20mhz_BUFG
    SLICE_X36Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.976 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1297, routed)        1.878     3.854    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/Q[0]
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.889     2.432    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/s_clk_20mhz_BUFG
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.920    
    RAMB18_X0Y38         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.331    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           3.854    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             3.454ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.141ns (4.802%)  route 2.795ns (95.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.571     1.835    u_reset_synch_20mhz/s_clk_20mhz_BUFG
    SLICE_X36Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.976 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1297, routed)        2.795     4.771    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/Q[0]
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.876     2.419    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/s_clk_20mhz_BUFG
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.907    
    RAMB18_X0Y30         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.318    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           4.771    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.706ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.141ns (4.423%)  route 3.047ns (95.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.571     1.835    u_reset_synch_20mhz/s_clk_20mhz_BUFG
    SLICE_X36Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.976 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1297, routed)        3.047     5.024    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/Q[0]
    RAMB18_X0Y28         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2408, routed)        0.876     2.419    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/s_clk_20mhz_BUFG
    RAMB18_X0Y28         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.907    
    RAMB18_X0Y28         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.318    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           5.024    
  -------------------------------------------------------------------
                         slack                                  3.706    





