{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/pminud:pminuq",
    "result": {"pageContext":{"op":{"id":"pminud:pminuq","variants":["PMINUD","VPMINUD","VPMINUQ"],"variant_descriptions":{"PMINUD":"Compare packed unsigned dword integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.","VPMINUD":"Compare packed unsigned dword integers in zmm2 and zmm3/m512/m32bcst and store packed minimum values in zmm1 under writemask k1.","VPMINUQ":"Compare packed unsigned qword integers in zmm2 and zmm3/m512/m64bcst and store packed minimum values in zmm1 under writemask k1."},"text":"<p>Performs a SIMD compare of the packed unsigned dword/qword integers in the second source operand and the first source operand and returns the minimum value for each pair of integers to the destination operand.</p><p>128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding destination register remain unchanged.</p><p>VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding destination register are zeroed.</p><p>VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers. Bits (MAXVL-1:256) of the corresponding destination register are zeroed.</p><p>EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register; The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is conditionally updated based on writemask k1.</p>","href":"https://www.felixcloutier.com/x86/PMINUD%3APMINUQ.html"}}},
    "staticQueryHashes": ["3832154866","63159454"]}