Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.22-s017_1, built Sun Apr 01 2018
Options: -legacy_ui -files synth_script.tcl 
Date:    Mon Jan 02 14:52:54 2023
Host:    cadence6 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (4cores*4cpus*1physical cpu*Intel(R) Xeon(R) CPU E5-1607 v3 @ 3.10GHz 10240KB) (32685720KB)
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (8 seconds elapsed).

#@ Processing -files option
@genus 1> source synth_script.tcl
  Setting attribute of root '/': 'init_lib_search_path' = /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss

Threads Configured:3
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab4' (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 88858)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab2' (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 128076)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab1' (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 211354)

  Message Summary for Library tsl18fs120_scl_ss.lib:
  **************************************************
  Could not find an attribute in the library. [LBR-436]: 2
  Missing clock pin in the sequential cell. [LBR-525]: 3
  An unsupported construct was detected in this library. [LBR-40]: 1
  **************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tsl18fs120_scl_ss.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        : This library has a valid test_cell function, but its regular cell function is either missing or not completely understood (e.g. if the cell has a state_table construct).
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slchq2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slclq4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
  Setting attribute of root '/': 'library' = tsl18fs120_scl_ss.lib
  Setting attribute of root '/': 'init_hdl_search_path' = /home/vlsi6/cpu
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/ALU.v' on line 157, column 8.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 19, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 142, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 239, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 262, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 289, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 321, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 382, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 422, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 486, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 554, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 618, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 651, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 710, column 8.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 837, column 8.
  Setting attribute of root '/': 'information_level' = 6
            Reading Verilog file '/home/vlsi6/cpu/cpu.v'
            Reading Verilog file '/home/vlsi6/cpu/opcodes.v'
            Reading Verilog file '/home/vlsi6/cpu/ALU.v'
module FullAdder_1bit (A, B, S, Cin, Cout);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'FullAdder_1bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 5, column 21.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
module FullAdder_4bit (A, B, S, Cin, Cout);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'FullAdder_4bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 16, column 21.
module FullAdder_16bit (A, B, S, Cin, Cout);
                     |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'FullAdder_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 31, column 22.
module Not_16bit (A, S);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Not_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 46, column 16.
module And_16bit (A, B, S);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'And_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 55, column 16.
module Or_16bit (A, B, S);
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Or_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 65, column 15.
module ComplementOfTwo_16bit (A, S);
                           |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ComplementOfTwo_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 75, column 28.
module Lshift_16bit (A, S);
                  |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Lshift_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 85, column 19.
module ArithmeticRshift_16bit (A, S);
                            |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ArithmeticRshift_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 96, column 29.
module Subtract_16bit (A, B, S, Ov);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Subtract_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 107, column 21.
module ALU (A, B, FuncCode, C, BCond);
         |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ALU' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 120, column 10.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/ALU.v' on line 157, column 8.
module Register(clk, rs1, rs2, rd, writeData, readData1, readData2, regWrite, reset_n);
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Register' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 6, column 15.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 19, column 8.
module ImmediateGenerator(instruction, immediate);
                        |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ImmediateGenerator' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 46, column 25.
module ImmExtender(PC, inputImmediate, outputImmediate);
                 |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ImmExtender' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 88, column 18.
module MUX2to1(input0, input1, selector, output0);
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'MUX2to1' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 96, column 14.
module MUX4to1(input0, input1, input2, input3, selector, output0);
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'MUX4to1' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 105, column 14.
module MUXPC(input0, input1, input2, selector, output0);
           |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'MUXPC' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 121, column 12.
module PC(writePC, outputPC, clk, reset_n, writeFlag);
        |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'PC' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 132, column 9.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 142, column 8.
module ALUControl(opCode, funcCode, ALUOp);
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ALUControl' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 158, column 17.
module IFControl(opCode, funcCode, rdSelector, writeFlag);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'IFControl' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 231, column 16.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 239, column 8.
module EXControl(opCode, funcCode, memRead, ALUSrc, writeFlag);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'EXControl' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 252, column 16.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 262, column 8.
module MEMControl(opCode, funcCode, memWrite, regWrite, writeFlag);
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'MEMControl' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 279, column 17.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 289, column 8.
module WBControl(opCode, funcCode, dataSelector, regWrite, isHalt, isWWD, writeFlag);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'WBControl' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 306, column 16.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 321, column 8.
module GeneralPipeline(clk, inPC, inNumInst, inOpCode, inFuncCode, inRS1, inRS2, inRD, inWriteFlag,
                     |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'GeneralPipeline' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 352, column 22.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 382, column 8.
module IDPipeline(clk, inInstruction, inPC, instruction, PC, rdSelector, writeFlag, flushFlag);
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'IDPipeline' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 404, column 17.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 422, column 8.
module EXPipeline(clk, inPC, inNumInst, inOpCode, inFuncCode, inRS1, inRS2, inRD, inImm, inReadData1, inReadData2, inWriteFlag,
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'EXPipeline' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 451, column 17.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 486, column 8.
module MEMPipeline(clk, inPC, inNumInst, inOpCode, inFuncCode, inRS1, inRS2, inRD, inImmExtend, inALUResult, inReadData1, inReadData2, inMemRead, inWriteFlag,
                 |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'MEMPipeline' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 512, column 18.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 554, column 8.
module WBPipeline(clk, inPC, inNumInst, inOpCode, inFuncCode, inRS1, inRS2, inRD, inImmExtend, inALUResult, inReadData, inReadData1, inWriteFlag,
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'WBPipeline' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 577, column 17.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 618, column 8.
module HazardUnit(reset_n, rs1ID, rs2ID, rdEX, memRead, PCWrite, IDWrite, IDFlushFlag, EXWrite, PCCtrl);
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'HazardUnit' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 633, column 17.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 651, column 8.
module ForwardUnit(rs1EX, rs2EX, rdMEM, rdWB, opCode, funcCode, RegWriteMEM, RegWriteWB, forwardA, forwardB);
                 |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ForwardUnit' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 686, column 18.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 710, column 8.
module cpu(clk, reset_n, readM1, address1, data1, readM2, writeM2, address2, data2, num_inst, output_port, is_halted);
         |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'cpu' with Verilog module in file '/home/vlsi6/cpu/cpu.v' on line 732, column 10.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/cpu.v' on line 837, column 8.
            Reading Verilog file '/home/vlsi6/cpu/ALU.v'
module FullAdder_1bit (A, B, S, Cin, Cout);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'FullAdder_1bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 5, column 21.
module FullAdder_4bit (A, B, S, Cin, Cout);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'FullAdder_4bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 16, column 21.
module FullAdder_16bit (A, B, S, Cin, Cout);
                     |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'FullAdder_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 31, column 22.
module Not_16bit (A, S);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Not_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 46, column 16.
module And_16bit (A, B, S);
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'And_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 55, column 16.
module Or_16bit (A, B, S);
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Or_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 65, column 15.
module ComplementOfTwo_16bit (A, S);
                           |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ComplementOfTwo_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 75, column 28.
module Lshift_16bit (A, S);
                  |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Lshift_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 85, column 19.
module ArithmeticRshift_16bit (A, S);
                            |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ArithmeticRshift_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 96, column 29.
module Subtract_16bit (A, B, S, Ov);
                    |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'Subtract_16bit' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 107, column 21.
module ALU (A, B, FuncCode, C, BCond);
         |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ALU' with Verilog module in file '/home/vlsi6/cpu/ALU.v' on line 120, column 10.
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/vlsi6/cpu/ALU.v' on line 157, column 8.
Warning : Cannot open file. [VLOGPT-650]
        : File 'Memory.v.'.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
            Reading Verilog file '/home/vlsi6/cpu/opcodes.v'
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'FullAdder_1bit' in library 'default' with newly read Verilog module 'FullAdder_1bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 5.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'FullAdder_4bit' in library 'default' with newly read Verilog module 'FullAdder_4bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 16.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'FullAdder_16bit' in library 'default' with newly read Verilog module 'FullAdder_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 31.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'Not_16bit' in library 'default' with newly read Verilog module 'Not_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 46.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'And_16bit' in library 'default' with newly read Verilog module 'And_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 55.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'Or_16bit' in library 'default' with newly read Verilog module 'Or_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 65.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ComplementOfTwo_16bit' in library 'default' with newly read Verilog module 'ComplementOfTwo_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 75.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'Lshift_16bit' in library 'default' with newly read Verilog module 'Lshift_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 85.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ArithmeticRshift_16bit' in library 'default' with newly read Verilog module 'ArithmeticRshift_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 96.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'Subtract_16bit' in library 'default' with newly read Verilog module 'Subtract_16bit' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 107.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ALU' in library 'default' with newly read Verilog module 'ALU' in the same library in file '/home/vlsi6/cpu/ALU.v' on line 120.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'Register' in library 'default' with newly read Verilog module 'Register' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 6.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ImmediateGenerator' in library 'default' with newly read Verilog module 'ImmediateGenerator' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 46.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ImmExtender' in library 'default' with newly read Verilog module 'ImmExtender' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 88.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'MUX2to1' in library 'default' with newly read Verilog module 'MUX2to1' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 96.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'MUX4to1' in library 'default' with newly read Verilog module 'MUX4to1' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 105.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'MUXPC' in library 'default' with newly read Verilog module 'MUXPC' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 121.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'PC' in library 'default' with newly read Verilog module 'PC' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 132.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ALUControl' in library 'default' with newly read Verilog module 'ALUControl' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 158.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'IFControl' in library 'default' with newly read Verilog module 'IFControl' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 231.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'EXControl' in library 'default' with newly read Verilog module 'EXControl' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 252.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'MEMControl' in library 'default' with newly read Verilog module 'MEMControl' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 279.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'WBControl' in library 'default' with newly read Verilog module 'WBControl' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 306.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'GeneralPipeline' in library 'default' with newly read Verilog module 'GeneralPipeline' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 352.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'IDPipeline' in library 'default' with newly read Verilog module 'IDPipeline' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 404.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'EXPipeline' in library 'default' with newly read Verilog module 'EXPipeline' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 451.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'MEMPipeline' in library 'default' with newly read Verilog module 'MEMPipeline' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 512.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'WBPipeline' in library 'default' with newly read Verilog module 'WBPipeline' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 577.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'HazardUnit' in library 'default' with newly read Verilog module 'HazardUnit' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 633.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ForwardUnit' in library 'default' with newly read Verilog module 'ForwardUnit' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 686.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'cpu' in library 'default' with newly read Verilog module 'cpu' in the same library in file '/home/vlsi6/cpu/cpu.v' on line 732.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'ZN' in libcell 'xn02d2' is 'neg_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'ZN' in libcell 'xn02d2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'xn02d2'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'ZN' in libcell 'xn02d2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'ZN' in libcell 'xn02d2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'xn02d2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'Z' in libcell 'xr02d1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'Z' in libcell 'xr02d1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'xr02d1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'Z' in libcell 'xr02d1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'Z' in libcell 'xr02d1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'xr02d1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SD' and 'Q' in libcell 'slbhb2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slbhb2'.
        : The library cell is sequential and it has a combinational arc involving at least one pin that is only used in scan mode.  You can enable such arcs by setting root-level attribute "ignore_scan_combinational_arcs" to false, but that will deem the cell unusable.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SC' and 'Q' in libcell 'slbhb2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_QN_n61' between pins 'SD' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n63' between pins 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n94' between pins 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slchq4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_QN_n61' between pins 'SD' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n63' between pins 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n94' between pins 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnlq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'mi02d4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'su01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'su01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'su01d1'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnhq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnhq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnhq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ad01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ad01d1'.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : Lib_pin 'bh01d1/I' has no incoming arcs.
        : Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'cpu' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'HazardUnit' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ForwardUnit' from file '/home/vlsi6/cpu/cpu.v'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'use_rs1' in module 'ForwardUnit' in file '/home/vlsi6/cpu/cpu.v' on line 715.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'use_rs2' in module 'ForwardUnit' in file '/home/vlsi6/cpu/cpu.v' on line 715.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MUX4to1' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'PC' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'IDPipeline' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MUXPC' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Register' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'r' in module 'Register' in file '/home/vlsi6/cpu/cpu.v' on line 17.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'r' in module 'Register' in file '/home/vlsi6/cpu/cpu.v' on line 36.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk' is not used in module 'Register' in file '/home/vlsi6/cpu/cpu.v' on line 7.
        : The value of the input port is not used within the design.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'r[0]' in file '/home/vlsi6/cpu/cpu.v' on line 36, column 21.
        : Use 'set_attribute hdl_error_on_latch true' to issue an error when a latch is inferred. Use 'set_attribute hdl_latch_keep_feedback true' to infer combinational logic rather than a latch when a variable is explicitly assigned to itself.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'r[1]' in file '/home/vlsi6/cpu/cpu.v' on line 36, column 21.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'r[2]' in file '/home/vlsi6/cpu/cpu.v' on line 36, column 21.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'r[3]' in file '/home/vlsi6/cpu/cpu.v' on line 36, column 21.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ImmediateGenerator' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'EXPipeline' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'GeneralPipeline' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'EXControl' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'funcCode' in module 'EXControl' in file '/home/vlsi6/cpu/cpu.v' on line 277.
        : Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are not referenced can be removed from the sensitivity list. If the intent is to infer a flip-flop, ensure that the process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for VHDL designs.
Info    : Unused module input port. [CDFG-500]
        : Input port 'funcCode' is not used in module 'EXControl' in file '/home/vlsi6/cpu/cpu.v' on line 254.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ImmExtender' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MUX2to1' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ALUControl' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'ALUOp' in file '/home/vlsi6/cpu/cpu.v' on line 164, column 20.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ALU' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FullAdder_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FullAdder_4bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FullAdder_1bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Subtract_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ComplementOfTwo_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Not_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'And_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Or_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Lshift_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ArithmeticRshift_16bit' from file '/home/vlsi6/cpu/ALU.v'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'adderSumOut' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'subtractOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'notOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'andOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'orOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'LshiftOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'ArithmeticRshiftOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'complementOutput' in module 'ALU' in file '/home/vlsi6/cpu/ALU.v' on line 162.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MEMPipeline' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MEMControl' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'WBPipeline' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'WBControl' from file '/home/vlsi6/cpu/cpu.v'.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'WB_isWWD' in module 'cpu' in file '/home/vlsi6/cpu/cpu.v' on line 855.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[0]' in module 'PC'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[1]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[2]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[3]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[4]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[5]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[6]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[7]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[8]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[9]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[10]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[11]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[12]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[13]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[14]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'outputPC[15]' in module 'PC'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][0]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][1]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][2]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][3]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][4]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][5]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][6]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][7]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][8]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][9]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][10]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][11]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][12]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][13]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][14]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[0][15]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][0]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][1]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][2]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][3]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][4]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][5]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][6]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][7]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][8]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][9]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][10]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][11]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][12]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][13]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][14]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[1][15]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][0]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][1]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][2]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][3]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][4]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][5]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][6]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][7]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][8]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][9]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][10]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][11]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][12]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][13]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][14]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[2][15]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][0]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][1]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][2]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][3]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][4]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][5]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][6]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][7]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][8]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][9]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][10]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][11]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][12]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][13]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][14]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r[3][15]' in module 'Register'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[0]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[1]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[2]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[3]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[4]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[5]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[6]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[7]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[8]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[9]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[10]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[11]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[12]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[13]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[14]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'num_inst[15]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[0]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[1]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[2]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[3]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[4]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[5]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[6]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[7]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[8]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[9]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[10]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[11]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[12]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[13]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[14]' in module 'cpu'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'output_port[15]' in module 'cpu'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'cpu'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Applying wireload models.
        Computing net loads.
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'cpu'

No empty modules in design 'cpu'

  Done Checking the design.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Jan 02 2023  02:53:03 pm
  Module:                 cpu
  Technology library:     tsl18fs120_scl_ss 1
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential data pins driven by a clock signal

The following sequential data pins are driven by a clock signal:                

/designs/cpu/instances_hier/Pipeline_EX/instances_hier/EXGeneralPipeline/instances_seq/numInst_reg/pins_in/d
/designs/cpu/instances_hier/Pipeline_EX/instances_hier/EXGeneralPipeline/instances_seq/writeFlag_reg/pins_in/d
/designs/cpu/instances_hier/Pipeline_ID/instances_seq/PC_reg[0]/pins_in/sena
  ... 83 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/cpu/instances_hier/aluContol/instances_seq/ALUOp_reg[0]/pins_in/ena
/designs/cpu/instances_hier/aluContol/instances_seq/ALUOp_reg[1]/pins_in/ena
/designs/cpu/instances_hier/aluContol/instances_seq/ALUOp_reg[2]/pins_in/ena
  ... 81 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

/designs/cpu/instances_hier/register/nets/r[0][0]
/designs/cpu/instances_hier/register/nets/r[0][10]
/designs/cpu/instances_hier/register/nets/r[0][11]
  ... 109 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/cpu/ports_in/data1[0]
/designs/cpu/ports_in/data1[10]
/designs/cpu/ports_in/data1[11]
  ... 29 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/cpu/ports_out/address1[0]
/designs/cpu/ports_out/address1[10]
/designs/cpu/ports_out/address1[11]
  ... 81 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                   86
 Sequential clock pins without clock waveform                    84
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                     112
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       32
 Outputs without external load                                   84
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        398

  Setting attribute of root '/': 'syn_generic_effort' = medium
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'Pipeline_ID/mux_PC_443_6', 'Pipeline_ID/mux_instruction_443_6', 
'Pipeline_ID/mux_rdSelector_443_6', 'Pipeline_MEM/mux_memRead_568_16'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'num_inst_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'output_port_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc/outputPC_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[0][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[1][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[2][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'register/r_reg[3][15]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 120 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'Pipeline_MEM/MEMGeneralPipeline/rs1_reg[0]', 
'Pipeline_MEM/MEMGeneralPipeline/rs1_reg[1]', 
'Pipeline_MEM/MEMGeneralPipeline/rs2_reg[0]', 
'Pipeline_MEM/MEMGeneralPipeline/rs2_reg[1]', 
'Pipeline_WB/WBGeneralPipeline/rs1_reg[0]', 
'Pipeline_WB/WBGeneralPipeline/rs1_reg[1]', 
'Pipeline_WB/WBGeneralPipeline/rs2_reg[0]', 
'Pipeline_WB/WBGeneralPipeline/rs2_reg[1]', 'num_inst_reg[0]', 
'num_inst_reg[1]', 'num_inst_reg[2]', 'num_inst_reg[3]', 'num_inst_reg[4]', 
'num_inst_reg[5]', 'num_inst_reg[6]', 'num_inst_reg[7]', 'num_inst_reg[8]', 
'num_inst_reg[9]', 'num_inst_reg[10]', 'num_inst_reg[11]', 
'num_inst_reg[12]', 'num_inst_reg[13]', 'num_inst_reg[14]', 
'num_inst_reg[15]', 'output_port_reg[0]', 'output_port_reg[1]', 
'output_port_reg[2]', 'output_port_reg[3]', 'output_port_reg[4]', 
'output_port_reg[5]', 'output_port_reg[6]', 'output_port_reg[7]', 
'output_port_reg[8]', 'output_port_reg[9]', 'output_port_reg[10]', 
'output_port_reg[11]', 'output_port_reg[12]', 'output_port_reg[13]', 
'output_port_reg[14]', 'output_port_reg[15]', 'pc/outputPC_reg[0]', 
'pc/outputPC_reg[1]', 'pc/outputPC_reg[2]', 'pc/outputPC_reg[3]', 
'pc/outputPC_reg[4]', 'pc/outputPC_reg[5]', 'pc/outputPC_reg[6]', 
'pc/outputPC_reg[7]', 'pc/outputPC_reg[8]', 'pc/outputPC_reg[9]', 
'pc/outputPC_reg[10]', 'pc/outputPC_reg[11]', 'pc/outputPC_reg[12]', 
'pc/outputPC_reg[13]', 'pc/outputPC_reg[14]', 'pc/outputPC_reg[15]', 
'register/r_reg[0][0]', 'register/r_reg[0][1]', 'register/r_reg[0][2]', 
'register/r_reg[0][3]', 'register/r_reg[0][4]', 'register/r_reg[0][5]', 
'register/r_reg[0][6]', 'register/r_reg[0][7]', 'register/r_reg[0][8]', 
'register/r_reg[0][9]', 'register/r_reg[0][10]', 'register/r_reg[0][11]', 
'register/r_reg[0][12]', 'register/r_reg[0][13]', 'register/r_reg[0][14]', 
'register/r_reg[0][15]', 'register/r_reg[1][0]', 'register/r_reg[1][1]', 
'register/r_reg[1][2]', 'register/r_reg[1][3]', 'register/r_reg[1][4]', 
'register/r_reg[1][5]', 'register/r_reg[1][6]', 'register/r_reg[1][7]', 
'register/r_reg[1][8]', 'register/r_reg[1][9]', 'register/r_reg[1][10]', 
'register/r_reg[1][11]', 'register/r_reg[1][12]', 'register/r_reg[1][13]', 
'register/r_reg[1][14]', 'register/r_reg[1][15]', 'register/r_reg[2][0]', 
'register/r_reg[2][1]', 'register/r_reg[2][2]', 'register/r_reg[2][3]', 
'register/r_reg[2][4]', 'register/r_reg[2][5]', 'register/r_reg[2][6]', 
'register/r_reg[2][7]', 'register/r_reg[2][8]', 'register/r_reg[2][9]', 
'register/r_reg[2][10]', 'register/r_reg[2][11]', 'register/r_reg[2][12]', 
'register/r_reg[2][13]', 'register/r_reg[2][14]', 'register/r_reg[2][15]', 
'register/r_reg[3][0]', 'register/r_reg[3][1]', 'register/r_reg[3][2]', 
'register/r_reg[3][3]', 'register/r_reg[3][4]', 'register/r_reg[3][5]', 
'register/r_reg[3][6]', 'register/r_reg[3][7]', 'register/r_reg[3][8]', 
'register/r_reg[3][9]', 'register/r_reg[3][10]', 'register/r_reg[3][11]', 
'register/r_reg[3][12]', 'register/r_reg[3][13]', 'register/r_reg[3][14]', 
'register/r_reg[3][15]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 7 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'alu/arithmeticshifter', 'alu/complementer/adder/adder0/adder0', 
'alu/complementer/notA', 'alu/lshifter', 'alu/notter', 
'alu/subtracter/complementer/adder/adder0/adder0', 
'alu/subtracter/complementer/notA'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'hazardUnit/mux_IDWrite_671_37', 'hazardUnit/mux_PCWrite_671_37', 
'register/mux_r[1]_37_15', 'register/mux_r[2]_37_15', 
'register/mux_r[3]_37_15'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'cpu' to generic gates using 'medium' effort.
  Setting attribute of design 'cpu': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:04 (Jan02) |  271.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'hazardUnit/mux_IDWrite_665_18'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'numInst_reg' and 'writeFlag_reg' in 'GeneralPipeline' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'Pipeline_EX/EXGeneralPipeline/writeFlag_reg'.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'cpu'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MUX_EX_ALUInput1' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MUX_EX_ALUInput2' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MUX_EX_ALUSrc2' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MUX_WB_writeData' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'PCSelector' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Control' in module 'EXPipeline' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Pipeline_EX' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Control' in module 'WBPipeline' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'hazardUnit' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'immExtender' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'pc' in module 'cpu' would be automatically ungrouped based on datapath connectivity.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'cpu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_277'
      Timing add_unsigned_carry...
      Timing increment_unsigned_29...
      Timing csa_tree...
      Timing equal_adder...
      Timing csa_tree_70...
      Timing eq_neq_unsigned_279...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_277_c2 in cpu':
	  (alu_neq_197_16, alu_eq_202_16)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_277_c4 in cpu':
	  (alu_neq_197_16, alu_eq_202_16)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_277'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_276'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_276'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_278'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_278'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'cpu'.
      Removing temporary intermediate hierarchies under cpu
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 174 sequential usable cells
      Mapping 'cpu'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MEMGeneralPipeline' in module 'MEMPipeline' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'WBGeneralPipeline' in module 'WBPipeline' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder0' in module 'FullAdder_4bit_4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1' in module 'FullAdder_4bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2' in module 'FullAdder_4bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3' in module 'FullAdder_4bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3' in module 'FullAdder_4bit_3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2' in module 'FullAdder_4bit_3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1' in module 'FullAdder_4bit_3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder0' in module 'FullAdder_4bit_3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1' in module 'FullAdder_4bit_4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2' in module 'FullAdder_4bit_4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3' in module 'FullAdder_4bit_4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder0' in module 'FullAdder_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1' in module 'FullAdder_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2' in module 'FullAdder_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3' in module 'FullAdder_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder0' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder' in module 'ComplementOfTwo_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder' in module 'Subtract_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'complementer' in module 'Subtract_16bit' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_ander' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_orer' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1_adder0' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1_adder1' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1_adder2' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder1_adder3' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2_adder0' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2_adder1' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2_adder2' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder2_adder3' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3_adder0' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3_adder1' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3_adder2' in module 'FullAdder_16bit_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder3_adder3' in module 'FullAdder_16bit_2' would be automatically ungrouped.
          There are 39 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Control' in module 'MEMPipeline' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder3_adder3' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder3_adder2' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder3_adder1' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder3_adder0' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder2_adder3' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder2_adder2' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder2_adder1' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder2_adder0' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder1_adder3' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder1_adder2' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder1_adder1' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_subtracter_adder_adder1_adder0' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'register' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'immGen' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'forwardUnit' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_complementer' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Pipeline_EX_EXGeneralPipeline' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MUX_ID_rd' in module 'cpu' would be automatically ungrouped.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'immExtender_add_93_48'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'aluContol' in module 'cpu' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) cpu...
          Done structuring (delay-based) cpu
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) logic partition in MEMPipeline...
            Starting partial collapsing  cb_oseq_470
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in MEMPipeline
        Mapping logic partition in MEMPipeline...
          Structuring (delay-based) logic partition in cpu...
          Done structuring (delay-based) logic partition in cpu
        Mapping logic partition in cpu...
          Structuring (delay-based) logic partition in WBPipeline...
            Starting partial collapsing  cb_oseq_464
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in WBPipeline
        Mapping logic partition in WBPipeline...
          Structuring (delay-based) cb_part_472...
            Starting partial collapsing (xors only) cb_part_472
            Finished partial collapsing.
            Starting partial collapsing  cb_part_472
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_472
        Mapping component cb_part_472...
          Structuring (delay-based) add_unsigned_carry...
            Starting partial collapsing (xors only) add_unsigned_carry
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_carry
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_carry
        Mapping component add_unsigned_carry...
          Structuring (delay-based) FullAdder_16bit_2...
            Starting partial collapsing (xors only) FullAdder_16bit_2
            Finished partial collapsing.
            Starting partial collapsing  FullAdder_16bit_2
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FullAdder_16bit_2
        Mapping component FullAdder_16bit_2...
          Structuring (delay-based) logic partition in WBPipeline...
          Done structuring (delay-based) logic partition in WBPipeline
        Mapping logic partition in WBPipeline...
          Structuring (delay-based) increment_unsigned_29_370...
            Starting partial collapsing (xors only) increment_unsigned_29_370
            Finished partial collapsing.
            Starting partial collapsing  increment_unsigned_29_370
            Finished partial collapsing.
          Done structuring (delay-based) increment_unsigned_29_370
        Mapping component increment_unsigned_29_370...
          Structuring (delay-based) cb_part_473...
            Starting partial collapsing (xors only) cb_part_473
            Finished partial collapsing.
            Starting partial collapsing  cb_part_473
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_473
        Mapping component cb_part_473...
          Structuring (delay-based) logic partition in MEMPipeline...
          Done structuring (delay-based) logic partition in MEMPipeline
        Mapping logic partition in MEMPipeline...
          Structuring (delay-based) logic partition in cpu...
          Done structuring (delay-based) logic partition in cpu
        Mapping logic partition in cpu...
          Structuring (delay-based) IDPipeline...
            Starting partial collapsing  IDPipeline
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) IDPipeline
        Mapping component IDPipeline...
          Structuring (delay-based) logic partition in cpu...
          Done structuring (delay-based) logic partition in cpu
        Mapping logic partition in cpu...
          Structuring (delay-based) logic partition in MEMPipeline...
          Done structuring (delay-based) logic partition in MEMPipeline
        Mapping logic partition in MEMPipeline...
 
Global mapping target info
==========================
Cost Group 'default' target slack:  1498 ps
Target path end-point (Pin: Pipeline_MEM/ALUResult_reg[15]/d)

                 Pin                              Type          Fanout Load Arrival   
                                                                       (fF)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                             <<<  launch                               0 R 
Pipeline_WB
  cb_oseqi
    WBGeneralPipeline_writeFlag_reg/clk                                               
    WBGeneralPipeline_writeFlag_reg/q   (u)  unmapped_d_flop         2 10.2           
    g509/in_1                                                                         
    g509/z                              (u)  unmapped_nand2          2 11.0           
    g505/in_0                                                                         
    g505/z                              (u)  unmapped_complex2       2 11.0           
    g502/in_0                                                                         
    g502/z                              (u)  unmapped_complex2       3 16.5           
    g494/in_1                                                                         
    g494/z                              (u)  unmapped_or2            2 11.0           
    g489/in_1                                                                         
    g489/z                              (u)  unmapped_or2            2 11.0           
    g485/in_1                                                                         
    g485/z                              (u)  unmapped_or2            1  5.5           
    g482/in_1                                                                         
    g482/z                              (u)  unmapped_nand2          1  5.1           
    g477/in_1                                                                         
    g477/z                              (u)  unmapped_complex2       4 20.4           
  cb_oseqi/dataSelector[1] 
Pipeline_WB/dataSelector[1] 
cb_parti2461/Pipeline_WB_dataSelector[1] 
  g4560/in_0                                                                          
  g4560/z                               (u)  unmapped_nand2         16 88.0           
  g4502/in_0                                                                          
  g4502/z                               (u)  unmapped_complex2       1  5.5           
  g4493/in_1                                                                          
  g4493/z                               (u)  unmapped_nand2          1  5.1           
  g4464/in_1                                                                          
  g4464/z                               (u)  unmapped_or2            4 20.4           
  g4373/in_1                                                                          
  g4373/z                               (u)  unmapped_or2            1  5.1           
  g4333/in_1                                                                          
  g4333/z                               (u)  unmapped_nand2          1  5.5           
  g4281/in_0                                                                          
  g4281/z                               (u)  unmapped_nand2          1  5.1           
  g4261/in_0                                                                          
  g4261/z                               (u)  unmapped_nand2          8 44.0           
cb_parti2461/alu_subtracter_complementer_adder_adder0_adder1_g2_in_1 
cb_parti2462/cb_parti_alu_subtracter_complementer_adder_adder0_adder1_g2_in_1 
  g20652/in_1                                                                         
  g20652/z                              (u)  unmapped_complex2       1  5.1           
  g20653/in_1                                                                         
  g20653/z                              (u)  unmapped_nand2          4 22.0           
  g16631/in_0                                                                         
  g16631/z                              (u)  unmapped_complex2       1  5.5           
  g20013/in_1                                                                         
  g20013/z                              (u)  unmapped_complex2       1  5.1           
  g19953/in_0                                                                         
  g19953/z                              (u)  unmapped_nand2          3 16.5           
  g19765/in_1                                                                         
  g19765/z                              (u)  unmapped_nand2          1  5.1           
  g19757/in_0                                                                         
  g19757/z                              (u)  unmapped_nand2          3 16.5           
  g19690/in_1                                                                         
  g19690/z                              (u)  unmapped_nand2          1  5.1           
  g19670/in_0                                                                         
  g19670/z                              (u)  unmapped_nand2          3 16.5           
  g19656/in_1                                                                         
  g19656/z                              (u)  unmapped_nand2          1  5.1           
  g19615/in_0                                                                         
  g19615/z                              (u)  unmapped_nand2          2 11.0           
  g16623/in_0                                                                         
  g16623/z                              (u)  unmapped_complex2       2 11.0           
  g19574/in_0                                                                         
  g19574/z                              (u)  unmapped_nand2          1  5.1           
  g19541/in_0                                                                         
  g19541/z                              (u)  unmapped_nand2          3 16.5           
  g19524/in_1                                                                         
  g19524/z                              (u)  unmapped_nand2          1  5.1           
  g19507/in_0                                                                         
  g19507/z                              (u)  unmapped_nand2          3 16.5           
  g19492/in_1                                                                         
  g19492/z                              (u)  unmapped_nand2          1  5.1           
  g19476/in_0                                                                         
  g19476/z                              (u)  unmapped_nand2          3 16.5           
  g19455/in_1                                                                         
  g19455/z                              (u)  unmapped_nand2          1  5.1           
  g19444/in_0                                                                         
  g19444/z                              (u)  unmapped_nand2          3 16.5           
  g19430/in_1                                                                         
  g19430/z                              (u)  unmapped_nand2          1  5.1           
  g19425/in_0                                                                         
  g19425/z                              (u)  unmapped_nand2          3 16.5           
  g19408/in_0                                                                         
  g19408/z                              (u)  unmapped_nand2          1  5.1           
  g19399/in_1                                                                         
  g19399/z                              (u)  unmapped_nand2          3 16.5           
  g19392/in_1                                                                         
  g19392/z                              (u)  unmapped_nand2          1  5.1           
  g19388/in_1                                                                         
  g19388/z                              (u)  unmapped_nand2          3 16.5           
  g19372/in_1                                                                         
  g19372/z                              (u)  unmapped_nand2          1  5.1           
  g19368/in_1                                                                         
  g19368/z                              (u)  unmapped_nand2          3 16.5           
  g19354/in_1                                                                         
  g19354/z                              (u)  unmapped_nand2          1  5.1           
  g19350/in_0                                                                         
  g19350/z                              (u)  unmapped_nand2          3 16.5           
  g19344/in_1                                                                         
  g19344/z                              (u)  unmapped_complex2       1  5.5           
  g19317/in_1                                                                         
  g19317/z                              (u)  unmapped_nand2          2 10.2           
  g19305/in_0                                                                         
  g19305/z                              (u)  unmapped_complex2       1  5.1           
  g19215/in_1                                                                         
  g19215/z                              (u)  unmapped_nand2          2 11.0           
  g19194/in_1                                                                         
  g19194/z                              (u)  unmapped_or2            1  5.5           
  g19195/in_1                                                                         
  g19195/z                              (u)  unmapped_nand2          1  5.1           
  g19177/in_1                                                                         
  g19177/z                              (u)  unmapped_complex2       1  5.5           
  g19156/in_1                                                                         
  g19156/z                              (u)  unmapped_nand2          1  5.1           
  g19152/in_0                                                                         
  g19152/z                              (u)  unmapped_or2            1  5.1           
  g19143/in_1                                                                         
  g19143/z                              (u)  unmapped_or2            1  5.1           
  g19140/in_1                                                                         
  g19140/z                              (u)  unmapped_nand2          1  5.5           
  g19139/in_0                                                                         
  g19139/z                              (u)  unmapped_or2            1  5.5           
cb_parti2462/Pipeline_MEM_inALUResult[15] 
Pipeline_MEM/inALUResult[15] 
  cb_seqi/inALUResult[15] 
    ALUResult_reg[15]/d                 <<<  unmapped_d_flop                          
    ALUResult_reg[15]/clk                    setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                  capture                          50000 R 
--------------------------------------------------------------------------------------
Start-point  : Pipeline_WB/cb_oseqi/WBGeneralPipeline_writeFlag_reg/clk
End-point    : Pipeline_MEM/cb_seqi/ALUResult_reg[15]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 43063ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Pipeline_MEM' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Pipeline_ID' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Pipeline_WB' in module 'cpu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_adder' in module 'cpu' would be automatically ungrouped.
          There are 4 hierarchical instances automatically ungrouped.
PBS_Generic_Opt-Post - Elapsed_Time 11, CPU_Time 11.413440000000001
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:04 (Jan02) |  271.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:11(00:00:11) | 100.0(100.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:04 (Jan02) |  271.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:11(00:00:11) | 100.0(100.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      2316     85465       271
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      2834     79804       315
##>G:Misc                              11
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       12
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'cpu' to generic gates.
        Applying wireload models.
        Computing net loads.
  Setting attribute of root '/': 'syn_map_effort' = medium
Info    : Mapping. [SYNTH-4]
        : Mapping 'cpu' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 174 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:04 (Jan02) |  271.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:11(00:00:11) | 100.0(100.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:04 (Jan02) |  271.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:11(00:00:11) | 100.0(100.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 174 sequential usable cells
      Mapping 'cpu'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) cpu...
          Done structuring (delay-based) cpu
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) increment_unsigned_29_370...
          Done structuring (delay-based) increment_unsigned_29_370
        Mapping component increment_unsigned_29_370...
          Structuring (delay-based) add_unsigned_carry...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_carry
        Mapping component add_unsigned_carry...
 
Global mapping target info
==========================
Cost Group 'default' target slack:  1497 ps
Target path end-point (Pin: Pipeline_MEM_ALUResult_reg[15]/d)

                      Pin                                   Type          Fanout Load Arrival   
                                                                                 (fF)   (ps)    
------------------------------------------------------------------------------------------------
(clock clk)                                       <<<  launch                               0 R 
mux_ctl_0xi
  Pipeline_WB_WBGeneralPipeline_writeFlag_reg/clk                                               
  Pipeline_WB_WBGeneralPipeline_writeFlag_reg/q   (u)  unmapped_d_flop         2 10.2           
  Pipeline_WB_g509/in_1                                                                         
  Pipeline_WB_g509/z                              (u)  unmapped_nand2          2 11.0           
  Pipeline_WB_g505/in_1                                                                         
  Pipeline_WB_g505/z                              (u)  unmapped_complex2       2 11.0           
  Pipeline_WB_g502/in_1                                                                         
  Pipeline_WB_g502/z                              (u)  unmapped_complex2       3 16.5           
  Pipeline_WB_g494/in_1                                                                         
  Pipeline_WB_g494/z                              (u)  unmapped_or2            2 11.0           
  Pipeline_WB_g489/in_1                                                                         
  Pipeline_WB_g489/z                              (u)  unmapped_or2            2 11.0           
  Pipeline_WB_g485/in_1                                                                         
  Pipeline_WB_g485/z                              (u)  unmapped_or2            1  5.5           
  Pipeline_WB_g482/in_1                                                                         
  Pipeline_WB_g482/z                              (u)  unmapped_nand2          1  5.1           
  Pipeline_WB_g477/in_0                                                                         
  Pipeline_WB_g477/z                              (u)  unmapped_complex2       4 20.4           
  g20676/in_0                                                                                   
  g20676/z                                        (u)  unmapped_complex2      16 88.0           
  g4502/in_1                                                                                    
  g4502/z                                         (u)  unmapped_complex2       1  5.5           
  g4493/in_1                                                                                    
  g4493/z                                         (u)  unmapped_nand2          1  5.1           
  g4464/in_1                                                                                    
  g4464/z                                         (u)  unmapped_or2            4 20.4           
  g4373/in_1                                                                                    
  g4373/z                                         (u)  unmapped_or2            1  5.1           
  g4333/in_1                                                                                    
  g4333/z                                         (u)  unmapped_nand2          1  5.5           
  g4281/in_0                                                                                    
  g4281/z                                         (u)  unmapped_nand2          1  5.1           
  g4261/in_0                                                                                    
  g4261/z                                         (u)  unmapped_nand2          9 49.5           
  g20652/in_0                                                                                   
  g20652/z                                        (u)  unmapped_complex2       1  5.1           
  g20653/in_1                                                                                   
  g20653/z                                        (u)  unmapped_nand2          4 22.0           
  g16631/in_1                                                                                   
  g16631/z                                        (u)  unmapped_complex2       1  5.5           
  g20013/in_1                                                                                   
  g20013/z                                        (u)  unmapped_complex2       1  5.1           
  g19953/in_0                                                                                   
  g19953/z                                        (u)  unmapped_nand2          3 16.5           
  g19765/in_1                                                                                   
  g19765/z                                        (u)  unmapped_nand2          1  5.1           
  g19757/in_0                                                                                   
  g19757/z                                        (u)  unmapped_nand2          3 16.5           
  g19690/in_1                                                                                   
  g19690/z                                        (u)  unmapped_nand2          1  5.1           
  g19670/in_0                                                                                   
  g19670/z                                        (u)  unmapped_nand2          3 16.5           
  g19656/in_1                                                                                   
  g19656/z                                        (u)  unmapped_nand2          1  5.1           
  g19615/in_0                                                                                   
  g19615/z                                        (u)  unmapped_nand2          2 11.0           
  g16623/in_1                                                                                   
  g16623/z                                        (u)  unmapped_complex2       2 11.0           
  g19574/in_0                                                                                   
  g19574/z                                        (u)  unmapped_nand2          1  5.1           
  g19541/in_0                                                                                   
  g19541/z                                        (u)  unmapped_nand2          3 16.5           
  g19524/in_1                                                                                   
  g19524/z                                        (u)  unmapped_nand2          1  5.1           
  g19507/in_0                                                                                   
  g19507/z                                        (u)  unmapped_nand2          3 16.5           
  g19492/in_1                                                                                   
  g19492/z                                        (u)  unmapped_nand2          1  5.1           
  g19476/in_0                                                                                   
  g19476/z                                        (u)  unmapped_nand2          3 16.5           
  g19455/in_1                                                                                   
  g19455/z                                        (u)  unmapped_nand2          1  5.1           
  g19444/in_0                                                                                   
  g19444/z                                        (u)  unmapped_nand2          3 16.5           
  g19430/in_1                                                                                   
  g19430/z                                        (u)  unmapped_nand2          1  5.1           
  g19425/in_0                                                                                   
  g19425/z                                        (u)  unmapped_nand2          3 16.5           
  g19408/in_0                                                                                   
  g19408/z                                        (u)  unmapped_nand2          1  5.1           
  g19399/in_1                                                                                   
  g19399/z                                        (u)  unmapped_nand2          3 16.5           
  g19392/in_1                                                                                   
  g19392/z                                        (u)  unmapped_nand2          1  5.1           
  g19388/in_1                                                                                   
  g19388/z                                        (u)  unmapped_nand2          3 16.5           
  g19372/in_1                                                                                   
  g19372/z                                        (u)  unmapped_nand2          1  5.1           
  g19368/in_1                                                                                   
  g19368/z                                        (u)  unmapped_nand2          3 16.5           
  g19354/in_1                                                                                   
  g19354/z                                        (u)  unmapped_nand2          1  5.1           
  g19350/in_0                                                                                   
  g19350/z                                        (u)  unmapped_nand2          3 16.5           
  g19344/in_1                                                                                   
  g19344/z                                        (u)  unmapped_complex2       1  5.5           
  g19317/in_1                                                                                   
  g19317/z                                        (u)  unmapped_nand2          2 10.2           
  g19305/in_1                                                                                   
  g19305/z                                        (u)  unmapped_complex2       1  5.1           
  g19215/in_1                                                                                   
  g19215/z                                        (u)  unmapped_nand2          2 11.0           
  g19194/in_1                                                                                   
  g19194/z                                        (u)  unmapped_or2            1  5.5           
  g19195/in_1                                                                                   
  g19195/z                                        (u)  unmapped_nand2          1  5.1           
  g19177/in_1                                                                                   
  g19177/z                                        (u)  unmapped_complex2       1  5.5           
  g19156/in_1                                                                                   
  g19156/z                                        (u)  unmapped_nand2          1  5.1           
  g19152/in_0                                                                                   
  g19152/z                                        (u)  unmapped_or2            1  5.1           
  g19143/in_1                                                                                   
  g19143/z                                        (u)  unmapped_or2            1  5.1           
  g19140/in_1                                                                                   
  g19140/z                                        (u)  unmapped_nand2          1  5.5           
  g19139/in_0                                                                                   
  g19139/z                                        (u)  unmapped_or2            1  5.5           
  Pipeline_MEM_ALUResult_reg[15]/d                <<<  unmapped_d_flop                          
  Pipeline_MEM_ALUResult_reg[15]/clk                   setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                            capture                          50000 R 
------------------------------------------------------------------------------------------------
Start-point  : mux_ctl_0xi/Pipeline_WB_WBGeneralPipeline_writeFlag_reg/clk
End-point    : mux_ctl_0xi/Pipeline_MEM_ALUResult_reg[15]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 43332ps.
 
Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
          Restructuring (delay-based) increment_unsigned_29_370...
          Done restructuring (delay-based) increment_unsigned_29_370
        Optimizing component increment_unsigned_29_370...
        Early Area Reclamation for increment_unsigned_29_370 'very_fast' (slack=45320, area=1328)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) add_unsigned_carry...
          Done restructuring (delay-based) add_unsigned_carry
        Optimizing component add_unsigned_carry...
        Early Area Reclamation for add_unsigned_carry 'very_fast' (slack=44380, area=2551)...
          Restructuring (delay-based) add_unsigned_carry...
          Done restructuring (delay-based) add_unsigned_carry
        Optimizing component add_unsigned_carry...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                    Pin                            Type     Fanout  Load Slew Delay Arrival   
                                                                    (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock clk)                                       launch                                  0 R 
mux_ctl_0xi
  Pipeline_WB_WBGeneralPipeline_PC_reg[0]/CP                              400             0 R 
  Pipeline_WB_WBGeneralPipeline_PC_reg[0]/Q       dfnrq1         2   9.7  143  +672     672 F 
  g22288/B                                                                       +0     672   
  g22288/CO                                       ah01d1         1   5.7  134  +341    1014 F 
  g22238/A                                                                       +0    1014   
  g22238/CO                                       ah01d1         1   5.7  134  +306    1319 F 
  g22181/A                                                                       +0    1319   
  g22181/CO                                       ah01d1         1   5.7  134  +306    1625 F 
  g22136/A                                                                       +0    1625   
  g22136/CO                                       ah01d1         1   5.7  134  +306    1931 F 
  g22097/A                                                                       +0    1931   
  g22097/CO                                       ah01d1         1   5.7  134  +306    2236 F 
  g22063/A                                                                       +0    2236   
  g22063/CO                                       ah01d1         1   5.7  134  +306    2542 F 
  g22033/A                                                                       +0    2542   
  g22033/CO                                       ah01d1         1   5.7  134  +306    2848 F 
  g22002/A                                                                       +0    2848   
  g22002/CO                                       ah01d1         1   5.7  134  +306    3153 F 
  g21966/A                                                                       +0    3153   
  g21966/CO                                       ah01d1         1   5.7  134  +306    3459 F 
  g21935/A                                                                       +0    3459   
  g21935/CO                                       ah01d1         1   5.7  134  +306    3765 F 
  g21906/A                                                                       +0    3765   
  g21906/CO                                       ah01d1         1   5.7  134  +306    4070 F 
  g21881/A                                                                       +0    4070   
  g21881/CO                                       ah01d1         1   5.7  134  +306    4376 F 
  g21845/A                                                                       +0    4376   
  g21845/CO                                       ah01d1         1   5.7  134  +306    4682 F 
  g21811/A                                                                       +0    4682   
  g21811/S                                        ah01d1         1   2.8  109  +311    4993 F 
  g21794/B1                                                                      +0    4993   
  g21794/ZN                                       aoi221d1       4  14.0  665  +383    5376 R 
  g21792/I                                                                       +0    5376   
  g21792/ZN                                       inv0d0         1   3.0  206  +111    5486 F 
  g21777/A2                                                                      +0    5486   
  g21777/ZN                                       oai222d1       8  44.2 1709  +659    6145 R 
  g21775/I                                                                       +0    6145   
  g21775/ZN                                       inv0d1         9  31.6  488  +298    6443 F 
  g21765/B2                                                                      +0    6443   
  g21765/ZN                                       aoi22d1        3  11.1  380  +316    6759 R 
  g21664/A3                                                                      +0    6759   
  g21664/ZN                                       nd04d1         1   2.4  189  +142    6901 F 
  g21658/A2                                                                      +0    6901   
  g21658/Z                                        or02d0         1   3.4  115  +290    7191 F 
  g21652/A4                                                                      +0    7191   
  g21652/ZN                                       nr04d1         2   7.1  698  +308    7500 R 
  g21632/C1                                                                      +0    7500   
  g21632/ZN                                       oan211d1       1   4.2  403  +146    7645 F 
  g21626/B1                                                                      +0    7645   
  g21626/ZN                                       aoim31d1       4  12.2  175  +386    8032 F 
  g21624/A2                                                                      +0    8032   
  g21624/ZN                                       nr02d1         3  10.7  310  +183    8215 R 
  g21623/A2                                                                      +0    8215   
  g21623/ZN                                       nd02d1         2   5.7  140  +113    8328 F 
  g21582/B2                                                                      +0    8328   
  g21582/ZN                                       oai31d1       13  47.8 1734  +896    9224 R 
  g21571/A1                                                                      +0    9224   
  g21571/ZN                                       nd12d1        37 160.3 1892 +1056   10280 R 
  g21567/I                                                                       +0   10280   
  g21567/ZN                                       inv0d2        53 191.4  781  +566   10845 F 
  g21230/C1                                                                      +0   10845   
  g21230/ZN                                       aoi322d1       1   3.3  427  +386   11231 R 
  g21152/A1                                                                      +0   11231   
  g21152/ZN                                       nd02d1         1   1.9  132   +93   11324 F 
  Pipeline_ID_rdSelector_reg[0]/D            <<<  dfnrq1                         +0   11324   
  Pipeline_ID_rdSelector_reg[0]/CP                setup                   400  +160   11484 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                       capture                             50000 R 
----------------------------------------------------------------------------------------------
Timing slack :   38516ps 
Start-point  : mux_ctl_0xi/Pipeline_WB_WBGeneralPipeline_PC_reg[0]/CP
End-point    : mux_ctl_0xi/Pipeline_ID_rdSelector_reg[0]/D

 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                43840        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default              1497    38516             50000 

 
Global incremental target info
==============================
Cost Group 'default' target slack:   997 ps
Target path end-point (Pin: Pipeline_ID_rdSelector_reg[0]/D (dfnrq1/D))

                    Pin                            Type     Fanout  Load Arrival   
                                                                    (fF)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                                  <<<  launch                       0 R 
mux_ctl_0xi
  Pipeline_WB_WBGeneralPipeline_PC_reg[0]/CP                                       
  Pipeline_WB_WBGeneralPipeline_PC_reg[0]/Q       dfnrq1         2   9.7           
  g22288/B                                                                         
  g22288/CO                                       ah01d1         1   5.7           
  g22238/A                                                                         
  g22238/CO                                       ah01d1         1   5.7           
  g22181/A                                                                         
  g22181/CO                                       ah01d1         1   5.7           
  g22136/A                                                                         
  g22136/CO                                       ah01d1         1   5.7           
  g22097/A                                                                         
  g22097/CO                                       ah01d1         1   5.7           
  g22063/A                                                                         
  g22063/CO                                       ah01d1         1   5.7           
  g22033/A                                                                         
  g22033/CO                                       ah01d1         1   5.7           
  g22002/A                                                                         
  g22002/CO                                       ah01d1         1   5.7           
  g21966/A                                                                         
  g21966/CO                                       ah01d1         1   5.7           
  g21935/A                                                                         
  g21935/CO                                       ah01d1         1   5.7           
  g21906/A                                                                         
  g21906/CO                                       ah01d1         1   5.7           
  g21881/A                                                                         
  g21881/CO                                       ah01d1         1   5.7           
  g21845/A                                                                         
  g21845/CO                                       ah01d1         1   5.7           
  g21811/A                                                                         
  g21811/S                                        ah01d1         1   2.8           
  g21794/B1                                                                        
  g21794/ZN                                       aoi221d1       4  14.0           
  g21792/I                                                                         
  g21792/ZN                                       inv0d0         1   3.0           
  g21777/A2                                                                        
  g21777/ZN                                       oai222d1       8  44.2           
  g21775/I                                                                         
  g21775/ZN                                       inv0d1         9  31.6           
  g21765/B2                                                                        
  g21765/ZN                                       aoi22d1        3  11.1           
  g21664/A3                                                                        
  g21664/ZN                                       nd04d1         1   2.4           
  g21658/A2                                                                        
  g21658/Z                                        or02d0         1   3.4           
  g21652/A4                                                                        
  g21652/ZN                                       nr04d1         2   7.1           
  g21632/C1                                                                        
  g21632/ZN                                       oan211d1       1   4.2           
  g21626/B1                                                                        
  g21626/ZN                                       aoim31d1       4  12.2           
  g21624/A2                                                                        
  g21624/ZN                                       nr02d1         3  10.7           
  g21623/A2                                                                        
  g21623/ZN                                       nd02d1         2   5.7           
  g21582/B2                                                                        
  g21582/ZN                                       oai31d1       13  47.8           
  g21571/A1                                                                        
  g21571/ZN                                       nd12d1        37 160.3           
  g21567/I                                                                         
  g21567/ZN                                       inv0d2        53 191.4           
  g21230/C1                                                                        
  g21230/ZN                                       aoi322d1       1   3.3           
  g21152/A1                                                                        
  g21152/ZN                                       nd02d1         1   1.9           
  Pipeline_ID_rdSelector_reg[0]/D            <<<  dfnrq1                           
  Pipeline_ID_rdSelector_reg[0]/CP                setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                       capture                  50000 R 
-----------------------------------------------------------------------------------
Start-point  : mux_ctl_0xi/Pipeline_WB_WBGeneralPipeline_PC_reg[0]/CP
End-point    : mux_ctl_0xi/Pipeline_ID_rdSelector_reg[0]/D

The global mapper estimates a slack for this path of 38551ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                    Pin                            Type     Fanout  Load Slew Delay Arrival   
                                                                    (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock clk)                                       launch                                  0 R 
mux_ctl_0xi
  Pipeline_WB_WBGeneralPipeline_PC_reg[0]/CP                              400             0 R 
  Pipeline_WB_WBGeneralPipeline_PC_reg[0]/Q       dfnrq1         2   9.7  143  +672     672 F 
  g22288/B                                                                       +0     672   
  g22288/CO                                       ah01d1         1   5.7  134  +341    1014 F 
  g22238/A                                                                       +0    1014   
  g22238/CO                                       ah01d1         1   5.7  134  +306    1319 F 
  g22181/A                                                                       +0    1319   
  g22181/CO                                       ah01d1         1   5.7  134  +306    1625 F 
  g22136/A                                                                       +0    1625   
  g22136/CO                                       ah01d1         1   5.7  134  +306    1931 F 
  g22097/A                                                                       +0    1931   
  g22097/CO                                       ah01d1         1   5.7  134  +306    2236 F 
  g22063/A                                                                       +0    2236   
  g22063/CO                                       ah01d1         1   5.7  134  +306    2542 F 
  g22033/A                                                                       +0    2542   
  g22033/CO                                       ah01d1         1   5.7  134  +306    2848 F 
  g22002/A                                                                       +0    2848   
  g22002/CO                                       ah01d1         1   5.7  134  +306    3153 F 
  g21966/A                                                                       +0    3153   
  g21966/CO                                       ah01d1         1   5.7  134  +306    3459 F 
  g21935/A                                                                       +0    3459   
  g21935/CO                                       ah01d1         1   5.7  134  +306    3765 F 
  g21906/A                                                                       +0    3765   
  g21906/CO                                       ah01d1         1   5.7  134  +306    4070 F 
  g21881/A                                                                       +0    4070   
  g21881/CO                                       ah01d1         1   5.7  134  +306    4376 F 
  g21845/A                                                                       +0    4376   
  g21845/CO                                       ah01d1         1   5.7  134  +306    4682 F 
  g21811/A                                                                       +0    4682   
  g21811/CO                                       ah01d1         2   6.4  138  +309    4991 F 
  g21799/A1                                                                      +0    4991   
  g21799/ZN                                       oaim22d1       1   3.5  262  +144    5135 R 
  g21785/B1                                                                      +0    5135   
  g21785/ZN                                       aoi221d1       4  12.9  426  +164    5299 F 
  g21782/I                                                                       +0    5299   
  g21782/ZN                                       inv0d0         1   3.6  274  +241    5540 R 
  g21767/A1                                                                      +0    5540   
  g21767/ZN                                       oai222d1       7  23.7  568  +267    5807 F 
  g21763/I                                                                       +0    5807   
  g21763/ZN                                       inv0d0         9  31.9 1758  +947    6754 R 
  g21750/A1                                                                      +0    6754   
  g21750/ZN                                       oai22d1        3  11.2  414  +229    6984 F 
  g21680/A3                                                                      +0    6984   
  g21680/ZN                                       nr03d1         1   3.4  394  +274    7258 R 
  g21664/A2                                                                      +0    7258   
  g21664/ZN                                       nd04d1         1   2.4  189  +129    7387 F 
  g21658/A2                                                                      +0    7387   
  g21658/Z                                        or02d0         1   3.4  115  +290    7677 F 
  g21652/A4                                                                      +0    7677   
  g21652/ZN                                       nr04d1         2   7.1  698  +308    7985 R 
  g21641/A1                                                                      +0    7985   
  g21641/ZN                                       nd02d1         1   3.6  193  +125    8110 F 
  g21632/B                                                                       +0    8110   
  g21632/ZN                                       oan211d1       1   3.2  598  +210    8320 R 
  g21626/B1                                                                      +0    8320   
  g21626/ZN                                       aoim31d1       4  12.5  411  +342    8662 R 
  g21624/A2                                                                      +0    8662   
  g21624/ZN                                       nr02d1         3  10.1  152  +120    8783 F 
  g21623/A2                                                                      +0    8783   
  g21623/ZN                                       nd02d1         2   5.8  159  +121    8904 R 
  g21582/B2                                                                      +0    8904   
  g21582/ZN                                       oai31d1       13  47.1  595  +319    9223 F 
  g21571/A1                                                                      +0    9223   
  g21571/ZN                                       nd12d1        37 156.4 1532  +931   10154 F 
  g21567/I                                                                       +0   10154   
  g21567/ZN                                       inv0d1        53 207.4 2598 +1533   11687 R 
  g21230/C1                                                                      +0   11687   
  g21230/ZN                                       aoi322d1       1   3.1  564  +434   12122 F 
  g21152/A1                                                                      +0   12122   
  g21152/ZN                                       nd02d1         1   1.8  168  +150   12272 R 
  Pipeline_ID_rdSelector_reg[0]/D            <<<  dfnrq1                         +0   12272   
  Pipeline_ID_rdSelector_reg[0]/CP                setup                   400   +97   12369 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                       capture                             50000 R 
----------------------------------------------------------------------------------------------
Timing slack :   37631ps 
Start-point  : mux_ctl_0xi/Pipeline_WB_WBGeneralPipeline_PC_reg[0]/CP
End-point    : mux_ctl_0xi/Pipeline_ID_rdSelector_reg[0]/D

 
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr               43627        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default               997    37631             50000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
PBS_Techmap-Global Mapping - Elapsed_Time 5, CPU_Time 7.913504999999997
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:04 (Jan02) |  271.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:11(00:00:11) |  59.1( 68.8) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:21) |  00:00:07(00:00:05) |  40.9( 31.2) |   14:53:20 (Jan02) |  300.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/cpu/fv_map.fv.json' for netlist 'fv/cpu/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/cpu/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/cpu/rtl_to_fv_map.do'.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:04 (Jan02) |  271.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:11(00:00:11) |  56.1( 68.8) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:21) |  00:00:07(00:00:05) |  38.9( 31.2) |   14:53:20 (Jan02) |  300.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:21) |  00:00:01(00:00:00) |   4.9(  0.0) |   14:53:20 (Jan02) |  300.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:04 (Jan02) |  271.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:11(00:00:11) |  56.1( 68.8) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:21) |  00:00:07(00:00:05) |  38.9( 31.2) |   14:53:20 (Jan02) |  300.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:21) |  00:00:01(00:00:00) |   4.9(  0.0) |   14:53:20 (Jan02) |  300.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:20 (Jan02) |  300.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/cpu ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:04 (Jan02) |  271.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:11(00:00:11) |  53.5( 64.7) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:21) |  00:00:07(00:00:05) |  37.1( 29.4) |   14:53:20 (Jan02) |  300.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:21) |  00:00:01(00:00:00) |   4.7(  0.0) |   14:53:20 (Jan02) |  300.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:20 (Jan02) |  300.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:22) |  00:00:01(00:00:01) |   4.7(  5.9) |   14:53:21 (Jan02) |  300.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                 43627        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                43627        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                  43627        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:04 (Jan02) |  271.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:11(00:00:11) |  53.5( 64.7) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:21) |  00:00:07(00:00:05) |  37.1( 29.4) |   14:53:20 (Jan02) |  300.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:21) |  00:00:01(00:00:00) |   4.7(  0.0) |   14:53:20 (Jan02) |  300.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:20 (Jan02) |  300.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:22) |  00:00:01(00:00:01) |   4.7(  5.9) |   14:53:21 (Jan02) |  300.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:21 (Jan02) |  300.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:04 (Jan02) |  271.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:11(00:00:11) |  53.5( 64.7) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:15 (Jan02) |  315.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:21) |  00:00:07(00:00:05) |  37.1( 29.4) |   14:53:20 (Jan02) |  300.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:21) |  00:00:01(00:00:00) |   4.7(  0.0) |   14:53:20 (Jan02) |  300.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:20 (Jan02) |  300.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:22) |  00:00:01(00:00:01) |   4.7(  5.9) |   14:53:21 (Jan02) |  300.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:21 (Jan02) |  300.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:53:21 (Jan02) |  300.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2834     79804       315
##>M:Pre Cleanup                        0         -         -      2834     79804       315
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -      1484     43626       300
##>M:Const Prop                         0     37631         0      1484     43626       300
##>M:Cleanup                            0     37631         0      1484     43626       300
##>M:MBCI                               0         -         -      1484     43626       300
##>M:Misc                               6
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'cpu'.
        Applying wireload models.
        Computing net loads.
  Setting attribute of root '/': 'syn_opt_effort' = medium
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'cpu' using 'medium' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                 43627        0         0         0        0        0
 const_prop                43627        0         0         0        0        0
 simp_cc_inputs            43617        0         0         0        0        0
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                43617        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  43617        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  43617        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 43617        0         0         0        0        0
 rem_inv_qb                43458        0         0         0        0        0
 io_phase                  43454        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        51  (        2 /        2 )  0.08
        io_phase        14  (        1 /        1 )  0.02
       gate_comp        21  (        0 /        0 )  0.10
       gcomp_mog         5  (        0 /        0 )  0.08
       glob_area        41  (        0 /       41 )  0.02
       area_down         5  (        0 /        0 )  0.04
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                43454        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  43454        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 43454        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        13  (        0 /        0 )  0.02
       gate_comp        21  (        0 /        0 )  0.10
       gcomp_mog         5  (        0 /        0 )  0.07
       glob_area        41  (        0 /       41 )  0.02
       area_down         5  (        0 /        0 )  0.03
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'cpu'.
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'cpu'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:00).
WARNING: This version of the tool is 1737 days old.
no gcells found!
legacy_genus:/> 
legacy_genus:/> report_timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'cpu'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Jan 02 2023  02:53:33 pm
  Module:                 cpu
  Technology library:     tsl18fs120_scl_ss 1
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                   Pin                           Type     Fanout  Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                                     launch                                  0 R 
Pipeline_WB_WBGeneralPipeline_PC_reg[0]/CP                              400             0 R 
Pipeline_WB_WBGeneralPipeline_PC_reg[0]/Q       dfnrq1         2   9.7  143  +672     672 F 
g22288__5795/B                                                                 +0     672   
g22288__5795/CO                                 ah01d1         1   5.7  134  +341    1014 F 
g22238__2703/A                                                                 +0    1014   
g22238__2703/CO                                 ah01d1         1   5.7  134  +306    1319 F 
g22181__5266/A                                                                 +0    1319   
g22181__5266/CO                                 ah01d1         1   5.7  134  +306    1625 F 
g22136__2683/A                                                                 +0    1625   
g22136__2683/CO                                 ah01d1         1   5.7  134  +306    1931 F 
g22097__1309/A                                                                 +0    1931   
g22097__1309/CO                                 ah01d1         1   5.7  134  +306    2236 F 
g22063__6877/A                                                                 +0    2236   
g22063__6877/CO                                 ah01d1         1   5.7  134  +306    2542 F 
g22033__5266/A                                                                 +0    2542   
g22033__5266/CO                                 ah01d1         1   5.7  134  +306    2848 F 
g22002__7344/A                                                                 +0    2848   
g22002__7344/CO                                 ah01d1         1   5.7  134  +306    3153 F 
g21966__5266/A                                                                 +0    3153   
g21966__5266/CO                                 ah01d1         1   5.7  134  +306    3459 F 
g21935__5953/A                                                                 +0    3459   
g21935__5953/CO                                 ah01d1         1   5.7  134  +306    3765 F 
g21906__2250/A                                                                 +0    3765   
g21906__2250/CO                                 ah01d1         1   5.7  134  +306    4070 F 
g21881__6083/A                                                                 +0    4070   
g21881__6083/CO                                 ah01d1         1   5.7  134  +306    4376 F 
g21845__5795/A                                                                 +0    4376   
g21845__5795/CO                                 ah01d1         1   5.7  134  +306    4682 F 
g21811__1857/A                                                                 +0    4682   
g21811__1857/CO                                 ah01d1         2   6.4  138  +309    4991 F 
g21799__2391/A1                                                                +0    4991   
g21799__2391/ZN                                 oaim22d1       1   3.5  262  +144    5135 R 
g21785__1786/B1                                                                +0    5135   
g21785__1786/ZN                                 aoi221d1       4  12.9  426  +164    5299 F 
g21782/I                                                                       +0    5299   
g21782/ZN                                       inv0d0         1   3.6  274  +241    5540 R 
g21767__5703/A1                                                                +0    5540   
g21767__5703/ZN                                 oai222d1       7  23.7  568  +267    5807 F 
g21763/I                                                                       +0    5807   
g21763/ZN                                       inv0d0         9  31.9 1758  +947    6754 R 
g21750__5019/A1                                                                +0    6754   
g21750__5019/ZN                                 oai22d1        3  11.2  414  +229    6984 F 
g21680__2391/A3                                                                +0    6984   
g21680__2391/ZN                                 nr03d1         1   3.4  394  +274    7258 R 
g21664__8780/A2                                                                +0    7258   
g21664__8780/ZN                                 nd04d1         1   2.4  189  +129    7387 F 
g21658__6083/A2                                                                +0    7387   
g21658__6083/Z                                  or02d0         1   3.4  115  +290    7677 F 
g21652__1786/A4                                                                +0    7677   
g21652__1786/ZN                                 nr04d1         2   7.1  698  +308    7985 R 
g21641__2900/A1                                                                +0    7985   
g21641__2900/ZN                                 nd02d1         1   3.6  193  +125    8110 F 
g21632__3772/B                                                                 +0    8110   
g21632__3772/ZN                                 oan211d1       1   3.2  598  +210    8320 R 
g21626__1857/B1                                                                +0    8320   
g21626__1857/ZN                                 aoim31d1       4  12.5  411  +342    8662 R 
g21624__7344/A2                                                                +0    8662   
g21624__7344/ZN                                 nr02d1         3  10.1  152  +120    8783 F 
g21623__2250/A2                                                                +0    8783   
g21623__2250/ZN                                 nd02d1         2   5.8  159  +121    8904 R 
g21582__5953/B2                                                                +0    8904   
g21582__5953/ZN                                 oai31d1       13  47.1  595  +319    9223 F 
g21571__7675/A1                                                                +0    9223   
g21571__7675/ZN                                 nd12d1        37 156.4 1532  +931   10154 F 
g21567/I                                                                       +0   10154   
g21567/ZN                                       inv0d1        53 207.4 2598 +1533   11687 R 
g21230__7344/C1                                                                +0   11687   
g21230__7344/ZN                                 aoi322d1       1   3.1  564  +434   12122 F 
g21152__4547/A1                                                                +0   12122   
g21152__4547/ZN                                 nd02d1         1   1.8  168  +150   12272 R 
Pipeline_ID_rdSelector_reg[0]/D            <<<  dfnrb1                         +0   12272   
Pipeline_ID_rdSelector_reg[0]/CP                setup                   400  +102   12374 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                     capture                             50000 R 
--------------------------------------------------------------------------------------------
Timing slack :   37626ps 
Start-point  : Pipeline_WB_WBGeneralPipeline_PC_reg[0]/CP
End-point    : Pipeline_ID_rdSelector_reg[0]/D

legacy_genus:/> exit
Normal exit.