###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       232714   # Number of WRITE/WRITEP commands
num_reads_done                 =      1652379   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1329586   # Number of read row buffer hits
num_read_cmds                  =      1652370   # Number of READ/READP commands
num_writes_done                =       232754   # Number of read requests issued
num_write_row_hits             =       164485   # Number of write row buffer hits
num_act_cmds                   =       394710   # Number of ACT commands
num_pre_cmds                   =       394682   # Number of PRE commands
num_ondemand_pres              =       368984   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9575125   # Cyles of rank active rank.0
rank_active_cycles.1           =      9416525   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       424875   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       583475   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1788229   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        38315   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11826   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8492   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7090   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4819   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2873   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2224   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1554   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1401   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18380   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           15   # Write cmd latency (cycles)
write_latency[20-39]           =           92   # Write cmd latency (cycles)
write_latency[40-59]           =          118   # Write cmd latency (cycles)
write_latency[60-79]           =          155   # Write cmd latency (cycles)
write_latency[80-99]           =          237   # Write cmd latency (cycles)
write_latency[100-119]         =          420   # Write cmd latency (cycles)
write_latency[120-139]         =          590   # Write cmd latency (cycles)
write_latency[140-159]         =          775   # Write cmd latency (cycles)
write_latency[160-179]         =          994   # Write cmd latency (cycles)
write_latency[180-199]         =         1186   # Write cmd latency (cycles)
write_latency[200-]            =       228132   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       330757   # Read request latency (cycles)
read_latency[40-59]            =       143390   # Read request latency (cycles)
read_latency[60-79]            =       136524   # Read request latency (cycles)
read_latency[80-99]            =        91979   # Read request latency (cycles)
read_latency[100-119]          =        76515   # Read request latency (cycles)
read_latency[120-139]          =        67458   # Read request latency (cycles)
read_latency[140-159]          =        56623   # Read request latency (cycles)
read_latency[160-179]          =        49066   # Read request latency (cycles)
read_latency[180-199]          =        43561   # Read request latency (cycles)
read_latency[200-]             =       656493   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.16171e+09   # Write energy
read_energy                    =  6.66236e+09   # Read energy
act_energy                     =  1.07993e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.0394e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.80068e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97488e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87591e+09   # Active standby energy rank.1
average_read_latency           =      292.415   # Average read request latency (cycles)
average_interarrival           =      5.30447   # Average request interarrival latency (cycles)
total_energy                   =  2.19434e+10   # Total energy (pJ)
average_power                  =      2194.34   # Average power (mW)
average_bandwidth              =      16.0865   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       221952   # Number of WRITE/WRITEP commands
num_reads_done                 =      1657003   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1293231   # Number of read row buffer hits
num_read_cmds                  =      1657000   # Number of READ/READP commands
num_writes_done                =       221963   # Number of read requests issued
num_write_row_hits             =       157440   # Number of write row buffer hits
num_act_cmds                   =       432031   # Number of ACT commands
num_pre_cmds                   =       432006   # Number of PRE commands
num_ondemand_pres              =       407112   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9490232   # Cyles of rank active rank.0
rank_active_cycles.1           =      9496832   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       509768   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       503168   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1780907   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        39196   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12003   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8589   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7167   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4858   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2811   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2290   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1613   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1293   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18340   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =           62   # Write cmd latency (cycles)
write_latency[40-59]           =           85   # Write cmd latency (cycles)
write_latency[60-79]           =          157   # Write cmd latency (cycles)
write_latency[80-99]           =          270   # Write cmd latency (cycles)
write_latency[100-119]         =          422   # Write cmd latency (cycles)
write_latency[120-139]         =          590   # Write cmd latency (cycles)
write_latency[140-159]         =          809   # Write cmd latency (cycles)
write_latency[160-179]         =         1003   # Write cmd latency (cycles)
write_latency[180-199]         =         1241   # Write cmd latency (cycles)
write_latency[200-]            =       217301   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       327496   # Read request latency (cycles)
read_latency[40-59]            =       143475   # Read request latency (cycles)
read_latency[60-79]            =       149718   # Read request latency (cycles)
read_latency[80-99]            =        98324   # Read request latency (cycles)
read_latency[100-119]          =        82293   # Read request latency (cycles)
read_latency[120-139]          =        72771   # Read request latency (cycles)
read_latency[140-159]          =        59226   # Read request latency (cycles)
read_latency[160-179]          =        50744   # Read request latency (cycles)
read_latency[180-199]          =        44656   # Read request latency (cycles)
read_latency[200-]             =       628292   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.10798e+09   # Write energy
read_energy                    =  6.68102e+09   # Read energy
act_energy                     =  1.18204e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.44689e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.41521e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9219e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92602e+09   # Active standby energy rank.1
average_read_latency           =      280.337   # Average read request latency (cycles)
average_interarrival           =      5.32179   # Average request interarrival latency (cycles)
total_energy                   =  2.20098e+10   # Total energy (pJ)
average_power                  =      2200.98   # Average power (mW)
average_bandwidth              =      16.0338   # Average bandwidth
