library ieee;
use ieee.std_logic_1164.all;

entity mux2x1 is
generic(width: positive := 8);
port(inpt0, inpt1: in std_logic_vector(width - 1 downto 0);
		sel: in std_logic;
		outp0: out std_logic_vector(width - 1 downto 0)
		);
end entity;

architecture bhv of mux2x1 is
begin

f0: for i in outp0'high to outp0'low generate
		outp0(i) <= (not sel and inpt0(i)) or (sel and inpt1(i));
	end generate;
end architecture;
