
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/omnetpp_17B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2500125 heartbeat IPC: 3.9998 cumulative IPC: 3.9998 (Simulation time: 0 hr 0 min 31 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2500125 (Simulation time: 0 hr 0 min 31 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 8162625 heartbeat IPC: 1.766 cumulative IPC: 1.766 (Simulation time: 0 hr 1 min 3 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 14778165 heartbeat IPC: 1.51159 cumulative IPC: 1.62892 (Simulation time: 0 hr 2 min 4 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 21563770 heartbeat IPC: 1.47371 cumulative IPC: 1.57368 (Simulation time: 0 hr 3 min 4 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 27445132 heartbeat IPC: 1.70029 cumulative IPC: 1.60353 (Simulation time: 0 hr 3 min 45 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 33410029 heartbeat IPC: 1.67647 cumulative IPC: 1.6176 (Simulation time: 0 hr 4 min 28 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 40161277 heartbeat IPC: 1.48121 cumulative IPC: 1.59315 (Simulation time: 0 hr 5 min 28 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 46908211 heartbeat IPC: 1.48215 cumulative IPC: 1.57629 (Simulation time: 0 hr 6 min 25 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 53673152 heartbeat IPC: 1.47821 cumulative IPC: 1.56332 (Simulation time: 0 hr 7 min 25 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 59021803 heartbeat IPC: 1.86963 cumulative IPC: 1.59231 (Simulation time: 0 hr 7 min 55 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 65669584 heartbeat IPC: 1.50426 cumulative IPC: 1.58304 (Simulation time: 0 hr 8 min 53 sec) 
Finished CPU 0 instructions: 100000004 cycles: 63169466 cumulative IPC: 1.58304 (Simulation time: 0 hr 8 min 53 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.58304 instructions: 100000004 cycles: 63169466
cpu0_DTLB TOTAL     ACCESS:   10140758  HIT:    9075899  MISS:    1064859
cpu0_DTLB LOAD      ACCESS:    8203509  HIT:    7140531  MISS:    1062978
cpu0_DTLB RFO       ACCESS:    1937249  HIT:    1935368  MISS:       1881
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 18.1619 cycles
cpu0_ITLB TOTAL     ACCESS:    8332701  HIT:    8330644  MISS:       2057
cpu0_ITLB LOAD      ACCESS:    8332701  HIT:    8330644  MISS:       2057
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 15.6519 cycles
cpu0_L1I TOTAL     ACCESS:    1054772  HIT:    1050432  MISS:       4340
cpu0_L1I LOAD      ACCESS:    1054772  HIT:    1050432  MISS:       4340
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 55.5901 cycles
cpu0_STLB TOTAL     ACCESS:    1066916  HIT:      12801  MISS:    1054115
cpu0_STLB LOAD      ACCESS:    1065035  HIT:      11437  MISS:    1053598
cpu0_STLB RFO       ACCESS:       1881  HIT:       1364  MISS:        517
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.81977 cycles
cpu0_L1D TOTAL     ACCESS:   10093205  HIT:    8338714  MISS:    1754491
cpu0_L1D LOAD      ACCESS:    6314895  HIT:    4574608  MISS:    1740287
cpu0_L1D RFO       ACCESS:    3337074  HIT:    3324015  MISS:      13059
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     441236  HIT:     440091  MISS:       1145
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 88.8258 cycles
cpu0_L2C TOTAL     ACCESS:    1775640  HIT:      23360  MISS:    1752280
cpu0_L2C LOAD      ACCESS:    1744627  HIT:       5936  MISS:    1738691
cpu0_L2C RFO       ACCESS:      13059  HIT:        136  MISS:      12923
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      16809  HIT:      16805  MISS:          4
cpu0_L2C TRANSLATION ACCESS:       1145  HIT:        483  MISS:        662
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 77.3223 cycles
LLC TOTAL     ACCESS:    1768982  HIT:    1499288  MISS:     269694
LLC LOAD      ACCESS:    1738691  HIT:    1484979  MISS:     253712
LLC RFO       ACCESS:      12923  HIT:       2263  MISS:      10660
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      16706  HIT:      11580  MISS:       5126
LLC TRANSLATION ACCESS:        662  HIT:        466  MISS:        196
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 365.904 cycles
Insertion Distribution: 
	LOAD 15273 0 51457 262398 
	RFO 0 0 1960 9798 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 5243 
	 3 0 123 109 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       7465  ROW_BUFFER_MISS:     257056
 DBUS AVG_CONGESTED_CYCLE:    3.97012
 WQ ROW_BUFFER_HIT:       2998  ROW_BUFFER_MISS:       9020  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6159% MPKI: 7.87238 Average ROB Occupancy at Mispredict: 63.2992
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00032
BRANCH_INDIRECT: 0.08474
BRANCH_CONDITIONAL: 7.75802
BRANCH_DIRECT_CALL: 0.00068
BRANCH_INDIRECT_CALL: 0.00292
BRANCH_RETURN: 0.0257

