INFO: [HLS 200-10] Running '/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'pllima0909' on host 'PLLima' (Linux_x86_64 version 6.8.0-40-generic) on Mon Aug 26 02:47:37 -03 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/csynth.tcl'
INFO: [HLS 200-1510] Running: source /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/csynth.tcl
INFO: [HLS 200-1510] Running: open_project HLS 
INFO: [HLS 200-10] Opening project '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS'.
INFO: [HLS 200-1510] Running: set_top calculate_matrix 
INFO: [HLS 200-1510] Running: add_files HLS_src/matrix_operations.cpp 
INFO: [HLS 200-10] Adding design file 'HLS_src/matrix_operations.cpp' to the project
INFO: [HLS 200-1510] Running: add_files HLS_src/matrix_operations.h 
INFO: [HLS 200-10] Adding design file 'HLS_src/matrix_operations.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb HLS_src/matrix_operations_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'HLS_src/matrix_operations_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution Unroll_and_Array_Partition -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a75tl-ftg256-2L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a75tlftg256-2L 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: source ./HLS/Unroll_and_Array_Partition/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculate_matrix calculate_matrix 
INFO: [HLS 200-1510] Running: set_directive_unroll calculate_matrix/calculate_matrix_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll calculate_matrix/calculate_matrix_label1 
INFO: [HLS 200-1510] Running: set_directive_unroll calculate_matrix/calculate_matrix_label2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete calculate_matrix a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete calculate_matrix b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete calculate_matrix c 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete calculate_matrix result 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 232.418 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_src/matrix_operations.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.71 seconds; current allocated memory: 233.254 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T02_-_PC_PO_HLS/HLS/HLS/Unroll_and_Array_Partition/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'calculate_matrix_label2' (HLS_src/matrix_operations.cpp:11:28) in function 'calculate_matrix' completely with a factor of 2 (HLS_src/matrix_operations.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'calculate_matrix_label1' (HLS_src/matrix_operations.cpp:13:31) in function 'calculate_matrix' completely with a factor of 2 (HLS_src/matrix_operations.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'calculate_matrix_label0' (HLS_src/matrix_operations.cpp:17:34) in function 'calculate_matrix' completely with a factor of 2 (HLS_src/matrix_operations.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (HLS_src/matrix_operations.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (HLS_src/matrix_operations.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (HLS_src/matrix_operations.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'result': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (HLS_src/matrix_operations.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.08 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.18 seconds; current allocated memory: 235.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.855 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.176 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 256.887 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 256.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/b_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/b_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/b_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/b_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/c_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/c_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/c_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/c_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/result_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/result_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/result_1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_matrix/result_1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_matrix' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_16ns_16_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_matrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 256.887 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 256.887 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 263.199 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_matrix.
INFO: [HLS 200-789] **** Estimated Fmax: 153.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.1 seconds. CPU system time: 0.87 seconds. Elapsed time: 8.62 seconds; current allocated memory: 30.930 MB.
INFO: [HLS 200-112] Total CPU user time: 4.26 seconds. Total CPU system time: 1.12 seconds. Total elapsed time: 9.89 seconds; peak allocated memory: 263.348 MB.
