INFO: [VRFC 10-163] Analyzing VHDL file "/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sim_1/new/tb_uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_uart_rx'
