#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Fri Jan  3 15:18:18 2025
# Process ID         : 7252
# Current directory  : F:/FPGA_Project/SonarProjectSV/SonarProjectSV.runs/SonarProjectSV_PmodMAXSONAR_0_0_synth_1
# Command line       : vivado.exe -log SonarProjectSV_PmodMAXSONAR_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SonarProjectSV_PmodMAXSONAR_0_0.tcl
# Log file           : F:/FPGA_Project/SonarProjectSV/SonarProjectSV.runs/SonarProjectSV_PmodMAXSONAR_0_0_synth_1/SonarProjectSV_PmodMAXSONAR_0_0.vds
# Journal file       : F:/FPGA_Project/SonarProjectSV/SonarProjectSV.runs/SonarProjectSV_PmodMAXSONAR_0_0_synth_1\vivado.jou
# Running On         : DS
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i7-14700K
# CPU Frequency      : 3418 MHz
# CPU Physical cores : 20
# CPU Logical cores  : 28
# Host memory        : 68463 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78663 MB
# Available Virtual  : 60700 MB
#-----------------------------------------------------------
source SonarProjectSV_PmodMAXSONAR_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 678.320 ; gain = 236.598
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA_Project/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: SonarProjectSV_PmodMAXSONAR_0_0
Command: synth_design -top SonarProjectSV_PmodMAXSONAR_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20672
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1396.766 ; gain = 467.684
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_PWM_Analyzer_0_1/synth/PmodMAXSONAR_PWM_Analyzer_0_1.v:126]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_PWM_Analyzer_0_1/synth/PmodMAXSONAR_PWM_Analyzer_0_1.v:127]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_PWM_Analyzer_0_1/synth/PmodMAXSONAR_PWM_Analyzer_0_1.v:132]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_PWM_Analyzer_0_1/synth/PmodMAXSONAR_PWM_Analyzer_0_1.v:133]
INFO: [Synth 8-6157] synthesizing module 'SonarProjectSV_PmodMAXSONAR_0_0' [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/synth/SonarProjectSV_PmodMAXSONAR_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PmodMAXSONAR' [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ipshared/164f/src/PmodMAXSONAR.v:12]
INFO: [Synth 8-6157] synthesizing module 'PmodMAXSONAR_PWM_Analyzer_0_1' [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_PWM_Analyzer_0_1/synth/PmodMAXSONAR_PWM_Analyzer_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'PWM_Analyzer_v1_0' [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/c0f2/hdl/PWM_Analyzer_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'PWM_Analyzer_v1_0_S00_AXI' [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/c0f2/hdl/PWM_Analyzer_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/c0f2/hdl/PWM_Analyzer_v1_0_S00_AXI.v:223]
INFO: [Synth 8-226] default block is never used [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/c0f2/hdl/PWM_Analyzer_v1_0_S00_AXI.v:364]
INFO: [Synth 8-6157] synthesizing module 'pulseLength' [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/c0f2/hdl/pulseLength.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pulseLength' (0#1) [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/c0f2/hdl/pulseLength.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Analyzer_v1_0_S00_AXI' (0#1) [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/c0f2/hdl/PWM_Analyzer_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Analyzer_v1_0' (0#1) [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/c0f2/hdl/PWM_Analyzer_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PmodMAXSONAR_PWM_Analyzer_0_1' (0#1) [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_PWM_Analyzer_0_1/synth/PmodMAXSONAR_PWM_Analyzer_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'PmodMAXSONAR_pmod_bridge_0_0' [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_pmod_bridge_0_0/synth/PmodMAXSONAR_pmod_bridge_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pmod_concat' [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/ff0e/src/pmod_concat.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pmod_concat' (0#1) [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/ff0e/src/pmod_concat.v:12]
INFO: [Synth 8-6155] done synthesizing module 'PmodMAXSONAR_pmod_bridge_0_0' (0#1) [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_pmod_bridge_0_0/synth/PmodMAXSONAR_pmod_bridge_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PmodMAXSONAR_xlconstant_0_0' [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_xlconstant_0_0/synth/PmodMAXSONAR_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'PmodMAXSONAR_xlconstant_0_0' (0#1) [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_xlconstant_0_0/synth/PmodMAXSONAR_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PmodMAXSONAR_xlslice_0_0' [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_xlslice_0_0/synth/PmodMAXSONAR_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice' [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice' (0#1) [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PmodMAXSONAR_xlslice_0_0' (0#1) [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_xlslice_0_0/synth/PmodMAXSONAR_xlslice_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'PmodMAXSONAR' (0#1) [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ipshared/164f/src/PmodMAXSONAR.v:12]
INFO: [Synth 8-6155] done synthesizing module 'SonarProjectSV_PmodMAXSONAR_0_0' (0#1) [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/synth/SonarProjectSV_PmodMAXSONAR_0_0.v:53]
WARNING: [Synth 8-3848] Net in_top_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/ff0e/src/pmod_concat.v:87]
WARNING: [Synth 8-3848] Net in_top_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/ff0e/src/pmod_concat.v:90]
WARNING: [Synth 8-3848] Net in_bottom_bus_I in module/entity pmod_concat does not have driver. [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/ff0e/src/pmod_concat.v:94]
WARNING: [Synth 8-3848] Net in_bottom_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/ff0e/src/pmod_concat.v:97]
WARNING: [Synth 8-3848] Net in_bottom_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/ff0e/src/pmod_concat.v:100]
WARNING: [Synth 8-3848] Net in0_I in module/entity pmod_concat does not have driver. [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/ff0e/src/pmod_concat.v:104]
WARNING: [Synth 8-3848] Net in1_I in module/entity pmod_concat does not have driver. [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/ff0e/src/pmod_concat.v:105]
WARNING: [Synth 8-3848] Net in2_I in module/entity pmod_concat does not have driver. [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/ff0e/src/pmod_concat.v:106]
WARNING: [Synth 8-3848] Net in3_I in module/entity pmod_concat does not have driver. [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/ipshared/ff0e/src/pmod_concat.v:107]
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_I[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_I[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in3_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_O[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_O[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_T[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_T[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_O in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1_O in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2_O in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in3_O in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_T in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1_T in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2_T in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in3_T in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module PWM_Analyzer_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module PWM_Analyzer_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module PWM_Analyzer_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module PWM_Analyzer_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module PWM_Analyzer_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module PWM_Analyzer_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1509.988 ; gain = 580.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1509.988 ; gain = 580.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1509.988 ; gain = 580.906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1509.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_ooc.xdc] for cell 'inst'
Parsing XDC File [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_pmod_bridge_0_0/PmodMAXSONAR_pmod_bridge_0_0_board.xdc] for cell 'inst/pmod_bridge_0/inst'
Finished Parsing XDC File [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/src/PmodMAXSONAR_pmod_bridge_0_0/PmodMAXSONAR_pmod_bridge_0_0_board.xdc] for cell 'inst/pmod_bridge_0/inst'
Parsing XDC File [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/SonarProjectSV_PmodMAXSONAR_0_0_board.xdc] for cell 'inst'
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/SonarProjectSV_PmodMAXSONAR_0_0_board.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/SonarProjectSV_PmodMAXSONAR_0_0_board.xdc:4]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/SonarProjectSV_PmodMAXSONAR_0_0_board.xdc:5]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/SonarProjectSV_PmodMAXSONAR_0_0_board.xdc:6]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/SonarProjectSV_PmodMAXSONAR_0_0_board.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/SonarProjectSV_PmodMAXSONAR_0_0_board.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/SonarProjectSV_PmodMAXSONAR_0_0_board.xdc:9]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/SonarProjectSV_PmodMAXSONAR_0_0_board.xdc:10]
Finished Parsing XDC File [f:/FPGA_Project/SonarProjectSV/SonarProjectSV.gen/sources_1/bd/SonarProjectSV/ip/SonarProjectSV_PmodMAXSONAR_0_0/SonarProjectSV_PmodMAXSONAR_0_0_board.xdc] for cell 'inst'
Parsing XDC File [F:/FPGA_Project/SonarProjectSV/SonarProjectSV.runs/SonarProjectSV_PmodMAXSONAR_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA_Project/SonarProjectSV/SonarProjectSV.runs/SonarProjectSV_PmodMAXSONAR_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FPGA_Project/SonarProjectSV/SonarProjectSV.runs/SonarProjectSV_PmodMAXSONAR_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SonarProjectSV_PmodMAXSONAR_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SonarProjectSV_PmodMAXSONAR_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1601.020 ; gain = 0.418
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1601.020 ; gain = 671.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1601.020 ; gain = 671.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/pmod_bridge_0/inst. (constraint file  F:/FPGA_Project/SonarProjectSV/SonarProjectSV.runs/SonarProjectSV_PmodMAXSONAR_0_0_synth_1/dont_touch.xdc, line 20).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  F:/FPGA_Project/SonarProjectSV/SonarProjectSV.runs/SonarProjectSV_PmodMAXSONAR_0_0_synth_1/dont_touch.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for inst/PWM_Analyzer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pmod_bridge_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1601.020 ; gain = 671.938
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ps_reg' in module 'pulseLength'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                   first |                               01 |                               01
                     low |                               10 |                               10
                    high |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ps_reg' using encoding 'sequential' in module 'pulseLength'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1601.020 ; gain = 671.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   4 Input   31 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Din[2] in module PmodMAXSONAR_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module PmodMAXSONAR_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module PmodMAXSONAR_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_I[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_I[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in3_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_O[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_O[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_T[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_T[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1601.020 ; gain = 671.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1702.766 ; gain = 773.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1712.801 ; gain = 783.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1713.816 ; gain = 784.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1929.695 ; gain = 1000.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1929.695 ; gain = 1000.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1929.695 ; gain = 1000.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1929.695 ; gain = 1000.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1929.695 ; gain = 1000.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1929.695 ; gain = 1000.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     1|
|3     |LUT2   |    63|
|4     |LUT3   |    34|
|5     |LUT4   |    22|
|6     |LUT5   |     7|
|7     |LUT6   |    36|
|8     |FDRE   |   202|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1929.695 ; gain = 1000.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.695 ; gain = 909.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1929.695 ; gain = 1000.613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1938.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 53343d65
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 114 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1942.500 ; gain = 1232.004
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1942.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_Project/SonarProjectSV/SonarProjectSV.runs/SonarProjectSV_PmodMAXSONAR_0_0_synth_1/SonarProjectSV_PmodMAXSONAR_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_Project/SonarProjectSV/SonarProjectSV.runs/SonarProjectSV_PmodMAXSONAR_0_0_synth_1/SonarProjectSV_PmodMAXSONAR_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file SonarProjectSV_PmodMAXSONAR_0_0_utilization_synth.rpt -pb SonarProjectSV_PmodMAXSONAR_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  3 15:18:52 2025...
