$date
	Tue Oct  1 22:33:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module moore_tb $end
$var wire 1 ! y $end
$var wire 3 " state [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % x $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 3 & state [2:0] $end
$var wire 1 % x $end
$var reg 3 ' ns [2:0] $end
$var reg 3 ( ps [2:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0x '
b0 &
x%
1$
0#
b0 "
0!
$end
#5
1#
#10
b1 '
0#
1%
0$
#15
b10 '
b1 "
b1 &
b1 (
1#
#20
0#
#25
b1 '
b10 "
b10 &
b10 (
1#
#30
b11 '
0#
0%
#35
b0 '
b11 "
b11 &
b11 (
1#
#40
b100 '
0#
1%
#45
1!
b10 '
b100 "
b100 &
b100 (
1#
#50
0#
#55
b1 '
0!
b10 "
b10 &
b10 (
1#
#60
b11 '
0#
0%
#65
b0 '
b11 "
b11 &
b11 (
1#
#70
b100 '
0#
1%
#75
1!
b10 '
b100 "
b100 &
b100 (
1#
#80
0#
#85
b1 '
0!
b10 "
b10 &
b10 (
1#
#90
0#
#95
b10 '
b1 "
b1 &
b1 (
1#
#100
0#
#105
b1 '
b10 "
b10 &
b10 (
1#
#110
0#
#115
b10 '
b1 "
b1 &
b1 (
1#
#120
0#
#125
b1 '
b10 "
b10 &
b10 (
1#
#130
0#
#135
b10 '
b1 "
b1 &
b1 (
1#
#140
0#
#145
b1 '
b10 "
b10 &
b10 (
1#
#150
0#
#155
b10 '
b1 "
b1 &
b1 (
1#
#160
0#
#165
b1 '
b10 "
b10 &
b10 (
1#
#170
0#
#175
b10 '
b1 "
b1 &
b1 (
1#
#180
0#
