verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../AXI-DMA.gen/sources_1/bd/AXI_DMA/ipshared/ec67/hdl" --include "../../../../AXI-DMA.gen/sources_1/bd/AXI_DMA/ipshared/ee60/hdl" --include "../../../../AXI-DMA.gen/sources_1/bd/AXI_DMA/ipshared/8713/hdl" \
"../../../bd/AXI_DMA/ip/AXI_DMA_processing_system7_0_0/sim/AXI_DMA_processing_system7_0_0.v" \
"../../../bd/AXI_DMA/ip/AXI_DMA_xbar_0/sim/AXI_DMA_xbar_0.v" \
"../../../bd/AXI_DMA/ip/AXI_DMA_axis_data_fifo_0_0/sim/AXI_DMA_axis_data_fifo_0_0.v" \
"../../../bd/AXI_DMA/ip/AXI_DMA_xlconcat_0_0/sim/AXI_DMA_xlconcat_0_0.v" \
"../../../bd/AXI_DMA/ip/AXI_DMA_auto_pc_0/sim/AXI_DMA_auto_pc_0.v" \
"../../../bd/AXI_DMA/ip/AXI_DMA_auto_us_0/sim/AXI_DMA_auto_us_0.v" \
"../../../bd/AXI_DMA/ip/AXI_DMA_auto_us_1/sim/AXI_DMA_auto_us_1.v" \
"../../../bd/AXI_DMA/ip/AXI_DMA_auto_us_2/sim/AXI_DMA_auto_us_2.v" \
"../../../bd/AXI_DMA/ip/AXI_DMA_auto_pc_1/sim/AXI_DMA_auto_pc_1.v" \
"../../../bd/AXI_DMA/sim/AXI_DMA.v" \

verilog xil_defaultlib "glbl.v"

nosort
