OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/resizer.lib line 32, default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/placement/8-replace.def
Notice 0: Design: i2c_master_top
Notice 0:     Created 35 pins.
Notice 0:     Created 1884 components and 10789 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1279 nets and 4227 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/placement/8-replace.def
set_units -time ns
set clk_period 20
create_clock [get_ports wb_clk_i]  -name core_clock  -period ${clk_period}
set input_delay_value [expr ${clk_period} * 0.4]
set output_delay_value [expr ${clk_period} * 0.6]
[INFO RSZ-0027] Inserted 18 input buffers.
[INFO RSZ-0028] Inserted 14 output buffers.
[INFO RSZ-0039] Resized 941 instances.
Design Stats
--------------------------------
total instances          1916
multi row instances         0
fixed instances           624
nets                     1313
design area           34628.2 u^2
fixed area             1121.1 u^2
movable area          12199.2 u^2
utilization                36 %
utilization padded         60 %
rows                       68
row height                2.7 u

Placement Analysis
--------------------------------
total displacement     4495.8 u
average displacement      2.3 u
max displacement         17.4 u
original HPWL         29890.6 u
legalized HPWL        33465.5 u
delta HPWL                 12 %

[INFO DPL-0020] Mirrored 550 instances
[INFO DPL-0021] HPWL before           33465.5 u
[INFO DPL-0022] HPWL after            32522.4 u
[INFO DPL-0023] HPWL delta               -2.8 %
