Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  8 18:56:21 2020
| Host         : DESKTOP-LDUC694 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file aes_wrapper_control_sets_placed.rpt
| Design       : aes_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8446 |         3181 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             135 |           37 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+--------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------------+---------------+--------------------+------------------+----------------+
|  cw_i/inst/clk_out1 |               | c_count[6]_i_1_n_0 |               37 |            135 |
|  cw_i/inst/clk_out1 |               |                    |             3183 |           9794 |
+---------------------+---------------+--------------------+------------------+----------------+


