TRACE::2021-02-13.17:23:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:23:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:23:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-13.17:23:53::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-02-13.17:23:53::SCWWriter::formatted JSON is {
	"platformName":	"shifting",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shifting",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-02-13.17:23:53::SCWWriter::formatted JSON is {
	"platformName":	"shifting",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shifting",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shifting",
	"systems":	[{
			"systemName":	"shifting",
			"systemDesc":	"shifting",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shifting"
		}]
}
TRACE::2021-02-13.17:23:53::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-02-13.17:23:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-13.17:23:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-13.17:23:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-13.17:23:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:23:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:23:53::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:23:53::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:23:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:23:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:23:53::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:23:53::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:23:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:23:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:23:53::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:23:53::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:23:53::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-02-13.17:23:53::SCWPlatform::Generating the sources  .
TRACE::2021-02-13.17:23:53::SCWBDomain::Generating boot domain sources.
TRACE::2021-02-13.17:23:53::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-02-13.17:23:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:23:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:23:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:23:53::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:23:53::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:23:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:23:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:23:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-13.17:23:53::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:23:53::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:23:53::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:23:53::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:23:53::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:23:53::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:23:53::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-13.17:23:53::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-02-13.17:23:53::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-02-13.17:23:53::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-13.17:24:02::SCWPlatform::Generating sources Done.
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-02-13.17:24:02::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-02-13.17:24:02::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-02-13.17:24:02::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-13.17:24:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-13.17:24:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:24:02::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:02::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWWriter::formatted JSON is {
	"platformName":	"shifting",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shifting",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shifting",
	"systems":	[{
			"systemName":	"shifting",
			"systemDesc":	"shifting",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shifting",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"884c73d0cd8cc966b4616e29b599be85",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-13.17:24:02::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-13.17:24:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-13.17:24:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:02::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:02::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-13.17:24:02::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-02-13.17:24:02::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-02-13.17:24:02::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-13.17:24:02::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-02-13.17:24:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:04::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:04::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-02-13.17:24:04::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-02-13.17:24:04::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-02-13.17:24:04::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-13.17:24:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-13.17:24:04::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWWriter::formatted JSON is {
	"platformName":	"shifting",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shifting",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shifting",
	"systems":	[{
			"systemName":	"shifting",
			"systemDesc":	"shifting",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shifting",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"884c73d0cd8cc966b4616e29b599be85",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"56a465c0659912bc0e71537252cd0747",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-02-13.17:24:04::SCWPlatform::Started generating the artifacts platform shifting
TRACE::2021-02-13.17:24:04::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-13.17:24:04::SCWPlatform::Started generating the artifacts for system configuration shifting
LOG::2021-02-13.17:24:04::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-13.17:24:04::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-13.17:24:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-13.17:24:04::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-13.17:24:04::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-13.17:24:04::SCWSystem::Not a boot domain 
LOG::2021-02-13.17:24:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-13.17:24:04::SCWDomain::Generating domain artifcats
TRACE::2021-02-13.17:24:04::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-13.17:24:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/sw/shifting/qemu/
TRACE::2021-02-13.17:24:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/sw/shifting/standalone_domain/qemu/
TRACE::2021-02-13.17:24:04::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:04::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-13.17:24:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-13.17:24:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-13.17:24:04::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-02-13.17:24:04::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-13.17:24:04::SCWMssOS::Copying to export directory.
TRACE::2021-02-13.17:24:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-13.17:24:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-02-13.17:24:04::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-02-13.17:24:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-13.17:24:04::SCWSystem::Completed Processing the sysconfig shifting
LOG::2021-02-13.17:24:04::SCWPlatform::Completed generating the artifacts for system configuration shifting
TRACE::2021-02-13.17:24:04::SCWPlatform::Started preparing the platform 
TRACE::2021-02-13.17:24:04::SCWSystem::Writing the bif file for system config shifting
TRACE::2021-02-13.17:24:04::SCWSystem::dir created 
TRACE::2021-02-13.17:24:04::SCWSystem::Writing the bif 
TRACE::2021-02-13.17:24:04::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-13.17:24:04::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-13.17:24:04::SCWPlatform::Completed generating the platform
TRACE::2021-02-13.17:24:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:04::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:05::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWWriter::formatted JSON is {
	"platformName":	"shifting",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shifting",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shifting",
	"systems":	[{
			"systemName":	"shifting",
			"systemDesc":	"shifting",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shifting",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"884c73d0cd8cc966b4616e29b599be85",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"56a465c0659912bc0e71537252cd0747",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-13.17:24:05::SCWPlatform::updated the xpfm file.
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:05::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:05::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWWriter::formatted JSON is {
	"platformName":	"shifting",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shifting",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shifting",
	"systems":	[{
			"systemName":	"shifting",
			"systemDesc":	"shifting",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shifting",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"884c73d0cd8cc966b4616e29b599be85",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"56a465c0659912bc0e71537252cd0747",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:06::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:06::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWWriter::formatted JSON is {
	"platformName":	"shifting",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shifting",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shifting",
	"systems":	[{
			"systemName":	"shifting",
			"systemDesc":	"shifting",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shifting",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"884c73d0cd8cc966b4616e29b599be85",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"56a465c0659912bc0e71537252cd0747",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-13.17:24:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:06::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:06::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:24:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWWriter::formatted JSON is {
	"platformName":	"shifting",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shifting",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shifting",
	"systems":	[{
			"systemName":	"shifting",
			"systemDesc":	"shifting",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shifting",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"884c73d0cd8cc966b4616e29b599be85",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"56a465c0659912bc0e71537252cd0747",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-13.17:24:06::SCWPlatform::Clearing the existing platform
TRACE::2021-02-13.17:24:06::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-13.17:24:06::SCWBDomain::clearing the fsbl build
TRACE::2021-02-13.17:24:06::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:06::SCWSystem::Clearing the domains completed.
TRACE::2021-02-13.17:24:06::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:06::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-13.17:24:09::SCWPlatform::Opened new HwDB with name top_2
TRACE::2021-02-13.17:24:09::SCWReader::Active system found as  shifting
TRACE::2021-02-13.17:24:09::SCWReader::Handling sysconfig shifting
TRACE::2021-02-13.17:24:09::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-13.17:24:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-13.17:24:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-13.17:24:09::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:09::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:09::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:09::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-13.17:24:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:24:09::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:09::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:09::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-13.17:24:09::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:09::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-13.17:24:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:24:09::SCWReader::No isolation master present  
TRACE::2021-02-13.17:24:09::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-13.17:24:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-13.17:24:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-13.17:24:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:10::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:10::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:10::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-13.17:24:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:24:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:10::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:10::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-13.17:24:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-13.17:24:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:10::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:10::SCWReader::No isolation master present  
TRACE::2021-02-13.17:24:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:24::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:24::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:24::SCWMssOS::In reload Mss file.
TRACE::2021-02-13.17:24:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:25::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:25::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-02-13.17:24:25::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-02-13.17:24:25::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-02-13.17:24:25::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-13.17:24:25::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:25::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:25::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:25::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-13.17:24:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:24:25::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:24:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:24:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:24:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:25::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:25::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:25::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:30::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:30::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:30::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:30::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:30::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:30::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-13.17:24:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:24:30::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:24:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:24:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:24:48::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:24:48::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:24:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:24:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:48::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:24:48::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:24:48::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-02-13.17:24:48::SCWMssOS::Added Library:  xilffs
TRACE::2021-02-13.17:25:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:25:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:25:02::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:25:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:25:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:25:02::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:25:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:25:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:25:02::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:25:02::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:25:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:25:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:25:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:25:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:25:02::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:25:02::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:25:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:25:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:25:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWWriter::formatted JSON is {
	"platformName":	"shifting",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shifting",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shifting",
	"systems":	[{
			"systemName":	"shifting",
			"systemDesc":	"shifting",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shifting",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"884c73d0cd8cc966b4616e29b599be85",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"56a465c0659912bc0e71537252cd0747",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-13.17:25:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:25:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:25:02::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:25:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:25:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:25:02::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:25:02::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:25:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:25:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:25:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::In reload Mss file.
TRACE::2021-02-13.17:25:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:25:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:25:02::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:25:02::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:25:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:25:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:25:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-13.17:25:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:25:02::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:25:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:25:02::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:25:02::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:25:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:25:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:25:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:02::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-13.17:25:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:25:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:25:03::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:25:03::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:25:03::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:25:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:03::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:25:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:25:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:25:03::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:25:03::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:25:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:25:03::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:03::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:03::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:03::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-13.17:25:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:25:03::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:25:03::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-13.17:25:03::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-02-13.17:25:04::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
TRACE::2021-02-13.17:27:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:27:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:27:09::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:27:09::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:27:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:27:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-02-13.17:27:09::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-02-13.17:27:09::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-02-13.17:27:09::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-13.17:27:09::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:27:09::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:27:09::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:27:09::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-13.17:27:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:27:09::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:27:46::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:27:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:27:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:27:46::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:27:46::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:27:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:27:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:27:46::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:27:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:27:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:27:46::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:27:46::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:27:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:27:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:27:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:27:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:27:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:27:46::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:27:46::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:27:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:27:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:27:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:27:46::SCWWriter::formatted JSON is {
	"platformName":	"shifting",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shifting",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shifting",
	"systems":	[{
			"systemName":	"shifting",
			"systemDesc":	"shifting",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shifting",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"884c73d0cd8cc966b4616e29b599be85",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"93add262fe5768edbec49a981525137b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-13.17:27:46::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:27:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:27:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:27:46::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:27:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:27:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:27:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:27:46::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:27:46::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:27:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:27:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:27:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:27:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:27:46::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-02-13.17:30:24::SCWPlatform::Started generating the artifacts platform shifting
TRACE::2021-02-13.17:30:24::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-13.17:30:24::SCWPlatform::Started generating the artifacts for system configuration shifting
LOG::2021-02-13.17:30:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-13.17:30:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-13.17:30:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-13.17:30:24::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-02-13.17:30:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:30:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:30:24::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:30:24::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:30:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:30:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:30:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:30:24::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-13.17:30:24::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-13.17:30:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-13.17:30:24::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl & make 
TRACE::2021-02-13.17:30:24::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-02-13.17:30:24::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-13.17:30:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-13.17:30:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-13.17:30:24::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-13.17:30:24::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:24::SCWBDomain::/coresightps_dcc_v1_7/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::coresightps_dcc_v1_7/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-13.17:30:25::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-13.17:30:25::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/cpu_cortexa9_v2_9/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::cpu_cortexa9_v2_9/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-13.17:30:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-13.17:30:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/ddrps_v1_1/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::ddrps_v1_1/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/devcfg_v3_6/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::devcfg_v3_6/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-13.17:30:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-13.17:30:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/dmaps_v2_6/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::dmaps_v2_6/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-13.17:30:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-13.17:30:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/emacps_v3_11/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::emacps_v3_11/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/gpiops_v3_7/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::gpiops_v3_7/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/prc_v2_0/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::prc_v2_0/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/qspips_v3_7/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::qspips_v3_7/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/scugic_v4_2/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::scugic_v4_2/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-13.17:30:25::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-13.17:30:25::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/scutimer_v2_2/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::scutimer_v2_2/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/scuwdt_v2_2/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::scuwdt_v2_2/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-13.17:30:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-13.17:30:25::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/sdps_v3_9/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::sdps_v3_9/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-13.17:30:25::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-13.17:30:25::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/standalone_v7_2/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/standalone_v7_2/src/profile'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::standalone_v7_2/src/profile'

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:25::SCWBDomain::standalone_v7_2/src'

TRACE::2021-02-13.17:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-13.17:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:25::SCWBDomain::/uartps_v3_9/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:26::SCWBDomain::uartps_v3_9/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-13.17:30:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-13.17:30:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-13.17:30:26::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:26::SCWBDomain::/usbps_v2_5/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:26::SCWBDomain::usbps_v2_5/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-13.17:30:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:26::SCWBDomain::/xadcps_v2_4/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:26::SCWBDomain::xadcps_v2_4/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-13.17:30:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:26::SCWBDomain::/xilffs_v4_3/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:26::SCWBDomain::xilffs_v4_3/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-13.17:30:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:26::SCWBDomain::/xilrsa_v1_6/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:26::SCWBDomain::xilrsa_v1_6/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-13.17:30:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-13.17:30:26::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-13.17:30:26::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:26::SCWBDomain::/coresightps_dcc_v1_7/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:26::SCWBDomain::coresightps_dcc_v1_7/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-13.17:30:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-13.17:30:26::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-13.17:30:26::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:26::SCWBDomain::/cpu_cortexa9_v2_9/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:26::SCWBDomain::cpu_cortexa9_v2_9/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-13.17:30:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-13.17:30:26::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-13.17:30:26::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:26::SCWBDomain::/ddrps_v1_1/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::"Compiling ddrps"

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:26::SCWBDomain::ddrps_v1_1/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-13.17:30:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:26::SCWBDomain::/devcfg_v3_6/src'

TRACE::2021-02-13.17:30:26::SCWBDomain::"Compiling devcfg"

TRACE::2021-02-13.17:30:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:27::SCWBDomain::devcfg_v3_6/src'

TRACE::2021-02-13.17:30:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-13.17:30:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-13.17:30:27::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-13.17:30:27::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:27::SCWBDomain::/dmaps_v2_6/src'

TRACE::2021-02-13.17:30:27::SCWBDomain::"Compiling dmaps"

TRACE::2021-02-13.17:30:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:27::SCWBDomain::dmaps_v2_6/src'

TRACE::2021-02-13.17:30:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-13.17:30:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-13.17:30:27::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-13.17:30:27::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:27::SCWBDomain::/emacps_v3_11/src'

TRACE::2021-02-13.17:30:27::SCWBDomain::"Compiling emacps"

TRACE::2021-02-13.17:30:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:28::SCWBDomain::emacps_v3_11/src'

TRACE::2021-02-13.17:30:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-13.17:30:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:28::SCWBDomain::/gpiops_v3_7/src'

TRACE::2021-02-13.17:30:28::SCWBDomain::"Compiling gpiops"

TRACE::2021-02-13.17:30:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:29::SCWBDomain::gpiops_v3_7/src'

TRACE::2021-02-13.17:30:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-13.17:30:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-13.17:30:29::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-13.17:30:29::SCWBDomain::es -g -Wall -Wextra"

TRACE::2021-02-13.17:30:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:29::SCWBDomain::/prc_v2_0/src'

TRACE::2021-02-13.17:30:29::SCWBDomain::"Compiling prc"

TRACE::2021-02-13.17:30:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:30::SCWBDomain::prc_v2_0/src'

TRACE::2021-02-13.17:30:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-13.17:30:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:30::SCWBDomain::/qspips_v3_7/src'

TRACE::2021-02-13.17:30:30::SCWBDomain::"Compiling qspips"

TRACE::2021-02-13.17:30:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:30::SCWBDomain::qspips_v3_7/src'

TRACE::2021-02-13.17:30:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-13.17:30:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:31::SCWBDomain::/scugic_v4_2/src'

TRACE::2021-02-13.17:30:31::SCWBDomain::"Compiling scugic"

TRACE::2021-02-13.17:30:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:31::SCWBDomain::scugic_v4_2/src'

TRACE::2021-02-13.17:30:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-13.17:30:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-13.17:30:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-13.17:30:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:31::SCWBDomain::/scutimer_v2_2/src'

TRACE::2021-02-13.17:30:31::SCWBDomain::"Compiling scutimer"

TRACE::2021-02-13.17:30:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:32::SCWBDomain::scutimer_v2_2/src'

TRACE::2021-02-13.17:30:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-13.17:30:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:32::SCWBDomain::/scuwdt_v2_2/src'

TRACE::2021-02-13.17:30:32::SCWBDomain::"Compiling scuwdt"

TRACE::2021-02-13.17:30:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:32::SCWBDomain::scuwdt_v2_2/src'

TRACE::2021-02-13.17:30:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-13.17:30:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-13.17:30:32::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-13.17:30:32::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-02-13.17:30:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:32::SCWBDomain::/sdps_v3_9/src'

TRACE::2021-02-13.17:30:32::SCWBDomain::"Compiling sdps"

TRACE::2021-02-13.17:30:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:33::SCWBDomain::sdps_v3_9/src'

TRACE::2021-02-13.17:30:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-13.17:30:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-13.17:30:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-13.17:30:33::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:33::SCWBDomain::/standalone_v7_2/src'

TRACE::2021-02-13.17:30:33::SCWBDomain::"Compiling standalone"

TRACE::2021-02-13.17:30:36::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:36::SCWBDomain::/standalone_v7_2/src/profile'

TRACE::2021-02-13.17:30:36::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:36::SCWBDomain::standalone_v7_2/src/profile'

TRACE::2021-02-13.17:30:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:36::SCWBDomain::standalone_v7_2/src'

TRACE::2021-02-13.17:30:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-13.17:30:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:36::SCWBDomain::/uartps_v3_9/src'

TRACE::2021-02-13.17:30:36::SCWBDomain::"Compiling uartps"

TRACE::2021-02-13.17:30:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:37::SCWBDomain::uartps_v3_9/src'

TRACE::2021-02-13.17:30:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-13.17:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-13.17:30:37::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-13.17:30:37::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:37::SCWBDomain::/usbps_v2_5/src'

TRACE::2021-02-13.17:30:37::SCWBDomain::"Compiling usbps"

TRACE::2021-02-13.17:30:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:38::SCWBDomain::usbps_v2_5/src'

TRACE::2021-02-13.17:30:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-13.17:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:38::SCWBDomain::/xadcps_v2_4/src'

TRACE::2021-02-13.17:30:38::SCWBDomain::"Compiling xadcps"

TRACE::2021-02-13.17:30:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:38::SCWBDomain::xadcps_v2_4/src'

TRACE::2021-02-13.17:30:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-13.17:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:38::SCWBDomain::/xilffs_v4_3/src'

TRACE::2021-02-13.17:30:38::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-02-13.17:30:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:39::SCWBDomain::xilffs_v4_3/src'

TRACE::2021-02-13.17:30:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-13.17:30:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2021-02-13.17:30:39::SCWBDomain::/xilrsa_v1_6/src'

TRACE::2021-02-13.17:30:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2021-02-13.17:30:39::SCWBDomain::xilrsa_v1_6/src'

TRACE::2021-02-13.17:30:39::SCWBDomain::'Finished building libraries'

TRACE::2021-02-13.17:30:39::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-13.17:30:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-02-13.17:30:39::SCWBDomain::exa9_0/include -I.

TRACE::2021-02-13.17:30:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-13.17:30:39::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-13.17:30:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-13.17:30:39::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-13.17:30:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-02-13.17:30:40::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-13.17:30:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-13.17:30:40::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-13.17:30:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-02-13.17:30:40::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-13.17:30:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-13.17:30:40::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-13.17:30:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-13.17:30:40::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-13.17:30:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-13.17:30:40::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-13.17:30:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-02-13.17:30:40::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-13.17:30:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-13.17:30:40::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-13.17:30:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-02-13.17:30:40::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-13.17:30:41::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-02-13.17:30:41::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-02-13.17:30:41::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-02-13.17:30:41::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2021-02-13.17:30:41::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-02-13.17:30:41::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-13.17:30:41::SCWSystem::Not a boot domain 
LOG::2021-02-13.17:30:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-13.17:30:41::SCWDomain::Generating domain artifcats
TRACE::2021-02-13.17:30:41::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-13.17:30:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/sw/shifting/qemu/
TRACE::2021-02-13.17:30:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/sw/shifting/standalone_domain/qemu/
TRACE::2021-02-13.17:30:41::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-13.17:30:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:30:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:30:41::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:30:41::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:30:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:30:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:30:41::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:30:41::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:30:41::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:30:41::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-13.17:30:41::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:30:41::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:30:41::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-13.17:30:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:30:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-13.17:30:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-13.17:30:41::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-13.17:30:41::SCWMssOS::doing bsp build ... 
TRACE::2021-02-13.17:30:41::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-13.17:30:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-13.17:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-13.17:30:41::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-13.17:30:41::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-13.17:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-13.17:30:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-13.17:30:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-13.17:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-13.17:30:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-13.17:30:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-13.17:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-13.17:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-13.17:30:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-13.17:30:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-13.17:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-13.17:30:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-13.17:30:41::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-13.17:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-13.17:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-13.17:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-13.17:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-13.17:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-13.17:30:42::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-13.17:30:42::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-13.17:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-13.17:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-13.17:30:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-13.17:30:42::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-13.17:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-13.17:30:42::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-13.17:30:42::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-13.17:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-13.17:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-13.17:30:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-13.17:30:42::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-13.17:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-13.17:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:30:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:30:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-13.17:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-13.17:30:42::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-13.17:30:42::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-13.17:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-13.17:30:42::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-13.17:30:42::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-13.17:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-13.17:30:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-13.17:30:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-13.17:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:42::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-13.17:30:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-13.17:30:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-13.17:30:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-13.17:30:43::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:43::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-13.17:30:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-13.17:30:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-13.17:30:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-13.17:30:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:44::SCWMssOS::"Compiling emacps"

TRACE::2021-02-13.17:30:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-13.17:30:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:45::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-13.17:30:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-13.17:30:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-13.17:30:45::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-13.17:30:45::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-02-13.17:30:45::SCWMssOS::"Compiling prc"

TRACE::2021-02-13.17:30:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-13.17:30:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:46::SCWMssOS::"Compiling qspips"

TRACE::2021-02-13.17:30:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-13.17:30:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:47::SCWMssOS::"Compiling scugic"

TRACE::2021-02-13.17:30:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-13.17:30:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-13.17:30:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-13.17:30:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:47::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-13.17:30:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-13.17:30:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:48::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-13.17:30:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-13.17:30:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-13.17:30:48::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-13.17:30:48::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-13.17:30:48::SCWMssOS::"Compiling sdps"

TRACE::2021-02-13.17:30:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-13.17:30:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-13.17:30:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-13.17:30:49::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:49::SCWMssOS::"Compiling standalone"

TRACE::2021-02-13.17:30:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-13.17:30:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:52::SCWMssOS::"Compiling uartps"

TRACE::2021-02-13.17:30:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-13.17:30:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-13.17:30:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-13.17:30:53::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-13.17:30:53::SCWMssOS::"Compiling usbps"

TRACE::2021-02-13.17:30:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-13.17:30:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:54::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-13.17:30:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-13.17:30:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:30:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:30:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:30:54::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-02-13.17:30:55::SCWMssOS::'Finished building libraries'

TRACE::2021-02-13.17:30:55::SCWMssOS::Copying to export directory.
TRACE::2021-02-13.17:30:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-13.17:30:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-13.17:30:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-13.17:30:56::SCWSystem::Completed Processing the sysconfig shifting
LOG::2021-02-13.17:30:56::SCWPlatform::Completed generating the artifacts for system configuration shifting
TRACE::2021-02-13.17:30:56::SCWPlatform::Started preparing the platform 
TRACE::2021-02-13.17:30:56::SCWSystem::Writing the bif file for system config shifting
TRACE::2021-02-13.17:30:56::SCWSystem::dir created 
TRACE::2021-02-13.17:30:56::SCWSystem::Writing the bif 
TRACE::2021-02-13.17:30:56::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-13.17:30:56::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-13.17:30:56::SCWPlatform::Completed generating the platform
TRACE::2021-02-13.17:30:56::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:30:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:30:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:30:56::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:30:56::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:30:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:30:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:30:56::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:30:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:30:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:30:56::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:30:56::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:30:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:30:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:30:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:30:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:30:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:30:56::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:30:56::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:30:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:30:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:30:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:30:56::SCWWriter::formatted JSON is {
	"platformName":	"shifting",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shifting",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shifting",
	"systems":	[{
			"systemName":	"shifting",
			"systemDesc":	"shifting",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shifting",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"884c73d0cd8cc966b4616e29b599be85",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"93add262fe5768edbec49a981525137b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-13.17:30:56::SCWPlatform::updated the xpfm file.
TRACE::2021-02-13.17:30:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:30:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:30:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:30:56::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-02-13.17:30:56::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-02-13.17:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:30:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:30:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:30:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-13.17:56:38::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-02-13.17:56:38::SCWReader::Active system found as  shifting
TRACE::2021-02-13.17:56:38::SCWReader::Handling sysconfig shifting
TRACE::2021-02-13.17:56:38::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-13.17:56:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-13.17:56:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-13.17:56:38::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:38::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:38::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:38::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-13.17:56:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:56:38::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:56:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:38::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:56:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-13.17:56:38::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:56:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:56:38::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:56:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-13.17:56:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:56:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:38::SCWReader::No isolation master present  
TRACE::2021-02-13.17:56:38::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-13.17:56:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-13.17:56:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:39::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:39::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:56:39::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-13.17:56:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:56:39::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:39::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:39::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:56:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-13.17:56:39::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:56:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:56:39::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:56:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-13.17:56:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-13.17:56:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:39::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:39::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:56:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWReader::No isolation master present  
LOG::2021-02-13.17:56:39::SCWPlatform::Started generating the artifacts platform shifting
TRACE::2021-02-13.17:56:39::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-13.17:56:39::SCWPlatform::Started generating the artifacts for system configuration shifting
LOG::2021-02-13.17:56:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-13.17:56:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-13.17:56:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-13.17:56:39::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-02-13.17:56:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:39::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:39::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:56:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-13.17:56:39::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-13.17:56:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-13.17:56:39::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl & make 
TRACE::2021-02-13.17:56:39::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2021-02-13.17:56:39::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-13.17:56:39::SCWSystem::Not a boot domain 
LOG::2021-02-13.17:56:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-13.17:56:39::SCWDomain::Generating domain artifcats
TRACE::2021-02-13.17:56:39::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-13.17:56:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/sw/shifting/qemu/
TRACE::2021-02-13.17:56:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/export/shifting/sw/shifting/standalone_domain/qemu/
TRACE::2021-02-13.17:56:39::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-13.17:56:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:39::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:39::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:56:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-13.17:56:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-13.17:56:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-13.17:56:39::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-13.17:56:39::SCWMssOS::doing bsp build ... 
TRACE::2021-02-13.17:56:39::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-13.17:56:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-13.17:56:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-13.17:56:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-13.17:56:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-13.17:56:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-13.17:56:39::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-13.17:56:39::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-13.17:56:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-13.17:56:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-13.17:56:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-13.17:56:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:56:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:56:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-13.17:56:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-13.17:56:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-13.17:56:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-13.17:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-13.17:56:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-13.17:56:40::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-13.17:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:56:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:56:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-13.17:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:56:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:56:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:56:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-13.17:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:56:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:56:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-13.17:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:56:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:56:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-13.17:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-13.17:56:40::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-13.17:56:40::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-13.17:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:56:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:56:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-13.17:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-13.17:56:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-13.17:56:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-13.17:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-13.17:56:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-13.17:56:40::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-13.17:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:56:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:56:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-13.17:56:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-13.17:56:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-13.17:56:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-13.17:56:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:56:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:56:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-13.17:56:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-13.17:56:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-13.17:56:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-13.17:56:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-13.17:56:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-13.17:56:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:41::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-13.17:56:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-13.17:56:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-13.17:56:41::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-13.17:56:41::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:41::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-13.17:56:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-13.17:56:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-13.17:56:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-13.17:56:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:41::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-13.17:56:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-13.17:56:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:56:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:56:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:56:41::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-13.17:56:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-13.17:56:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-13.17:56:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-13.17:56:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:42::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-13.17:56:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-02-13.17:56:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-13.17:56:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-13.17:56:43::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:43::SCWMssOS::"Compiling emacps"

TRACE::2021-02-13.17:56:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-02-13.17:56:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:56:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:56:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:56:44::SCWMssOS::"Compiling gpiops"

TRACE::2021-02-13.17:56:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/prc_v2_0/src"

TRACE::2021-02-13.17:56:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/prc_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2021-02-13.17:56:44::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2021-02-13.17:56:44::SCWMssOS::es -g -Wall -Wextra"

TRACE::2021-02-13.17:56:45::SCWMssOS::"Compiling prc"

TRACE::2021-02-13.17:56:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-13.17:56:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:56:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:56:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:56:45::SCWMssOS::"Compiling qspips"

TRACE::2021-02-13.17:56:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-13.17:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:56:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:56:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:56:46::SCWMssOS::"Compiling scugic"

TRACE::2021-02-13.17:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-13.17:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-13.17:56:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-13.17:56:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:47::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-13.17:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-13.17:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:56:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:56:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:56:47::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-13.17:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-02-13.17:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-02-13.17:56:48::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-02-13.17:56:48::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-02-13.17:56:48::SCWMssOS::"Compiling sdps"

TRACE::2021-02-13.17:56:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-13.17:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-13.17:56:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-13.17:56:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:49::SCWMssOS::"Compiling standalone"

TRACE::2021-02-13.17:56:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-13.17:56:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:56:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:56:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:56:51::SCWMssOS::"Compiling uartps"

TRACE::2021-02-13.17:56:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-02-13.17:56:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-13.17:56:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-13.17:56:52::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-13.17:56:52::SCWMssOS::"Compiling usbps"

TRACE::2021-02-13.17:56:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-13.17:56:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:56:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:56:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:56:53::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-13.17:56:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-13.17:56:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-13.17:56:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-13.17:56:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-13.17:56:54::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-02-13.17:56:54::SCWMssOS::'Finished building libraries'

TRACE::2021-02-13.17:56:54::SCWMssOS::Copying to export directory.
TRACE::2021-02-13.17:56:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-13.17:56:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-13.17:56:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-13.17:56:54::SCWSystem::Completed Processing the sysconfig shifting
LOG::2021-02-13.17:56:54::SCWPlatform::Completed generating the artifacts for system configuration shifting
TRACE::2021-02-13.17:56:54::SCWPlatform::Started preparing the platform 
TRACE::2021-02-13.17:56:54::SCWSystem::Writing the bif file for system config shifting
TRACE::2021-02-13.17:56:54::SCWSystem::dir created 
TRACE::2021-02-13.17:56:54::SCWSystem::Writing the bif 
TRACE::2021-02-13.17:56:54::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-13.17:56:54::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-13.17:56:54::SCWPlatform::Completed generating the platform
TRACE::2021-02-13.17:56:54::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:56:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:56:54::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:56:54::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:56:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:56:54::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:56:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:54::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:54::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:56:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:56:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:54::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:54::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:56:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:54::SCWWriter::formatted JSON is {
	"platformName":	"shifting",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shifting",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shifting",
	"systems":	[{
			"systemName":	"shifting",
			"systemDesc":	"shifting",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shifting",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"884c73d0cd8cc966b4616e29b599be85",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"93add262fe5768edbec49a981525137b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-13.17:56:54::SCWPlatform::updated the xpfm file.
TRACE::2021-02-13.17:56:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:56:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:56:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:56:54::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-02-13.17:56:54::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-02-13.17:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:56:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:56:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:56:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:46::SCWPlatform::Clearing the existing platform
TRACE::2021-02-13.17:57:46::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-13.17:57:46::SCWBDomain::clearing the fsbl build
TRACE::2021-02-13.17:57:46::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:46::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:46::SCWSystem::Clearing the domains completed.
TRACE::2021-02-13.17:57:46::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-13.17:57:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:46::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:46::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-02-13.17:57:49::SCWReader::Active system found as  shifting
TRACE::2021-02-13.17:57:49::SCWReader::Handling sysconfig shifting
TRACE::2021-02-13.17:57:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-13.17:57:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-13.17:57:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-13.17:57:49::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-13.17:57:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:57:49::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:57:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:57:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-13.17:57:49::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:57:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:57:49::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:57:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-13.17:57:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:57:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWReader::No isolation master present  
TRACE::2021-02-13.17:57:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-13.17:57:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-13.17:57:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:57:49::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-13.17:57:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:57:49::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:57:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-13.17:57:49::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:57:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:57:49::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:57:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-13.17:57:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:57:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWReader::No isolation master present  
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:57:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWMssOS::In reload Mss file.
TRACE::2021-02-13.17:57:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-02-13.17:57:50::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-02-13.17:57:50::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-02-13.17:57:50::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-13.17:57:50::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-13.17:57:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:57:50::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:57:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-13.17:57:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:57:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-13.17:57:50::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:57:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:57:50::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:57:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:50::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:50::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-13.17:57:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:50::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-13.17:57:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:52::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:52::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-02-13.17:57:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:53::SCWMssOS::In reload Mss file.
TRACE::2021-02-13.17:57:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:53::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:53::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

KEYINFO::2021-02-13.17:57:53::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-02-13.17:57:53::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-02-13.17:57:53::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-13.17:57:53::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:53::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:53::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:53::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-02-13.17:57:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-13.17:57:53::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:53::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:53::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-13.17:57:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-13.17:57:53::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-13.17:57:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-13.17:57:53::SCWMssOS::Commit changes completed.
TRACE::2021-02-13.17:57:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-13.17:57:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-13.17:57:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-13.17:57:53::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-02-13.17:57:53::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-02-13.17:57:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-13.17:57:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-02-13.17:57:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-13.17:57:53::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.14:23:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-15.14:23:26::SCWPlatform::Opened new HwDB with name top
TRACE::2021-02-15.14:23:26::SCWReader::Active system found as  shifting
TRACE::2021-02-15.14:23:26::SCWReader::Handling sysconfig shifting
TRACE::2021-02-15.14:23:26::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-15.14:23:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-15.14:23:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-02-15.14:23:26::SCWPlatform::Opened existing hwdb top
TRACE::2021-02-15.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-02-15.14:23:26::SCWPlatform::Opened existing hwdb top
TRACE::2021-02-15.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-02-15.14:23:26::SCWPlatform::Opened existing hwdb top
TRACE::2021-02-15.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.14:23:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-02-15.14:23:26::SCWPlatform::Opened existing hwdb top
TRACE::2021-02-15.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.14:23:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-15.14:23:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-02-15.14:23:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.14:23:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-02-15.14:23:26::SCWPlatform::Opened existing hwdb top
TRACE::2021-02-15.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.14:23:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.14:23:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-02-15.14:23:26::SCWPlatform::Opened existing hwdb top
TRACE::2021-02-15.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.14:23:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.14:23:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-15.14:23:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.14:23:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.14:23:26::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.14:23:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-15.14:23:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-02-15.14:23:26::SCWPlatform::Opened existing hwdb top
TRACE::2021-02-15.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.14:23:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.14:23:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWReader::No isolation master present  
TRACE::2021-02-15.14:23:26::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-15.14:23:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-15.14:23:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-02-15.14:23:26::SCWPlatform::Opened existing hwdb top
TRACE::2021-02-15.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-02-15.14:23:26::SCWPlatform::Opened existing hwdb top
TRACE::2021-02-15.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-02-15.14:23:26::SCWPlatform::Opened existing hwdb top
TRACE::2021-02-15.14:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.14:23:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.14:23:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-02-15.14:23:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-15.14:23:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.14:23:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:27::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-02-15.14:23:27::SCWPlatform::Opened existing hwdb top
TRACE::2021-02-15.14:23:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.14:23:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.14:23:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.14:23:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.14:23:27::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-15.14:23:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.14:23:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-15.14:23:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-15.14:23:27::SCWMssOS::Commit changes completed.
TRACE::2021-02-15.14:23:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-15.14:23:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-15.14:23:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-02-15.14:23:27::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-02-15.14:23:27::SCWPlatform::Opened existing hwdb top
TRACE::2021-02-15.14:23:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-15.14:23:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.14:23:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-15.14:23:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.14:23:27::SCWReader::No isolation master present  
TRACE::2021-02-15.14:23:47::SCWPlatform::Clearing the existing platform
TRACE::2021-02-15.14:23:47::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-15.14:23:47::SCWBDomain::clearing the fsbl build
TRACE::2021-02-15.14:23:47::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-15.14:23:47::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-15.14:23:47::SCWSystem::Clearing the domains completed.
TRACE::2021-02-15.14:23:47::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-15.14:23:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:47::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw
TRACE::2021-02-15.14:23:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/shifting/hw/top.xsa
TRACE::2021-02-15.14:23:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
