set_max_delay 4.0 -rise -rise_from clk1 -fall_from clk2 -through adder1 -ignore_clock_latency -probe -reset_path
