`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 23.06.2025 11:04:51
// Design Name: 
// Module Name: tb_top_module_rca
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module tb_top_module_rca( );
reg [3:0] a,b;
reg test,clk,clr;
wire cout;
wire [3:0]sum;

top_module_rca dut(.a(a),.b(b),.test(test),.clk(clk),.clr(clr),.cout(cout),.sum(sum));

always #5 clk=~clk;
initial begin
$dumpfile("tb_top_module_rca.vcd");
$dumpvars(0,tb_top_module_rca);
$monitor($time,"a=%d,b=%d,sum=%d,cout=%b,clr=%b,clk=%b,test=%b",a,b,sum,cout,clr,clk,test);
 test=0; clr=1; clk=1; a=4'b0000; b=4'b0000;
#5 test=1; clr=0; a=4'b1100; b=4'b1010;  
#5 a=4'b0001; b=4'b0111; 
#5 a=4'b1001; b=4'b0010; 
#5 a=4'b1001; b=4'b1000;  
#5 a=4'b0001; b=4'b0101; 
#5 a=4'b1001; b=4'b1010; 
#5 a=4'b1101; b=4'b1110; 
#5 a=4'b0101; b=4'b0011; 
#5 a=4'b1010; b=4'b0010; 
                                         
#100; $finish;
end                                       
endmodule
                                          
