--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf constrain.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5103 paths analyzed, 501 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.547ns.
--------------------------------------------------------------------------------

Paths for end point M1/CR (SLICE_X42Y47.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/RSTN_temp (FF)
  Destination:          M1/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.348ns (Levels of Logic = 2)
  Clock Path Skew:      -0.164ns (0.998 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/RSTN_temp to M1/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y37.BQ      Tcko                  0.259   M1/RSTN_temp
                                                       M1/RSTN_temp
    SLICE_X91Y58.B4      net (fanout=55)       1.190   M1/RSTN_temp
    SLICE_X91Y58.B       Tilo                  0.043   SW_OK<2>
                                                       M1/_n0243_inv1_cepot_rstpot
    SLICE_X42Y47.D2      net (fanout=17)       1.879   M1/_n0243_inv1_cepot_rstpot
    SLICE_X42Y47.CLK     Tas                  -0.023   CR_OBUF
                                                       M1/CR_dpot1
                                                       M1/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.348ns (0.279ns logic, 3.069ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point M1/rst (SLICE_X56Y50.A1), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/rst_counter_17 (FF)
  Destination:          M1/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.878ns (Levels of Logic = 3)
  Clock Path Skew:      -0.344ns (0.986 - 1.330)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/rst_counter_17 to M1/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y33.DQ      Tcko                  0.223   M1/rst_counter<17>
                                                       M1/rst_counter_17
    SLICE_X97Y35.B1      net (fanout=5)        0.635   M1/rst_counter<17>
    SLICE_X97Y35.COUT    Topcyb                0.310   M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<3>
                                                       M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_lut<1>
                                                       M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<3>
    SLICE_X97Y36.CIN     net (fanout=1)        0.000   M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<3>
    SLICE_X97Y36.AMUX    Tcina                 0.227   M1/rst_counter<26>
                                                       M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<4>
    SLICE_X56Y50.A1      net (fanout=28)       1.474   M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<4>
    SLICE_X56Y50.CLK     Tas                   0.009   rst
                                                       M1/rst_rstpot
                                                       M1/rst
    -------------------------------------------------  ---------------------------
    Total                                      2.878ns (0.769ns logic, 2.109ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/rst_counter_8 (FF)
  Destination:          M1/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.343ns (0.986 - 1.329)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/rst_counter_8 to M1/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y32.AQ      Tcko                  0.223   M1/rst_counter<9>
                                                       M1/rst_counter_8
    SLICE_X97Y35.A1      net (fanout=3)        0.585   M1/rst_counter<8>
    SLICE_X97Y35.COUT    Topcya                0.302   M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<3>
                                                       M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_lut<0>
                                                       M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<3>
    SLICE_X97Y36.CIN     net (fanout=1)        0.000   M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<3>
    SLICE_X97Y36.AMUX    Tcina                 0.227   M1/rst_counter<26>
                                                       M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<4>
    SLICE_X56Y50.A1      net (fanout=28)       1.474   M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<4>
    SLICE_X56Y50.CLK     Tas                   0.009   rst
                                                       M1/rst_rstpot
                                                       M1/rst
    -------------------------------------------------  ---------------------------
    Total                                      2.820ns (0.761ns logic, 2.059ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/rst_counter_9 (FF)
  Destination:          M1/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.343ns (0.986 - 1.329)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/rst_counter_9 to M1/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y32.CQ      Tcko                  0.223   M1/rst_counter<9>
                                                       M1/rst_counter_9
    SLICE_X97Y35.A2      net (fanout=3)        0.551   M1/rst_counter<9>
    SLICE_X97Y35.COUT    Topcya                0.302   M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<3>
                                                       M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_lut<0>
                                                       M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<3>
    SLICE_X97Y36.CIN     net (fanout=1)        0.000   M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<3>
    SLICE_X97Y36.AMUX    Tcina                 0.227   M1/rst_counter<26>
                                                       M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<4>
    SLICE_X56Y50.A1      net (fanout=28)       1.474   M1/Mcompar_rst_counter[31]_GND_1_o_LessThan_104_o_cy<4>
    SLICE_X56Y50.CLK     Tas                   0.009   rst
                                                       M1/rst_rstpot
                                                       M1/rst
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (0.761ns logic, 2.025ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point M1/CR (SLICE_X42Y47.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/sw_temp_1 (FF)
  Destination:          M1/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.188ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (1.168 - 1.163)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/sw_temp_1 to M1/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y60.DQ      Tcko                  0.259   M1/sw_temp<1>
                                                       M1/sw_temp_1
    SLICE_X92Y57.A1      net (fanout=1)        0.590   M1/sw_temp<1>
    SLICE_X92Y57.COUT    Topcya                0.289   M1/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       M1/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>
                                                       M1/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X92Y58.CIN     net (fanout=1)        0.000   M1/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X92Y58.BMUX    Tcinb                 0.157   M1/sw_temp_7_ML_LUT_DELAY_SIG_ML3
                                                       M1/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X70Y58.A6      net (fanout=42)       0.744   M1/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X70Y58.A       Tilo                  0.043   M1/_n0243_inv1_cepot_cepot
                                                       M1/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X42Y47.CE      net (fanout=6)        0.928   M1/_n0243_inv1_cepot_cepot
    SLICE_X42Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       M1/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (0.926ns logic, 2.262ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/sw_temp_0 (FF)
  Destination:          M1/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.173ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (1.168 - 1.163)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/sw_temp_0 to M1/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y60.BQ      Tcko                  0.259   M1/sw_temp<1>
                                                       M1/sw_temp_0
    SLICE_X92Y57.A2      net (fanout=1)        0.575   M1/sw_temp<0>
    SLICE_X92Y57.COUT    Topcya                0.289   M1/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       M1/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>
                                                       M1/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X92Y58.CIN     net (fanout=1)        0.000   M1/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X92Y58.BMUX    Tcinb                 0.157   M1/sw_temp_7_ML_LUT_DELAY_SIG_ML3
                                                       M1/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X70Y58.A6      net (fanout=42)       0.744   M1/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X70Y58.A       Tilo                  0.043   M1/_n0243_inv1_cepot_cepot
                                                       M1/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X42Y47.CE      net (fanout=6)        0.928   M1/_n0243_inv1_cepot_cepot
    SLICE_X42Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       M1/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.173ns (0.926ns logic, 2.247ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/sw_temp_5 (FF)
  Destination:          M1/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (1.168 - 1.163)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/sw_temp_5 to M1/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y60.DQ      Tcko                  0.259   M1/sw_temp<5>
                                                       M1/sw_temp_5
    SLICE_X92Y57.B1      net (fanout=1)        0.536   M1/sw_temp<5>
    SLICE_X92Y57.COUT    Topcyb                0.299   M1/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       M1/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<1>
                                                       M1/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X92Y58.CIN     net (fanout=1)        0.000   M1/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X92Y58.BMUX    Tcinb                 0.157   M1/sw_temp_7_ML_LUT_DELAY_SIG_ML3
                                                       M1/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X70Y58.A6      net (fanout=42)       0.744   M1/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X70Y58.A       Tilo                  0.043   M1/_n0243_inv1_cepot_cepot
                                                       M1/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X42Y47.CE      net (fanout=6)        0.928   M1/_n0243_inv1_cepot_cepot
    SLICE_X42Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       M1/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.936ns logic, 2.208ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M3/M2/S_0 (SLICE_X33Y80.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/M2/S_0_1 (FF)
  Destination:          M3/M2/S_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/M2/S_0_1 to M3/M2/S_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y80.AQ      Tcko                  0.100   SEGEN_OBUF
                                                       M3/M2/S_0_1
    SLICE_X33Y80.A5      net (fanout=1)        0.079   M3/M2/S_0_1
    SLICE_X33Y80.CLK     Tah         (-Th)     0.032   M3/M2/S<1>
                                                       M3/M2/state[1]_PWR_1_o_select_17_OUT<0>1
                                                       M3/M2/S_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.068ns logic, 0.079ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point M3/M2/state_FSM_FFd1 (SLICE_X33Y81.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/M2/Go_1 (FF)
  Destination:          M3/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.070 - 0.059)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/M2/Go_1 to M3/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.BQ      Tcko                  0.100   M3/M2/Go<1>
                                                       M3/M2/Go_1
    SLICE_X33Y81.D6      net (fanout=4)        0.107   M3/M2/Go<1>
    SLICE_X33Y81.CLK     Tah         (-Th)     0.033   M3/M2/state_FSM_FFd1
                                                       M3/M2/state_FSM_FFd1-In1
                                                       M3/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.067ns logic, 0.107ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point M3/M2/state_FSM_FFd1 (SLICE_X33Y81.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/M2/Go_0 (FF)
  Destination:          M3/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.070 - 0.059)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/M2/Go_0 to M3/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.AQ      Tcko                  0.100   M3/M2/Go<1>
                                                       M3/M2/Go_0
    SLICE_X33Y81.D5      net (fanout=5)        0.140   M3/M2/Go<0>
    SLICE_X33Y81.CLK     Tah         (-Th)     0.033   M3/M2/state_FSM_FFd1
                                                       M3/M2/state_FSM_FFd1-In1
                                                       M3/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.207ns (0.067ns logic, 0.140ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: M7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: M7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: M7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: M7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: M7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: M7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.547|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5103 paths, 0 nets, and 649 connections

Design statistics:
   Minimum period:   3.547ns{1}   (Maximum frequency: 281.928MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 22 10:06:50 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 794 MB



