
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2985 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_test/inst'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_test/inst'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_test/inst'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_test/inst'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_motor_X/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_motor_X/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_motor_X/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_motor_X/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_motor_Z/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_motor_Z/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_motor_Z/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_motor_Z/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_motor_Y/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_motor_Y/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_motor_Y/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_motor_Y/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_0/design_1_axi_motor_Y_0_board.xdc] for cell 'design_1_i/axi_motor_E/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_0/design_1_axi_motor_Y_0_board.xdc] for cell 'design_1_i/axi_motor_E/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_0/design_1_axi_motor_Y_0.xdc] for cell 'design_1_i/axi_motor_E/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_0/design_1_axi_motor_Y_0.xdc] for cell 'design_1_i/axi_motor_E/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_1/design_1_axi_motor_Y_1_board.xdc] for cell 'design_1_i/axi_limit_min/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_1/design_1_axi_motor_Y_1_board.xdc] for cell 'design_1_i/axi_limit_min/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_1/design_1_axi_motor_Y_1.xdc] for cell 'design_1_i/axi_limit_min/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_motor_Y_1/design_1_axi_motor_Y_1.xdc] for cell 'design_1_i/axi_limit_min/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_limit_min_0/design_1_axi_limit_min_0_board.xdc] for cell 'design_1_i/axi_limit_max/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_limit_min_0/design_1_axi_limit_min_0_board.xdc] for cell 'design_1_i/axi_limit_max/U0'
Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_limit_min_0/design_1_axi_limit_min_0.xdc] for cell 'design_1_i/axi_limit_max/U0'
Finished Parsing XDC File [e:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/sources_1/bd/design_1/ip/design_1_axi_limit_min_0/design_1_axi_limit_min_0.xdc] for cell 'design_1_i/axi_limit_max/U0'
Parsing XDC File [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/constrs_1/new/constriant.xdc]
Finished Parsing XDC File [E:/Projects/3D/Firmware_z7/project_0506/project_0506.srcs/constrs_1/new/constriant.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1956 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1924 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 837.246 ; gain = 461.828
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 839.852 ; gain = 2.605
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1417.383 ; gain = 1.188
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1679aa8d2

Time (s): cpu = 00:00:03 ; elapsed = 00:02:10 . Memory (MB): peak = 1417.605 ; gain = 38.859

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1dbeca4a5

Time (s): cpu = 00:00:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1417.605 ; gain = 38.859
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1218be92f

Time (s): cpu = 00:00:07 ; elapsed = 00:02:13 . Memory (MB): peak = 1417.605 ; gain = 38.859
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 346 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1cd20e9f6

Time (s): cpu = 00:00:08 ; elapsed = 00:02:15 . Memory (MB): peak = 1417.605 ; gain = 38.859
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 354 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1cd20e9f6

Time (s): cpu = 00:00:09 ; elapsed = 00:02:16 . Memory (MB): peak = 1417.605 ; gain = 38.859
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1cd20e9f6

Time (s): cpu = 00:00:10 ; elapsed = 00:02:17 . Memory (MB): peak = 1417.605 ; gain = 38.859
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1cd20e9f6

Time (s): cpu = 00:00:10 ; elapsed = 00:02:17 . Memory (MB): peak = 1417.605 ; gain = 38.859
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1417.605 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cd20e9f6

Time (s): cpu = 00:00:11 ; elapsed = 00:02:17 . Memory (MB): peak = 1417.605 ; gain = 38.859

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.676 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 2167888b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1636.352 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2167888b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1636.352 ; gain = 218.746
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:02:49 . Memory (MB): peak = 1636.352 ; gain = 799.105
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.396 . Memory (MB): peak = 1636.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1636.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1636.352 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18f572768

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1636.352 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10df0f10e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1acb67c6e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1acb67c6e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1636.352 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1acb67c6e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a171086f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a171086f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2fcea76

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ecadb8e3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23bcd18ad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 265405573

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 247ea6315

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 247ea6315

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1636.352 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 247ea6315

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 177a623dc

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 177a623dc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1636.352 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.748. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dd439ec5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1636.352 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1dd439ec5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dd439ec5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dd439ec5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15be6acc6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1636.352 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15be6acc6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1636.352 ; gain = 0.000
Ending Placer Task | Checksum: d2d1a09e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1636.352 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1636.352 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1636.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1636.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 1636.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1636.352 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ba4d577c ConstDB: 0 ShapeSum: 18844922 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 109dc3fdf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1636.352 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8b0fbf31 NumContArr: 7ecc80ae Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109dc3fdf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 109dc3fdf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1636.352 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 109dc3fdf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1636.352 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 228346a44

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1641.531 ; gain = 5.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.736 | TNS=0.000  | WHS=-0.192 | THS=-41.527|

Phase 2 Router Initialization | Checksum: 1cfed31f5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1651.164 ; gain = 14.813

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c7cb0461

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1653.230 ; gain = 16.879

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1351
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.328 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ecdeb0d6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 1653.852 ; gain = 17.500

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.036 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12660ad35

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1653.852 ; gain = 17.500
Phase 4 Rip-up And Reroute | Checksum: 12660ad35

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1653.852 ; gain = 17.500

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12660ad35

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1653.852 ; gain = 17.500

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12660ad35

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1653.852 ; gain = 17.500
Phase 5 Delay and Skew Optimization | Checksum: 12660ad35

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1653.852 ; gain = 17.500

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 118ff83b2

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1653.852 ; gain = 17.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.050 | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13f90fb3f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1653.852 ; gain = 17.500
Phase 6 Post Hold Fix | Checksum: 13f90fb3f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1653.852 ; gain = 17.500

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.77239 %
  Global Horizontal Routing Utilization  = 4.63303 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e9877790

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 1653.852 ; gain = 17.500

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e9877790

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 1653.852 ; gain = 17.500

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dec2bff3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1654.082 ; gain = 17.730

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.050 | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1dec2bff3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1654.082 ; gain = 17.730
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1654.082 ; gain = 17.730

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1654.082 ; gain = 17.730
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1654.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Projects/3D/Firmware_z7/project_0506/project_0506.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1654.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
86 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1706.555 ; gain = 52.473
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CSCL-1] Clocked by a non-clock net.: Net <const0> is a non-clock net, connected to the clock port on HW Debug core dbg_hub.  Please verify this is correct.
WARNING: [DRC CSCL-1] Clocked by a non-clock net.: Net <const0> is a non-clock net, connected to the clock port on HW Debug core ila_test.  Please verify this is correct.
WARNING: [DRC RTSTAT-10] No routable loads: 59 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[3], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[4], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[5], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[6], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[7], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[8], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[9], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[10], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[11]... and (the first 15 of 41 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 2133.715 ; gain = 424.152
INFO: [Common 17-206] Exiting Vivado at Sat Jun  8 09:30:17 2019...
