git clone --depth 1 --no-tags https://github.com/shifengzhicheng/ASIC_Whack_A_Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644959898
git clone --depth 1 --no-tags https://github.com/Sinan997/embedded-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647407920
git clone --depth 1 --no-tags https://github.com/Rqph/DE10-LITE-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643161839
git clone --depth 1 --no-tags https://github.com/uiysda/ALU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648653279
git clone --depth 1 --no-tags https://github.com/reshma0639/Polar-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645449973
git clone --depth 1 --no-tags https://github.com/kiwih/tt03p5-verilog-qtcoreA1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646515190
git clone --depth 1 --no-tags https://github.com/egegonul/opensparc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643074262
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/Systolic_Arrays.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649025150
git clone --depth 1 --no-tags https://github.com/Satyamverma0721/4-Bit-Ripple-carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646964028
git clone --depth 1 --no-tags https://github.com/TarunkumarKondala/Router_1-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644318825
git clone --depth 1 --no-tags https://github.com/Vamsi12345-eng/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648261395
git clone --depth 1 --no-tags https://github.com/islam-nasser0/implementation-of-16-BITS-MIPS-MICROPROCESSOR-on-ICC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643238239
git clone --depth 1 --no-tags https://github.com/Satyamverma0721/Half-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645450460
git clone --depth 1 --no-tags https://github.com/Al-Amin134/Verilog-DSD-LAB-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648893055
git clone --depth 1 --no-tags https://github.com/Sushma-Soni/practiceverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646825764
git clone --depth 1 --no-tags https://github.com/NimaEnigma/Hardwar_c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648072258
git clone --depth 1 --no-tags https://github.com/saraa-mohamedd/Pipelined-RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648785454
git clone --depth 1 --no-tags https://github.com/Aayushi-J/Verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646247598
git clone --depth 1 --no-tags https://github.com/Satyamverma0721/Full-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648309292
git clone --depth 1 --no-tags https://github.com/capt-FROSTY/Car_Parking_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649003864
git clone --depth 1 --no-tags https://github.com/reshma0639/POLAR-ENCODER-DECODER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645452798
git clone --depth 1 --no-tags https://github.com/wangc0812/rics_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646705007
git clone --depth 1 --no-tags https://github.com/scottsus/EE457.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646287438
git clone --depth 1 --no-tags https://github.com/wilb-bit/HDMI-Embedded.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644780259
git clone --depth 1 --no-tags https://github.com/pathces-gone/snuriscv-version2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646387923
git clone --depth 1 --no-tags https://github.com/dakshinatharindu/matrix-multiplier-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648481059
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/router_fifo-Day-056-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649390711
git clone --depth 1 --no-tags https://github.com/ycx122/Single-cycle-multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646323524
git clone --depth 1 --no-tags https://github.com/Harshal-0510/Approximate_Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642938574
git clone --depth 1 --no-tags https://github.com/DPhongUIT2021/Floating-Point-Multiplier-32bit-base-on-Indian-Vedic-mathematics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642761778
git clone --depth 1 --no-tags https://github.com/greentextterminal/FPGA_Slot_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642163546
git clone --depth 1 --no-tags https://github.com/Satyamverma0721/Full-Subtractor-Using-Half-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648328484
git clone --depth 1 --no-tags https://github.com/XeniaPhe/MIPS-Extended.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648389252
git clone --depth 1 --no-tags https://github.com/SeyyedAhmadRokni/Risc5_signle_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643794418
git clone --depth 1 --no-tags https://github.com/amir-hossein-shahgholi/CA-CA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649291572
git clone --depth 1 --no-tags https://github.com/CHS-SANDEEP/Router1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646153945
git clone --depth 1 --no-tags https://github.com/amir-hossein-shahgholi/CA-CA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649294380
git clone --depth 1 --no-tags https://github.com/Satyamverma0721/Full-Adder-Using-If-Else.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646963468
git clone --depth 1 --no-tags https://github.com/Vellarity/Mospolytech__FPGA_ciphers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649145799
git clone --depth 1 --no-tags https://github.com/hwlabnitc/Finite-State-Machines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646801678
git clone --depth 1 --no-tags https://github.com/casonk/CSC565-Computer_System_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643365259
git clone --depth 1 --no-tags https://github.com/RajuMachupalli/IterativeMAC_carnival.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644997752
git clone --depth 1 --no-tags https://github.com/rebek-007/riscvisa_ifu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646287757
git clone --depth 1 --no-tags https://github.com/maj77/Karatsuba_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646419777
git clone --depth 1 --no-tags https://github.com/SSJ2085/Router-1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642577666
git clone --depth 1 --no-tags https://github.com/Arafat-Kabir/PiCaSO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647469191
git clone --depth 1 --no-tags https://github.com/haiyangqin/verilog-axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647655545
git clone --depth 1 --no-tags https://github.com/TheFishBubbled/Risc-VCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648284136
git clone --depth 1 --no-tags https://github.com/4z0t/veriloglabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648374495
git clone --depth 1 --no-tags https://github.com/abrarfahim-afi/MBIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645634157
git clone --depth 1 --no-tags https://github.com/VVsxmja/MIPS31-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645439335
git clone --depth 1 --no-tags https://github.com/adar-sh/NxN-Systolic-Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648604660
git clone --depth 1 --no-tags https://github.com/zafshin/Minesweeper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645781862
git clone --depth 1 --no-tags https://github.com/ajiiit/Sigmoid-Function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648594305
git clone --depth 1 --no-tags https://github.com/nanana2002/riscvDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647838706
git clone --depth 1 --no-tags https://github.com/taylorychen/Sky-Stacker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647987176
git clone --depth 1 --no-tags https://github.com/Falcom4000/new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642189489
git clone --depth 1 --no-tags https://github.com/Satyamverma0721/Half-Subtactor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648307652
git clone --depth 1 --no-tags https://github.com/m4dem0x60/communication_protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647023525
git clone --depth 1 --no-tags https://github.com/sangamanathpuncham/Ring_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647102555
git clone --depth 1 --no-tags https://github.com/zainali28/RISCV-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649087891
git clone --depth 1 --no-tags https://github.com/2wodms/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649247788
git clone --depth 1 --no-tags https://github.com/JayadityaVLSI/counter_10bit_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647526594
git clone --depth 1 --no-tags https://github.com/MuhammadTalhaPawa/verilog-series-multiplier-4x4-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646172736
git clone --depth 1 --no-tags https://github.com/syedr3/ECE-385-Final-Project-PONG-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646150522
git clone --depth 1 --no-tags https://github.com/Lucalini/BCD-to-Seven-Segment-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648512164
git clone --depth 1 --no-tags https://github.com/millerresearch/tt03p5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648545227
git clone --depth 1 --no-tags https://github.com/OmarMiniesy/RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648142975
git clone --depth 1 --no-tags https://github.com/MoFaraz/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648376913
git clone --depth 1 --no-tags https://github.com/IgorVoronetchi/Proiect_CLP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647368309
git clone --depth 1 --no-tags https://github.com/Ctr011/CS161L-Lab06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648830753
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/hamming_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645500293
git clone --depth 1 --no-tags https://github.com/AnnalingamGowsigan/building_a_simple_processor_and_memory_hierarchy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645413060
git clone --depth 1 --no-tags https://github.com/avdssrk/UART_Virtex6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644676392
git clone --depth 1 --no-tags https://github.com/Tanvir-Rizve/SIMD-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644719054
git clone --depth 1 --no-tags https://github.com/kiarashk8128/ceTech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648070887
git clone --depth 1 --no-tags https://github.com/amirkoochk/-229-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648073033
git clone --depth 1 --no-tags https://github.com/CaptainRhett/Verilog-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647675421
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/malik_efabless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646280142
git clone --depth 1 --no-tags https://github.com/RoundShee/DigClockOnDE2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645319697
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-KickAndRun_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648700736
git clone --depth 1 --no-tags https://github.com/josemgaleas/caravel_cocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644026861
git clone --depth 1 --no-tags https://github.com/akhilmalladi/I2C_PROTOCOL_FSM_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643923821
git clone --depth 1 --no-tags https://github.com/josemgaleas/caravel_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644009468
git clone --depth 1 --no-tags https://github.com/TristanJeferson/Coffee-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644070828
git clone --depth 1 --no-tags https://github.com/VigneshKarthikV/IRIS_LABS_REC_211EC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644584178
git clone --depth 1 --no-tags https://github.com/samuelzureick/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644478194
git clone --depth 1 --no-tags https://github.com/IshtaJayakody/8-bit-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643319234
git clone --depth 1 --no-tags https://github.com/EmbeddedCamerata/Convolution_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643210988
git clone --depth 1 --no-tags https://github.com/binfu1/vivado-axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643052206
git clone --depth 1 --no-tags https://github.com/AhmedHany1212/xor-verification-using-cocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642655367
git clone --depth 1 --no-tags https://github.com/asinghani/18224-tapeout-s23-caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642206092
git clone --depth 1 --no-tags https://github.com/Adr-hyng/FPGA-Counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642682671
git clone --depth 1 --no-tags https://github.com/Adomnr/4-deep-FIfo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642809483
git clone --depth 1 --no-tags https://github.com/harshwanwale/Counter-using-verilog-and-DE10Lite-Fpga-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644206705
git clone --depth 1 --no-tags https://github.com/nicedayd/car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642433427
