digraph "CFG for '_Z10initKernelPdi' function" {
	label="CFG for '_Z10initKernelPdi' function";

	Node0x5ba41f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = getelementptr i8, i8 addrspace(4)* %3, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = mul i32 %4, %8\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %13 = getelementptr i8, i8 addrspace(4)* %3, i64 6\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 2, !range !4, !invariant.load !5\l  %16 = zext i16 %15 to i32\l  %17 = mul i32 %12, %16\l  %18 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %19 = add i32 %17, %18\l  %20 = add nsw i32 %1, 2\l  %21 = icmp slt i32 %11, %20\l  %22 = icmp slt i32 %19, %20\l  %23 = select i1 %21, i1 %22, i1 false\l  br i1 %23, label %24, label %29\l|{<s0>T|<s1>F}}"];
	Node0x5ba41f0:s0 -> Node0x5ba7d40;
	Node0x5ba41f0:s1 -> Node0x5ba7dd0;
	Node0x5ba7d40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%24:\l24:                                               \l  %25 = mul nsw i32 %19, %20\l  %26 = add nsw i32 %25, %11\l  %27 = sext i32 %26 to i64\l  %28 = getelementptr inbounds double, double addrspace(1)* %0, i64 %27\l  store double 0.000000e+00, double addrspace(1)* %28, align 8, !tbaa !7\l  br label %29\l}"];
	Node0x5ba7d40 -> Node0x5ba7dd0;
	Node0x5ba7dd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  ret void\l}"];
}
