#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ca7130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ca72c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1c982d0 .functor NOT 1, L_0x1d072f0, C4<0>, C4<0>, C4<0>;
L_0x1d070d0 .functor XOR 2, L_0x1d06f90, L_0x1d07030, C4<00>, C4<00>;
L_0x1d071e0 .functor XOR 2, L_0x1d070d0, L_0x1d07140, C4<00>, C4<00>;
v0x1cfdd10_0 .net *"_ivl_10", 1 0, L_0x1d07140;  1 drivers
v0x1cfde10_0 .net *"_ivl_12", 1 0, L_0x1d071e0;  1 drivers
v0x1cfdef0_0 .net *"_ivl_2", 1 0, L_0x1d010d0;  1 drivers
v0x1cfdfb0_0 .net *"_ivl_4", 1 0, L_0x1d06f90;  1 drivers
v0x1cfe090_0 .net *"_ivl_6", 1 0, L_0x1d07030;  1 drivers
v0x1cfe1c0_0 .net *"_ivl_8", 1 0, L_0x1d070d0;  1 drivers
v0x1cfe2a0_0 .net "a", 0 0, v0x1cf82d0_0;  1 drivers
v0x1cfe340_0 .net "b", 0 0, v0x1cf8370_0;  1 drivers
v0x1cfe3e0_0 .net "c", 0 0, v0x1cf8410_0;  1 drivers
v0x1cfe480_0 .var "clk", 0 0;
v0x1cfe520_0 .net "d", 0 0, v0x1cf8550_0;  1 drivers
v0x1cfe5c0_0 .net "out_pos_dut", 0 0, L_0x1d06bc0;  1 drivers
v0x1cfe660_0 .net "out_pos_ref", 0 0, L_0x1cffb90;  1 drivers
v0x1cfe700_0 .net "out_sop_dut", 0 0, L_0x1d026a0;  1 drivers
v0x1cfe7a0_0 .net "out_sop_ref", 0 0, L_0x1cd2a80;  1 drivers
v0x1cfe840_0 .var/2u "stats1", 223 0;
v0x1cfe8e0_0 .var/2u "strobe", 0 0;
v0x1cfe980_0 .net "tb_match", 0 0, L_0x1d072f0;  1 drivers
v0x1cfea50_0 .net "tb_mismatch", 0 0, L_0x1c982d0;  1 drivers
v0x1cfeaf0_0 .net "wavedrom_enable", 0 0, v0x1cf8820_0;  1 drivers
v0x1cfebc0_0 .net "wavedrom_title", 511 0, v0x1cf88c0_0;  1 drivers
L_0x1d010d0 .concat [ 1 1 0 0], L_0x1cffb90, L_0x1cd2a80;
L_0x1d06f90 .concat [ 1 1 0 0], L_0x1cffb90, L_0x1cd2a80;
L_0x1d07030 .concat [ 1 1 0 0], L_0x1d06bc0, L_0x1d026a0;
L_0x1d07140 .concat [ 1 1 0 0], L_0x1cffb90, L_0x1cd2a80;
L_0x1d072f0 .cmp/eeq 2, L_0x1d010d0, L_0x1d071e0;
S_0x1ca7450 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ca72c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c986b0 .functor AND 1, v0x1cf8410_0, v0x1cf8550_0, C4<1>, C4<1>;
L_0x1c98a90 .functor NOT 1, v0x1cf82d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c98e70 .functor NOT 1, v0x1cf8370_0, C4<0>, C4<0>, C4<0>;
L_0x1c990f0 .functor AND 1, L_0x1c98a90, L_0x1c98e70, C4<1>, C4<1>;
L_0x1cb1dd0 .functor AND 1, L_0x1c990f0, v0x1cf8410_0, C4<1>, C4<1>;
L_0x1cd2a80 .functor OR 1, L_0x1c986b0, L_0x1cb1dd0, C4<0>, C4<0>;
L_0x1cff010 .functor NOT 1, v0x1cf8370_0, C4<0>, C4<0>, C4<0>;
L_0x1cff080 .functor OR 1, L_0x1cff010, v0x1cf8550_0, C4<0>, C4<0>;
L_0x1cff190 .functor AND 1, v0x1cf8410_0, L_0x1cff080, C4<1>, C4<1>;
L_0x1cff250 .functor NOT 1, v0x1cf82d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cff320 .functor OR 1, L_0x1cff250, v0x1cf8370_0, C4<0>, C4<0>;
L_0x1cff390 .functor AND 1, L_0x1cff190, L_0x1cff320, C4<1>, C4<1>;
L_0x1cff510 .functor NOT 1, v0x1cf8370_0, C4<0>, C4<0>, C4<0>;
L_0x1cff580 .functor OR 1, L_0x1cff510, v0x1cf8550_0, C4<0>, C4<0>;
L_0x1cff4a0 .functor AND 1, v0x1cf8410_0, L_0x1cff580, C4<1>, C4<1>;
L_0x1cff710 .functor NOT 1, v0x1cf82d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cff810 .functor OR 1, L_0x1cff710, v0x1cf8550_0, C4<0>, C4<0>;
L_0x1cff8d0 .functor AND 1, L_0x1cff4a0, L_0x1cff810, C4<1>, C4<1>;
L_0x1cffa80 .functor XNOR 1, L_0x1cff390, L_0x1cff8d0, C4<0>, C4<0>;
v0x1c97c00_0 .net *"_ivl_0", 0 0, L_0x1c986b0;  1 drivers
v0x1c98000_0 .net *"_ivl_12", 0 0, L_0x1cff010;  1 drivers
v0x1c983e0_0 .net *"_ivl_14", 0 0, L_0x1cff080;  1 drivers
v0x1c987c0_0 .net *"_ivl_16", 0 0, L_0x1cff190;  1 drivers
v0x1c98ba0_0 .net *"_ivl_18", 0 0, L_0x1cff250;  1 drivers
v0x1c98f80_0 .net *"_ivl_2", 0 0, L_0x1c98a90;  1 drivers
v0x1c99200_0 .net *"_ivl_20", 0 0, L_0x1cff320;  1 drivers
v0x1cf6840_0 .net *"_ivl_24", 0 0, L_0x1cff510;  1 drivers
v0x1cf6920_0 .net *"_ivl_26", 0 0, L_0x1cff580;  1 drivers
v0x1cf6a00_0 .net *"_ivl_28", 0 0, L_0x1cff4a0;  1 drivers
v0x1cf6ae0_0 .net *"_ivl_30", 0 0, L_0x1cff710;  1 drivers
v0x1cf6bc0_0 .net *"_ivl_32", 0 0, L_0x1cff810;  1 drivers
v0x1cf6ca0_0 .net *"_ivl_36", 0 0, L_0x1cffa80;  1 drivers
L_0x7fa927263018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1cf6d60_0 .net *"_ivl_38", 0 0, L_0x7fa927263018;  1 drivers
v0x1cf6e40_0 .net *"_ivl_4", 0 0, L_0x1c98e70;  1 drivers
v0x1cf6f20_0 .net *"_ivl_6", 0 0, L_0x1c990f0;  1 drivers
v0x1cf7000_0 .net *"_ivl_8", 0 0, L_0x1cb1dd0;  1 drivers
v0x1cf70e0_0 .net "a", 0 0, v0x1cf82d0_0;  alias, 1 drivers
v0x1cf71a0_0 .net "b", 0 0, v0x1cf8370_0;  alias, 1 drivers
v0x1cf7260_0 .net "c", 0 0, v0x1cf8410_0;  alias, 1 drivers
v0x1cf7320_0 .net "d", 0 0, v0x1cf8550_0;  alias, 1 drivers
v0x1cf73e0_0 .net "out_pos", 0 0, L_0x1cffb90;  alias, 1 drivers
v0x1cf74a0_0 .net "out_sop", 0 0, L_0x1cd2a80;  alias, 1 drivers
v0x1cf7560_0 .net "pos0", 0 0, L_0x1cff390;  1 drivers
v0x1cf7620_0 .net "pos1", 0 0, L_0x1cff8d0;  1 drivers
L_0x1cffb90 .functor MUXZ 1, L_0x7fa927263018, L_0x1cff390, L_0x1cffa80, C4<>;
S_0x1cf77a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ca72c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1cf82d0_0 .var "a", 0 0;
v0x1cf8370_0 .var "b", 0 0;
v0x1cf8410_0 .var "c", 0 0;
v0x1cf84b0_0 .net "clk", 0 0, v0x1cfe480_0;  1 drivers
v0x1cf8550_0 .var "d", 0 0;
v0x1cf8640_0 .var/2u "fail", 0 0;
v0x1cf86e0_0 .var/2u "fail1", 0 0;
v0x1cf8780_0 .net "tb_match", 0 0, L_0x1d072f0;  alias, 1 drivers
v0x1cf8820_0 .var "wavedrom_enable", 0 0;
v0x1cf88c0_0 .var "wavedrom_title", 511 0;
E_0x1ca5af0/0 .event negedge, v0x1cf84b0_0;
E_0x1ca5af0/1 .event posedge, v0x1cf84b0_0;
E_0x1ca5af0 .event/or E_0x1ca5af0/0, E_0x1ca5af0/1;
S_0x1cf7ad0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1cf77a0;
 .timescale -12 -12;
v0x1cf7d10_0 .var/2s "i", 31 0;
E_0x1ca5990 .event posedge, v0x1cf84b0_0;
S_0x1cf7e10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1cf77a0;
 .timescale -12 -12;
v0x1cf8010_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cf80f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1cf77a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cf8aa0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ca72c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cffd40 .functor AND 1, v0x1cf82d0_0, v0x1cf8370_0, C4<1>, C4<1>;
L_0x1cffee0 .functor AND 1, L_0x1cffd40, v0x1cf8410_0, C4<1>, C4<1>;
L_0x1d000d0 .functor NOT 1, v0x1cf8550_0, C4<0>, C4<0>, C4<0>;
L_0x1d00250 .functor AND 1, L_0x1cffee0, L_0x1d000d0, C4<1>, C4<1>;
L_0x1d00390 .functor NOT 1, L_0x1d00250, C4<0>, C4<0>, C4<0>;
L_0x1d00450 .functor NOT 1, v0x1cf82d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d00610 .functor AND 1, L_0x1d00450, v0x1cf8370_0, C4<1>, C4<1>;
L_0x1d006d0 .functor AND 1, L_0x1d00610, v0x1cf8410_0, C4<1>, C4<1>;
L_0x1d007e0 .functor AND 1, L_0x1d006d0, v0x1cf8550_0, C4<1>, C4<1>;
L_0x1d008a0 .functor NOT 1, L_0x1d007e0, C4<0>, C4<0>, C4<0>;
L_0x1d009c0 .functor OR 1, L_0x1d00390, L_0x1d008a0, C4<0>, C4<0>;
L_0x1d00a80 .functor NOT 1, v0x1cf82d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d00b60 .functor AND 1, L_0x1d00a80, v0x1cf8370_0, C4<1>, C4<1>;
L_0x1d00c20 .functor AND 1, L_0x1d00b60, v0x1cf8410_0, C4<1>, C4<1>;
L_0x1d00af0 .functor NOT 1, v0x1cf8550_0, C4<0>, C4<0>, C4<0>;
L_0x1d00d60 .functor AND 1, L_0x1d00c20, L_0x1d00af0, C4<1>, C4<1>;
L_0x1d00f00 .functor NOT 1, L_0x1d00d60, C4<0>, C4<0>, C4<0>;
L_0x1d00fc0 .functor OR 1, L_0x1d009c0, L_0x1d00f00, C4<0>, C4<0>;
L_0x1d01170 .functor NOT 1, v0x1cf82d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d011e0 .functor NOT 1, v0x1cf8370_0, C4<0>, C4<0>, C4<0>;
L_0x1d01300 .functor AND 1, L_0x1d01170, L_0x1d011e0, C4<1>, C4<1>;
L_0x1d01410 .functor AND 1, L_0x1d01300, v0x1cf8410_0, C4<1>, C4<1>;
L_0x1d01590 .functor AND 1, L_0x1d01410, v0x1cf8550_0, C4<1>, C4<1>;
L_0x1d01650 .functor NOT 1, L_0x1d01590, C4<0>, C4<0>, C4<0>;
L_0x1d017e0 .functor OR 1, L_0x1d00fc0, L_0x1d01650, C4<0>, C4<0>;
L_0x1d018f0 .functor NOT 1, v0x1cf8370_0, C4<0>, C4<0>, C4<0>;
L_0x1d01a40 .functor AND 1, v0x1cf82d0_0, L_0x1d018f0, C4<1>, C4<1>;
L_0x1d01b00 .functor NOT 1, v0x1cf8410_0, C4<0>, C4<0>, C4<0>;
L_0x1d01c60 .functor AND 1, L_0x1d01a40, L_0x1d01b00, C4<1>, C4<1>;
L_0x1d01d70 .functor AND 1, L_0x1d01c60, v0x1cf8550_0, C4<1>, C4<1>;
L_0x1d01f30 .functor NOT 1, L_0x1d01d70, C4<0>, C4<0>, C4<0>;
L_0x1d01ff0 .functor OR 1, L_0x1d017e0, L_0x1d01f30, C4<0>, C4<0>;
L_0x1d02210 .functor NOT 1, v0x1cf82d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d02280 .functor NOT 1, v0x1cf8370_0, C4<0>, C4<0>, C4<0>;
L_0x1d02410 .functor AND 1, L_0x1d02210, L_0x1d02280, C4<1>, C4<1>;
L_0x1d02520 .functor AND 1, L_0x1d02410, v0x1cf8410_0, C4<1>, C4<1>;
L_0x1d02710 .functor NOT 1, v0x1cf8550_0, C4<0>, C4<0>, C4<0>;
L_0x1d02780 .functor AND 1, L_0x1d02520, L_0x1d02710, C4<1>, C4<1>;
L_0x1d025e0 .functor NOT 1, L_0x1d02780, C4<0>, C4<0>, C4<0>;
L_0x1d026a0 .functor OR 1, L_0x1d01ff0, L_0x1d025e0, C4<0>, C4<0>;
L_0x1d02c10 .functor NOT 1, v0x1cf82d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d02c80 .functor NOT 1, v0x1cf8370_0, C4<0>, C4<0>, C4<0>;
L_0x1d02e50 .functor AND 1, L_0x1d02c10, L_0x1d02c80, C4<1>, C4<1>;
L_0x1d02f60 .functor NOT 1, v0x1cf8410_0, C4<0>, C4<0>, C4<0>;
L_0x1d03140 .functor AND 1, L_0x1d02e50, L_0x1d02f60, C4<1>, C4<1>;
L_0x1d03250 .functor AND 1, L_0x1d03140, v0x1cf8550_0, C4<1>, C4<1>;
L_0x1d03490 .functor NOT 1, v0x1cf8370_0, C4<0>, C4<0>, C4<0>;
L_0x1d03500 .functor AND 1, v0x1cf82d0_0, L_0x1d03490, C4<1>, C4<1>;
L_0x1d03750 .functor NOT 1, v0x1cf8410_0, C4<0>, C4<0>, C4<0>;
L_0x1d037c0 .functor AND 1, L_0x1d03500, L_0x1d03750, C4<1>, C4<1>;
L_0x1d03a70 .functor NOT 1, v0x1cf8550_0, C4<0>, C4<0>, C4<0>;
L_0x1d03ae0 .functor AND 1, L_0x1d037c0, L_0x1d03a70, C4<1>, C4<1>;
L_0x1d03da0 .functor OR 1, L_0x1d03250, L_0x1d03ae0, C4<0>, C4<0>;
L_0x1d03eb0 .functor NOT 1, v0x1cf8370_0, C4<0>, C4<0>, C4<0>;
L_0x1d040e0 .functor AND 1, v0x1cf82d0_0, L_0x1d03eb0, C4<1>, C4<1>;
L_0x1d041a0 .functor NOT 1, v0x1cf8410_0, C4<0>, C4<0>, C4<0>;
L_0x1d045f0 .functor AND 1, L_0x1d040e0, L_0x1d041a0, C4<1>, C4<1>;
L_0x1d04700 .functor AND 1, L_0x1d045f0, v0x1cf8550_0, C4<1>, C4<1>;
L_0x1d04bb0 .functor OR 1, L_0x1d03da0, L_0x1d04700, C4<0>, C4<0>;
L_0x1d04cc0 .functor AND 1, v0x1cf82d0_0, v0x1cf8370_0, C4<1>, C4<1>;
L_0x1d05130 .functor NOT 1, v0x1cf8410_0, C4<0>, C4<0>, C4<0>;
L_0x1d051a0 .functor AND 1, L_0x1d04cc0, L_0x1d05130, C4<1>, C4<1>;
L_0x1d054b0 .functor NOT 1, v0x1cf8550_0, C4<0>, C4<0>, C4<0>;
L_0x1d05520 .functor AND 1, L_0x1d051a0, L_0x1d054b0, C4<1>, C4<1>;
L_0x1d05840 .functor OR 1, L_0x1d04bb0, L_0x1d05520, C4<0>, C4<0>;
L_0x1d05950 .functor NOT 1, v0x1cf82d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d05be0 .functor AND 1, L_0x1d05950, v0x1cf8370_0, C4<1>, C4<1>;
L_0x1d05ca0 .functor AND 1, L_0x1d05be0, v0x1cf8410_0, C4<1>, C4<1>;
L_0x1d05f90 .functor NOT 1, v0x1cf8550_0, C4<0>, C4<0>, C4<0>;
L_0x1d06000 .functor AND 1, L_0x1d05ca0, L_0x1d05f90, C4<1>, C4<1>;
L_0x1d06350 .functor OR 1, L_0x1d05840, L_0x1d06000, C4<0>, C4<0>;
L_0x1d06460 .functor AND 1, v0x1cf82d0_0, v0x1cf8370_0, C4<1>, C4<1>;
L_0x1d06720 .functor NOT 1, v0x1cf8410_0, C4<0>, C4<0>, C4<0>;
L_0x1d06790 .functor AND 1, L_0x1d06460, L_0x1d06720, C4<1>, C4<1>;
L_0x1d06b00 .functor AND 1, L_0x1d06790, v0x1cf8550_0, C4<1>, C4<1>;
L_0x1d06bc0 .functor OR 1, L_0x1d06350, L_0x1d06b00, C4<0>, C4<0>;
v0x1cf8c60_0 .net *"_ivl_0", 0 0, L_0x1cffd40;  1 drivers
v0x1cf8d40_0 .net *"_ivl_10", 0 0, L_0x1d00450;  1 drivers
v0x1cf8e20_0 .net *"_ivl_100", 0 0, L_0x1d03a70;  1 drivers
v0x1cf8f10_0 .net *"_ivl_102", 0 0, L_0x1d03ae0;  1 drivers
v0x1cf8ff0_0 .net *"_ivl_104", 0 0, L_0x1d03da0;  1 drivers
v0x1cf9120_0 .net *"_ivl_106", 0 0, L_0x1d03eb0;  1 drivers
v0x1cf9200_0 .net *"_ivl_108", 0 0, L_0x1d040e0;  1 drivers
v0x1cf92e0_0 .net *"_ivl_110", 0 0, L_0x1d041a0;  1 drivers
v0x1cf93c0_0 .net *"_ivl_112", 0 0, L_0x1d045f0;  1 drivers
v0x1cf9530_0 .net *"_ivl_114", 0 0, L_0x1d04700;  1 drivers
v0x1cf9610_0 .net *"_ivl_116", 0 0, L_0x1d04bb0;  1 drivers
v0x1cf96f0_0 .net *"_ivl_118", 0 0, L_0x1d04cc0;  1 drivers
v0x1cf97d0_0 .net *"_ivl_12", 0 0, L_0x1d00610;  1 drivers
v0x1cf98b0_0 .net *"_ivl_120", 0 0, L_0x1d05130;  1 drivers
v0x1cf9990_0 .net *"_ivl_122", 0 0, L_0x1d051a0;  1 drivers
v0x1cf9a70_0 .net *"_ivl_124", 0 0, L_0x1d054b0;  1 drivers
v0x1cf9b50_0 .net *"_ivl_126", 0 0, L_0x1d05520;  1 drivers
v0x1cf9d40_0 .net *"_ivl_128", 0 0, L_0x1d05840;  1 drivers
v0x1cf9e20_0 .net *"_ivl_130", 0 0, L_0x1d05950;  1 drivers
v0x1cf9f00_0 .net *"_ivl_132", 0 0, L_0x1d05be0;  1 drivers
v0x1cf9fe0_0 .net *"_ivl_134", 0 0, L_0x1d05ca0;  1 drivers
v0x1cfa0c0_0 .net *"_ivl_136", 0 0, L_0x1d05f90;  1 drivers
v0x1cfa1a0_0 .net *"_ivl_138", 0 0, L_0x1d06000;  1 drivers
v0x1cfa280_0 .net *"_ivl_14", 0 0, L_0x1d006d0;  1 drivers
v0x1cfa360_0 .net *"_ivl_140", 0 0, L_0x1d06350;  1 drivers
v0x1cfa440_0 .net *"_ivl_142", 0 0, L_0x1d06460;  1 drivers
v0x1cfa520_0 .net *"_ivl_144", 0 0, L_0x1d06720;  1 drivers
v0x1cfa600_0 .net *"_ivl_146", 0 0, L_0x1d06790;  1 drivers
v0x1cfa6e0_0 .net *"_ivl_148", 0 0, L_0x1d06b00;  1 drivers
v0x1cfa7c0_0 .net *"_ivl_16", 0 0, L_0x1d007e0;  1 drivers
v0x1cfa8a0_0 .net *"_ivl_18", 0 0, L_0x1d008a0;  1 drivers
v0x1cfa980_0 .net *"_ivl_2", 0 0, L_0x1cffee0;  1 drivers
v0x1cfaa60_0 .net *"_ivl_20", 0 0, L_0x1d009c0;  1 drivers
v0x1cfad50_0 .net *"_ivl_22", 0 0, L_0x1d00a80;  1 drivers
v0x1cfae30_0 .net *"_ivl_24", 0 0, L_0x1d00b60;  1 drivers
v0x1cfaf10_0 .net *"_ivl_26", 0 0, L_0x1d00c20;  1 drivers
v0x1cfaff0_0 .net *"_ivl_28", 0 0, L_0x1d00af0;  1 drivers
v0x1cfb0d0_0 .net *"_ivl_30", 0 0, L_0x1d00d60;  1 drivers
v0x1cfb1b0_0 .net *"_ivl_32", 0 0, L_0x1d00f00;  1 drivers
v0x1cfb290_0 .net *"_ivl_34", 0 0, L_0x1d00fc0;  1 drivers
v0x1cfb370_0 .net *"_ivl_36", 0 0, L_0x1d01170;  1 drivers
v0x1cfb450_0 .net *"_ivl_38", 0 0, L_0x1d011e0;  1 drivers
v0x1cfb530_0 .net *"_ivl_4", 0 0, L_0x1d000d0;  1 drivers
v0x1cfb610_0 .net *"_ivl_40", 0 0, L_0x1d01300;  1 drivers
v0x1cfb6f0_0 .net *"_ivl_42", 0 0, L_0x1d01410;  1 drivers
v0x1cfb7d0_0 .net *"_ivl_44", 0 0, L_0x1d01590;  1 drivers
v0x1cfb8b0_0 .net *"_ivl_46", 0 0, L_0x1d01650;  1 drivers
v0x1cfb990_0 .net *"_ivl_48", 0 0, L_0x1d017e0;  1 drivers
v0x1cfba70_0 .net *"_ivl_50", 0 0, L_0x1d018f0;  1 drivers
v0x1cfbb50_0 .net *"_ivl_52", 0 0, L_0x1d01a40;  1 drivers
v0x1cfbc30_0 .net *"_ivl_54", 0 0, L_0x1d01b00;  1 drivers
v0x1cfbd10_0 .net *"_ivl_56", 0 0, L_0x1d01c60;  1 drivers
v0x1cfbdf0_0 .net *"_ivl_58", 0 0, L_0x1d01d70;  1 drivers
v0x1cfbed0_0 .net *"_ivl_6", 0 0, L_0x1d00250;  1 drivers
v0x1cfbfb0_0 .net *"_ivl_60", 0 0, L_0x1d01f30;  1 drivers
v0x1cfc090_0 .net *"_ivl_62", 0 0, L_0x1d01ff0;  1 drivers
v0x1cfc170_0 .net *"_ivl_64", 0 0, L_0x1d02210;  1 drivers
v0x1cfc250_0 .net *"_ivl_66", 0 0, L_0x1d02280;  1 drivers
v0x1cfc330_0 .net *"_ivl_68", 0 0, L_0x1d02410;  1 drivers
v0x1cfc410_0 .net *"_ivl_70", 0 0, L_0x1d02520;  1 drivers
v0x1cfc4f0_0 .net *"_ivl_72", 0 0, L_0x1d02710;  1 drivers
v0x1cfc5d0_0 .net *"_ivl_74", 0 0, L_0x1d02780;  1 drivers
v0x1cfc6b0_0 .net *"_ivl_76", 0 0, L_0x1d025e0;  1 drivers
v0x1cfc790_0 .net *"_ivl_8", 0 0, L_0x1d00390;  1 drivers
v0x1cfc870_0 .net *"_ivl_80", 0 0, L_0x1d02c10;  1 drivers
v0x1cfcd60_0 .net *"_ivl_82", 0 0, L_0x1d02c80;  1 drivers
v0x1cfce40_0 .net *"_ivl_84", 0 0, L_0x1d02e50;  1 drivers
v0x1cfcf20_0 .net *"_ivl_86", 0 0, L_0x1d02f60;  1 drivers
v0x1cfd000_0 .net *"_ivl_88", 0 0, L_0x1d03140;  1 drivers
v0x1cfd0e0_0 .net *"_ivl_90", 0 0, L_0x1d03250;  1 drivers
v0x1cfd1c0_0 .net *"_ivl_92", 0 0, L_0x1d03490;  1 drivers
v0x1cfd2a0_0 .net *"_ivl_94", 0 0, L_0x1d03500;  1 drivers
v0x1cfd380_0 .net *"_ivl_96", 0 0, L_0x1d03750;  1 drivers
v0x1cfd460_0 .net *"_ivl_98", 0 0, L_0x1d037c0;  1 drivers
v0x1cfd540_0 .net "a", 0 0, v0x1cf82d0_0;  alias, 1 drivers
v0x1cfd5e0_0 .net "b", 0 0, v0x1cf8370_0;  alias, 1 drivers
v0x1cfd6d0_0 .net "c", 0 0, v0x1cf8410_0;  alias, 1 drivers
v0x1cfd7c0_0 .net "d", 0 0, v0x1cf8550_0;  alias, 1 drivers
v0x1cfd8b0_0 .net "out_pos", 0 0, L_0x1d06bc0;  alias, 1 drivers
v0x1cfd970_0 .net "out_sop", 0 0, L_0x1d026a0;  alias, 1 drivers
S_0x1cfdaf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ca72c0;
 .timescale -12 -12;
E_0x1c8d9f0 .event anyedge, v0x1cfe8e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cfe8e0_0;
    %nor/r;
    %assign/vec4 v0x1cfe8e0_0, 0;
    %wait E_0x1c8d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cf77a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf86e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1cf77a0;
T_4 ;
    %wait E_0x1ca5af0;
    %load/vec4 v0x1cf8780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf8640_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1cf77a0;
T_5 ;
    %wait E_0x1ca5990;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %wait E_0x1ca5990;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %wait E_0x1ca5990;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %wait E_0x1ca5990;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %wait E_0x1ca5990;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %wait E_0x1ca5990;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %wait E_0x1ca5990;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %wait E_0x1ca5990;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %wait E_0x1ca5990;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %wait E_0x1ca5990;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %wait E_0x1ca5990;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %wait E_0x1ca5990;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %wait E_0x1ca5990;
    %load/vec4 v0x1cf8640_0;
    %store/vec4 v0x1cf86e0_0, 0, 1;
    %fork t_1, S_0x1cf7ad0;
    %jmp t_0;
    .scope S_0x1cf7ad0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cf7d10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1cf7d10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ca5990;
    %load/vec4 v0x1cf7d10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cf7d10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1cf7d10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1cf77a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ca5af0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf8370_0, 0;
    %assign/vec4 v0x1cf82d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1cf8640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1cf86e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ca72c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cfe480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cfe8e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ca72c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cfe480_0;
    %inv;
    %store/vec4 v0x1cfe480_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ca72c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cf84b0_0, v0x1cfea50_0, v0x1cfe2a0_0, v0x1cfe340_0, v0x1cfe3e0_0, v0x1cfe520_0, v0x1cfe7a0_0, v0x1cfe700_0, v0x1cfe660_0, v0x1cfe5c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ca72c0;
T_9 ;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ca72c0;
T_10 ;
    %wait E_0x1ca5af0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cfe840_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cfe840_0, 4, 32;
    %load/vec4 v0x1cfe980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cfe840_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cfe840_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cfe840_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1cfe7a0_0;
    %load/vec4 v0x1cfe7a0_0;
    %load/vec4 v0x1cfe700_0;
    %xor;
    %load/vec4 v0x1cfe7a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cfe840_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cfe840_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1cfe660_0;
    %load/vec4 v0x1cfe660_0;
    %load/vec4 v0x1cfe5c0_0;
    %xor;
    %load/vec4 v0x1cfe660_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cfe840_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1cfe840_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cfe840_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/ece241_2013_q2/iter1/response2/top_module.sv";
