----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 05/15/2025 04:44:17 PM
-- Design Name: 
-- Module Name: Counter - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity Counter is
    Port ( D : in STD_LOGIC_VECTOR (3 downto 0);
           Res : in STD_LOGIC;
           Clk : in STD_LOGIC;
           Q : out STD_LOGIC_VECTOR (3 downto 0));
end Counter;

architecture Behavioral of Counter is

Component D_FF 
    Port( D : in STD_LOGIC;
          Res : in STD_LOGIC;
          Clk : in STD_LOGIC;
          Q : out STD_LOGIC);
End Component;

begin
    D_FF0 : D_FF
        Port map
            ( D   => D(0),
              Res => Res,
              Clk => Clk,
              Q   => Q(0));
              
    D_FF1 : D_FF
        Port map
            ( D   => D(1),
              Res => Res,
              Clk => Clk,
              Q   => Q(1));
              
    D_FF2 : D_FF
        Port map
            ( D   => D(2),
               Res => Res,
               Clk => Clk,
               Q   => Q(2));

    D_FF3 : D_FF
        Port map
            ( D   => D(3),
              Res => Res,
              Clk => Clk,
              Q   => Q(3));

end Behavioral;
