Analysis & Synthesis report for lab7bonus_top
Mon Dec  4 11:05:06 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Dec  4 11:05:06 2023           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; lab7bonus_top                               ;
; Top-level Entity Name       ; lab7bonus_top                               ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab7bonus_top      ; lab7bonus_top      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Dec  4 11:05:03 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7bonus_top -c lab7bonus_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file decode_execute.sv
    Info (12023): Found entity 1: decode_execute_register File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/decode_execute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_writeback.sv
    Info (12023): Found entity 1: memory_writeback_register File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/memory_writeback.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute_memory.sv
    Info (12023): Found entity 1: execute_memory_register File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/execute_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_decode.sv
    Info (12023): Found entity 1: fetch_decode_register File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/fetch_decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_decoder.sv
    Info (12023): Found entity 1: instruction_decoder File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file shifter.sv
    Info (12023): Found entity 1: shifter File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/shifter.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file lab7_top.sv
    Info (12023): Found entity 1: lab7bonus_top File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv Line: 8
    Info (12023): Found entity 2: LED_controller File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv Line: 35
    Info (12023): Found entity 3: SW_controller File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file ram.sv
    Info (12023): Found entity 1: RAM File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/ram.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/regfile.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 15
    Info (12023): Found entity 2: instruction_register File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 170
    Info (12023): Found entity 3: program_counter File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 178
    Info (12023): Found entity 4: data_address File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 203
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/alu.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv Line: 1
    Info (12023): Found entity 2: vDFFE File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv Line: 58
Warning (10236): Verilog HDL Implicit Net warning at instruction_decoder.sv(43): created implicit net for "Rn" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 43
Warning (10236): Verilog HDL Implicit Net warning at instruction_decoder.sv(44): created implicit net for "Rd" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 44
Warning (10236): Verilog HDL Implicit Net warning at instruction_decoder.sv(45): created implicit net for "Rm" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 45
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(67): created implicit net for "vsel" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 67
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(70): created implicit net for "shift" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 70
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(71): created implicit net for "readA" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 71
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(72): created implicit net for "readB" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 72
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(73): created implicit net for "writenum" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 73
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(114): created implicit net for "op_1" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 114
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(115): created implicit net for "opcode_1" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 115
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(116): created implicit net for "asel_1" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 116
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(117): created implicit net for "bsel_1" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 117
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(122): created implicit net for "sximm8_1" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 122
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(123): created implicit net for "sximm5_1" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 123
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(125): created implicit net for "ALUop_1" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 125
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(126): created implicit net for "branch_en_1" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 126
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(127): created implicit net for "opcode_2" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 127
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(128): created implicit net for "op_2" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 128
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(129): created implicit net for "asel_2" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 129
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(130): created implicit net for "bsel_2" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 130
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(135): created implicit net for "sximm8_2" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 135
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(136): created implicit net for "sximm5_2" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 136
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(138): created implicit net for "ALUop_2" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 138
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(139): created implicit net for "branch_en_2" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 139
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(141): created implicit net for "ALU_3" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 141
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(142): created implicit net for "Z_3" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 142
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(143): created implicit net for "B_3" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 143
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(146): created implicit net for "write_3" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 146
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(147): created implicit net for "ALU_4" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 147
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(148): created implicit net for "Z_4" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 148
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(149): created implicit net for "B_4" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 149
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(152): created implicit net for "write_4" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 152
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(156): created implicit net for "mem_4" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 156
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(161): created implicit net for "mem_5" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 161
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(162): created implicit net for "ALU_5" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 162
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(165): created implicit net for "write_5" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 165
Warning (10227): Verilog HDL Port Declaration warning at execute_memory.sv(18): data type declaration for "Z" declares packed dimensions but the port declaration declaration does not File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/execute_memory.sv Line: 18
Info (10499): HDL info at execute_memory.sv(9): see declaration for object "Z" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/execute_memory.sv Line: 9
Info (12127): Elaborating entity "lab7bonus_top" for the top level hierarchy
Warning (10034): Output port "LEDR[9]" at lab7_top.sv(11) has no driver File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv Line: 11
Warning (10034): Output port "HEX0" at lab7_top.sv(12) has no driver File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv Line: 12
Warning (10034): Output port "HEX1" at lab7_top.sv(12) has no driver File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv Line: 12
Warning (10034): Output port "HEX2" at lab7_top.sv(12) has no driver File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv Line: 12
Warning (10034): Output port "HEX3" at lab7_top.sv(12) has no driver File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv Line: 12
Warning (10034): Output port "HEX4" at lab7_top.sv(12) has no driver File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv Line: 12
Warning (10034): Output port "HEX5" at lab7_top.sv(12) has no driver File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv Line: 12
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:CPU" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv Line: 29
Warning (10858): Verilog HDL warning at cpu.sv(48): object addr_sel used but never assigned File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 48
Info (10264): Verilog HDL Case Statement information at cpu.sv(56): all case item expressions in this case statement are onehot File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 56
Warning (10030): Net "addr_sel" at cpu.sv(48) has no driver or initial value, using a default initial value '0' File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 48
Warning (10034): Output port "mem_cmd" at cpu.sv(18) has no driver File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 18
Warning (10034): Output port "halt" at cpu.sv(22) has no driver File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 22
Info (12128): Elaborating entity "datapath" for hierarchy "cpu:CPU|datapath:DP" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 79
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:CPU|datapath:DP|regfile:REGFILE" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv Line: 33
Info (12128): Elaborating entity "ALU" for hierarchy "cpu:CPU|datapath:DP|ALU:alu" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv Line: 34
Info (12128): Elaborating entity "shifter" for hierarchy "cpu:CPU|datapath:DP|shifter:SHIFTER" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv Line: 35
Info (12128): Elaborating entity "vDFFE" for hierarchy "cpu:CPU|datapath:DP|vDFFE:statusDFF" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv Line: 38
Info (12128): Elaborating entity "program_counter" for hierarchy "cpu:CPU|program_counter:PC_reg" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 87
Info (12128): Elaborating entity "vDFFE" for hierarchy "cpu:CPU|program_counter:PC_reg|vDFFE:PC_DFF" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 200
Info (12128): Elaborating entity "data_address" for hierarchy "cpu:CPU|data_address:data_addr_reg" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 92
Info (12128): Elaborating entity "instruction_register" for hierarchy "cpu:CPU|instruction_register:instruction_reg" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 97
Info (12128): Elaborating entity "vDFFE" for hierarchy "cpu:CPU|instruction_register:instruction_reg|vDFFE:instr_reg" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 175
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "cpu:CPU|instruction_decoder:decode" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 110
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(43): truncated value with size 3 to match size of target (1) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 43
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(44): truncated value with size 3 to match size of target (1) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 44
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(45): truncated value with size 3 to match size of target (1) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 45
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(58): truncated value with size 4 to match size of target (3) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 58
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(59): truncated value with size 4 to match size of target (3) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 59
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(60): truncated value with size 4 to match size of target (3) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 60
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(61): truncated value with size 4 to match size of target (3) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 61
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(62): truncated value with size 4 to match size of target (3) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 62
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(63): truncated value with size 4 to match size of target (3) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 63
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(64): truncated value with size 4 to match size of target (3) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 64
Warning (10230): Verilog HDL assignment warning at instruction_decoder.sv(65): truncated value with size 4 to match size of target (3) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 65
Warning (10240): Verilog HDL Always Construct warning at instruction_decoder.sv(57): inferring latch(es) for variable "readA", which holds its previous value in one or more paths through the always construct File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Warning (10240): Verilog HDL Always Construct warning at instruction_decoder.sv(57): inferring latch(es) for variable "readB", which holds its previous value in one or more paths through the always construct File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Warning (10240): Verilog HDL Always Construct warning at instruction_decoder.sv(57): inferring latch(es) for variable "writenum", which holds its previous value in one or more paths through the always construct File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Error (10166): SystemVerilog RTL Coding error at instruction_decoder.sv(57): always_comb construct does not infer purely combinational logic. File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Info (10041): Inferred latch for "writenum[0]" at instruction_decoder.sv(57) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Info (10041): Inferred latch for "writenum[1]" at instruction_decoder.sv(57) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Info (10041): Inferred latch for "writenum[2]" at instruction_decoder.sv(57) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Info (10041): Inferred latch for "readB[0]" at instruction_decoder.sv(57) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Info (10041): Inferred latch for "readB[1]" at instruction_decoder.sv(57) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Info (10041): Inferred latch for "readB[2]" at instruction_decoder.sv(57) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Info (10041): Inferred latch for "readA[0]" at instruction_decoder.sv(57) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Info (10041): Inferred latch for "readA[1]" at instruction_decoder.sv(57) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Info (10041): Inferred latch for "readA[2]" at instruction_decoder.sv(57) File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv Line: 57
Error (12152): Can't elaborate user hierarchy "cpu:CPU|instruction_decoder:decode" File: /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv Line: 110
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 63 warnings
    Error: Peak virtual memory: 419 megabytes
    Error: Processing ended: Mon Dec  4 11:05:07 2023
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:13


