Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/carlos/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto ccd4e0c0fc0a444b970e2da5e3d4c994 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ca5_tb_behav xil_defaultlib.ca5_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ca5_top [ca5_top_default]
Compiling architecture behavioral of entity xil_defaultlib.ca5_tb
Built simulation snapshot ca5_tb_behav
