// Seed: 709218038
module module_0 (
    id_1,
    id_2,
    id_3
);
  output reg id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge -1 == -1) id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  module_0 modCall_1 (
      id_18,
      id_12,
      id_4
  );
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output uwire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout reg id_4;
  inout wire id_3;
  output wire id_2;
  output uwire id_1;
  logic id_28;
  final begin : LABEL_0
    $signed(40);
    ;
  end
  assign id_27 = id_16;
  always @(posedge id_11) begin : LABEL_1
    id_4 <= -1;
  end
  wire id_29;
  logic [1 : (  -1  )] id_30;
  assign id_12 = id_9;
  assign id_8  = 1;
  assign id_1  = 1 == id_20;
  always_ff @(posedge id_29) begin : LABEL_2
    assert ("");
  end
  assign id_28 = -1;
endmodule
