

# folders (do NOT include end slash)
LOGS_FOLDER = logs
VCS_FOLDER = vcs

BASE = ../../src/verilog

# Files necessary for simulation of module testbench
OOO_TOP_FILES          = $(BASE)/data_types.sv \
						  /home/lab.apps/vlsiapps/kits/tsmc/N65RF/1.0c/digital/Front_End/verilog/tcbn65gplus_140b/tcbn65gplus.v \
						 $(BASE)/basic_dmem_model.sv \
						 ./OoO_top_tb.sv \
						 ./OoO_top.apr.v \

# files generated by vcs that we dont want cluttering things
VCS_FILES_TO_CLEAN = #csrc simv simv.daidir ucli.key

# anything that may need to be updated/generated
TARGETS = $(LOGS_FOLDER) $(VCS_FOLDER)/OoO_top.vpd $(VCS_FOLDER)/fifo.vpd 

all: $(TARGETS)


# simulation entries
$(VCS_FOLDER)/OoO_top.vpd: $(OOO_TOP_FILES)
	if [ ! -d $(LOGS_FOLDER) ]; then mkdir $(LOGS_FOLDER); fi
	if [ ! -d $(VCS_FOLDER) ]; then mkdir $(VCS_FOLDER); fi
	vcs $(OOO_TOP_FILES) +v2k +vcs+vcdpluson +neg_tchk -R +lint=all -sverilog -full64 -debug_pp -timescale=1ns/10ps -l $(subst $(VCS_FOLDER),$(LOGS_FOLDER), $@).log
	mv vcdplus.vpd $@


.PHONY: clean top dve
clean:
	rm -r $(LOGS_FOLDER) $(VCS_FOLDER)

top:     $(VCS_FOLDER)/OoO_top.vpd
dve:
	dve -full64 -vpd ./vcs/OoO_top.vpd &
