// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module feedforward_matmul_xnor_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_0_val,
        A_1_val,
        A_2_val,
        A_3_val,
        A_4_val,
        A_5_val,
        A_6_val,
        A_7_val,
        A_8_val,
        A_9_val,
        A_10_val,
        A_11_val,
        A_12_val,
        A_13_val,
        A_14_val,
        A_15_val,
        A_16_val,
        A_17_val,
        A_18_val,
        A_19_val,
        A_20_val,
        A_21_val,
        A_22_val,
        A_23_val,
        A_24_val,
        A_25_val,
        A_26_val,
        A_27_val,
        A_28_val,
        A_29_val,
        A_30_val,
        A_31_val,
        A_32_val,
        A_33_val,
        A_34_val,
        A_35_val,
        A_36_val,
        A_37_val,
        A_38_val,
        A_39_val,
        A_40_val,
        A_41_val,
        A_42_val,
        A_43_val,
        A_44_val,
        A_45_val,
        A_46_val,
        A_47_val,
        A_48_val,
        A_49_val,
        A_50_val,
        A_51_val,
        A_52_val,
        A_53_val,
        A_54_val,
        A_55_val,
        A_56_val,
        A_57_val,
        A_58_val,
        A_59_val,
        A_60_val,
        A_61_val,
        A_62_val,
        A_63_val,
        A_64_val,
        A_65_val,
        A_66_val,
        A_67_val,
        A_68_val,
        A_69_val,
        A_70_val,
        A_71_val,
        A_72_val,
        A_73_val,
        A_74_val,
        A_75_val,
        A_76_val,
        A_77_val,
        A_78_val,
        A_79_val,
        A_80_val,
        A_81_val,
        A_82_val,
        A_83_val,
        A_84_val,
        A_85_val,
        A_86_val,
        A_87_val,
        A_88_val,
        A_89_val,
        A_90_val,
        A_91_val,
        A_92_val,
        A_93_val,
        A_94_val,
        A_95_val,
        A_96_val,
        A_97_val,
        A_98_val,
        A_99_val,
        A_100_val,
        A_101_val,
        A_102_val,
        A_103_val,
        A_104_val,
        A_105_val,
        A_106_val,
        A_107_val,
        A_108_val,
        A_109_val,
        A_110_val,
        A_111_val,
        A_112_val,
        A_113_val,
        A_114_val,
        A_115_val,
        A_116_val,
        A_117_val,
        A_118_val,
        A_119_val,
        A_120_val,
        A_121_val,
        A_122_val,
        A_123_val,
        A_124_val,
        A_125_val,
        A_126_val,
        A_127_val,
        res_0_address0,
        res_0_ce0,
        res_0_we0,
        res_0_d0,
        res_1_address0,
        res_1_ce0,
        res_1_we0,
        res_1_d0,
        res_2_address0,
        res_2_ce0,
        res_2_we0,
        res_2_d0,
        res_3_address0,
        res_3_ce0,
        res_3_we0,
        res_3_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] A_0_val;
input  [31:0] A_1_val;
input  [31:0] A_2_val;
input  [31:0] A_3_val;
input  [31:0] A_4_val;
input  [31:0] A_5_val;
input  [31:0] A_6_val;
input  [31:0] A_7_val;
input  [31:0] A_8_val;
input  [31:0] A_9_val;
input  [31:0] A_10_val;
input  [31:0] A_11_val;
input  [31:0] A_12_val;
input  [31:0] A_13_val;
input  [31:0] A_14_val;
input  [31:0] A_15_val;
input  [31:0] A_16_val;
input  [31:0] A_17_val;
input  [31:0] A_18_val;
input  [31:0] A_19_val;
input  [31:0] A_20_val;
input  [31:0] A_21_val;
input  [31:0] A_22_val;
input  [31:0] A_23_val;
input  [31:0] A_24_val;
input  [31:0] A_25_val;
input  [31:0] A_26_val;
input  [31:0] A_27_val;
input  [31:0] A_28_val;
input  [31:0] A_29_val;
input  [31:0] A_30_val;
input  [31:0] A_31_val;
input  [31:0] A_32_val;
input  [31:0] A_33_val;
input  [31:0] A_34_val;
input  [31:0] A_35_val;
input  [31:0] A_36_val;
input  [31:0] A_37_val;
input  [31:0] A_38_val;
input  [31:0] A_39_val;
input  [31:0] A_40_val;
input  [31:0] A_41_val;
input  [31:0] A_42_val;
input  [31:0] A_43_val;
input  [31:0] A_44_val;
input  [31:0] A_45_val;
input  [31:0] A_46_val;
input  [31:0] A_47_val;
input  [31:0] A_48_val;
input  [31:0] A_49_val;
input  [31:0] A_50_val;
input  [31:0] A_51_val;
input  [31:0] A_52_val;
input  [31:0] A_53_val;
input  [31:0] A_54_val;
input  [31:0] A_55_val;
input  [31:0] A_56_val;
input  [31:0] A_57_val;
input  [31:0] A_58_val;
input  [31:0] A_59_val;
input  [31:0] A_60_val;
input  [31:0] A_61_val;
input  [31:0] A_62_val;
input  [31:0] A_63_val;
input  [31:0] A_64_val;
input  [31:0] A_65_val;
input  [31:0] A_66_val;
input  [31:0] A_67_val;
input  [31:0] A_68_val;
input  [31:0] A_69_val;
input  [31:0] A_70_val;
input  [31:0] A_71_val;
input  [31:0] A_72_val;
input  [31:0] A_73_val;
input  [31:0] A_74_val;
input  [31:0] A_75_val;
input  [31:0] A_76_val;
input  [31:0] A_77_val;
input  [31:0] A_78_val;
input  [31:0] A_79_val;
input  [31:0] A_80_val;
input  [31:0] A_81_val;
input  [31:0] A_82_val;
input  [31:0] A_83_val;
input  [31:0] A_84_val;
input  [31:0] A_85_val;
input  [31:0] A_86_val;
input  [31:0] A_87_val;
input  [31:0] A_88_val;
input  [31:0] A_89_val;
input  [31:0] A_90_val;
input  [31:0] A_91_val;
input  [31:0] A_92_val;
input  [31:0] A_93_val;
input  [31:0] A_94_val;
input  [31:0] A_95_val;
input  [31:0] A_96_val;
input  [31:0] A_97_val;
input  [31:0] A_98_val;
input  [31:0] A_99_val;
input  [31:0] A_100_val;
input  [31:0] A_101_val;
input  [31:0] A_102_val;
input  [31:0] A_103_val;
input  [31:0] A_104_val;
input  [31:0] A_105_val;
input  [31:0] A_106_val;
input  [31:0] A_107_val;
input  [31:0] A_108_val;
input  [31:0] A_109_val;
input  [31:0] A_110_val;
input  [31:0] A_111_val;
input  [31:0] A_112_val;
input  [31:0] A_113_val;
input  [31:0] A_114_val;
input  [31:0] A_115_val;
input  [31:0] A_116_val;
input  [31:0] A_117_val;
input  [31:0] A_118_val;
input  [31:0] A_119_val;
input  [31:0] A_120_val;
input  [31:0] A_121_val;
input  [31:0] A_122_val;
input  [31:0] A_123_val;
input  [31:0] A_124_val;
input  [31:0] A_125_val;
input  [31:0] A_126_val;
input  [31:0] A_127_val;
output  [3:0] res_0_address0;
output   res_0_ce0;
output   res_0_we0;
output  [31:0] res_0_d0;
output  [3:0] res_1_address0;
output   res_1_ce0;
output   res_1_we0;
output  [31:0] res_1_d0;
output  [3:0] res_2_address0;
output   res_2_ce0;
output   res_2_we0;
output  [31:0] res_2_d0;
output  [3:0] res_3_address0;
output   res_3_ce0;
output   res_3_we0;
output  [31:0] res_3_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln61_fu_1441_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln63_fu_1461_p2;
reg   [0:0] icmp_ln63_reg_3170;
reg   [0:0] icmp_ln63_reg_3170_pp0_iter2_reg;
reg   [0:0] icmp_ln63_reg_3170_pp0_iter3_reg;
wire   [6:0] trunc_ln63_fu_1475_p1;
reg   [6:0] trunc_ln63_reg_3176;
reg   [6:0] trunc_ln63_reg_3176_pp0_iter2_reg;
wire   [0:0] icmp_ln63_1_fu_1485_p2;
reg   [0:0] icmp_ln63_1_reg_3182;
reg   [0:0] icmp_ln63_1_reg_3182_pp0_iter2_reg;
reg   [0:0] icmp_ln63_1_reg_3182_pp0_iter3_reg;
wire   [31:0] a_fu_1496_p259;
reg   [31:0] a_reg_3186;
wire   [0:0] icmp_ln21_fu_2410_p2;
reg   [0:0] icmp_ln21_reg_3191;
wire   [63:0] zext_ln61_fu_2480_p1;
wire    ap_block_pp0_stage0;
reg   [15:0] cnt_fu_582;
wire   [15:0] cnt_1_fu_2456_p2;
wire    ap_loop_init;
reg   [7:0] y_fu_586;
wire   [7:0] add_ln63_fu_1479_p2;
reg   [6:0] x_fu_590;
wire   [6:0] select_ln61_2_fu_2434_p3;
reg   [13:0] indvar_flatten_fu_594;
wire   [13:0] add_ln61_fu_1447_p2;
reg   [13:0] ap_sig_allocacmp_indvar_flatten_load;
reg    res_2_we0_local;
wire   [1:0] trunc_ln61_fu_2441_p1;
wire   [31:0] zext_ln63_fu_2462_p1;
reg    res_2_ce0_local;
reg    res_1_we0_local;
reg    res_1_ce0_local;
reg    res_0_we0_local;
reg    res_0_ce0_local;
reg    res_3_we0_local;
reg    res_3_ce0_local;
wire   [7:0] select_ln61_fu_1467_p3;
wire   [31:0] a_fu_1496_p257;
wire   [8:0] b_fu_1887_p257;
wire   [8:0] b_fu_1887_p259;
wire   [31:0] zext_ln19_fu_2406_p1;
wire   [6:0] add_ln61_1_fu_2428_p2;
wire   [8:0] shl_ln_fu_2445_p3;
wire   [15:0] zext_ln64_fu_2452_p1;
wire   [15:0] select_ln61_1_fu_2421_p3;
wire   [3:0] lshr_ln_fu_2470_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [6:0] a_fu_1496_p1;
wire   [6:0] a_fu_1496_p3;
wire   [6:0] a_fu_1496_p5;
wire   [6:0] a_fu_1496_p7;
wire   [6:0] a_fu_1496_p9;
wire   [6:0] a_fu_1496_p11;
wire   [6:0] a_fu_1496_p13;
wire   [6:0] a_fu_1496_p15;
wire   [6:0] a_fu_1496_p17;
wire   [6:0] a_fu_1496_p19;
wire   [6:0] a_fu_1496_p21;
wire   [6:0] a_fu_1496_p23;
wire   [6:0] a_fu_1496_p25;
wire   [6:0] a_fu_1496_p27;
wire   [6:0] a_fu_1496_p29;
wire   [6:0] a_fu_1496_p31;
wire   [6:0] a_fu_1496_p33;
wire   [6:0] a_fu_1496_p35;
wire   [6:0] a_fu_1496_p37;
wire   [6:0] a_fu_1496_p39;
wire   [6:0] a_fu_1496_p41;
wire   [6:0] a_fu_1496_p43;
wire   [6:0] a_fu_1496_p45;
wire   [6:0] a_fu_1496_p47;
wire   [6:0] a_fu_1496_p49;
wire   [6:0] a_fu_1496_p51;
wire   [6:0] a_fu_1496_p53;
wire   [6:0] a_fu_1496_p55;
wire   [6:0] a_fu_1496_p57;
wire   [6:0] a_fu_1496_p59;
wire   [6:0] a_fu_1496_p61;
wire   [6:0] a_fu_1496_p63;
wire   [6:0] a_fu_1496_p65;
wire   [6:0] a_fu_1496_p67;
wire   [6:0] a_fu_1496_p69;
wire   [6:0] a_fu_1496_p71;
wire   [6:0] a_fu_1496_p73;
wire   [6:0] a_fu_1496_p75;
wire   [6:0] a_fu_1496_p77;
wire   [6:0] a_fu_1496_p79;
wire   [6:0] a_fu_1496_p81;
wire   [6:0] a_fu_1496_p83;
wire   [6:0] a_fu_1496_p85;
wire   [6:0] a_fu_1496_p87;
wire   [6:0] a_fu_1496_p89;
wire   [6:0] a_fu_1496_p91;
wire   [6:0] a_fu_1496_p93;
wire   [6:0] a_fu_1496_p95;
wire   [6:0] a_fu_1496_p97;
wire   [6:0] a_fu_1496_p99;
wire   [6:0] a_fu_1496_p101;
wire   [6:0] a_fu_1496_p103;
wire   [6:0] a_fu_1496_p105;
wire   [6:0] a_fu_1496_p107;
wire   [6:0] a_fu_1496_p109;
wire   [6:0] a_fu_1496_p111;
wire   [6:0] a_fu_1496_p113;
wire   [6:0] a_fu_1496_p115;
wire   [6:0] a_fu_1496_p117;
wire   [6:0] a_fu_1496_p119;
wire   [6:0] a_fu_1496_p121;
wire   [6:0] a_fu_1496_p123;
wire   [6:0] a_fu_1496_p125;
wire   [6:0] a_fu_1496_p127;
wire  signed [6:0] a_fu_1496_p129;
wire  signed [6:0] a_fu_1496_p131;
wire  signed [6:0] a_fu_1496_p133;
wire  signed [6:0] a_fu_1496_p135;
wire  signed [6:0] a_fu_1496_p137;
wire  signed [6:0] a_fu_1496_p139;
wire  signed [6:0] a_fu_1496_p141;
wire  signed [6:0] a_fu_1496_p143;
wire  signed [6:0] a_fu_1496_p145;
wire  signed [6:0] a_fu_1496_p147;
wire  signed [6:0] a_fu_1496_p149;
wire  signed [6:0] a_fu_1496_p151;
wire  signed [6:0] a_fu_1496_p153;
wire  signed [6:0] a_fu_1496_p155;
wire  signed [6:0] a_fu_1496_p157;
wire  signed [6:0] a_fu_1496_p159;
wire  signed [6:0] a_fu_1496_p161;
wire  signed [6:0] a_fu_1496_p163;
wire  signed [6:0] a_fu_1496_p165;
wire  signed [6:0] a_fu_1496_p167;
wire  signed [6:0] a_fu_1496_p169;
wire  signed [6:0] a_fu_1496_p171;
wire  signed [6:0] a_fu_1496_p173;
wire  signed [6:0] a_fu_1496_p175;
wire  signed [6:0] a_fu_1496_p177;
wire  signed [6:0] a_fu_1496_p179;
wire  signed [6:0] a_fu_1496_p181;
wire  signed [6:0] a_fu_1496_p183;
wire  signed [6:0] a_fu_1496_p185;
wire  signed [6:0] a_fu_1496_p187;
wire  signed [6:0] a_fu_1496_p189;
wire  signed [6:0] a_fu_1496_p191;
wire  signed [6:0] a_fu_1496_p193;
wire  signed [6:0] a_fu_1496_p195;
wire  signed [6:0] a_fu_1496_p197;
wire  signed [6:0] a_fu_1496_p199;
wire  signed [6:0] a_fu_1496_p201;
wire  signed [6:0] a_fu_1496_p203;
wire  signed [6:0] a_fu_1496_p205;
wire  signed [6:0] a_fu_1496_p207;
wire  signed [6:0] a_fu_1496_p209;
wire  signed [6:0] a_fu_1496_p211;
wire  signed [6:0] a_fu_1496_p213;
wire  signed [6:0] a_fu_1496_p215;
wire  signed [6:0] a_fu_1496_p217;
wire  signed [6:0] a_fu_1496_p219;
wire  signed [6:0] a_fu_1496_p221;
wire  signed [6:0] a_fu_1496_p223;
wire  signed [6:0] a_fu_1496_p225;
wire  signed [6:0] a_fu_1496_p227;
wire  signed [6:0] a_fu_1496_p229;
wire  signed [6:0] a_fu_1496_p231;
wire  signed [6:0] a_fu_1496_p233;
wire  signed [6:0] a_fu_1496_p235;
wire  signed [6:0] a_fu_1496_p237;
wire  signed [6:0] a_fu_1496_p239;
wire  signed [6:0] a_fu_1496_p241;
wire  signed [6:0] a_fu_1496_p243;
wire  signed [6:0] a_fu_1496_p245;
wire  signed [6:0] a_fu_1496_p247;
wire  signed [6:0] a_fu_1496_p249;
wire  signed [6:0] a_fu_1496_p251;
wire  signed [6:0] a_fu_1496_p253;
wire  signed [6:0] a_fu_1496_p255;
wire   [6:0] b_fu_1887_p1;
wire   [6:0] b_fu_1887_p3;
wire   [6:0] b_fu_1887_p5;
wire   [6:0] b_fu_1887_p7;
wire   [6:0] b_fu_1887_p9;
wire   [6:0] b_fu_1887_p11;
wire   [6:0] b_fu_1887_p13;
wire   [6:0] b_fu_1887_p15;
wire   [6:0] b_fu_1887_p17;
wire   [6:0] b_fu_1887_p19;
wire   [6:0] b_fu_1887_p21;
wire   [6:0] b_fu_1887_p23;
wire   [6:0] b_fu_1887_p25;
wire   [6:0] b_fu_1887_p27;
wire   [6:0] b_fu_1887_p29;
wire   [6:0] b_fu_1887_p31;
wire   [6:0] b_fu_1887_p33;
wire   [6:0] b_fu_1887_p35;
wire   [6:0] b_fu_1887_p37;
wire   [6:0] b_fu_1887_p39;
wire   [6:0] b_fu_1887_p41;
wire   [6:0] b_fu_1887_p43;
wire   [6:0] b_fu_1887_p45;
wire   [6:0] b_fu_1887_p47;
wire   [6:0] b_fu_1887_p49;
wire   [6:0] b_fu_1887_p51;
wire   [6:0] b_fu_1887_p53;
wire   [6:0] b_fu_1887_p55;
wire   [6:0] b_fu_1887_p57;
wire   [6:0] b_fu_1887_p59;
wire   [6:0] b_fu_1887_p61;
wire   [6:0] b_fu_1887_p63;
wire   [6:0] b_fu_1887_p65;
wire   [6:0] b_fu_1887_p67;
wire   [6:0] b_fu_1887_p69;
wire   [6:0] b_fu_1887_p71;
wire   [6:0] b_fu_1887_p73;
wire   [6:0] b_fu_1887_p75;
wire   [6:0] b_fu_1887_p77;
wire   [6:0] b_fu_1887_p79;
wire   [6:0] b_fu_1887_p81;
wire   [6:0] b_fu_1887_p83;
wire   [6:0] b_fu_1887_p85;
wire   [6:0] b_fu_1887_p87;
wire   [6:0] b_fu_1887_p89;
wire   [6:0] b_fu_1887_p91;
wire   [6:0] b_fu_1887_p93;
wire   [6:0] b_fu_1887_p95;
wire   [6:0] b_fu_1887_p97;
wire   [6:0] b_fu_1887_p99;
wire   [6:0] b_fu_1887_p101;
wire   [6:0] b_fu_1887_p103;
wire   [6:0] b_fu_1887_p105;
wire   [6:0] b_fu_1887_p107;
wire   [6:0] b_fu_1887_p109;
wire   [6:0] b_fu_1887_p111;
wire   [6:0] b_fu_1887_p113;
wire   [6:0] b_fu_1887_p115;
wire   [6:0] b_fu_1887_p117;
wire   [6:0] b_fu_1887_p119;
wire   [6:0] b_fu_1887_p121;
wire   [6:0] b_fu_1887_p123;
wire   [6:0] b_fu_1887_p125;
wire   [6:0] b_fu_1887_p127;
wire  signed [6:0] b_fu_1887_p129;
wire  signed [6:0] b_fu_1887_p131;
wire  signed [6:0] b_fu_1887_p133;
wire  signed [6:0] b_fu_1887_p135;
wire  signed [6:0] b_fu_1887_p137;
wire  signed [6:0] b_fu_1887_p139;
wire  signed [6:0] b_fu_1887_p141;
wire  signed [6:0] b_fu_1887_p143;
wire  signed [6:0] b_fu_1887_p145;
wire  signed [6:0] b_fu_1887_p147;
wire  signed [6:0] b_fu_1887_p149;
wire  signed [6:0] b_fu_1887_p151;
wire  signed [6:0] b_fu_1887_p153;
wire  signed [6:0] b_fu_1887_p155;
wire  signed [6:0] b_fu_1887_p157;
wire  signed [6:0] b_fu_1887_p159;
wire  signed [6:0] b_fu_1887_p161;
wire  signed [6:0] b_fu_1887_p163;
wire  signed [6:0] b_fu_1887_p165;
wire  signed [6:0] b_fu_1887_p167;
wire  signed [6:0] b_fu_1887_p169;
wire  signed [6:0] b_fu_1887_p171;
wire  signed [6:0] b_fu_1887_p173;
wire  signed [6:0] b_fu_1887_p175;
wire  signed [6:0] b_fu_1887_p177;
wire  signed [6:0] b_fu_1887_p179;
wire  signed [6:0] b_fu_1887_p181;
wire  signed [6:0] b_fu_1887_p183;
wire  signed [6:0] b_fu_1887_p185;
wire  signed [6:0] b_fu_1887_p187;
wire  signed [6:0] b_fu_1887_p189;
wire  signed [6:0] b_fu_1887_p191;
wire  signed [6:0] b_fu_1887_p193;
wire  signed [6:0] b_fu_1887_p195;
wire  signed [6:0] b_fu_1887_p197;
wire  signed [6:0] b_fu_1887_p199;
wire  signed [6:0] b_fu_1887_p201;
wire  signed [6:0] b_fu_1887_p203;
wire  signed [6:0] b_fu_1887_p205;
wire  signed [6:0] b_fu_1887_p207;
wire  signed [6:0] b_fu_1887_p209;
wire  signed [6:0] b_fu_1887_p211;
wire  signed [6:0] b_fu_1887_p213;
wire  signed [6:0] b_fu_1887_p215;
wire  signed [6:0] b_fu_1887_p217;
wire  signed [6:0] b_fu_1887_p219;
wire  signed [6:0] b_fu_1887_p221;
wire  signed [6:0] b_fu_1887_p223;
wire  signed [6:0] b_fu_1887_p225;
wire  signed [6:0] b_fu_1887_p227;
wire  signed [6:0] b_fu_1887_p229;
wire  signed [6:0] b_fu_1887_p231;
wire  signed [6:0] b_fu_1887_p233;
wire  signed [6:0] b_fu_1887_p235;
wire  signed [6:0] b_fu_1887_p237;
wire  signed [6:0] b_fu_1887_p239;
wire  signed [6:0] b_fu_1887_p241;
wire  signed [6:0] b_fu_1887_p243;
wire  signed [6:0] b_fu_1887_p245;
wire  signed [6:0] b_fu_1887_p247;
wire  signed [6:0] b_fu_1887_p249;
wire  signed [6:0] b_fu_1887_p251;
wire  signed [6:0] b_fu_1887_p253;
wire  signed [6:0] b_fu_1887_p255;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 cnt_fu_582 = 16'd0;
#0 y_fu_586 = 8'd0;
#0 x_fu_590 = 7'd0;
#0 indvar_flatten_fu_594 = 14'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) feedforward_sparsemux_257_7_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 7'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 7'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 7'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 7'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 7'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 7'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 7'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 7'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 7'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 7'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 7'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 7'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 7'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 7'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 7'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 7'hF ),
    .din15_WIDTH( 32 ),
    .CASE16( 7'h10 ),
    .din16_WIDTH( 32 ),
    .CASE17( 7'h11 ),
    .din17_WIDTH( 32 ),
    .CASE18( 7'h12 ),
    .din18_WIDTH( 32 ),
    .CASE19( 7'h13 ),
    .din19_WIDTH( 32 ),
    .CASE20( 7'h14 ),
    .din20_WIDTH( 32 ),
    .CASE21( 7'h15 ),
    .din21_WIDTH( 32 ),
    .CASE22( 7'h16 ),
    .din22_WIDTH( 32 ),
    .CASE23( 7'h17 ),
    .din23_WIDTH( 32 ),
    .CASE24( 7'h18 ),
    .din24_WIDTH( 32 ),
    .CASE25( 7'h19 ),
    .din25_WIDTH( 32 ),
    .CASE26( 7'h1A ),
    .din26_WIDTH( 32 ),
    .CASE27( 7'h1B ),
    .din27_WIDTH( 32 ),
    .CASE28( 7'h1C ),
    .din28_WIDTH( 32 ),
    .CASE29( 7'h1D ),
    .din29_WIDTH( 32 ),
    .CASE30( 7'h1E ),
    .din30_WIDTH( 32 ),
    .CASE31( 7'h1F ),
    .din31_WIDTH( 32 ),
    .CASE32( 7'h20 ),
    .din32_WIDTH( 32 ),
    .CASE33( 7'h21 ),
    .din33_WIDTH( 32 ),
    .CASE34( 7'h22 ),
    .din34_WIDTH( 32 ),
    .CASE35( 7'h23 ),
    .din35_WIDTH( 32 ),
    .CASE36( 7'h24 ),
    .din36_WIDTH( 32 ),
    .CASE37( 7'h25 ),
    .din37_WIDTH( 32 ),
    .CASE38( 7'h26 ),
    .din38_WIDTH( 32 ),
    .CASE39( 7'h27 ),
    .din39_WIDTH( 32 ),
    .CASE40( 7'h28 ),
    .din40_WIDTH( 32 ),
    .CASE41( 7'h29 ),
    .din41_WIDTH( 32 ),
    .CASE42( 7'h2A ),
    .din42_WIDTH( 32 ),
    .CASE43( 7'h2B ),
    .din43_WIDTH( 32 ),
    .CASE44( 7'h2C ),
    .din44_WIDTH( 32 ),
    .CASE45( 7'h2D ),
    .din45_WIDTH( 32 ),
    .CASE46( 7'h2E ),
    .din46_WIDTH( 32 ),
    .CASE47( 7'h2F ),
    .din47_WIDTH( 32 ),
    .CASE48( 7'h30 ),
    .din48_WIDTH( 32 ),
    .CASE49( 7'h31 ),
    .din49_WIDTH( 32 ),
    .CASE50( 7'h32 ),
    .din50_WIDTH( 32 ),
    .CASE51( 7'h33 ),
    .din51_WIDTH( 32 ),
    .CASE52( 7'h34 ),
    .din52_WIDTH( 32 ),
    .CASE53( 7'h35 ),
    .din53_WIDTH( 32 ),
    .CASE54( 7'h36 ),
    .din54_WIDTH( 32 ),
    .CASE55( 7'h37 ),
    .din55_WIDTH( 32 ),
    .CASE56( 7'h38 ),
    .din56_WIDTH( 32 ),
    .CASE57( 7'h39 ),
    .din57_WIDTH( 32 ),
    .CASE58( 7'h3A ),
    .din58_WIDTH( 32 ),
    .CASE59( 7'h3B ),
    .din59_WIDTH( 32 ),
    .CASE60( 7'h3C ),
    .din60_WIDTH( 32 ),
    .CASE61( 7'h3D ),
    .din61_WIDTH( 32 ),
    .CASE62( 7'h3E ),
    .din62_WIDTH( 32 ),
    .CASE63( 7'h3F ),
    .din63_WIDTH( 32 ),
    .CASE64( 7'h40 ),
    .din64_WIDTH( 32 ),
    .CASE65( 7'h41 ),
    .din65_WIDTH( 32 ),
    .CASE66( 7'h42 ),
    .din66_WIDTH( 32 ),
    .CASE67( 7'h43 ),
    .din67_WIDTH( 32 ),
    .CASE68( 7'h44 ),
    .din68_WIDTH( 32 ),
    .CASE69( 7'h45 ),
    .din69_WIDTH( 32 ),
    .CASE70( 7'h46 ),
    .din70_WIDTH( 32 ),
    .CASE71( 7'h47 ),
    .din71_WIDTH( 32 ),
    .CASE72( 7'h48 ),
    .din72_WIDTH( 32 ),
    .CASE73( 7'h49 ),
    .din73_WIDTH( 32 ),
    .CASE74( 7'h4A ),
    .din74_WIDTH( 32 ),
    .CASE75( 7'h4B ),
    .din75_WIDTH( 32 ),
    .CASE76( 7'h4C ),
    .din76_WIDTH( 32 ),
    .CASE77( 7'h4D ),
    .din77_WIDTH( 32 ),
    .CASE78( 7'h4E ),
    .din78_WIDTH( 32 ),
    .CASE79( 7'h4F ),
    .din79_WIDTH( 32 ),
    .CASE80( 7'h50 ),
    .din80_WIDTH( 32 ),
    .CASE81( 7'h51 ),
    .din81_WIDTH( 32 ),
    .CASE82( 7'h52 ),
    .din82_WIDTH( 32 ),
    .CASE83( 7'h53 ),
    .din83_WIDTH( 32 ),
    .CASE84( 7'h54 ),
    .din84_WIDTH( 32 ),
    .CASE85( 7'h55 ),
    .din85_WIDTH( 32 ),
    .CASE86( 7'h56 ),
    .din86_WIDTH( 32 ),
    .CASE87( 7'h57 ),
    .din87_WIDTH( 32 ),
    .CASE88( 7'h58 ),
    .din88_WIDTH( 32 ),
    .CASE89( 7'h59 ),
    .din89_WIDTH( 32 ),
    .CASE90( 7'h5A ),
    .din90_WIDTH( 32 ),
    .CASE91( 7'h5B ),
    .din91_WIDTH( 32 ),
    .CASE92( 7'h5C ),
    .din92_WIDTH( 32 ),
    .CASE93( 7'h5D ),
    .din93_WIDTH( 32 ),
    .CASE94( 7'h5E ),
    .din94_WIDTH( 32 ),
    .CASE95( 7'h5F ),
    .din95_WIDTH( 32 ),
    .CASE96( 7'h60 ),
    .din96_WIDTH( 32 ),
    .CASE97( 7'h61 ),
    .din97_WIDTH( 32 ),
    .CASE98( 7'h62 ),
    .din98_WIDTH( 32 ),
    .CASE99( 7'h63 ),
    .din99_WIDTH( 32 ),
    .CASE100( 7'h64 ),
    .din100_WIDTH( 32 ),
    .CASE101( 7'h65 ),
    .din101_WIDTH( 32 ),
    .CASE102( 7'h66 ),
    .din102_WIDTH( 32 ),
    .CASE103( 7'h67 ),
    .din103_WIDTH( 32 ),
    .CASE104( 7'h68 ),
    .din104_WIDTH( 32 ),
    .CASE105( 7'h69 ),
    .din105_WIDTH( 32 ),
    .CASE106( 7'h6A ),
    .din106_WIDTH( 32 ),
    .CASE107( 7'h6B ),
    .din107_WIDTH( 32 ),
    .CASE108( 7'h6C ),
    .din108_WIDTH( 32 ),
    .CASE109( 7'h6D ),
    .din109_WIDTH( 32 ),
    .CASE110( 7'h6E ),
    .din110_WIDTH( 32 ),
    .CASE111( 7'h6F ),
    .din111_WIDTH( 32 ),
    .CASE112( 7'h70 ),
    .din112_WIDTH( 32 ),
    .CASE113( 7'h71 ),
    .din113_WIDTH( 32 ),
    .CASE114( 7'h72 ),
    .din114_WIDTH( 32 ),
    .CASE115( 7'h73 ),
    .din115_WIDTH( 32 ),
    .CASE116( 7'h74 ),
    .din116_WIDTH( 32 ),
    .CASE117( 7'h75 ),
    .din117_WIDTH( 32 ),
    .CASE118( 7'h76 ),
    .din118_WIDTH( 32 ),
    .CASE119( 7'h77 ),
    .din119_WIDTH( 32 ),
    .CASE120( 7'h78 ),
    .din120_WIDTH( 32 ),
    .CASE121( 7'h79 ),
    .din121_WIDTH( 32 ),
    .CASE122( 7'h7A ),
    .din122_WIDTH( 32 ),
    .CASE123( 7'h7B ),
    .din123_WIDTH( 32 ),
    .CASE124( 7'h7C ),
    .din124_WIDTH( 32 ),
    .CASE125( 7'h7D ),
    .din125_WIDTH( 32 ),
    .CASE126( 7'h7E ),
    .din126_WIDTH( 32 ),
    .CASE127( 7'h7F ),
    .din127_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
sparsemux_257_7_32_1_1_U1714(
    .din0(A_0_val),
    .din1(A_1_val),
    .din2(A_2_val),
    .din3(A_3_val),
    .din4(A_4_val),
    .din5(A_5_val),
    .din6(A_6_val),
    .din7(A_7_val),
    .din8(A_8_val),
    .din9(A_9_val),
    .din10(A_10_val),
    .din11(A_11_val),
    .din12(A_12_val),
    .din13(A_13_val),
    .din14(A_14_val),
    .din15(A_15_val),
    .din16(A_16_val),
    .din17(A_17_val),
    .din18(A_18_val),
    .din19(A_19_val),
    .din20(A_20_val),
    .din21(A_21_val),
    .din22(A_22_val),
    .din23(A_23_val),
    .din24(A_24_val),
    .din25(A_25_val),
    .din26(A_26_val),
    .din27(A_27_val),
    .din28(A_28_val),
    .din29(A_29_val),
    .din30(A_30_val),
    .din31(A_31_val),
    .din32(A_32_val),
    .din33(A_33_val),
    .din34(A_34_val),
    .din35(A_35_val),
    .din36(A_36_val),
    .din37(A_37_val),
    .din38(A_38_val),
    .din39(A_39_val),
    .din40(A_40_val),
    .din41(A_41_val),
    .din42(A_42_val),
    .din43(A_43_val),
    .din44(A_44_val),
    .din45(A_45_val),
    .din46(A_46_val),
    .din47(A_47_val),
    .din48(A_48_val),
    .din49(A_49_val),
    .din50(A_50_val),
    .din51(A_51_val),
    .din52(A_52_val),
    .din53(A_53_val),
    .din54(A_54_val),
    .din55(A_55_val),
    .din56(A_56_val),
    .din57(A_57_val),
    .din58(A_58_val),
    .din59(A_59_val),
    .din60(A_60_val),
    .din61(A_61_val),
    .din62(A_62_val),
    .din63(A_63_val),
    .din64(A_64_val),
    .din65(A_65_val),
    .din66(A_66_val),
    .din67(A_67_val),
    .din68(A_68_val),
    .din69(A_69_val),
    .din70(A_70_val),
    .din71(A_71_val),
    .din72(A_72_val),
    .din73(A_73_val),
    .din74(A_74_val),
    .din75(A_75_val),
    .din76(A_76_val),
    .din77(A_77_val),
    .din78(A_78_val),
    .din79(A_79_val),
    .din80(A_80_val),
    .din81(A_81_val),
    .din82(A_82_val),
    .din83(A_83_val),
    .din84(A_84_val),
    .din85(A_85_val),
    .din86(A_86_val),
    .din87(A_87_val),
    .din88(A_88_val),
    .din89(A_89_val),
    .din90(A_90_val),
    .din91(A_91_val),
    .din92(A_92_val),
    .din93(A_93_val),
    .din94(A_94_val),
    .din95(A_95_val),
    .din96(A_96_val),
    .din97(A_97_val),
    .din98(A_98_val),
    .din99(A_99_val),
    .din100(A_100_val),
    .din101(A_101_val),
    .din102(A_102_val),
    .din103(A_103_val),
    .din104(A_104_val),
    .din105(A_105_val),
    .din106(A_106_val),
    .din107(A_107_val),
    .din108(A_108_val),
    .din109(A_109_val),
    .din110(A_110_val),
    .din111(A_111_val),
    .din112(A_112_val),
    .din113(A_113_val),
    .din114(A_114_val),
    .din115(A_115_val),
    .din116(A_116_val),
    .din117(A_117_val),
    .din118(A_118_val),
    .din119(A_119_val),
    .din120(A_120_val),
    .din121(A_121_val),
    .din122(A_122_val),
    .din123(A_123_val),
    .din124(A_124_val),
    .din125(A_125_val),
    .din126(A_126_val),
    .din127(A_127_val),
    .def(a_fu_1496_p257),
    .sel(trunc_ln63_reg_3176),
    .dout(a_fu_1496_p259)
);

(* dissolve_hierarchy = "yes" *) feedforward_sparsemux_257_7_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 7'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 7'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 7'h2 ),
    .din2_WIDTH( 9 ),
    .CASE3( 7'h3 ),
    .din3_WIDTH( 9 ),
    .CASE4( 7'h4 ),
    .din4_WIDTH( 9 ),
    .CASE5( 7'h5 ),
    .din5_WIDTH( 9 ),
    .CASE6( 7'h6 ),
    .din6_WIDTH( 9 ),
    .CASE7( 7'h7 ),
    .din7_WIDTH( 9 ),
    .CASE8( 7'h8 ),
    .din8_WIDTH( 9 ),
    .CASE9( 7'h9 ),
    .din9_WIDTH( 9 ),
    .CASE10( 7'hA ),
    .din10_WIDTH( 9 ),
    .CASE11( 7'hB ),
    .din11_WIDTH( 9 ),
    .CASE12( 7'hC ),
    .din12_WIDTH( 9 ),
    .CASE13( 7'hD ),
    .din13_WIDTH( 9 ),
    .CASE14( 7'hE ),
    .din14_WIDTH( 9 ),
    .CASE15( 7'hF ),
    .din15_WIDTH( 9 ),
    .CASE16( 7'h10 ),
    .din16_WIDTH( 9 ),
    .CASE17( 7'h11 ),
    .din17_WIDTH( 9 ),
    .CASE18( 7'h12 ),
    .din18_WIDTH( 9 ),
    .CASE19( 7'h13 ),
    .din19_WIDTH( 9 ),
    .CASE20( 7'h14 ),
    .din20_WIDTH( 9 ),
    .CASE21( 7'h15 ),
    .din21_WIDTH( 9 ),
    .CASE22( 7'h16 ),
    .din22_WIDTH( 9 ),
    .CASE23( 7'h17 ),
    .din23_WIDTH( 9 ),
    .CASE24( 7'h18 ),
    .din24_WIDTH( 9 ),
    .CASE25( 7'h19 ),
    .din25_WIDTH( 9 ),
    .CASE26( 7'h1A ),
    .din26_WIDTH( 9 ),
    .CASE27( 7'h1B ),
    .din27_WIDTH( 9 ),
    .CASE28( 7'h1C ),
    .din28_WIDTH( 9 ),
    .CASE29( 7'h1D ),
    .din29_WIDTH( 9 ),
    .CASE30( 7'h1E ),
    .din30_WIDTH( 9 ),
    .CASE31( 7'h1F ),
    .din31_WIDTH( 9 ),
    .CASE32( 7'h20 ),
    .din32_WIDTH( 9 ),
    .CASE33( 7'h21 ),
    .din33_WIDTH( 9 ),
    .CASE34( 7'h22 ),
    .din34_WIDTH( 9 ),
    .CASE35( 7'h23 ),
    .din35_WIDTH( 9 ),
    .CASE36( 7'h24 ),
    .din36_WIDTH( 9 ),
    .CASE37( 7'h25 ),
    .din37_WIDTH( 9 ),
    .CASE38( 7'h26 ),
    .din38_WIDTH( 9 ),
    .CASE39( 7'h27 ),
    .din39_WIDTH( 9 ),
    .CASE40( 7'h28 ),
    .din40_WIDTH( 9 ),
    .CASE41( 7'h29 ),
    .din41_WIDTH( 9 ),
    .CASE42( 7'h2A ),
    .din42_WIDTH( 9 ),
    .CASE43( 7'h2B ),
    .din43_WIDTH( 9 ),
    .CASE44( 7'h2C ),
    .din44_WIDTH( 9 ),
    .CASE45( 7'h2D ),
    .din45_WIDTH( 9 ),
    .CASE46( 7'h2E ),
    .din46_WIDTH( 9 ),
    .CASE47( 7'h2F ),
    .din47_WIDTH( 9 ),
    .CASE48( 7'h30 ),
    .din48_WIDTH( 9 ),
    .CASE49( 7'h31 ),
    .din49_WIDTH( 9 ),
    .CASE50( 7'h32 ),
    .din50_WIDTH( 9 ),
    .CASE51( 7'h33 ),
    .din51_WIDTH( 9 ),
    .CASE52( 7'h34 ),
    .din52_WIDTH( 9 ),
    .CASE53( 7'h35 ),
    .din53_WIDTH( 9 ),
    .CASE54( 7'h36 ),
    .din54_WIDTH( 9 ),
    .CASE55( 7'h37 ),
    .din55_WIDTH( 9 ),
    .CASE56( 7'h38 ),
    .din56_WIDTH( 9 ),
    .CASE57( 7'h39 ),
    .din57_WIDTH( 9 ),
    .CASE58( 7'h3A ),
    .din58_WIDTH( 9 ),
    .CASE59( 7'h3B ),
    .din59_WIDTH( 9 ),
    .CASE60( 7'h3C ),
    .din60_WIDTH( 9 ),
    .CASE61( 7'h3D ),
    .din61_WIDTH( 9 ),
    .CASE62( 7'h3E ),
    .din62_WIDTH( 9 ),
    .CASE63( 7'h3F ),
    .din63_WIDTH( 9 ),
    .CASE64( 7'h40 ),
    .din64_WIDTH( 9 ),
    .CASE65( 7'h41 ),
    .din65_WIDTH( 9 ),
    .CASE66( 7'h42 ),
    .din66_WIDTH( 9 ),
    .CASE67( 7'h43 ),
    .din67_WIDTH( 9 ),
    .CASE68( 7'h44 ),
    .din68_WIDTH( 9 ),
    .CASE69( 7'h45 ),
    .din69_WIDTH( 9 ),
    .CASE70( 7'h46 ),
    .din70_WIDTH( 9 ),
    .CASE71( 7'h47 ),
    .din71_WIDTH( 9 ),
    .CASE72( 7'h48 ),
    .din72_WIDTH( 9 ),
    .CASE73( 7'h49 ),
    .din73_WIDTH( 9 ),
    .CASE74( 7'h4A ),
    .din74_WIDTH( 9 ),
    .CASE75( 7'h4B ),
    .din75_WIDTH( 9 ),
    .CASE76( 7'h4C ),
    .din76_WIDTH( 9 ),
    .CASE77( 7'h4D ),
    .din77_WIDTH( 9 ),
    .CASE78( 7'h4E ),
    .din78_WIDTH( 9 ),
    .CASE79( 7'h4F ),
    .din79_WIDTH( 9 ),
    .CASE80( 7'h50 ),
    .din80_WIDTH( 9 ),
    .CASE81( 7'h51 ),
    .din81_WIDTH( 9 ),
    .CASE82( 7'h52 ),
    .din82_WIDTH( 9 ),
    .CASE83( 7'h53 ),
    .din83_WIDTH( 9 ),
    .CASE84( 7'h54 ),
    .din84_WIDTH( 9 ),
    .CASE85( 7'h55 ),
    .din85_WIDTH( 9 ),
    .CASE86( 7'h56 ),
    .din86_WIDTH( 9 ),
    .CASE87( 7'h57 ),
    .din87_WIDTH( 9 ),
    .CASE88( 7'h58 ),
    .din88_WIDTH( 9 ),
    .CASE89( 7'h59 ),
    .din89_WIDTH( 9 ),
    .CASE90( 7'h5A ),
    .din90_WIDTH( 9 ),
    .CASE91( 7'h5B ),
    .din91_WIDTH( 9 ),
    .CASE92( 7'h5C ),
    .din92_WIDTH( 9 ),
    .CASE93( 7'h5D ),
    .din93_WIDTH( 9 ),
    .CASE94( 7'h5E ),
    .din94_WIDTH( 9 ),
    .CASE95( 7'h5F ),
    .din95_WIDTH( 9 ),
    .CASE96( 7'h60 ),
    .din96_WIDTH( 9 ),
    .CASE97( 7'h61 ),
    .din97_WIDTH( 9 ),
    .CASE98( 7'h62 ),
    .din98_WIDTH( 9 ),
    .CASE99( 7'h63 ),
    .din99_WIDTH( 9 ),
    .CASE100( 7'h64 ),
    .din100_WIDTH( 9 ),
    .CASE101( 7'h65 ),
    .din101_WIDTH( 9 ),
    .CASE102( 7'h66 ),
    .din102_WIDTH( 9 ),
    .CASE103( 7'h67 ),
    .din103_WIDTH( 9 ),
    .CASE104( 7'h68 ),
    .din104_WIDTH( 9 ),
    .CASE105( 7'h69 ),
    .din105_WIDTH( 9 ),
    .CASE106( 7'h6A ),
    .din106_WIDTH( 9 ),
    .CASE107( 7'h6B ),
    .din107_WIDTH( 9 ),
    .CASE108( 7'h6C ),
    .din108_WIDTH( 9 ),
    .CASE109( 7'h6D ),
    .din109_WIDTH( 9 ),
    .CASE110( 7'h6E ),
    .din110_WIDTH( 9 ),
    .CASE111( 7'h6F ),
    .din111_WIDTH( 9 ),
    .CASE112( 7'h70 ),
    .din112_WIDTH( 9 ),
    .CASE113( 7'h71 ),
    .din113_WIDTH( 9 ),
    .CASE114( 7'h72 ),
    .din114_WIDTH( 9 ),
    .CASE115( 7'h73 ),
    .din115_WIDTH( 9 ),
    .CASE116( 7'h74 ),
    .din116_WIDTH( 9 ),
    .CASE117( 7'h75 ),
    .din117_WIDTH( 9 ),
    .CASE118( 7'h76 ),
    .din118_WIDTH( 9 ),
    .CASE119( 7'h77 ),
    .din119_WIDTH( 9 ),
    .CASE120( 7'h78 ),
    .din120_WIDTH( 9 ),
    .CASE121( 7'h79 ),
    .din121_WIDTH( 9 ),
    .CASE122( 7'h7A ),
    .din122_WIDTH( 9 ),
    .CASE123( 7'h7B ),
    .din123_WIDTH( 9 ),
    .CASE124( 7'h7C ),
    .din124_WIDTH( 9 ),
    .CASE125( 7'h7D ),
    .din125_WIDTH( 9 ),
    .CASE126( 7'h7E ),
    .din126_WIDTH( 9 ),
    .CASE127( 7'h7F ),
    .din127_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
sparsemux_257_7_9_1_1_U1715(
    .din0(9'd0),
    .din1(9'd256),
    .din2(9'd256),
    .din3(9'd256),
    .din4(9'd0),
    .din5(9'd0),
    .din6(9'd256),
    .din7(9'd0),
    .din8(9'd0),
    .din9(9'd0),
    .din10(9'd0),
    .din11(9'd0),
    .din12(9'd256),
    .din13(9'd256),
    .din14(9'd256),
    .din15(9'd256),
    .din16(9'd0),
    .din17(9'd256),
    .din18(9'd0),
    .din19(9'd256),
    .din20(9'd0),
    .din21(9'd256),
    .din22(9'd0),
    .din23(9'd256),
    .din24(9'd256),
    .din25(9'd0),
    .din26(9'd0),
    .din27(9'd0),
    .din28(9'd0),
    .din29(9'd0),
    .din30(9'd256),
    .din31(9'd256),
    .din32(9'd0),
    .din33(9'd0),
    .din34(9'd256),
    .din35(9'd0),
    .din36(9'd256),
    .din37(9'd0),
    .din38(9'd0),
    .din39(9'd0),
    .din40(9'd0),
    .din41(9'd256),
    .din42(9'd0),
    .din43(9'd0),
    .din44(9'd0),
    .din45(9'd256),
    .din46(9'd0),
    .din47(9'd0),
    .din48(9'd0),
    .din49(9'd0),
    .din50(9'd256),
    .din51(9'd0),
    .din52(9'd256),
    .din53(9'd256),
    .din54(9'd0),
    .din55(9'd0),
    .din56(9'd256),
    .din57(9'd256),
    .din58(9'd256),
    .din59(9'd0),
    .din60(9'd256),
    .din61(9'd256),
    .din62(9'd0),
    .din63(9'd0),
    .din64(9'd256),
    .din65(9'd256),
    .din66(9'd256),
    .din67(9'd0),
    .din68(9'd256),
    .din69(9'd0),
    .din70(9'd0),
    .din71(9'd0),
    .din72(9'd256),
    .din73(9'd0),
    .din74(9'd0),
    .din75(9'd256),
    .din76(9'd256),
    .din77(9'd256),
    .din78(9'd0),
    .din79(9'd256),
    .din80(9'd256),
    .din81(9'd0),
    .din82(9'd0),
    .din83(9'd0),
    .din84(9'd0),
    .din85(9'd256),
    .din86(9'd0),
    .din87(9'd0),
    .din88(9'd256),
    .din89(9'd256),
    .din90(9'd256),
    .din91(9'd256),
    .din92(9'd256),
    .din93(9'd256),
    .din94(9'd0),
    .din95(9'd0),
    .din96(9'd0),
    .din97(9'd256),
    .din98(9'd0),
    .din99(9'd0),
    .din100(9'd256),
    .din101(9'd256),
    .din102(9'd0),
    .din103(9'd256),
    .din104(9'd256),
    .din105(9'd0),
    .din106(9'd256),
    .din107(9'd256),
    .din108(9'd0),
    .din109(9'd0),
    .din110(9'd0),
    .din111(9'd0),
    .din112(9'd0),
    .din113(9'd256),
    .din114(9'd0),
    .din115(9'd0),
    .din116(9'd256),
    .din117(9'd0),
    .din118(9'd0),
    .din119(9'd0),
    .din120(9'd0),
    .din121(9'd0),
    .din122(9'd0),
    .din123(9'd0),
    .din124(9'd256),
    .din125(9'd256),
    .din126(9'd256),
    .din127(9'd256),
    .def(b_fu_1887_p257),
    .sel(trunc_ln63_reg_3176_pp0_iter2_reg),
    .dout(b_fu_1887_p259)
);

feedforward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cnt_fu_582 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            cnt_fu_582 <= cnt_1_fu_2456_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln61_fu_1441_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_594 <= add_ln61_fu_1447_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_594 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_fu_590 <= 7'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            x_fu_590 <= select_ln61_2_fu_2434_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            y_fu_586 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            y_fu_586 <= add_ln63_fu_1479_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a_reg_3186 <= a_fu_1496_p259;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln21_reg_3191 <= icmp_ln21_fu_2410_p2;
        icmp_ln63_1_reg_3182_pp0_iter2_reg <= icmp_ln63_1_reg_3182;
        icmp_ln63_1_reg_3182_pp0_iter3_reg <= icmp_ln63_1_reg_3182_pp0_iter2_reg;
        icmp_ln63_reg_3170_pp0_iter2_reg <= icmp_ln63_reg_3170;
        icmp_ln63_reg_3170_pp0_iter3_reg <= icmp_ln63_reg_3170_pp0_iter2_reg;
        trunc_ln63_reg_3176_pp0_iter2_reg <= trunc_ln63_reg_3176;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln63_1_reg_3182 <= icmp_ln63_1_fu_1485_p2;
        icmp_ln63_reg_3170 <= icmp_ln63_fu_1461_p2;
        trunc_ln63_reg_3176 <= trunc_ln63_fu_1475_p1;
    end
end

always @ (*) begin
    if (((icmp_ln61_fu_1441_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_594;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_0_ce0_local = 1'b1;
    end else begin
        res_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln61_fu_2441_p1 == 2'd0) & (icmp_ln63_1_reg_3182_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_0_we0_local = 1'b1;
    end else begin
        res_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_1_ce0_local = 1'b1;
    end else begin
        res_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln61_fu_2441_p1 == 2'd1) & (icmp_ln63_1_reg_3182_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_1_we0_local = 1'b1;
    end else begin
        res_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_2_ce0_local = 1'b1;
    end else begin
        res_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln61_fu_2441_p1 == 2'd2) & (icmp_ln63_1_reg_3182_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_2_we0_local = 1'b1;
    end else begin
        res_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_3_ce0_local = 1'b1;
    end else begin
        res_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln61_fu_2441_p1 == 2'd3) & (icmp_ln63_1_reg_3182_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_3_we0_local = 1'b1;
    end else begin
        res_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_1496_p257 = 'bx;

assign add_ln61_1_fu_2428_p2 = (x_fu_590 + 7'd1);

assign add_ln61_fu_1447_p2 = (ap_sig_allocacmp_indvar_flatten_load + 14'd1);

assign add_ln63_fu_1479_p2 = (select_ln61_fu_1467_p3 + 8'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign b_fu_1887_p257 = 'bx;

assign cnt_1_fu_2456_p2 = (zext_ln64_fu_2452_p1 + select_ln61_1_fu_2421_p3);

assign icmp_ln21_fu_2410_p2 = ((a_reg_3186 == zext_ln19_fu_2406_p1) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_1441_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 14'd8192) ? 1'b1 : 1'b0);

assign icmp_ln63_1_fu_1485_p2 = ((add_ln63_fu_1479_p2 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_1461_p2 = ((y_fu_586 == 8'd128) ? 1'b1 : 1'b0);

assign lshr_ln_fu_2470_p4 = {{select_ln61_2_fu_2434_p3[5:2]}};

assign res_0_address0 = zext_ln61_fu_2480_p1;

assign res_0_ce0 = res_0_ce0_local;

assign res_0_d0 = zext_ln63_fu_2462_p1;

assign res_0_we0 = res_0_we0_local;

assign res_1_address0 = zext_ln61_fu_2480_p1;

assign res_1_ce0 = res_1_ce0_local;

assign res_1_d0 = zext_ln63_fu_2462_p1;

assign res_1_we0 = res_1_we0_local;

assign res_2_address0 = zext_ln61_fu_2480_p1;

assign res_2_ce0 = res_2_ce0_local;

assign res_2_d0 = zext_ln63_fu_2462_p1;

assign res_2_we0 = res_2_we0_local;

assign res_3_address0 = zext_ln61_fu_2480_p1;

assign res_3_ce0 = res_3_ce0_local;

assign res_3_d0 = zext_ln63_fu_2462_p1;

assign res_3_we0 = res_3_we0_local;

assign select_ln61_1_fu_2421_p3 = ((icmp_ln63_reg_3170_pp0_iter3_reg[0:0] == 1'b1) ? 16'd0 : cnt_fu_582);

assign select_ln61_2_fu_2434_p3 = ((icmp_ln63_reg_3170_pp0_iter3_reg[0:0] == 1'b1) ? add_ln61_1_fu_2428_p2 : x_fu_590);

assign select_ln61_fu_1467_p3 = ((icmp_ln63_fu_1461_p2[0:0] == 1'b1) ? 8'd0 : y_fu_586);

assign shl_ln_fu_2445_p3 = {{icmp_ln21_reg_3191}, {8'd0}};

assign trunc_ln61_fu_2441_p1 = select_ln61_2_fu_2434_p3[1:0];

assign trunc_ln63_fu_1475_p1 = select_ln61_fu_1467_p3[6:0];

assign zext_ln19_fu_2406_p1 = b_fu_1887_p259;

assign zext_ln61_fu_2480_p1 = lshr_ln_fu_2470_p4;

assign zext_ln63_fu_2462_p1 = cnt_1_fu_2456_p2;

assign zext_ln64_fu_2452_p1 = shl_ln_fu_2445_p3;

endmodule //feedforward_matmul_xnor_2
