=====
SETUP
0.119
17.947
18.067
initialize/PSRAM_com/prev_ended_s0
10.152
10.610
initialize/n165_s8
11.032
12.131
n1177_s20
14.080
15.106
n1177_s18
15.525
16.347
n1177_s17
17.321
17.947
com_start_s0
17.947
=====
SETUP
0.220
17.846
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
n1513_s12
13.072
14.104
n1549_s9
16.747
17.846
address_PP_4_s0
17.846
=====
SETUP
0.220
17.846
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
n1513_s12
13.072
14.104
n1541_s9
16.747
17.846
address_PP_8_s0
17.846
=====
SETUP
0.257
9.495
9.752
read_write_0_s2
1.800
2.258
initialize/PSRAM_com/n352_s9
3.574
4.606
initialize/PSRAM_com/n389_s5
5.912
7.011
initialize/PSRAM_com/n389_s1
7.016
8.048
initialize/PSRAM_com/n389_s0
8.869
9.495
initialize/PSRAM_com/mem_sio_reg_0_s0
9.495
=====
SETUP
0.292
17.775
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
n1513_s12
13.072
14.104
n1519_s9
16.743
17.775
address_PP_19_s0
17.775
=====
SETUP
0.292
17.775
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
n1513_s12
13.072
14.104
n1517_s9
16.743
17.775
address_PP_20_s0
17.775
=====
SETUP
0.450
17.617
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
n1513_s12
13.072
14.104
n1555_s9
16.585
17.617
address_PP_1_s0
17.617
=====
SETUP
0.487
17.936
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
address_PP_22_s5
13.072
14.104
address_PP_22_s4
15.563
16.188
address_PP_1_s0
17.936
=====
SETUP
0.487
17.936
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
address_PP_22_s5
13.072
14.104
address_PP_22_s4
15.563
16.188
address_PP_14_s0
17.936
=====
SETUP
0.487
17.936
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
address_PP_22_s5
13.072
14.104
address_PP_22_s4
15.563
16.188
address_PP_16_s0
17.936
=====
SETUP
0.487
17.936
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
address_PP_22_s5
13.072
14.104
address_PP_22_s4
15.563
16.188
address_PP_17_s0
17.936
=====
SETUP
0.487
17.936
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
address_PP_22_s5
13.072
14.104
address_PP_22_s4
15.563
16.188
address_PP_18_s0
17.936
=====
SETUP
0.487
17.936
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
address_PP_22_s5
13.072
14.104
address_PP_22_s4
15.563
16.188
address_PP_21_s0
17.936
=====
SETUP
0.487
17.936
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
address_PP_22_s5
13.072
14.104
address_PP_22_s4
15.563
16.188
address_PP_22_s0
17.936
=====
SETUP
0.492
17.932
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
address_PP_22_s5
13.072
14.104
address_PP_22_s4
15.563
16.188
address_PP_19_s0
17.932
=====
SETUP
0.492
17.932
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
address_PP_22_s5
13.072
14.104
address_PP_22_s4
15.563
16.188
address_PP_20_s0
17.932
=====
SETUP
0.682
9.426
10.108
read_write_0_s2
1.800
2.258
initialize/PSRAM_com/n352_s9
3.574
4.600
initialize/PSRAM_com/n512_s2
5.025
5.847
initialize/PSRAM_com/n512_s0
5.853
6.885
initialize/PSRAM_com/n495_s2
7.694
8.720
initialize/PSRAM_com/n475_s0
9.426
=====
SETUP
0.682
9.426
10.108
read_write_0_s2
1.800
2.258
initialize/PSRAM_com/n352_s9
3.574
4.600
initialize/PSRAM_com/n512_s2
5.025
5.847
initialize/PSRAM_com/n512_s0
5.853
6.885
initialize/PSRAM_com/n495_s2
7.694
8.720
initialize/PSRAM_com/n473_s0
9.426
=====
SETUP
0.709
17.357
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
n1513_s12
13.072
14.104
n1551_s9
16.258
17.357
address_PP_3_s0
17.357
=====
SETUP
0.709
17.357
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
n1513_s12
13.072
14.104
n1547_s9
16.258
17.357
address_PP_5_s0
17.357
=====
SETUP
0.709
17.357
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
n1513_s12
13.072
14.104
n1543_s9
16.258
17.357
address_PP_7_s0
17.357
=====
SETUP
0.709
17.357
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
n1513_s12
13.072
14.104
n1527_s9
16.258
17.357
address_PP_15_s0
17.357
=====
SETUP
0.714
17.353
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
n1513_s12
13.072
14.104
n1529_s9
16.254
17.353
address_PP_14_s0
17.353
=====
SETUP
0.714
17.353
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
n1513_s12
13.072
14.104
n1525_s9
16.254
17.353
address_PP_16_s0
17.353
=====
SETUP
0.714
17.353
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n423_s28
7.201
7.751
n423_s29
7.751
7.808
n423_s30
7.808
7.865
n423_s31
7.865
7.922
n423_s32
7.922
7.979
n423_s33
7.979
8.036
n423_s34
8.036
8.093
n423_s35
8.093
8.150
n423_s36
8.150
8.207
n423_s37
8.207
8.264
n423_s38
8.264
8.321
address_PP_22_s11
10.019
11.118
address_PP_22_s9
11.608
12.430
address_PP_22_s7
12.435
13.061
n1513_s12
13.072
14.104
n1523_s9
16.254
17.353
address_PP_17_s0
17.353
=====
HOLD
0.479
2.305
1.827
ADC_submodule/adc_data_3_s0
1.741
2.074
fifo_inst/fifo_mem_fifo_mem_0_0_s
2.305
=====
HOLD
0.556
2.312
1.756
debuttonA/sync_button_debounced/resync_2_s0
1.741
2.074
debuttonA/sync_button_debounced/button_once_s0
2.312
=====
HOLD
0.570
2.310
1.741
debuttonA/sync_button_debounced/resync_3_s0
1.741
2.074
debuttonA/sync_button_debounced/button_once_s0
2.310
=====
HOLD
0.570
2.310
1.741
debuttonA/sync_button_debounced/resync_0_s0
1.741
2.074
debuttonA/sync_button_debounced/resync_1_s0
2.310
=====
HOLD
0.570
2.310
1.741
debuttonA/sync_button/sync_buffer_2_s0
1.741
2.074
debuttonA/deb_button/shift_0_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[6]_1_s0
1.741
2.074
UART1/samples_after_1_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[5]_1_s0
1.741
2.074
UART1/samples_after_9_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[5]_4_s0
1.741
2.074
UART1/samples_after_12_s0
2.310
=====
HOLD
0.571
2.312
1.741
debuttonA/sync_button_debounced/resync_2_s0
1.741
2.074
debuttonA/sync_button_debounced/resync_3_s0
2.312
=====
HOLD
0.571
2.312
1.741
UART1/buffer[3]_7_s0
1.741
2.074
UART1/threshold_7_s0
2.312
=====
HOLD
0.571
2.312
1.741
UART1/buffer[1]_1_s1
1.741
2.074
UART1/trigger_1_s0
2.312
=====
HOLD
0.573
10.658
10.085
initialize/PSRAM_com/data_out_11_s0
10.085
10.418
initialize/PSRAM_com/data_out_15_s0
10.658
=====
HOLD
0.574
2.315
1.741
UART1/dataIn_3_s0
1.741
2.074
UART1/dataIn_2_s0
2.315
=====
HOLD
0.574
2.315
1.741
UART1/dataIn_4_s0
1.741
2.074
UART1/dataIn_3_s0
2.315
=====
HOLD
0.577
2.317
1.741
UART1/dataIn_5_s0
1.741
2.074
UART1/dataIn_4_s0
2.317
=====
HOLD
0.577
2.318
1.741
write_clk_PP_s0
1.741
2.074
PP_post_process/d_flag_write_s0
2.318
=====
HOLD
0.597
10.682
10.085
initialize/PSRAM_com/ended_s2
10.085
10.418
initialize/PSRAM_com/prev_ended_s0
10.682
=====
HOLD
0.598
2.339
1.741
UART1/buffer[8]_4_s0
1.741
2.074
UART1/samples_before_12_s0
2.339
=====
HOLD
0.603
2.344
1.741
debuttonA/deb_button/shift_5_s0
1.741
2.074
debuttonA/deb_button/shift_6_s0
2.344
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM_com/burst_counter_5_s0
10.085
10.418
initialize/PSRAM_com/n239_s8
10.420
10.792
initialize/PSRAM_com/burst_counter_5_s0
10.792
=====
HOLD
0.708
2.448
1.741
fifo_inst/rd_ptr_0_s3
1.741
2.074
fifo_inst/n48_s5
2.076
2.448
fifo_inst/rd_ptr_0_s3
2.448
=====
HOLD
0.708
2.390
1.682
ADC_submodule/delay_counter_0_s2
1.682
2.016
ADC_submodule/n61_s5
2.018
2.390
ADC_submodule/delay_counter_0_s2
2.390
=====
HOLD
0.708
2.448
1.741
UART1/rxCounter_3_s1
1.741
2.074
UART1/n161_s11
2.076
2.448
UART1/rxCounter_3_s1
2.448
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_4_s2
1.741
2.074
UART1/n981_s19
2.076
2.448
UART1/txCounter_4_s2
2.448
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_10_s2
1.741
2.074
UART1/n975_s18
2.076
2.448
UART1/txCounter_10_s2
2.448
