/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  reg [2:0] _03_;
  reg [2:0] _04_;
  reg [5:0] _05_;
  reg [2:0] _06_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [6:0] celloutsig_0_42z;
  wire [5:0] celloutsig_0_46z;
  wire [8:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = !(celloutsig_0_33z ? celloutsig_0_1z : celloutsig_0_22z[2]);
  assign celloutsig_1_7z = !(celloutsig_1_3z ? in_data[117] : celloutsig_1_5z[10]);
  assign celloutsig_0_21z = !(celloutsig_0_8z ? celloutsig_0_16z : celloutsig_0_20z);
  assign celloutsig_0_28z = !(celloutsig_0_4z[4] ? celloutsig_0_5z : _00_);
  assign celloutsig_0_0z = ~(in_data[63] | in_data[70]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | in_data[48]);
  assign celloutsig_0_12z = ~(celloutsig_0_10z[1] | celloutsig_0_9z);
  assign celloutsig_0_5z = ~((in_data[36] | _01_) & (celloutsig_0_1z | _01_));
  assign celloutsig_0_6z = ~((celloutsig_0_4z[13] | celloutsig_0_3z) & (celloutsig_0_5z | _00_));
  assign celloutsig_1_19z = ~((celloutsig_1_16z | celloutsig_1_13z) & (celloutsig_1_18z | celloutsig_1_18z));
  assign celloutsig_0_13z = ~((celloutsig_0_5z | celloutsig_0_8z) & (_00_ | celloutsig_0_11z));
  assign celloutsig_1_1z = celloutsig_1_0z[0] | ~(celloutsig_1_0z[2]);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_1_13z = celloutsig_1_1z | ~(celloutsig_1_9z);
  assign celloutsig_0_19z = celloutsig_0_8z | ~(celloutsig_0_15z);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_31z[2:1], celloutsig_0_5z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_25z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 6'h00;
    else _05_ <= { in_data[169], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  reg [2:0] _25_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 3'h0;
    else _25_ <= in_data[24:22];
  assign { _02_[2], _01_, _00_ } = _25_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 3'h0;
    else _06_ <= celloutsig_0_17z[4:2];
  assign celloutsig_0_35z = { celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_34z, celloutsig_0_0z, _06_, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_25z } === { in_data[75:52], celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_31z };
  assign celloutsig_1_2z = { in_data[141:132], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } === { in_data[176:169], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_5z[8:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_3z } === { in_data[102:96], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z } === celloutsig_0_4z[7:5];
  assign celloutsig_0_20z = { celloutsig_0_10z[7:3], celloutsig_0_3z } === { celloutsig_0_18z[1], celloutsig_0_5z, _02_[2], _01_, _00_, celloutsig_0_14z };
  assign celloutsig_0_25z = { in_data[59:45], celloutsig_0_13z, celloutsig_0_6z } === { in_data[57:45], celloutsig_0_22z };
  assign celloutsig_0_27z = { in_data[59:53], celloutsig_0_0z } === { celloutsig_0_22z, celloutsig_0_26z };
  assign celloutsig_1_14z = in_data[103:100] <= celloutsig_1_11z[12:9];
  assign celloutsig_0_48z = ! { celloutsig_0_41z[0], celloutsig_0_34z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_31z };
  assign celloutsig_0_7z = ! { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_1z = ! { in_data[78:75], celloutsig_0_0z };
  assign celloutsig_0_14z = ! in_data[49:43];
  assign celloutsig_0_15z = ! { celloutsig_0_4z[11:1], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_29z = ! { celloutsig_0_17z[3:0], celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_26z, _02_[2], _01_, _00_, celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_1_5z = { in_data[173:166], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } % { 1'h1, in_data[178:167] };
  assign celloutsig_0_31z = { celloutsig_0_10z[6:4], celloutsig_0_25z, celloutsig_0_12z } * { celloutsig_0_18z[2], celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_47z = { celloutsig_0_46z[4:3], _03_, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_27z } * { celloutsig_0_42z[3:0], celloutsig_0_35z, celloutsig_0_37z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_33z };
  assign celloutsig_1_11z = in_data[173:161] * { _05_[3:0], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_10z[6:2], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_16z } * { celloutsig_0_4z[3:2], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_1_10z = celloutsig_1_5z[9:7] !== { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_33z = | { _00_, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_7z, _01_, _02_[2] };
  assign celloutsig_0_8z = | { _00_, _01_, celloutsig_0_4z[9:6], celloutsig_0_3z, _02_[2], celloutsig_0_0z };
  assign celloutsig_1_16z = ^ { celloutsig_1_0z[1:0], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_16z = ^ celloutsig_0_10z[9:5];
  assign celloutsig_0_10z = { celloutsig_0_4z[9:7], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z } >> { in_data[51:43], celloutsig_0_7z };
  assign celloutsig_0_26z = { in_data[43:42], celloutsig_0_20z, celloutsig_0_5z } >> { celloutsig_0_22z[1:0], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_4z = { _02_[2], _01_, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, _02_[2], _01_, _00_, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >> { in_data[11:0], _02_[2], _01_, _00_, celloutsig_0_1z };
  assign celloutsig_0_46z = { celloutsig_0_17z[3:1], _02_[2], _01_, _00_ } >> celloutsig_0_17z[7:2];
  assign celloutsig_0_22z = { celloutsig_0_0z, _02_[2], _01_, _00_ } >> { celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_41z = celloutsig_0_26z[3:1] <<< { in_data[61:60], celloutsig_0_12z };
  assign celloutsig_0_42z = { celloutsig_0_37z, celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_27z } <<< { _04_[1], celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[103:100] <<< in_data[191:188];
  assign celloutsig_0_23z = celloutsig_0_17z <<< { celloutsig_0_4z[14:8], celloutsig_0_12z };
  assign celloutsig_0_18z = in_data[19:14] ^ { _02_[2], _01_, _00_, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_34z = ~((celloutsig_0_5z & celloutsig_0_5z) | (celloutsig_0_19z & _03_[2]));
  assign celloutsig_1_4z = ~((celloutsig_1_0z[1] & celloutsig_1_2z) | (in_data[149] & celloutsig_1_2z));
  assign celloutsig_1_8z = ~((celloutsig_1_1z & celloutsig_1_2z) | (in_data[159] & celloutsig_1_0z[0]));
  assign celloutsig_1_18z = ~((celloutsig_1_14z & celloutsig_1_11z[11]) | (celloutsig_1_14z & celloutsig_1_10z));
  assign celloutsig_0_11z = ~((celloutsig_0_6z & celloutsig_0_7z) | (in_data[35] & celloutsig_0_5z));
  assign _02_[1:0] = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
