Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sistema/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c01e449e965e4479939e62010d266e49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_TB_behav xil_defaultlib.main_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'In_A' [E:/Proyectos verilog/Lab_Digital/RISKV - Proyecto/RISKV - Proyecto.srcs/sources_1/new/main.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_suma
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mem_Instrucciones
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Mux_2to1
Compiling module xil_defaultlib.ExtendUnit_12to32
Compiling module xil_defaultlib.ALU_2to1
Compiling module xil_defaultlib.Mem_Datos
Compiling module xil_defaultlib.ExtendUnit_8to32
Compiling module xil_defaultlib.Unidad_Control
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_TB_behav
