library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity processador is
	port(
		i_opt : in std_logic_vector(1 downto 0)