#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 22 10:47:55 2017
# Process ID: 4196
# Current directory: D:/yy/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1992 D:\yy\project_1\project_1.xpr
# Log file: D:/yy/project_1/vivado.log
# Journal file: D:/yy/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/yy/project_1/project_1.xpr
open_bd_design {D:/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 [get_ips  design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0] -log ip_upgrade.log
startgroup
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT3_DIVIDE {20} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT4_JITTER {151.636} CONFIG.CLKOUT4_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_1]
endgroup
connect_bd_net [get_bd_pins clk_wiz_1/clk_out4] [get_bd_pins stream_jpg_yy_nv_mn_v1_0_wed2_0/slow_clock]
delete_bd_objs [get_bd_intf_ports jb_0]
delete_bd_objs [get_bd_intf_ports usb_uart]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports USB_Uart_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "usb_uart ( USB UART ) " }  [get_bd_intf_pins axi_uartlite_0/UART]
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports usb_uart]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "usb_uart ( USB UART ) " }  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
save_bd_design
validate_bd_design
save_bd_design
