SCHM0103

HEADER
{
 FREEID 231
 VARIABLES
 {
  #ARCHITECTURE="TB_ARCHITECTURE"
  #BLOCKTABLE_FILE="#HDL2DIAGRAM.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="au_tb"
  #LANGUAGE="VHDL"
  AUTHOR="valer"
  COMPANY="valer"
  CREATIONDATE="16.11.2017"
  PAGECOUNT="2"
  SOURCE=".\\src\\tb.vhd"
 }
 SYMBOL "#default" "AU" "AU"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library STD;\n"+
"use STD.STANDARD.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1510791720"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,560)
    FREEID 38
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,560)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,92,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,121,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (155,70,235,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,93,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (155,110,235,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,94,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (154,150,235,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,129,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (193,190,235,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,41,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,76,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,97,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,55,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,66,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,430,66,454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,470,91,494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,510,74,534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AB(5:0)"
      #NUMBER="0"
      #VHDL_TYPE="BIT_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARETO(12:0)"
      #NUMBER="0"
      #VHDL_TYPE="BIT_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ACOP(2:0)"
      #NUMBER="0"
      #VHDL_TYPE="BIT_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="BO(15:0)"
      #NUMBER="0"
      #VHDL_TYPE="BIT_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AD(5:0)"
      #NUMBER="0"
      #VHDL_TYPE="BIT_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (260,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CNZ(2:0)"
      #NUMBER="0"
      #VHDL_TYPE="BIT_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AQ(5:0)"
      #NUMBER="0"
      #VHDL_TYPE="BIT_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (260,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DO(15:0)"
      #NUMBER="0"
      #VHDL_TYPE="BIT_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARET(12:0)"
      #NUMBER="0"
      #VHDL_TYPE="BIT_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (260,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RDY"
      #NUMBER="0"
      #VHDL_TYPE="BIT"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="C"
      #NUMBER="0"
      #VHDL_TYPE="BIT"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CALL"
      #NUMBER="0"
      #VHDL_TYPE="BIT"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DI(15:0)"
      #NUMBER="0"
      #VHDL_TYPE="BIT_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RD"
      #NUMBER="0"
      #VHDL_TYPE="BIT"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RET"
      #NUMBER="0"
      #VHDL_TYPE="BIT"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RST"
      #NUMBER="0"
      #VHDL_TYPE="BIT"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="START"
      #NUMBER="0"
      #VHDL_TYPE="BIT"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="WRD"
      #NUMBER="0"
      #VHDL_TYPE="BIT"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2621,1520)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  1, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library ieee;\n"+
"        use ieee.numeric_bit.all;"
   RECT (220,260,620,439)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  ARCHITECTUREDECLARATIONS  2, 0, 0
  {
   LABEL "Architecture Declaration"
   TEXT 
"constant n : POSITIVE := 13;\n"+
"constant mp : MICROPROGR := ((\"100\",\"000001\",\"000000\",\"000000\",X\"0000\",'0','1','0'),(\"101\",\"000010\",\"000001\",\"000000\",X\"0000\",'0','1','0'),(\"110\",\"000011\",\"000010\",\"000000\",X\"0000\",'0','1','0'),(\"110\",\"000011\",\"000011\",\"000000\",X\"0000\",'0','1','0'),(\"001\",\"000100\",\"000011\",\"000001\",X\"0000\",'1','0','0'),(\"011\",\"000101\",\"000010\",\"000100\",X\"0000\",'1','0','0'),(\"110\",\"000110\",\"000101\",\"000000\",X\"0000\",'0','1','0'),(\"111\",\"001000\",\"000001\",\"000110\",X\"0000\",'1','0','0'),(\"000\",\"000111\",\"000110\",\"000101\",X\"0000\",'1','0','0'),(\"111\",\"001010\",\"000010\",\"000110\",X\"0000\",'1','0','0'),(\"000\",\"001110\",\"001000\",\"001010\",X\"0000\",'1','0','0'),(\"011\",\"001111\",\"001011\",\"001001\",X\"0000\",'1','0','0'),(\"001\",\"000000\",\"001111\",\"001110\",X\"0000\",'1','0','0'));\n"+
"type MICROINST is record\n"+
"  ACOP : BIT_VECTOR(2 downto 0);\n"+
"  AQ : BIT_VECTOR(5 downto 0);\n"+
"  AD : BIT_VECTOR(5 downto 0);\n"+
"  AB : BIT_VECTOR(5 downto 0);\n"+
"  DI : BIT_VECTOR(15 downto 0);\n"+
"  START : BIT;\n"+
"  WRD : BIT;\n"+
"  RD : BIT;\n"+
"end record;\n"+
"--Added by Active-HDL. Do not change code inside this section.\n"+
"type MICROPROGR is array (0 to n - 1) of MICROINST;\n"+
"--End of extra code."
   RECT (220,439,620,839)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  3, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="AU"
    #LIBRARY="#default"
    #REFERENCE="AU_U"
    #SYMBOL="AU"
   }
   COORD (1360,240)
   VERTEXES ( (4,33), (8,37), (12,41), (16,45), (20,50), (2,81), (6,86), (10,89), (14,93), (18,97), (24,101), (36,109), (34,113), (28,121), (30,129), (22,133), (32,141), (26,149) )
  }
  SIGNALASSIGN  4, 0, 0
  {
   LABEL "ROM_U"
   TEXT "ROM_U : (ACOP,AQ,AD,AB,DI,START,WRD,RD) <= mp(maddr);"
   RECT (760,260,1161,580)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  82, 85, 90, 94, 105, 117, 125, 153, 157 )
  }
  PROCESS  5, 0, 0
  {
   LABEL "CTM"
   TEXT 
"CTM : process (C,RST)\n"+
"                       begin\n"+
"                         if RST = '1' then\n"+
"                            maddr <= 0;\n"+
"                         elsif C = '1' and C'event then\n"+
"                            if (RDY = '1' and START = '1') or WRD = '1' or RD = '1' then\n"+
"                               maddr <= (maddr + 1) mod n;\n"+
"                            end if;\n"+
"                         end if;\n"+
"                       end process;\n"+
"                      "
   RECT (1800,340,2201,740)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   VTX (  77, 73, 69, 65, 61, 57, 53, 49, 29 )
   VARIABLES
   {
    #DIRECTION_LIST="77 73 69 65 49 "
    #UPDATE_SENS_LIST="0"
   }
   LIST (  77, 73, 69, 65 )
  }
  SIGNALASSIGN  6, 0, 0
  {
   LABEL "SYNCRO_GEN"
   TEXT "SYNCRO_GEN : C <= not C after 5ns;"
   RECT (760,640,1161,740)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  137 )
  }
  SIGNALASSIGN  7, 0, 0
  {
   LABEL "RESET_GEN"
   TEXT "RESET_GEN : RST <= '1', '0' after 25ns;"
   RECT (760,800,1161,900)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  145 )
  }
  TEXT  8, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1360,207,1437,240)
   ALIGN 8
   PARENT 3
  }
  TEXT  9, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1360,800,1400,833)
   PARENT 3
  }
  NET WIRE  10, 0, 0
  {
   VARIABLES
   {
    #NAME="ret"
    #VHDL_TYPE="BIT"
   }
  }
  NET BUS  11, 0, 0
  {
   VARIABLES
   {
    #NAME="do(15:0)"
    #VHDL_TYPE="BIT_VECTOR"
   }
  }
  NET BUS  12, 0, 0
  {
   VARIABLES
   {
    #NAME="aret(12:0)"
    #VHDL_TYPE="BIT_VECTOR"
   }
  }
  NET BUS  13, 0, 0
  {
   VARIABLES
   {
    #NAME="areto(12:0)"
    #VHDL_TYPE="BIT_VECTOR"
   }
  }
  NET BUS  14, 0, 0
  {
   VARIABLES
   {
    #NAME="bo(15:0)"
    #VHDL_TYPE="BIT_VECTOR"
   }
  }
  NET WIRE  15, 0, 0
  {
   VARIABLES
   {
    #NAME="call"
    #VHDL_TYPE="BIT"
   }
  }
  NET BUS  16, 0, 0
  {
   VARIABLES
   {
    #NAME="cnz(2:0)"
    #VHDL_TYPE="BIT_VECTOR"
   }
  }
  NET WIRE  17, 0, 0
  {
   VARIABLES
   {
    #NAME="rdy"
    #VHDL_TYPE="BIT"
   }
  }
  NET WIRE  18, 0, 0
  {
   VARIABLES
   {
    #NAME="maddr"
    #VHDL_TYPE="NATURAL"
   }
  }
  NET BUS  19, 0, 0
  {
   VARIABLES
   {
    #NAME="di(15:0)"
    #VHDL_TYPE="BIT_VECTOR"
   }
  }
  NET BUS  20, 0, 0
  {
   VARIABLES
   {
    #NAME="aq(5:0)"
    #VHDL_TYPE="BIT_VECTOR"
   }
  }
  NET BUS  21, 0, 0
  {
   VARIABLES
   {
    #NAME="ad(5:0)"
    #VHDL_TYPE="BIT_VECTOR"
   }
  }
  NET BUS  22, 0, 0
  {
   VARIABLES
   {
    #NAME="acop(2:0)"
    #VHDL_TYPE="BIT_VECTOR"
   }
  }
  NET BUS  23, 0, 0
  {
   VARIABLES
   {
    #NAME="ab(5:0)"
    #VHDL_TYPE="BIT_VECTOR"
   }
  }
  NET WIRE  24, 0, 0
  {
   VARIABLES
   {
    #NAME="rd"
    #VHDL_TYPE="BIT"
   }
  }
  NET WIRE  25, 0, 0
  {
   VARIABLES
   {
    #NAME="start"
    #VHDL_TYPE="BIT"
   }
  }
  NET WIRE  26, 0, 0
  {
   VARIABLES
   {
    #NAME="wrd"
    #VHDL_TYPE="BIT"
   }
  }
  NET WIRE  27, 0, 0
  {
   VARIABLES
   {
    #NAME="c"
    #VHDL_TYPE="BIT"
   }
  }
  NET WIRE  28, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
    #VHDL_TYPE="BIT"
   }
  }
  VTX  29, 0, 0
  {
   COORD (2201,360)
  }
  VTX  30, 0, 0
  {
   COORD (2280,360)
  }
  WIRE  31, 0, 0
  {
   NET 18
   VTX 29, 30
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  32, 0, 1
  {
   TEXT "$#NAME"
   RECT (2206,333,2275,360)
   ALIGN 9
   PARENT 31
  }
  VTX  33, 0, 0
  {
   COORD (1620,280)
  }
  VTX  34, 0, 0
  {
   COORD (1700,280)
  }
  BUS  35, 0, 0
  {
   NET 13
   VTX 33, 34
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  36, 0, 1
  {
   TEXT "$#NAME"
   RECT (1602,253,1718,280)
   ALIGN 9
   PARENT 35
  }
  VTX  37, 0, 0
  {
   COORD (1620,320)
  }
  VTX  38, 0, 0
  {
   COORD (1700,320)
  }
  BUS  39, 0, 0
  {
   NET 14
   VTX 37, 38
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  40, 0, 1
  {
   TEXT "$#NAME"
   RECT (1616,293,1705,320)
   ALIGN 9
   PARENT 39
  }
  VTX  41, 0, 0
  {
   COORD (1620,360)
  }
  VTX  42, 0, 0
  {
   COORD (1700,360)
  }
  BUS  43, 0, 0
  {
   NET 16
   VTX 41, 42
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  44, 0, 1
  {
   TEXT "$#NAME"
   RECT (1617,333,1704,360)
   ALIGN 9
   PARENT 43
  }
  VTX  45, 0, 0
  {
   COORD (1620,400)
  }
  VTX  46, 0, 0
  {
   COORD (1700,400)
  }
  BUS  47, 0, 0
  {
   NET 11
   VTX 45, 46
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  48, 0, 1
  {
   TEXT "$#NAME"
   RECT (1616,373,1705,400)
   ALIGN 9
   PARENT 47
  }
  VTX  49, 0, 0
  {
   COORD (1800,440)
  }
  VTX  50, 0, 0
  {
   COORD (1620,440)
  }
  WIRE  51, 0, 0
  {
   NET 17
   VTX 49, 50
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  52, 0, 1
  {
   TEXT "$#NAME"
   RECT (1693,413,1727,440)
   ALIGN 9
   PARENT 51
  }
  VTX  53, 0, 0
  {
   COORD (1800,520)
  }
  VTX  54, 0, 0
  {
   COORD (1700,520)
  }
  WIRE  55, 0, 0
  {
   NET 25
   VTX 53, 54
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  56, 0, 1
  {
   TEXT "$#NAME"
   RECT (1727,493,1774,520)
   ALIGN 9
   PARENT 55
  }
  VTX  57, 0, 0
  {
   COORD (1800,400)
  }
  VTX  58, 0, 0
  {
   COORD (1720,400)
  }
  WIRE  59, 0, 0
  {
   NET 24
   VTX 57, 58
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  60, 0, 1
  {
   TEXT "$#NAME"
   RECT (1749,373,1771,400)
   ALIGN 9
   PARENT 59
  }
  VTX  61, 0, 0
  {
   COORD (1800,560)
  }
  VTX  62, 0, 0
  {
   COORD (1740,560)
  }
  WIRE  63, 0, 0
  {
   NET 26
   VTX 61, 62
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  64, 0, 1
  {
   TEXT "$#NAME"
   RECT (1751,533,1790,560)
   ALIGN 9
   PARENT 63
  }
  VTX  65, 0, 0
  {
   COORD (1800,360)
  }
  VTX  66, 0, 0
  {
   COORD (1760,360)
  }
  WIRE  67, 0, 0
  {
   NET 27
   VTX 65, 66
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  68, 0, 1
  {
   TEXT "$#NAME"
   RECT (1774,333,1786,360)
   ALIGN 9
   PARENT 67
  }
  VTX  69, 0, 0
  {
   COORD (1800,360)
  }
  VTX  70, 0, 0
  {
   COORD (1760,360)
  }
  WIRE  71, 0, 0
  {
   NET 27
   VTX 69, 70
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  72, 0, 1
  {
   TEXT "$#NAME"
   RECT (1774,333,1786,360)
   ALIGN 9
   PARENT 71
  }
  VTX  73, 0, 0
  {
   COORD (1800,480)
  }
  VTX  74, 0, 0
  {
   COORD (1780,480)
  }
  WIRE  75, 0, 0
  {
   NET 28
   VTX 73, 74
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  76, 0, 1
  {
   TEXT "$#NAME"
   RECT (1777,453,1804,480)
   ALIGN 9
   PARENT 75
  }
  VTX  77, 0, 0
  {
   COORD (1800,480)
  }
  VTX  78, 0, 0
  {
   COORD (1780,480)
  }
  WIRE  79, 0, 0
  {
   NET 28
   VTX 77, 78
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  80, 0, 1
  {
   TEXT "$#NAME"
   RECT (1777,453,1804,480)
   ALIGN 9
   PARENT 79
  }
  VTX  81, 0, 0
  {
   COORD (1360,280)
  }
  VTX  82, 0, 0
  {
   COORD (1161,280)
  }
  BUS  83, 0, 0
  {
   NET 23
   VTX 81, 82
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  84, 0, 1
  {
   TEXT "$#NAME"
   RECT (1222,253,1298,280)
   ALIGN 9
   PARENT 83
  }
  VTX  85, 0, 0
  {
   COORD (1161,320)
  }
  VTX  86, 0, 0
  {
   COORD (1360,320)
  }
  BUS  87, 0, 0
  {
   NET 22
   VTX 85, 86
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  88, 0, 1
  {
   TEXT "$#NAME"
   RECT (1210,293,1311,320)
   ALIGN 9
   PARENT 87
  }
  VTX  89, 0, 0
  {
   COORD (1360,360)
  }
  VTX  90, 0, 0
  {
   COORD (1161,360)
  }
  BUS  91, 0, 0
  {
   NET 21
   VTX 89, 90
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  92, 0, 1
  {
   TEXT "$#NAME"
   RECT (1222,333,1298,360)
   ALIGN 9
   PARENT 91
  }
  VTX  93, 0, 0
  {
   COORD (1360,400)
  }
  VTX  94, 0, 0
  {
   COORD (1161,400)
  }
  BUS  95, 0, 0
  {
   NET 20
   VTX 93, 94
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  96, 0, 1
  {
   TEXT "$#NAME"
   RECT (1222,373,1298,400)
   ALIGN 9
   PARENT 95
  }
  VTX  97, 0, 0
  {
   COORD (1360,440)
  }
  VTX  98, 0, 0
  {
   COORD (1240,440)
  }
  BUS  99, 0, 0
  {
   NET 12
   VTX 97, 98
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  100, 0, 1
  {
   TEXT "$#NAME"
   RECT (1249,413,1352,440)
   ALIGN 9
   PARENT 99
  }
  VTX  101, 0, 0
  {
   COORD (1360,520)
  }
  VTX  102, 0, 0
  {
   COORD (1240,520)
  }
  WIRE  103, 0, 0
  {
   NET 15
   VTX 101, 102
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  104, 0, 1
  {
   TEXT "$#NAME"
   RECT (1282,493,1319,520)
   ALIGN 9
   PARENT 103
  }
  VTX  105, 0, 0
  {
   COORD (1161,560)
  }
  VTX  106, 0, 0
  {
   COORD (1240,560)
  }
  WIRE  107, 0, 0
  {
   NET 26
   VTX 105, 106
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  108, 0, 1
  {
   TEXT "$#NAME"
   RECT (1181,533,1220,560)
   ALIGN 9
   PARENT 107
  }
  VTX  109, 0, 0
  {
   COORD (1360,760)
  }
  VTX  110, 0, 0
  {
   COORD (1240,760)
  }
  WIRE  111, 0, 0
  {
   NET 26
   VTX 109, 110
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  112, 0, 1
  {
   TEXT "$#NAME"
   RECT (1281,733,1320,760)
   ALIGN 9
   PARENT 111
  }
  VTX  113, 0, 0
  {
   COORD (1360,720)
  }
  VTX  114, 0, 0
  {
   COORD (1260,720)
  }
  WIRE  115, 0, 0
  {
   NET 25
   VTX 113, 114
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  116, 0, 1
  {
   TEXT "$#NAME"
   RECT (1287,693,1334,720)
   ALIGN 9
   PARENT 115
  }
  VTX  117, 0, 0
  {
   COORD (1161,520)
  }
  VTX  118, 0, 0
  {
   COORD (1260,520)
  }
  WIRE  119, 0, 0
  {
   NET 25
   VTX 117, 118
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  120, 0, 1
  {
   TEXT "$#NAME"
   RECT (1187,493,1234,520)
   ALIGN 9
   PARENT 119
  }
  VTX  121, 0, 0
  {
   COORD (1360,600)
  }
  VTX  122, 0, 0
  {
   COORD (1280,600)
  }
  WIRE  123, 0, 0
  {
   NET 24
   VTX 121, 122
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  124, 0, 1
  {
   TEXT "$#NAME"
   RECT (1309,573,1331,600)
   ALIGN 9
   PARENT 123
  }
  VTX  125, 0, 0
  {
   COORD (1161,480)
  }
  VTX  126, 0, 0
  {
   COORD (1280,480)
  }
  WIRE  127, 0, 0
  {
   NET 24
   VTX 125, 126
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  128, 0, 1
  {
   TEXT "$#NAME"
   RECT (1209,453,1231,480)
   ALIGN 9
   PARENT 127
  }
  VTX  129, 0, 0
  {
   COORD (1360,640)
  }
  VTX  130, 0, 0
  {
   COORD (1280,640)
  }
  WIRE  131, 0, 0
  {
   NET 10
   VTX 129, 130
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  132, 0, 1
  {
   TEXT "$#NAME"
   RECT (1306,613,1334,640)
   ALIGN 9
   PARENT 131
  }
  VTX  133, 0, 0
  {
   COORD (1360,480)
  }
  VTX  134, 0, 0
  {
   COORD (1300,480)
  }
  WIRE  135, 0, 0
  {
   NET 27
   VTX 133, 134
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  136, 0, 1
  {
   TEXT "$#NAME"
   RECT (1324,453,1336,480)
   ALIGN 9
   PARENT 135
  }
  VTX  137, 0, 0
  {
   COORD (1161,660)
  }
  VTX  138, 0, 0
  {
   COORD (1300,660)
  }
  WIRE  139, 0, 0
  {
   NET 27
   VTX 137, 138
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  140, 0, 1
  {
   TEXT "$#NAME"
   RECT (1224,633,1236,660)
   ALIGN 9
   PARENT 139
  }
  VTX  141, 0, 0
  {
   COORD (1360,680)
  }
  VTX  142, 0, 0
  {
   COORD (1320,680)
  }
  WIRE  143, 0, 0
  {
   NET 28
   VTX 141, 142
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  144, 0, 1
  {
   TEXT "$#NAME"
   RECT (1327,653,1354,680)
   ALIGN 9
   PARENT 143
  }
  VTX  145, 0, 0
  {
   COORD (1161,820)
  }
  VTX  146, 0, 0
  {
   COORD (1320,820)
  }
  WIRE  147, 0, 0
  {
   NET 28
   VTX 145, 146
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  148, 0, 1
  {
   TEXT "$#NAME"
   RECT (1227,793,1254,820)
   ALIGN 9
   PARENT 147
  }
  VTX  149, 0, 0
  {
   COORD (1360,560)
  }
  VTX  150, 0, 0
  {
   COORD (1340,560)
  }
  BUS  151, 0, 0
  {
   NET 19
   VTX 149, 150
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  152, 0, 1
  {
   TEXT "$#NAME"
   RECT (1310,533,1391,560)
   ALIGN 9
   PARENT 151
  }
  VTX  153, 0, 0
  {
   COORD (1161,440)
  }
  VTX  154, 0, 0
  {
   COORD (1340,440)
  }
  BUS  155, 0, 0
  {
   NET 19
   VTX 153, 154
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  156, 0, 1
  {
   TEXT "$#NAME"
   RECT (1210,413,1291,440)
   ALIGN 9
   PARENT 155
  }
  VTX  157, 0, 0
  {
   COORD (760,280)
  }
  VTX  158, 0, 0
  {
   COORD (740,280)
  }
  WIRE  159, 0, 0
  {
   NET 18
   VTX 157, 158
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  160, 0, 1
  {
   TEXT "$#NAME"
   RECT (716,253,785,280)
   ALIGN 9
   PARENT 159
  }
  VTX  161, 0, 0
  {
   COORD (2280,220)
  }
  VTX  162, 0, 0
  {
   COORD (740,220)
  }
  VTX  163, 0, 0
  {
   COORD (1720,200)
  }
  VTX  164, 0, 0
  {
   COORD (1280,200)
  }
  VTX  165, 0, 0
  {
   COORD (1700,820)
  }
  VTX  166, 0, 0
  {
   COORD (1260,820)
  }
  VTX  167, 0, 0
  {
   COORD (1740,840)
  }
  VTX  168, 0, 0
  {
   COORD (1240,840)
  }
  VTX  169, 0, 0
  {
   COORD (1760,180)
  }
  VTX  170, 0, 0
  {
   COORD (1300,180)
  }
  VTX  171, 0, 0
  {
   COORD (1780,160)
  }
  VTX  172, 0, 0
  {
   COORD (1320,160)
  }
  WIRE  173, 0, 0
  {
   NET 18
   VTX 161, 162
  }
  WIRE  174, 0, 0
  {
   NET 24
   VTX 163, 164
  }
  WIRE  175, 0, 0
  {
   NET 25
   VTX 165, 166
  }
  WIRE  176, 0, 0
  {
   NET 26
   VTX 167, 168
  }
  WIRE  177, 0, 0
  {
   NET 27
   VTX 169, 170
  }
  WIRE  178, 0, 0
  {
   NET 28
   VTX 171, 172
  }
  WIRE  179, 0, 0
  {
   NET 18
   VTX 161, 30
  }
  WIRE  180, 0, 0
  {
   NET 18
   VTX 162, 158
  }
  BUS  181, 0, 0
  {
   NET 19
   VTX 154, 150
  }
  WIRE  182, 0, 0
  {
   NET 24
   VTX 163, 58
  }
  WIRE  183, 0, 0
  {
   NET 24
   VTX 164, 126
  }
  WIRE  184, 0, 0
  {
   NET 24
   VTX 126, 122
  }
  WIRE  185, 0, 0
  {
   NET 25
   VTX 54, 165
  }
  WIRE  186, 0, 0
  {
   NET 25
   VTX 118, 114
  }
  WIRE  187, 0, 0
  {
   NET 25
   VTX 114, 166
  }
  WIRE  188, 0, 0
  {
   NET 26
   VTX 62, 167
  }
  WIRE  189, 0, 0
  {
   NET 26
   VTX 106, 110
  }
  WIRE  190, 0, 0
  {
   NET 26
   VTX 110, 168
  }
  WIRE  191, 0, 0
  {
   NET 27
   VTX 169, 66
  }
  WIRE  192, 0, 0
  {
   NET 27
   VTX 66, 70
  }
  WIRE  193, 0, 0
  {
   NET 27
   VTX 170, 134
  }
  WIRE  194, 0, 0
  {
   NET 27
   VTX 134, 138
  }
  WIRE  195, 0, 0
  {
   NET 28
   VTX 171, 74
  }
  WIRE  196, 0, 0
  {
   NET 28
   VTX 74, 78
  }
  WIRE  197, 0, 0
  {
   NET 28
   VTX 172, 142
  }
  WIRE  198, 0, 0
  {
   NET 28
   VTX 142, 146
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1195059414"
   PAGENAME=""
   PAGENUMBER="1"
   TITLE="No Title",BOTH
  }
 }
 
 BODY
 {
  TEXT  210, 0, 0
  {
   PAGEALIGN 10
   TEXT "Author:"
   RECT (1144,1386,1276,1435)
   ALIGN 6
   MARGINS (16,8)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  211, 0, 0
  {
   PAGEALIGN 10
   TEXT "$AUTHOR"
   RECT (1304,1391,1408,1426)
   ALIGN 4
   MARGINS (16,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  TEXT  212, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1150,1266,1267,1319)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  213, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1320,1273,1482,1308)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  TEXT  214, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1151,1324,1222,1377)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  215, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1320,1333,1440,1368)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  LINE  216, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1140,1260), (2000,1260) )
   FILL (1,(0,0,0),0)
  }
  LINE  217, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1140,1320), (2000,1320) )
   FILL (1,(0,0,0),0)
  }
  LINE  218, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1300,1260), (1300,1500) )
  }
  LINE  219, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2000,1500), (2000,1120), (1140,1120), (1140,1500), (2000,1500) )
   FILL (1,(0,0,0),0)
  }
  TEXT  220, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (1150,1140,1445,1241)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  221, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1450,1120), (1450,1260) )
  }
  TEXT  222, 0, 0
  {
   PAGEALIGN 10
   TEXT "Source:"
   RECT (1138,1442,1276,1491)
   ALIGN 6
   MARGINS (16,8)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  223, 0, 0
  {
   PAGEALIGN 10
   TEXT "$SOURCE"
   RECT (1300,1451,1512,1486)
   ALIGN 4
   MARGINS (16,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  LINE  224, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1140,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  225, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1140,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  LINE  226, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1900,1260), (1900,1320) )
  }
  TEXT  227, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (1758,1264,1837,1317)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  228, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER"
   RECT (1920,1260,2000,1320)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  229, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1740,1260), (1740,1320) )
  }
  BMPPICT  230, 0, 0
  {
   PAGEALIGN 10
   RECT (1460,1140,1980,1240)
   TEXT
   "KAAAAOMAAAAqAAAAAQAIAAAAAABqJQAAww4AAMMOAAAZAAAAGQAAAAAAAAD///8AZRMDAHMkBACLRR0AfjQFAIdCCQCMSQsAkE8SAJdYHQCbXSQA7NS+AJNUFwCUVhoAnmIpAKJoMQCpcj4AsX5NALqLXQDGnXQA38ixANW5mwDw38sA8+jYAPbx5gABAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMVFRMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEQEBMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARYQChUBAQEBAQEBAQEBAQEBAQEBAQEBAQETBBUBAQEBAQEBAUUBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwEBAREMAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESFBINAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESAhQBAQEBAQEBAQEBAQEBAQEBAQEBAQEPBBMLAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELEBgBFQ4FAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARcCFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEXAxMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEOFAEBAQEBAf8BFBISEwEBAQEVEQEBFRELAQEWDwoSFgEBAQEBARMSEhMVEwsBAQEBARMJEBUBARURFBMWAQEREBgBAQkFAgMTAQEUERgBFxAVAQEBAQEBAQEVFwEBAQEBAQEVCg8TGAEBERUBAQEBEw8LAQEICQEBARMPFAEBFw8JEhcBARUJFgsOFQEBEBEXAQsKEwEBAREVExYBAQESEwEBFRAWAQEBAQEBAQEUDhAREwEBAQESExUUAQEBExIBAREUAQEREwEBCQcUFRMBAQELDhUYDxIBARMSAQEVEAsBAQEQBRgBAQEBAf8BAQkCEwEBAQESAgsBEAISAQEJAxQLExcBAQEBARcFAhUYFQYQAQEBFAIPFhUVARISARMGAQEFBxQBAQUQFAEBAQEVAhMBFAIOFwEBAQEBAQERDAEBAQEBARgFBhYUFQEBBgYBAQEBCgUTAQESAxcBARACEwEBCQMVFBUBAQYFExEDEgEBAw8LARUCERgBEQMBCwMLAQEKAwEBEAITAQEBAQEBARMCDxcYFRMYARUCFwEFEwEBEgIXAQMIARcCDBYBEwMBAQYSAQERAhITAw8XARACGAERAhIBAQERBRMBAQEBAf8BARUCEgEBAQEYAxIBFAMVAQEHDAEBAQEBAQEBAQETAhUBARYDDgEBFQIVAQEBAQEBAQoFAQEQBwEBARQVFhQBAQEBBg4BAQYQAQEBAQEBAQETAhEBAQEBARYDEgEBAQEBEwMWAQEBEwMLAQEUAxMBARUDFQEBBRABAQEBAQYQARMDFQEBCg0BARgFEgEBDwUBAQ8FAQEVAhUBFQMVAQEBAQEBGAUHAQEBAQEXARMCCwETAhYBFwMSARIDAQEIDgEBCwMVARQCCwEQBQEXAxIBAQsCEwEUAxUBAQEODgsUAQEBAXIBARgGDAEBAQEBDgUYAQYQAQERBRQTFAEBAQEBAQEUAxABAQETAhIBGAURFRIBAQEBEAISAQEUAhQBARUIFhEDCwEBEQMUAREFAQEBAQEBAQETBQkVAQEBAQEICRQSFwEBFgMSAQEBGAMSAQEBBQ8BAQEFEQEBCQoBAQEBARAFAQEFEAEBFQILAQEPBgEBEwIUAQsCEwEBBggBAQURAQEBAQEBFAMQAQEBAQEBARQCEwEBBQ8BAQoFARcDEQEVAhYBAQURAQEGDwEVAhYBEAYBAQEHBgEBBQ8BAQEKCQEVFwEBAd8BAQEPAwsBAQEBEwMTARMDGAEXAhUYBRMBAQEBAQEBBwcBAQEXBQYYAREFARIGGAEVAg8BAQEBBREBAQYHAQEDDgEBFAMPARgCEwEBAQEBAQEVAhULEwEBAQEVAwEUBQsBAQwNAQEBAQ4HAQEBEQUBAQERBQEBFQMYAQsWARYCFQESBQEBGAMSAQEVAhQBGAMQAQEGDgEBEAUTARIFAQEBAQEBFQUOAQEBAQEBAQEMBgEBDgYBARMDEwEKBxYBAxIBARAFAQEQBQEBBRABFAIUAQESBRMBFQMXAQEICgEBEwEBAf8BAQETAhMBAQEBCwMTFxECEwEBFQUBFQIXAQEBAQEBEAMUAQEBCQMUAQEIEgEFDwERAwEBEwEBDgMBARICFgEHBQsBFwMRCxMFDwEBAQEBAQEVAxIBExUBAQEBEQkBDwUBAQ8IEwMVARMCFAEBEwMVAQETAhUBARAKARIDAQERBQEVAhUBAQcIAQEXAhEBARUDFgEFDgEBEwMTCxECFQEBAQEBFwUGGAEBAQEBAQEXAxMBEAUBARQCExQICBQTBggBARUCExcNBQEBFAMYAQIRAQETAhMWEQITAQsDEQEVBRgBAf8BAQELAw8BAQEBAQYRAREGFAEBARUVEwQYAQEBAQEBFQISAQEBDwMVAQEBExUJEgEXDxQTEQEBEgYUAQESEBQREhUBFg4PARMGEgEBAQEBAQEVAxIBARMUAQEBARMVEQ8BARIOFQgVARMEEwEYDwUHFAEVBBIBAQESFRURAQEBEhIUDhIBCw0DEQELCg4BAQEVExUOCwEBEwQVGA8GCwEBAQEBARACEwEBAQEBAQEBFhIVDxUBARUEEhgPDAELBBABARMEERMGEgEBARURFBEPAQEVBBMBEAYUARUEFQERBwEBASQBGAEBDAUYAQEBAREFAQEBAQEBAQEBFwEBAQEBAQEBFwUKAQEBCAUXAQEBARgBAQEBARYBAQEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBAQEUAxEBAQESFwEBAQEBGAEBAQEBAQEBAQEBAQEBAQkHAQEBAQEBAQEBGBgBAQEBARcBAQEBAQEKEAEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBARYDBgEBAQEBGAEBAQEWAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEYGAEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBEgsBEwIVARMVAQsCFAEBAQEBAQEBAQEBAQEBAQEBAQ4DFwETAhIBAQEBAQEBAQEBAQEBAQEBARMTAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWAxABAQEBEgEBAQEBAQEBAQEBAQEBAQEVEgEBARYDCwELFBIYAQEBAQEBAQEBAQEBAQEBAQEBFQEBGBELAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEUAw4BAQEBEAEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BFQUSEgMOEwUSARUCEAEBAQEBAQEBAQEBAQEBAQEBFwoDERMEEwEBAQEBAQEBAQEBAQEBAQEBAQMFAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwcLAQEBEA0YAQEBAQEBAQEBAQEBAQEIAhYBAQETDxUICAIUAQEBAQEBAQEBAQEBAQEBAQEBAQEBFQISAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFgoPFRQRBRYBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BARYUCxgWFAsBARgLFAEBAQEBAQEBAQEBAQEBAQEBFxYXCwsBAQEBAQEBAQEBAQEBAQEBAQEBAQsLAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWFxYWAQEBFhQBAQEBAQEBAQEBAQEBAQEXFAEBAQEBFxUXGBQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELFRULFwEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8SExMTExMTExMTExMTExMTExMTExMTExMTExMTEw8MCgoPEhMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEAwKDw8PDw4PEgEBAQEBAQEBAQEBAQEBARMNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQEBCQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NEwEBAQENDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAQEBEw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAf8BFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQPBw0NDQ0IBxUBAQEBAQEBAQEBAQEBEQYNDQkICAkNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBgEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GBhUBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCAYVAQETBQYMDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBg8BAZ0BEBAQEBAQERAREBERERERERERERERERERERERERIREhEPEBISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhESERIREhESEhIRCQgJDQ0JBhABAQEBAQEBAQEBAQEVBgwNDQgJDwgNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBhEBBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBgkBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCQYQAQEHBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQYTAcgBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMSEREVAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEgkIDQ0NDAYTAQEBAQEBAQEBAQEQBgkNDQYUAQYNDQ0NDQwMDAwMDAwMDAwMDAwMDAwMDAwPDQ0NDQ0MCAgICAgICAgICAwNDQ0NDQYTAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQwGFxMGCQ0NDQ0NDQwMDAwMDAwMDAwMDAwMDAcMAX4BARIFBwgHBwcHBwcHCAcHCAcIBwgHCAcIBwgHCAcICQoKDgkHCAcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHEhMTExMTExMTExMTExMTExMTExMTExMTExMTEgoIDQ0NCQcKAQEBAQEBAQEBARMGDA0JBgoBAQYNDQ0JCAcHBwcHBwcHBwcHBwcHBwcHBwYHCQ0NDQ0NCQkJCQkJCQkJCQcHCQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYGBgYGBgYFBwoMDQ0NDQ0HBgcHBwcHBwcHBwcHBwcHBwcFEf8BAQERDxAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAJDhAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAPERUBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRIJCA0NDQ0FEwEBAQEBAQEBAQoHDQ0MBhUBAQYNDQ0HAQEBAQEBAQEBAQEBAQEBAQEBAQEBBw0NDQcPAQEBAQEBAQEBARUKCA0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQcNDQ0NDQcPAQEBAQEBAQEBAQEBAQEBAQEBAUkBAQEBCggJCQkNDA0JDQwNDQ0JCQ0NDQ0MDAwMDAwMDAwNDQwHCAoJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQoKBgUNDw8ODw4PDg8ODw4PDg8ODw4PDg8ODw4PDw4IBwkNDQ0ICAEBAQEBAQEBEwUNDQkGEAEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQETBg0NDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0NBhIBAQEBAQEBAQEBAQEBAQEBAQEBAXIBAQEBExMTExMTExMSExMSExISEhISEhISEhISEhISEhIREhISERETExMTExMTExMTExMTExMTExMTExMTExMTExMTExEQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETDwgNDQ0JBhABAQEBAQEVCAgNDQgHAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEVCAwNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0MBwEBAQEBAQEBAQEBAQEBAQEBAQEBAVYBAQEBARIREhISEhISEhISEhISEhISEhISEhISEhISEhISERAQEA8SExISEhISEhISEhISEBAPEBAPEBAPEBAPEBAQDxAJDA4ODg4ODg4ODg8ODg4ODg4ODg4ODg4ODg8QCgYHBwcHBwYICAgIDQ4JCAkNDQYSAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQcQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HCgEBAQEBAQEBAQEBAQEBAQEBAQEBAZ0BAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRAPDwgQAQEBAQEBAQEBAQEBExITExITExITExITExITExMTExMSExMTExMSExITEhMSExITExITEhMSExITExMTExMTExMTExMSDwcHDQ0NBwoBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDAoPDg8ODw4PDg8ODw4JEQEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQETEBEREREREREREREREREREREREREREREREREREREQDw8MEREREBAREBAQEBARERERERERERERERERERERERERERISERERERESERISEhEREREREBERERAREREREREREREREREREREREQwMDQ0MBhMBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDgEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEVExUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDw8OCRMVFRUVFRUVFRUVFRMPEBAQEBAQEBAQEBAQEBAQDg0NDw4OCgkJCgkIDhEREREREREQEREREREQEBAREREREREREREPBwwNDQkGEAEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYRAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAX4BAQEBAQEBFRESEhISEhISEhISEhISEhISEhISEhISEhISEhIRERAQDxESEhISEhISEhISEhIREREREREREREREREREREREBAQEhISEhIRDw8PEBIRERESEhISEhISEhITEhMRERITEhISEhMVCQgNDQgHFQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEBFQcKDg4ODg4ODg8ODgoKCgoKCgkKCgkJCQkJCQkJCgkMCAYICgoKCgoKCgoKCg4ODg4ODg4ODg4ODg4ODg4ODggOAQEBAQEVEA8PCBAVFRUVFRUVFBUBAQEBAQETDwYGBgYGBgcKDA0NDQYSAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQcQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDwEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQESExMTExMTExMTExUTFRMVExUVExUVFRUVFRUVFRUTExESExMTExMTExMTExMTExMTExMTExMTExMTExMTExAOExMTExMTExMTEhEVExUTExMTExMTExMTExMTEwoIDQ0NDQwIDQ0NBwkBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQYQAQEGDQ0NDAoPDw8PDw8PDw8PDw8JEQEBAQEBAQcMDQ0HDwEBAQEBAQEBAQEBAQEBAQEBAQEBAWIBAQEBAQEBAQEOBgwMDAwMDAwMDAwMDA0NDQkJCQkJCQkJCQoKCgoODg4HCA8PDw8ODg4ODgoKCgoJCQoJCQoK"+
"CQkNDQwIDxMTExITEhMSExAJCQgKEhITEhMSExITEhMSExITEhEICA0NDQ0NDQ0NBhMBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCAgNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HDgEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQEBEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISExMRERMTExMTExMTExMTExMTExITEhISEhISEhISExUUFRQVFBUUFRMTExISAQEVFBUUFRQVFBUUFRQVFRURCAwNDQ0NDQkGDwEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBBwwNDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQwIDQ0MBxUBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBFRETEhMSExMTExMTExMTExMTExMTExMTExMTExMTDwkOCA4TExMTExMTExMTExMTExMTExMTExMTExMTExISEhISEhISEhMQCA0IBxESEhISEhISEhISEhISEhIQCAgJDQ0NDQgHFQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEQBw0NDQYSAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQoHDQ0NBxAVAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEg8QDxEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEVERIRDhMBAQEBAQEBAQEBAQEBAQEVEgkIDQ0NCQYRAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQwJEBAQEBAQEBAQEAkHDQ0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQ8HDQ0NCQcHCQoKCgoKCgoKCgoIEgEBAQEBAf8BAQEBAQEBAQEBARMREhISEhISEhISEhISEhISEhISEhISEhISEhISExEKDggKEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEg4OCggQEhISEhISEhISEhISEhISEQgHCQ0NBwwBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQkMBgYGBgYGBgYGBggNDQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYFCgEBAQEBAREGDQ0NDQ0MCAcHBwcHBwcHBwcFEQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARURERAQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFREREQ8SAQEBAQEBAQEBAQEBAQEBFRMOCA0NBhMBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NBwoBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBARMGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEQEBAQEBAf8BAQEBAQEBAQEBAQEVDw8QEBAQEBAQEBAQEBAPEA8QDxAPEA8QEA8QDxEREA8OChAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEQDw8KEBAQEBAQEBAPEA8QDxAPEBENBgkGDgEBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBRMBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQEMBgkNDQ0NDQ0NDQ0NDQ0NDQ0GEgEBAQEBAf8BAQEBAQEBAQEBAQEBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUTDw8PCBIVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDxAJERUVFRUVFRUVFRUVFRUVFRMTEAgGFQEBAQEBAQEBAQEBAQUHBwcFAQEBAQEBAQEBAQEBAQEBAQEBAQEBBQcHBwcHBwcHBwcHBwcHBwcHBgYGEQEBAQEGDAwMDAwMDAwMDAwMDAwMDAwGEAEBAQEBAQETBwYHCAwMDAwMDAwMDAwMDAwGEQEBAQEBAf8BAQEBAQEBAQEBAQEBARMTExMTExMTExMTExMTExMTExMTExMTEhMTExITEhAQDw4TExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEhEQDxITExMTExMTExMTExMTExMSEAMRAQEBAQEBAQEBAQEBAQwODg4IAQEBAQEBAQEBAQEBAQEBAQEBAQEBDAoODg4ODg4ODg4ODg4ODgoOEBMVAQEBAQEFBwcHBwcHBwcHBwcHBwcHBwcFDgEBAQEBAQEBFRAJCAcHBwcHBwcHBwcHBwgFEQEBAQEBAf8BAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFQkHDAYPFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEQgKDA8VFRUVFRUVFRUVFRUVFRUVExIBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8AAA=="
  }
 }
 
}

