
DShot600_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a35c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  0800a4ec  0800a4ec  0000b4ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6d0  0800a6d0  0000c070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a6d0  0800a6d0  0000b6d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6d8  0800a6d8  0000c070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6d8  0800a6d8  0000b6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a6dc  0800a6dc  0000b6dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800a6e0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c070  2**0
                  CONTENTS
 10 .bss          00006154  20000070  20000070  0000c070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200061c4  200061c4  0000c070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a182  00000000  00000000  0000c0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003749  00000000  00000000  00026222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001610  00000000  00000000  00029970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000113e  00000000  00000000  0002af80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000441e  00000000  00000000  0002c0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017d1b  00000000  00000000  000304dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd5fa  00000000  00000000  000481f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001157f1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000668c  00000000  00000000  00115834  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  0011bec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a4d4 	.word	0x0800a4d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800a4d4 	.word	0x0800a4d4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2uiz>:
 8000a0c:	004a      	lsls	r2, r1, #1
 8000a0e:	d211      	bcs.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a14:	d211      	bcs.n	8000a3a <__aeabi_d2uiz+0x2e>
 8000a16:	d50d      	bpl.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a18:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d40e      	bmi.n	8000a40 <__aeabi_d2uiz+0x34>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_d2uiz+0x3a>
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_uldivmod>:
 8000a4c:	b953      	cbnz	r3, 8000a64 <__aeabi_uldivmod+0x18>
 8000a4e:	b94a      	cbnz	r2, 8000a64 <__aeabi_uldivmod+0x18>
 8000a50:	2900      	cmp	r1, #0
 8000a52:	bf08      	it	eq
 8000a54:	2800      	cmpeq	r0, #0
 8000a56:	bf1c      	itt	ne
 8000a58:	f04f 31ff 	movne.w	r1, #4294967295
 8000a5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a60:	f000 b988 	b.w	8000d74 <__aeabi_idiv0>
 8000a64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a6c:	f000 f806 	bl	8000a7c <__udivmoddi4>
 8000a70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a78:	b004      	add	sp, #16
 8000a7a:	4770      	bx	lr

08000a7c <__udivmoddi4>:
 8000a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a80:	9d08      	ldr	r5, [sp, #32]
 8000a82:	468e      	mov	lr, r1
 8000a84:	4604      	mov	r4, r0
 8000a86:	4688      	mov	r8, r1
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d14a      	bne.n	8000b22 <__udivmoddi4+0xa6>
 8000a8c:	428a      	cmp	r2, r1
 8000a8e:	4617      	mov	r7, r2
 8000a90:	d962      	bls.n	8000b58 <__udivmoddi4+0xdc>
 8000a92:	fab2 f682 	clz	r6, r2
 8000a96:	b14e      	cbz	r6, 8000aac <__udivmoddi4+0x30>
 8000a98:	f1c6 0320 	rsb	r3, r6, #32
 8000a9c:	fa01 f806 	lsl.w	r8, r1, r6
 8000aa0:	fa20 f303 	lsr.w	r3, r0, r3
 8000aa4:	40b7      	lsls	r7, r6
 8000aa6:	ea43 0808 	orr.w	r8, r3, r8
 8000aaa:	40b4      	lsls	r4, r6
 8000aac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ab0:	fa1f fc87 	uxth.w	ip, r7
 8000ab4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ab8:	0c23      	lsrs	r3, r4, #16
 8000aba:	fb0e 8811 	mls	r8, lr, r1, r8
 8000abe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ac2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d909      	bls.n	8000ade <__udivmoddi4+0x62>
 8000aca:	18fb      	adds	r3, r7, r3
 8000acc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ad0:	f080 80ea 	bcs.w	8000ca8 <__udivmoddi4+0x22c>
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	f240 80e7 	bls.w	8000ca8 <__udivmoddi4+0x22c>
 8000ada:	3902      	subs	r1, #2
 8000adc:	443b      	add	r3, r7
 8000ade:	1a9a      	subs	r2, r3, r2
 8000ae0:	b2a3      	uxth	r3, r4
 8000ae2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ae6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000aee:	fb00 fc0c 	mul.w	ip, r0, ip
 8000af2:	459c      	cmp	ip, r3
 8000af4:	d909      	bls.n	8000b0a <__udivmoddi4+0x8e>
 8000af6:	18fb      	adds	r3, r7, r3
 8000af8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000afc:	f080 80d6 	bcs.w	8000cac <__udivmoddi4+0x230>
 8000b00:	459c      	cmp	ip, r3
 8000b02:	f240 80d3 	bls.w	8000cac <__udivmoddi4+0x230>
 8000b06:	443b      	add	r3, r7
 8000b08:	3802      	subs	r0, #2
 8000b0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b0e:	eba3 030c 	sub.w	r3, r3, ip
 8000b12:	2100      	movs	r1, #0
 8000b14:	b11d      	cbz	r5, 8000b1e <__udivmoddi4+0xa2>
 8000b16:	40f3      	lsrs	r3, r6
 8000b18:	2200      	movs	r2, #0
 8000b1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b22:	428b      	cmp	r3, r1
 8000b24:	d905      	bls.n	8000b32 <__udivmoddi4+0xb6>
 8000b26:	b10d      	cbz	r5, 8000b2c <__udivmoddi4+0xb0>
 8000b28:	e9c5 0100 	strd	r0, r1, [r5]
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	4608      	mov	r0, r1
 8000b30:	e7f5      	b.n	8000b1e <__udivmoddi4+0xa2>
 8000b32:	fab3 f183 	clz	r1, r3
 8000b36:	2900      	cmp	r1, #0
 8000b38:	d146      	bne.n	8000bc8 <__udivmoddi4+0x14c>
 8000b3a:	4573      	cmp	r3, lr
 8000b3c:	d302      	bcc.n	8000b44 <__udivmoddi4+0xc8>
 8000b3e:	4282      	cmp	r2, r0
 8000b40:	f200 8105 	bhi.w	8000d4e <__udivmoddi4+0x2d2>
 8000b44:	1a84      	subs	r4, r0, r2
 8000b46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b4a:	2001      	movs	r0, #1
 8000b4c:	4690      	mov	r8, r2
 8000b4e:	2d00      	cmp	r5, #0
 8000b50:	d0e5      	beq.n	8000b1e <__udivmoddi4+0xa2>
 8000b52:	e9c5 4800 	strd	r4, r8, [r5]
 8000b56:	e7e2      	b.n	8000b1e <__udivmoddi4+0xa2>
 8000b58:	2a00      	cmp	r2, #0
 8000b5a:	f000 8090 	beq.w	8000c7e <__udivmoddi4+0x202>
 8000b5e:	fab2 f682 	clz	r6, r2
 8000b62:	2e00      	cmp	r6, #0
 8000b64:	f040 80a4 	bne.w	8000cb0 <__udivmoddi4+0x234>
 8000b68:	1a8a      	subs	r2, r1, r2
 8000b6a:	0c03      	lsrs	r3, r0, #16
 8000b6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b70:	b280      	uxth	r0, r0
 8000b72:	b2bc      	uxth	r4, r7
 8000b74:	2101      	movs	r1, #1
 8000b76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b82:	fb04 f20c 	mul.w	r2, r4, ip
 8000b86:	429a      	cmp	r2, r3
 8000b88:	d907      	bls.n	8000b9a <__udivmoddi4+0x11e>
 8000b8a:	18fb      	adds	r3, r7, r3
 8000b8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b90:	d202      	bcs.n	8000b98 <__udivmoddi4+0x11c>
 8000b92:	429a      	cmp	r2, r3
 8000b94:	f200 80e0 	bhi.w	8000d58 <__udivmoddi4+0x2dc>
 8000b98:	46c4      	mov	ip, r8
 8000b9a:	1a9b      	subs	r3, r3, r2
 8000b9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ba0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ba4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ba8:	fb02 f404 	mul.w	r4, r2, r4
 8000bac:	429c      	cmp	r4, r3
 8000bae:	d907      	bls.n	8000bc0 <__udivmoddi4+0x144>
 8000bb0:	18fb      	adds	r3, r7, r3
 8000bb2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bb6:	d202      	bcs.n	8000bbe <__udivmoddi4+0x142>
 8000bb8:	429c      	cmp	r4, r3
 8000bba:	f200 80ca 	bhi.w	8000d52 <__udivmoddi4+0x2d6>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	1b1b      	subs	r3, r3, r4
 8000bc2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bc6:	e7a5      	b.n	8000b14 <__udivmoddi4+0x98>
 8000bc8:	f1c1 0620 	rsb	r6, r1, #32
 8000bcc:	408b      	lsls	r3, r1
 8000bce:	fa22 f706 	lsr.w	r7, r2, r6
 8000bd2:	431f      	orrs	r7, r3
 8000bd4:	fa0e f401 	lsl.w	r4, lr, r1
 8000bd8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bdc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000be0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000be4:	4323      	orrs	r3, r4
 8000be6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bea:	fa1f fc87 	uxth.w	ip, r7
 8000bee:	fbbe f0f9 	udiv	r0, lr, r9
 8000bf2:	0c1c      	lsrs	r4, r3, #16
 8000bf4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000bf8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000bfc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c00:	45a6      	cmp	lr, r4
 8000c02:	fa02 f201 	lsl.w	r2, r2, r1
 8000c06:	d909      	bls.n	8000c1c <__udivmoddi4+0x1a0>
 8000c08:	193c      	adds	r4, r7, r4
 8000c0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c0e:	f080 809c 	bcs.w	8000d4a <__udivmoddi4+0x2ce>
 8000c12:	45a6      	cmp	lr, r4
 8000c14:	f240 8099 	bls.w	8000d4a <__udivmoddi4+0x2ce>
 8000c18:	3802      	subs	r0, #2
 8000c1a:	443c      	add	r4, r7
 8000c1c:	eba4 040e 	sub.w	r4, r4, lr
 8000c20:	fa1f fe83 	uxth.w	lr, r3
 8000c24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c28:	fb09 4413 	mls	r4, r9, r3, r4
 8000c2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c34:	45a4      	cmp	ip, r4
 8000c36:	d908      	bls.n	8000c4a <__udivmoddi4+0x1ce>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c3e:	f080 8082 	bcs.w	8000d46 <__udivmoddi4+0x2ca>
 8000c42:	45a4      	cmp	ip, r4
 8000c44:	d97f      	bls.n	8000d46 <__udivmoddi4+0x2ca>
 8000c46:	3b02      	subs	r3, #2
 8000c48:	443c      	add	r4, r7
 8000c4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c4e:	eba4 040c 	sub.w	r4, r4, ip
 8000c52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c56:	4564      	cmp	r4, ip
 8000c58:	4673      	mov	r3, lr
 8000c5a:	46e1      	mov	r9, ip
 8000c5c:	d362      	bcc.n	8000d24 <__udivmoddi4+0x2a8>
 8000c5e:	d05f      	beq.n	8000d20 <__udivmoddi4+0x2a4>
 8000c60:	b15d      	cbz	r5, 8000c7a <__udivmoddi4+0x1fe>
 8000c62:	ebb8 0203 	subs.w	r2, r8, r3
 8000c66:	eb64 0409 	sbc.w	r4, r4, r9
 8000c6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c72:	431e      	orrs	r6, r3
 8000c74:	40cc      	lsrs	r4, r1
 8000c76:	e9c5 6400 	strd	r6, r4, [r5]
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e74f      	b.n	8000b1e <__udivmoddi4+0xa2>
 8000c7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c82:	0c01      	lsrs	r1, r0, #16
 8000c84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c88:	b280      	uxth	r0, r0
 8000c8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c8e:	463b      	mov	r3, r7
 8000c90:	4638      	mov	r0, r7
 8000c92:	463c      	mov	r4, r7
 8000c94:	46b8      	mov	r8, r7
 8000c96:	46be      	mov	lr, r7
 8000c98:	2620      	movs	r6, #32
 8000c9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ca2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ca6:	e766      	b.n	8000b76 <__udivmoddi4+0xfa>
 8000ca8:	4601      	mov	r1, r0
 8000caa:	e718      	b.n	8000ade <__udivmoddi4+0x62>
 8000cac:	4610      	mov	r0, r2
 8000cae:	e72c      	b.n	8000b0a <__udivmoddi4+0x8e>
 8000cb0:	f1c6 0220 	rsb	r2, r6, #32
 8000cb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cb8:	40b7      	lsls	r7, r6
 8000cba:	40b1      	lsls	r1, r6
 8000cbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cca:	b2bc      	uxth	r4, r7
 8000ccc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cd0:	0c11      	lsrs	r1, r2, #16
 8000cd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd6:	fb08 f904 	mul.w	r9, r8, r4
 8000cda:	40b0      	lsls	r0, r6
 8000cdc:	4589      	cmp	r9, r1
 8000cde:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ce2:	b280      	uxth	r0, r0
 8000ce4:	d93e      	bls.n	8000d64 <__udivmoddi4+0x2e8>
 8000ce6:	1879      	adds	r1, r7, r1
 8000ce8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cec:	d201      	bcs.n	8000cf2 <__udivmoddi4+0x276>
 8000cee:	4589      	cmp	r9, r1
 8000cf0:	d81f      	bhi.n	8000d32 <__udivmoddi4+0x2b6>
 8000cf2:	eba1 0109 	sub.w	r1, r1, r9
 8000cf6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cfa:	fb09 f804 	mul.w	r8, r9, r4
 8000cfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d02:	b292      	uxth	r2, r2
 8000d04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d08:	4542      	cmp	r2, r8
 8000d0a:	d229      	bcs.n	8000d60 <__udivmoddi4+0x2e4>
 8000d0c:	18ba      	adds	r2, r7, r2
 8000d0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d12:	d2c4      	bcs.n	8000c9e <__udivmoddi4+0x222>
 8000d14:	4542      	cmp	r2, r8
 8000d16:	d2c2      	bcs.n	8000c9e <__udivmoddi4+0x222>
 8000d18:	f1a9 0102 	sub.w	r1, r9, #2
 8000d1c:	443a      	add	r2, r7
 8000d1e:	e7be      	b.n	8000c9e <__udivmoddi4+0x222>
 8000d20:	45f0      	cmp	r8, lr
 8000d22:	d29d      	bcs.n	8000c60 <__udivmoddi4+0x1e4>
 8000d24:	ebbe 0302 	subs.w	r3, lr, r2
 8000d28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d2c:	3801      	subs	r0, #1
 8000d2e:	46e1      	mov	r9, ip
 8000d30:	e796      	b.n	8000c60 <__udivmoddi4+0x1e4>
 8000d32:	eba7 0909 	sub.w	r9, r7, r9
 8000d36:	4449      	add	r1, r9
 8000d38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d40:	fb09 f804 	mul.w	r8, r9, r4
 8000d44:	e7db      	b.n	8000cfe <__udivmoddi4+0x282>
 8000d46:	4673      	mov	r3, lr
 8000d48:	e77f      	b.n	8000c4a <__udivmoddi4+0x1ce>
 8000d4a:	4650      	mov	r0, sl
 8000d4c:	e766      	b.n	8000c1c <__udivmoddi4+0x1a0>
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e6fd      	b.n	8000b4e <__udivmoddi4+0xd2>
 8000d52:	443b      	add	r3, r7
 8000d54:	3a02      	subs	r2, #2
 8000d56:	e733      	b.n	8000bc0 <__udivmoddi4+0x144>
 8000d58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d5c:	443b      	add	r3, r7
 8000d5e:	e71c      	b.n	8000b9a <__udivmoddi4+0x11e>
 8000d60:	4649      	mov	r1, r9
 8000d62:	e79c      	b.n	8000c9e <__udivmoddi4+0x222>
 8000d64:	eba1 0109 	sub.w	r1, r1, r9
 8000d68:	46c4      	mov	ip, r8
 8000d6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d6e:	fb09 f804 	mul.w	r8, r9, r4
 8000d72:	e7c4      	b.n	8000cfe <__udivmoddi4+0x282>

08000d74 <__aeabi_idiv0>:
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop

08000d78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d7c:	f001 fd5c 	bl	8002838 <HAL_Init>

  /* USER CODE BEGIN Init */
  DWT_Init();
 8000d80:	f000 fe84 	bl	8001a8c <DWT_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d84:	f000 f842 	bl	8000e0c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d88:	f000 f986 	bl	8001098 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d8c:	f000 f94c 	bl	8001028 <MX_DMA_Init>
  MX_TIM5_Init();
 8000d90:	f000 f8a6 	bl	8000ee0 <MX_TIM5_Init>
  MX_USART6_UART_Init();
 8000d94:	f000 f91e 	bl	8000fd4 <MX_USART6_UART_Init>
  /* Create the thread(s) */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000d98:	f005 fb92 	bl	80064c0 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  serialQueueHandle = osMessageQueueNew(SERIAL_QUEUE_LENGTH, sizeof(SerialMessage_t), NULL);  /* add queues, ... */
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2184      	movs	r1, #132	@ 0x84
 8000da0:	200a      	movs	r0, #10
 8000da2:	f005 fc84 	bl	80066ae <osMessageQueueNew>
 8000da6:	4603      	mov	r3, r0
 8000da8:	4a0e      	ldr	r2, [pc, #56]	@ (8000de4 <main+0x6c>)
 8000daa:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000dac:	4a0e      	ldr	r2, [pc, #56]	@ (8000de8 <main+0x70>)
 8000dae:	2100      	movs	r1, #0
 8000db0:	480e      	ldr	r0, [pc, #56]	@ (8000dec <main+0x74>)
 8000db2:	f005 fbcf 	bl	8006554 <osThreadNew>
 8000db6:	4603      	mov	r3, r0
 8000db8:	4a0d      	ldr	r2, [pc, #52]	@ (8000df0 <main+0x78>)
 8000dba:	6013      	str	r3, [r2, #0]

  /* creation of DShotTask_1 */
  DShotTask_1Handle = osThreadNew(DShotTask, NULL, &DShotTask_1_attributes);
 8000dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000df4 <main+0x7c>)
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	480d      	ldr	r0, [pc, #52]	@ (8000df8 <main+0x80>)
 8000dc2:	f005 fbc7 	bl	8006554 <osThreadNew>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	4a0c      	ldr	r2, [pc, #48]	@ (8000dfc <main+0x84>)
 8000dca:	6013      	str	r3, [r2, #0]

  /* creation of SerialTask */
  SerialTaskHandle = osThreadNew(StartSerialTask, NULL, &SerialTask_attributes);
 8000dcc:	4a0c      	ldr	r2, [pc, #48]	@ (8000e00 <main+0x88>)
 8000dce:	2100      	movs	r1, #0
 8000dd0:	480c      	ldr	r0, [pc, #48]	@ (8000e04 <main+0x8c>)
 8000dd2:	f005 fbbf 	bl	8006554 <osThreadNew>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	4a0b      	ldr	r2, [pc, #44]	@ (8000e08 <main+0x90>)
 8000dda:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000ddc:	f005 fb94 	bl	8006508 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <main+0x68>
 8000de4:	2000041c 	.word	0x2000041c
 8000de8:	0800a610 	.word	0x0800a610
 8000dec:	08001f09 	.word	0x08001f09
 8000df0:	2000029c 	.word	0x2000029c
 8000df4:	0800a634 	.word	0x0800a634
 8000df8:	08001f19 	.word	0x08001f19
 8000dfc:	200002a0 	.word	0x200002a0
 8000e00:	0800a658 	.word	0x0800a658
 8000e04:	0800212d 	.word	0x0800212d
 8000e08:	200002a4 	.word	0x200002a4

08000e0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b094      	sub	sp, #80	@ 0x50
 8000e10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e12:	f107 0320 	add.w	r3, r7, #32
 8000e16:	2230      	movs	r2, #48	@ 0x30
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f008 fd06 	bl	800982c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e20:	f107 030c 	add.w	r3, r7, #12
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e30:	2300      	movs	r3, #0
 8000e32:	60bb      	str	r3, [r7, #8]
 8000e34:	4b28      	ldr	r3, [pc, #160]	@ (8000ed8 <SystemClock_Config+0xcc>)
 8000e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e38:	4a27      	ldr	r2, [pc, #156]	@ (8000ed8 <SystemClock_Config+0xcc>)
 8000e3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e40:	4b25      	ldr	r3, [pc, #148]	@ (8000ed8 <SystemClock_Config+0xcc>)
 8000e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e48:	60bb      	str	r3, [r7, #8]
 8000e4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	4b22      	ldr	r3, [pc, #136]	@ (8000edc <SystemClock_Config+0xd0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a21      	ldr	r2, [pc, #132]	@ (8000edc <SystemClock_Config+0xd0>)
 8000e56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e5a:	6013      	str	r3, [r2, #0]
 8000e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000edc <SystemClock_Config+0xd0>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e64:	607b      	str	r3, [r7, #4]
 8000e66:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e70:	2310      	movs	r3, #16
 8000e72:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e74:	2302      	movs	r3, #2
 8000e76:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e7c:	2308      	movs	r3, #8
 8000e7e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000e80:	23a8      	movs	r3, #168	@ 0xa8
 8000e82:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e84:	2302      	movs	r3, #2
 8000e86:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e88:	2304      	movs	r3, #4
 8000e8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e8c:	f107 0320 	add.w	r3, r7, #32
 8000e90:	4618      	mov	r0, r3
 8000e92:	f002 fb99 	bl	80035c8 <HAL_RCC_OscConfig>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e9c:	f001 f97a 	bl	8002194 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ea0:	230f      	movs	r3, #15
 8000ea2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000eac:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000eb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000eb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eb6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000eb8:	f107 030c 	add.w	r3, r7, #12
 8000ebc:	2105      	movs	r1, #5
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f002 fdfa 	bl	8003ab8 <HAL_RCC_ClockConfig>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000eca:	f001 f963 	bl	8002194 <Error_Handler>
  }
}
 8000ece:	bf00      	nop
 8000ed0:	3750      	adds	r7, #80	@ 0x50
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	40023800 	.word	0x40023800
 8000edc:	40007000 	.word	0x40007000

08000ee0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08a      	sub	sp, #40	@ 0x28
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ee6:	f107 0320 	add.w	r3, r7, #32
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ef0:	1d3b      	adds	r3, r7, #4
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	605a      	str	r2, [r3, #4]
 8000ef8:	609a      	str	r2, [r3, #8]
 8000efa:	60da      	str	r2, [r3, #12]
 8000efc:	611a      	str	r2, [r3, #16]
 8000efe:	615a      	str	r2, [r3, #20]
 8000f00:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000f02:	4b32      	ldr	r3, [pc, #200]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000f04:	4a32      	ldr	r2, [pc, #200]	@ (8000fd0 <MX_TIM5_Init+0xf0>)
 8000f06:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000f08:	4b30      	ldr	r3, [pc, #192]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 139;
 8000f14:	4b2d      	ldr	r3, [pc, #180]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000f16:	228b      	movs	r2, #139	@ 0x8b
 8000f18:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f20:	4b2a      	ldr	r3, [pc, #168]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8000f26:	4829      	ldr	r0, [pc, #164]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000f28:	f003 f8a2 	bl	8004070 <HAL_TIM_PWM_Init>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8000f32:	f001 f92f 	bl	8002194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f36:	2300      	movs	r3, #0
 8000f38:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000f3e:	f107 0320 	add.w	r3, r7, #32
 8000f42:	4619      	mov	r1, r3
 8000f44:	4821      	ldr	r0, [pc, #132]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000f46:	f004 fddb 	bl	8005b00 <HAL_TIMEx_MasterConfigSynchronization>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 8000f50:	f001 f920 	bl	8002194 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f54:	2360      	movs	r3, #96	@ 0x60
 8000f56:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f64:	1d3b      	adds	r3, r7, #4
 8000f66:	2200      	movs	r2, #0
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4818      	ldr	r0, [pc, #96]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000f6c:	f003 ffba 	bl	8004ee4 <HAL_TIM_PWM_ConfigChannel>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8000f76:	f001 f90d 	bl	8002194 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	2204      	movs	r2, #4
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4812      	ldr	r0, [pc, #72]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000f82:	f003 ffaf 	bl	8004ee4 <HAL_TIM_PWM_ConfigChannel>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8000f8c:	f001 f902 	bl	8002194 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f90:	1d3b      	adds	r3, r7, #4
 8000f92:	2208      	movs	r2, #8
 8000f94:	4619      	mov	r1, r3
 8000f96:	480d      	ldr	r0, [pc, #52]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000f98:	f003 ffa4 	bl	8004ee4 <HAL_TIM_PWM_ConfigChannel>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <MX_TIM5_Init+0xc6>
  {
    Error_Handler();
 8000fa2:	f001 f8f7 	bl	8002194 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000fa6:	1d3b      	adds	r3, r7, #4
 8000fa8:	220c      	movs	r2, #12
 8000faa:	4619      	mov	r1, r3
 8000fac:	4807      	ldr	r0, [pc, #28]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000fae:	f003 ff99 	bl	8004ee4 <HAL_TIM_PWM_ConfigChannel>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_TIM5_Init+0xdc>
  {
    Error_Handler();
 8000fb8:	f001 f8ec 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8000fbc:	4803      	ldr	r0, [pc, #12]	@ (8000fcc <MX_TIM5_Init+0xec>)
 8000fbe:	f001 fa1b 	bl	80023f8 <HAL_TIM_MspPostInit>

}
 8000fc2:	bf00      	nop
 8000fc4:	3728      	adds	r7, #40	@ 0x28
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	2000008c 	.word	0x2000008c
 8000fd0:	40000c00 	.word	0x40000c00

08000fd4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000fd8:	4b11      	ldr	r3, [pc, #68]	@ (8001020 <MX_USART6_UART_Init+0x4c>)
 8000fda:	4a12      	ldr	r2, [pc, #72]	@ (8001024 <MX_USART6_UART_Init+0x50>)
 8000fdc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 230400;
 8000fde:	4b10      	ldr	r3, [pc, #64]	@ (8001020 <MX_USART6_UART_Init+0x4c>)
 8000fe0:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 8000fe4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8001020 <MX_USART6_UART_Init+0x4c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000fec:	4b0c      	ldr	r3, [pc, #48]	@ (8001020 <MX_USART6_UART_Init+0x4c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8001020 <MX_USART6_UART_Init+0x4c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000ff8:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <MX_USART6_UART_Init+0x4c>)
 8000ffa:	220c      	movs	r2, #12
 8000ffc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ffe:	4b08      	ldr	r3, [pc, #32]	@ (8001020 <MX_USART6_UART_Init+0x4c>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001004:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <MX_USART6_UART_Init+0x4c>)
 8001006:	2200      	movs	r2, #0
 8001008:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800100a:	4805      	ldr	r0, [pc, #20]	@ (8001020 <MX_USART6_UART_Init+0x4c>)
 800100c:	f004 fe08 	bl	8005c20 <HAL_UART_Init>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001016:	f001 f8bd 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	20000254 	.word	0x20000254
 8001024:	40011400 	.word	0x40011400

08001028 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	607b      	str	r3, [r7, #4]
 8001032:	4b18      	ldr	r3, [pc, #96]	@ (8001094 <MX_DMA_Init+0x6c>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	4a17      	ldr	r2, [pc, #92]	@ (8001094 <MX_DMA_Init+0x6c>)
 8001038:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800103c:	6313      	str	r3, [r2, #48]	@ 0x30
 800103e:	4b15      	ldr	r3, [pc, #84]	@ (8001094 <MX_DMA_Init+0x6c>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800104a:	2200      	movs	r2, #0
 800104c:	2105      	movs	r1, #5
 800104e:	200b      	movs	r0, #11
 8001050:	f001 fcec 	bl	8002a2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001054:	200b      	movs	r0, #11
 8001056:	f001 fd05 	bl	8002a64 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800105a:	2200      	movs	r2, #0
 800105c:	2105      	movs	r1, #5
 800105e:	200c      	movs	r0, #12
 8001060:	f001 fce4 	bl	8002a2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001064:	200c      	movs	r0, #12
 8001066:	f001 fcfd 	bl	8002a64 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800106a:	2200      	movs	r2, #0
 800106c:	2105      	movs	r1, #5
 800106e:	200d      	movs	r0, #13
 8001070:	f001 fcdc 	bl	8002a2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001074:	200d      	movs	r0, #13
 8001076:	f001 fcf5 	bl	8002a64 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 800107a:	2200      	movs	r2, #0
 800107c:	2105      	movs	r1, #5
 800107e:	200f      	movs	r0, #15
 8001080:	f001 fcd4 	bl	8002a2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001084:	200f      	movs	r0, #15
 8001086:	f001 fced 	bl	8002a64 <HAL_NVIC_EnableIRQ>

}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40023800 	.word	0x40023800

08001098 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
 80010a2:	4b17      	ldr	r3, [pc, #92]	@ (8001100 <MX_GPIO_Init+0x68>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	4a16      	ldr	r2, [pc, #88]	@ (8001100 <MX_GPIO_Init+0x68>)
 80010a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ae:	4b14      	ldr	r3, [pc, #80]	@ (8001100 <MX_GPIO_Init+0x68>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	60bb      	str	r3, [r7, #8]
 80010be:	4b10      	ldr	r3, [pc, #64]	@ (8001100 <MX_GPIO_Init+0x68>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001100 <MX_GPIO_Init+0x68>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001100 <MX_GPIO_Init+0x68>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	60bb      	str	r3, [r7, #8]
 80010d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	607b      	str	r3, [r7, #4]
 80010da:	4b09      	ldr	r3, [pc, #36]	@ (8001100 <MX_GPIO_Init+0x68>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010de:	4a08      	ldr	r2, [pc, #32]	@ (8001100 <MX_GPIO_Init+0x68>)
 80010e0:	f043 0304 	orr.w	r3, r3, #4
 80010e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e6:	4b06      	ldr	r3, [pc, #24]	@ (8001100 <MX_GPIO_Init+0x68>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ea:	f003 0304 	and.w	r3, r3, #4
 80010ee:	607b      	str	r3, [r7, #4]
 80010f0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80010f2:	bf00      	nop
 80010f4:	3714      	adds	r7, #20
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	40023800 	.word	0x40023800

08001104 <receive_bdshot_telemetry_dma>:

    *telemetry_out = value;
    return 0;
}

int receive_bdshot_telemetry_dma(uint32_t *telemetry_out, TIM_HandleTypeDef *htim, uint32_t channel, uint32_t *dma_buffer) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b08e      	sub	sp, #56	@ 0x38
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
 8001110:	603b      	str	r3, [r7, #0]
	TIM_IC_InitTypeDef sConfigIC = {0};
 8001112:	f107 0314 	add.w	r3, r7, #20
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]
 800111e:	60da      	str	r2, [r3, #12]
	sConfigIC.ICPolarity  = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001120:	230a      	movs	r3, #10
 8001122:	617b      	str	r3, [r7, #20]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001124:	2301      	movs	r3, #1
 8001126:	61bb      	str	r3, [r7, #24]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001128:	2300      	movs	r3, #0
 800112a:	61fb      	str	r3, [r7, #28]
	sConfigIC.ICFilter    = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	623b      	str	r3, [r7, #32]
	HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, channel);
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	687a      	ldr	r2, [r7, #4]
 8001136:	4619      	mov	r1, r3
 8001138:	4851      	ldr	r0, [pc, #324]	@ (8001280 <receive_bdshot_telemetry_dma+0x17c>)
 800113a:	f003 fe37 	bl	8004dac <HAL_TIM_IC_ConfigChannel>

    *telemetry_out = 0;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
    uint32_t captured_bits = 0;
 8001144:	2300      	movs	r3, #0
 8001146:	637b      	str	r3, [r7, #52]	@ 0x34

    // 1. Clear and prepare DMA buffer
    memset(dma_buffer, 0, sizeof(uint32_t) * TELEMETRY_BUFFER_SIZE);
 8001148:	2250      	movs	r2, #80	@ 0x50
 800114a:	2100      	movs	r1, #0
 800114c:	6838      	ldr	r0, [r7, #0]
 800114e:	f008 fb6d 	bl	800982c <memset>

    // 2. Stop any previous capture
    HAL_TIM_IC_Stop_DMA(htim, channel);
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	68b8      	ldr	r0, [r7, #8]
 8001156:	f003 fc77 	bl	8004a48 <HAL_TIM_IC_Stop_DMA>

    // 3. Start DMA capture
    if (HAL_TIM_IC_Start_DMA(htim, channel, dma_buffer, TELEMETRY_BUFFER_SIZE) != HAL_OK) {
 800115a:	2314      	movs	r3, #20
 800115c:	683a      	ldr	r2, [r7, #0]
 800115e:	6879      	ldr	r1, [r7, #4]
 8001160:	68b8      	ldr	r0, [r7, #8]
 8001162:	f003 fac7 	bl	80046f4 <HAL_TIM_IC_Start_DMA>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d002      	beq.n	8001172 <receive_bdshot_telemetry_dma+0x6e>
        return -2; // DMA start error
 800116c:	f06f 0301 	mvn.w	r3, #1
 8001170:	e082      	b.n	8001278 <receive_bdshot_telemetry_dma+0x174>
    }

    // 4. Wait for start bit (line goes low)  optional if your ESC immediately responds
    uint32_t timeout = 0;
 8001172:	2300      	movs	r3, #0
 8001174:	633b      	str	r3, [r7, #48]	@ 0x30
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)) {  // <-- CHANGE THIS TO MATCH YOUR PORT/PIN
 8001176:	e00e      	b.n	8001196 <receive_bdshot_telemetry_dma+0x92>
        delay_us_precise(0.01f);
 8001178:	ed9f 0a42 	vldr	s0, [pc, #264]	@ 8001284 <receive_bdshot_telemetry_dma+0x180>
 800117c:	f000 fc2e 	bl	80019dc <delay_us_precise>
        if (++timeout > TELEMETRY_TIMEOUT_US * 25)
 8001180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001182:	3301      	adds	r3, #1
 8001184:	633b      	str	r3, [r7, #48]	@ 0x30
 8001186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001188:	f240 42e2 	movw	r2, #1250	@ 0x4e2
 800118c:	4293      	cmp	r3, r2
 800118e:	d902      	bls.n	8001196 <receive_bdshot_telemetry_dma+0x92>
            return -1; // Timeout
 8001190:	f04f 33ff 	mov.w	r3, #4294967295
 8001194:	e070      	b.n	8001278 <receive_bdshot_telemetry_dma+0x174>
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)) {  // <-- CHANGE THIS TO MATCH YOUR PORT/PIN
 8001196:	2101      	movs	r1, #1
 8001198:	483b      	ldr	r0, [pc, #236]	@ (8001288 <receive_bdshot_telemetry_dma+0x184>)
 800119a:	f002 f9fd 	bl	8003598 <HAL_GPIO_ReadPin>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d1e9      	bne.n	8001178 <receive_bdshot_telemetry_dma+0x74>
    }

    // 5. Wait for DMA buffer to fill or timeout
    timeout = 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	633b      	str	r3, [r7, #48]	@ 0x30
    while (__HAL_DMA_GET_COUNTER(htim->hdma[channel == TIM_CHANNEL_1 ? TIM_DMA_ID_CC1 :
 80011a8:	e009      	b.n	80011be <receive_bdshot_telemetry_dma+0xba>
                                             channel == TIM_CHANNEL_2 ? TIM_DMA_ID_CC2 :
                                             channel == TIM_CHANNEL_3 ? TIM_DMA_ID_CC3 :
                                             TIM_DMA_ID_CC4]) > 0) {
        delay_us_precise(1);
 80011aa:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80011ae:	f000 fc15 	bl	80019dc <delay_us_precise>
        if (++timeout > TELEMETRY_TIMEOUT_US)
 80011b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011b4:	3301      	adds	r3, #1
 80011b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80011b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011ba:	2b32      	cmp	r3, #50	@ 0x32
 80011bc:	d818      	bhi.n	80011f0 <receive_bdshot_telemetry_dma+0xec>
    while (__HAL_DMA_GET_COUNTER(htim->hdma[channel == TIM_CHANNEL_1 ? TIM_DMA_ID_CC1 :
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d00b      	beq.n	80011dc <receive_bdshot_telemetry_dma+0xd8>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b04      	cmp	r3, #4
 80011c8:	d006      	beq.n	80011d8 <receive_bdshot_telemetry_dma+0xd4>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2b08      	cmp	r3, #8
 80011ce:	d101      	bne.n	80011d4 <receive_bdshot_telemetry_dma+0xd0>
 80011d0:	2303      	movs	r3, #3
 80011d2:	e004      	b.n	80011de <receive_bdshot_telemetry_dma+0xda>
 80011d4:	2304      	movs	r3, #4
 80011d6:	e002      	b.n	80011de <receive_bdshot_telemetry_dma+0xda>
 80011d8:	2302      	movs	r3, #2
 80011da:	e000      	b.n	80011de <receive_bdshot_telemetry_dma+0xda>
 80011dc:	2301      	movs	r3, #1
 80011de:	68ba      	ldr	r2, [r7, #8]
 80011e0:	3308      	adds	r3, #8
 80011e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
                                             TIM_DMA_ID_CC4]) > 0) {
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d1dd      	bne.n	80011aa <receive_bdshot_telemetry_dma+0xa6>
 80011ee:	e000      	b.n	80011f2 <receive_bdshot_telemetry_dma+0xee>
            break;
 80011f0:	bf00      	nop
    }

    // 6. Stop DMA
    HAL_TIM_IC_Stop_DMA(htim, channel);
 80011f2:	6879      	ldr	r1, [r7, #4]
 80011f4:	68b8      	ldr	r0, [r7, #8]
 80011f6:	f003 fc27 	bl	8004a48 <HAL_TIM_IC_Stop_DMA>

    // 7. Decode edges  bitstream
    for (int i = 1; i < TELEMETRY_BUFFER_SIZE; i++) {
 80011fa:	2301      	movs	r3, #1
 80011fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011fe:	e02f      	b.n	8001260 <receive_bdshot_telemetry_dma+0x15c>
        uint32_t dt = dma_buffer[i] - dma_buffer[i - 1];
 8001200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	4413      	add	r3, r2
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800120c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001210:	3b01      	subs	r3, #1
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	6839      	ldr	r1, [r7, #0]
 8001216:	440b      	add	r3, r1
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (dt > 5 && dt < 35) {  // Change thresholds as needed
 800121e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001220:	2b05      	cmp	r3, #5
 8001222:	d91a      	bls.n	800125a <receive_bdshot_telemetry_dma+0x156>
 8001224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001226:	2b22      	cmp	r3, #34	@ 0x22
 8001228:	d817      	bhi.n	800125a <receive_bdshot_telemetry_dma+0x156>
            int bit = dt > 20 ? 1 : 0;
 800122a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800122c:	2b14      	cmp	r3, #20
 800122e:	bf8c      	ite	hi
 8001230:	2301      	movhi	r3, #1
 8001232:	2300      	movls	r3, #0
 8001234:	b2db      	uxtb	r3, r3
 8001236:	627b      	str	r3, [r7, #36]	@ 0x24
            *telemetry_out |= (bit << (19 - captured_bits));  // LSB-first
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800123e:	f1c2 0213 	rsb	r2, r2, #19
 8001242:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001244:	fa01 f202 	lsl.w	r2, r1, r2
 8001248:	431a      	orrs	r2, r3
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	601a      	str	r2, [r3, #0]
            captured_bits++;
 800124e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001250:	3301      	adds	r3, #1
 8001252:	637b      	str	r3, [r7, #52]	@ 0x34
            if (captured_bits >= 20) break;
 8001254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001256:	2b13      	cmp	r3, #19
 8001258:	d806      	bhi.n	8001268 <receive_bdshot_telemetry_dma+0x164>
    for (int i = 1; i < TELEMETRY_BUFFER_SIZE; i++) {
 800125a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800125c:	3301      	adds	r3, #1
 800125e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001262:	2b13      	cmp	r3, #19
 8001264:	ddcc      	ble.n	8001200 <receive_bdshot_telemetry_dma+0xfc>
 8001266:	e000      	b.n	800126a <receive_bdshot_telemetry_dma+0x166>
            if (captured_bits >= 20) break;
 8001268:	bf00      	nop
        }
    }

    return (captured_bits == 20) ? 0 : -3;  // return 0 if 20 bits decoded
 800126a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800126c:	2b14      	cmp	r3, #20
 800126e:	d101      	bne.n	8001274 <receive_bdshot_telemetry_dma+0x170>
 8001270:	2300      	movs	r3, #0
 8001272:	e001      	b.n	8001278 <receive_bdshot_telemetry_dma+0x174>
 8001274:	f06f 0302 	mvn.w	r3, #2
}
 8001278:	4618      	mov	r0, r3
 800127a:	3738      	adds	r7, #56	@ 0x38
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	2000008c 	.word	0x2000008c
 8001284:	3c23d70a 	.word	0x3c23d70a
 8001288:	40020400 	.word	0x40020400

0800128c <start_telemetry_capture>:
    DMA_Stream_TypeDef *dma_stream,
    uint32_t dma_channel,
    uint32_t channel,
    uint32_t *telemetry_buffer,
    uint32_t telemetry_buffer_size
) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b08a      	sub	sp, #40	@ 0x28
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]
 8001298:	603b      	str	r3, [r7, #0]
    // 1. Stop PWM & reset DMA
    HAL_TIM_PWM_Stop(htim, channel);
 800129a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800129c:	68f8      	ldr	r0, [r7, #12]
 800129e:	f002 ff37 	bl	8004110 <HAL_TIM_PWM_Stop>
    HAL_DMA_DeInit(hdma);
 80012a2:	68b8      	ldr	r0, [r7, #8]
 80012a4:	f001 fc9a 	bl	8002bdc <HAL_DMA_DeInit>

    // 2. Configure timer for input capture
    htim->Init.Prescaler = 0;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2200      	movs	r2, #0
 80012ac:	605a      	str	r2, [r3, #4]
    htim->Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]
    htim->Init.Period = 0xFFFFFFFF;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f04f 32ff 	mov.w	r2, #4294967295
 80012ba:	60da      	str	r2, [r3, #12]
    htim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
    htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2200      	movs	r2, #0
 80012c6:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_IC_Init(htim) != HAL_OK) {
 80012c8:	68f8      	ldr	r0, [r7, #12]
 80012ca:	f003 f959 	bl	8004580 <HAL_TIM_IC_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d007      	beq.n	80012e4 <start_telemetry_capture+0x58>
        HAL_UART_Transmit(&huart6, (uint8_t*)"IC init failed\r\n", 16, 100);
 80012d4:	2364      	movs	r3, #100	@ 0x64
 80012d6:	2210      	movs	r2, #16
 80012d8:	4982      	ldr	r1, [pc, #520]	@ (80014e4 <start_telemetry_capture+0x258>)
 80012da:	4883      	ldr	r0, [pc, #524]	@ (80014e8 <start_telemetry_capture+0x25c>)
 80012dc:	f004 fcf0 	bl	8005cc0 <HAL_UART_Transmit>
        Error_Handler();
 80012e0:	f000 ff58 	bl	8002194 <Error_Handler>
    }

    htim->Instance->CNT = 0;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2200      	movs	r2, #0
 80012ea:	625a      	str	r2, [r3, #36]	@ 0x24

    // 3. Configure input capture on selected channel
    TIM_IC_InitTypeDef sConfigIC = {0};
 80012ec:	f107 0318 	add.w	r3, r7, #24
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	60da      	str	r2, [r3, #12]
    sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80012fa:	230a      	movs	r3, #10
 80012fc:	61bb      	str	r3, [r7, #24]
    sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80012fe:	2301      	movs	r3, #1
 8001300:	61fb      	str	r3, [r7, #28]
    sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001302:	2300      	movs	r3, #0
 8001304:	623b      	str	r3, [r7, #32]
    sConfigIC.ICFilter = 0;
 8001306:	2300      	movs	r3, #0
 8001308:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_TIM_IC_ConfigChannel(htim, &sConfigIC, channel) != HAL_OK) {
 800130a:	f107 0318 	add.w	r3, r7, #24
 800130e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001310:	4619      	mov	r1, r3
 8001312:	68f8      	ldr	r0, [r7, #12]
 8001314:	f003 fd4a 	bl	8004dac <HAL_TIM_IC_ConfigChannel>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d007      	beq.n	800132e <start_telemetry_capture+0xa2>
        HAL_UART_Transmit(&huart6, (uint8_t*)"IC config failed\r\n", 18, 100);
 800131e:	2364      	movs	r3, #100	@ 0x64
 8001320:	2212      	movs	r2, #18
 8001322:	4972      	ldr	r1, [pc, #456]	@ (80014ec <start_telemetry_capture+0x260>)
 8001324:	4870      	ldr	r0, [pc, #448]	@ (80014e8 <start_telemetry_capture+0x25c>)
 8001326:	f004 fccb 	bl	8005cc0 <HAL_UART_Transmit>
        Error_Handler();
 800132a:	f000 ff33 	bl	8002194 <Error_Handler>
    }

    // 4. Configure DMA
    __HAL_RCC_DMA1_CLK_ENABLE(); // Change if using DMA2
 800132e:	2300      	movs	r3, #0
 8001330:	617b      	str	r3, [r7, #20]
 8001332:	4b6f      	ldr	r3, [pc, #444]	@ (80014f0 <start_telemetry_capture+0x264>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	4a6e      	ldr	r2, [pc, #440]	@ (80014f0 <start_telemetry_capture+0x264>)
 8001338:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800133c:	6313      	str	r3, [r2, #48]	@ 0x30
 800133e:	4b6c      	ldr	r3, [pc, #432]	@ (80014f0 <start_telemetry_capture+0x264>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001342:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001346:	617b      	str	r3, [r7, #20]
 8001348:	697b      	ldr	r3, [r7, #20]

    hdma->Instance = dma_stream;
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	601a      	str	r2, [r3, #0]
    hdma->Init.Channel = dma_channel;
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	683a      	ldr	r2, [r7, #0]
 8001354:	605a      	str	r2, [r3, #4]
    hdma->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
    hdma->Init.PeriphInc = DMA_PINC_DISABLE;
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	2200      	movs	r2, #0
 8001360:	60da      	str	r2, [r3, #12]
    hdma->Init.MemInc = DMA_MINC_ENABLE;
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001368:	611a      	str	r2, [r3, #16]
    hdma->Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001370:	615a      	str	r2, [r3, #20]
    hdma->Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001378:	619a      	str	r2, [r3, #24]
    hdma->Init.Mode = DMA_NORMAL;
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	2200      	movs	r2, #0
 800137e:	61da      	str	r2, [r3, #28]
    hdma->Init.Priority = DMA_PRIORITY_HIGH;
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001386:	621a      	str	r2, [r3, #32]
    hdma->Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	2204      	movs	r2, #4
 800138c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma->Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	2200      	movs	r2, #0
 8001392:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma->Init.MemBurst = DMA_MBURST_SINGLE;
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	2200      	movs	r2, #0
 8001398:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma->Init.PeriphBurst = DMA_PBURST_SINGLE;
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	2200      	movs	r2, #0
 800139e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(hdma) != HAL_OK) {
 80013a0:	68b8      	ldr	r0, [r7, #8]
 80013a2:	f001 fb6d 	bl	8002a80 <HAL_DMA_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d007      	beq.n	80013bc <start_telemetry_capture+0x130>
        HAL_UART_Transmit(&huart6, (uint8_t*)"DMA init failed\r\n", 17, 100);
 80013ac:	2364      	movs	r3, #100	@ 0x64
 80013ae:	2211      	movs	r2, #17
 80013b0:	4950      	ldr	r1, [pc, #320]	@ (80014f4 <start_telemetry_capture+0x268>)
 80013b2:	484d      	ldr	r0, [pc, #308]	@ (80014e8 <start_telemetry_capture+0x25c>)
 80013b4:	f004 fc84 	bl	8005cc0 <HAL_UART_Transmit>
        Error_Handler();
 80013b8:	f000 feec 	bl	8002194 <Error_Handler>
    }

    // 5. Link DMA to timer channel
    switch (channel) {
 80013bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013be:	2b0c      	cmp	r3, #12
 80013c0:	d838      	bhi.n	8001434 <start_telemetry_capture+0x1a8>
 80013c2:	a201      	add	r2, pc, #4	@ (adr r2, 80013c8 <start_telemetry_capture+0x13c>)
 80013c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c8:	080013fd 	.word	0x080013fd
 80013cc:	08001435 	.word	0x08001435
 80013d0:	08001435 	.word	0x08001435
 80013d4:	08001435 	.word	0x08001435
 80013d8:	0800140b 	.word	0x0800140b
 80013dc:	08001435 	.word	0x08001435
 80013e0:	08001435 	.word	0x08001435
 80013e4:	08001435 	.word	0x08001435
 80013e8:	08001419 	.word	0x08001419
 80013ec:	08001435 	.word	0x08001435
 80013f0:	08001435 	.word	0x08001435
 80013f4:	08001435 	.word	0x08001435
 80013f8:	08001427 	.word	0x08001427
        case TIM_CHANNEL_1:
            __HAL_LINKDMA(htim, hdma[TIM_DMA_ID_CC1], *hdma); break;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	68ba      	ldr	r2, [r7, #8]
 8001400:	625a      	str	r2, [r3, #36]	@ 0x24
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	68fa      	ldr	r2, [r7, #12]
 8001406:	639a      	str	r2, [r3, #56]	@ 0x38
 8001408:	e01c      	b.n	8001444 <start_telemetry_capture+0x1b8>
        case TIM_CHANNEL_2:
            __HAL_LINKDMA(htim, hdma[TIM_DMA_ID_CC2], *hdma); break;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	68ba      	ldr	r2, [r7, #8]
 800140e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	68fa      	ldr	r2, [r7, #12]
 8001414:	639a      	str	r2, [r3, #56]	@ 0x38
 8001416:	e015      	b.n	8001444 <start_telemetry_capture+0x1b8>
        case TIM_CHANNEL_3:
            __HAL_LINKDMA(htim, hdma[TIM_DMA_ID_CC3], *hdma); break;
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	68ba      	ldr	r2, [r7, #8]
 800141c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	68fa      	ldr	r2, [r7, #12]
 8001422:	639a      	str	r2, [r3, #56]	@ 0x38
 8001424:	e00e      	b.n	8001444 <start_telemetry_capture+0x1b8>
        case TIM_CHANNEL_4:
            __HAL_LINKDMA(htim, hdma[TIM_DMA_ID_CC4], *hdma); break;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	68ba      	ldr	r2, [r7, #8]
 800142a:	631a      	str	r2, [r3, #48]	@ 0x30
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	639a      	str	r2, [r3, #56]	@ 0x38
 8001432:	e007      	b.n	8001444 <start_telemetry_capture+0x1b8>
        default:
            HAL_UART_Transmit(&huart6, (uint8_t*)"Invalid channel\r\n", 17, 100);
 8001434:	2364      	movs	r3, #100	@ 0x64
 8001436:	2211      	movs	r2, #17
 8001438:	492f      	ldr	r1, [pc, #188]	@ (80014f8 <start_telemetry_capture+0x26c>)
 800143a:	482b      	ldr	r0, [pc, #172]	@ (80014e8 <start_telemetry_capture+0x25c>)
 800143c:	f004 fc40 	bl	8005cc0 <HAL_UART_Transmit>
            Error_Handler();
 8001440:	f000 fea8 	bl	8002194 <Error_Handler>
    }

    // 6. Enable IRQ (optional based on DMA config)
    // You can move this outside if shared across multiple DMA streams
    if (dma_stream == DMA1_Stream0) {
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4a2d      	ldr	r2, [pc, #180]	@ (80014fc <start_telemetry_capture+0x270>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d108      	bne.n	800145e <start_telemetry_capture+0x1d2>
        HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800144c:	2200      	movs	r2, #0
 800144e:	2105      	movs	r1, #5
 8001450:	200b      	movs	r0, #11
 8001452:	f001 faeb 	bl	8002a2c <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001456:	200b      	movs	r0, #11
 8001458:	f001 fb04 	bl	8002a64 <HAL_NVIC_EnableIRQ>
 800145c:	e025      	b.n	80014aa <start_telemetry_capture+0x21e>
    } else if (dma_stream == DMA1_Stream1) {
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a27      	ldr	r2, [pc, #156]	@ (8001500 <start_telemetry_capture+0x274>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d108      	bne.n	8001478 <start_telemetry_capture+0x1ec>
        HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001466:	2200      	movs	r2, #0
 8001468:	2105      	movs	r1, #5
 800146a:	200c      	movs	r0, #12
 800146c:	f001 fade 	bl	8002a2c <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001470:	200c      	movs	r0, #12
 8001472:	f001 faf7 	bl	8002a64 <HAL_NVIC_EnableIRQ>
 8001476:	e018      	b.n	80014aa <start_telemetry_capture+0x21e>
    } else if (dma_stream == DMA1_Stream2) {
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	4a22      	ldr	r2, [pc, #136]	@ (8001504 <start_telemetry_capture+0x278>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d108      	bne.n	8001492 <start_telemetry_capture+0x206>
        HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8001480:	2200      	movs	r2, #0
 8001482:	2105      	movs	r1, #5
 8001484:	200d      	movs	r0, #13
 8001486:	f001 fad1 	bl	8002a2c <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800148a:	200d      	movs	r0, #13
 800148c:	f001 faea 	bl	8002a64 <HAL_NVIC_EnableIRQ>
 8001490:	e00b      	b.n	80014aa <start_telemetry_capture+0x21e>
    } else if (dma_stream == DMA1_Stream3) {
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a1c      	ldr	r2, [pc, #112]	@ (8001508 <start_telemetry_capture+0x27c>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d107      	bne.n	80014aa <start_telemetry_capture+0x21e>
        HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800149a:	2200      	movs	r2, #0
 800149c:	2105      	movs	r1, #5
 800149e:	200e      	movs	r0, #14
 80014a0:	f001 fac4 	bl	8002a2c <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80014a4:	200e      	movs	r0, #14
 80014a6:	f001 fadd 	bl	8002a64 <HAL_NVIC_EnableIRQ>
    }

    // 7. Clear buffer and start DMA capture
    memset(telemetry_buffer, 0, telemetry_buffer_size * sizeof(uint32_t));
 80014aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	461a      	mov	r2, r3
 80014b0:	2100      	movs	r1, #0
 80014b2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80014b4:	f008 f9ba 	bl	800982c <memset>

    if (HAL_TIM_IC_Start_DMA(htim, channel, telemetry_buffer, telemetry_buffer_size) != HAL_OK) {
 80014b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80014be:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80014c0:	68f8      	ldr	r0, [r7, #12]
 80014c2:	f003 f917 	bl	80046f4 <HAL_TIM_IC_Start_DMA>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d007      	beq.n	80014dc <start_telemetry_capture+0x250>
        HAL_UART_Transmit(&huart6, (uint8_t*)"IC DMA start failed\r\n", 21, 100);
 80014cc:	2364      	movs	r3, #100	@ 0x64
 80014ce:	2215      	movs	r2, #21
 80014d0:	490e      	ldr	r1, [pc, #56]	@ (800150c <start_telemetry_capture+0x280>)
 80014d2:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <start_telemetry_capture+0x25c>)
 80014d4:	f004 fbf4 	bl	8005cc0 <HAL_UART_Transmit>
        Error_Handler();
 80014d8:	f000 fe5c 	bl	8002194 <Error_Handler>
    }
}
 80014dc:	bf00      	nop
 80014de:	3728      	adds	r7, #40	@ 0x28
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	0800a510 	.word	0x0800a510
 80014e8:	20000254 	.word	0x20000254
 80014ec:	0800a524 	.word	0x0800a524
 80014f0:	40023800 	.word	0x40023800
 80014f4:	0800a538 	.word	0x0800a538
 80014f8:	0800a54c 	.word	0x0800a54c
 80014fc:	40026010 	.word	0x40026010
 8001500:	40026028 	.word	0x40026028
 8001504:	40026040 	.word	0x40026040
 8001508:	40026058 	.word	0x40026058
 800150c:	0800a560 	.word	0x0800a560

08001510 <set_pwm_output_mode>:
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = alternate;
    HAL_GPIO_Init(port, &GPIO_InitStruct);
}

void set_pwm_output_mode(TIM_HandleTypeDef *htim, uint32_t channel, DMA_HandleTypeDef *hdma, DMA_Stream_TypeDef *dma_stream, uint32_t dma_channel) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b08c      	sub	sp, #48	@ 0x30
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]
 800151c:	603b      	str	r3, [r7, #0]
    // Stop existing functions
    HAL_TIM_PWM_Stop(htim, channel);
 800151e:	68b9      	ldr	r1, [r7, #8]
 8001520:	68f8      	ldr	r0, [r7, #12]
 8001522:	f002 fdf5 	bl	8004110 <HAL_TIM_PWM_Stop>
    HAL_TIM_IC_Stop(htim, channel);
 8001526:	68b9      	ldr	r1, [r7, #8]
 8001528:	68f8      	ldr	r0, [r7, #12]
 800152a:	f003 f882 	bl	8004632 <HAL_TIM_IC_Stop>
    HAL_DMA_DeInit(hdma);
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f001 fb54 	bl	8002bdc <HAL_DMA_DeInit>

    // Timer base config
    htim->Init.Prescaler = 0;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2200      	movs	r2, #0
 8001538:	605a      	str	r2, [r3, #4]
    htim->Init.CounterMode = TIM_COUNTERMODE_UP;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
    htim->Init.Period = DSHOT_BIT_PERIOD_TICKS - 1;  // e.g., 139 for 1.67 s
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	228b      	movs	r2, #139	@ 0x8b
 8001544:	60da      	str	r2, [r3, #12]
    htim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	2200      	movs	r2, #0
 800154a:	611a      	str	r2, [r3, #16]
    htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2200      	movs	r2, #0
 8001550:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_PWM_Init(htim) != HAL_OK) {
 8001552:	68f8      	ldr	r0, [r7, #12]
 8001554:	f002 fd8c 	bl	8004070 <HAL_TIM_PWM_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d007      	beq.n	800156e <set_pwm_output_mode+0x5e>
        HAL_UART_Transmit(&huart6, (uint8_t*)"PWM init failed\r\n", 17, 100);
 800155e:	2364      	movs	r3, #100	@ 0x64
 8001560:	2211      	movs	r2, #17
 8001562:	495a      	ldr	r1, [pc, #360]	@ (80016cc <set_pwm_output_mode+0x1bc>)
 8001564:	485a      	ldr	r0, [pc, #360]	@ (80016d0 <set_pwm_output_mode+0x1c0>)
 8001566:	f004 fbab 	bl	8005cc0 <HAL_UART_Transmit>
        Error_Handler();
 800156a:	f000 fe13 	bl	8002194 <Error_Handler>
    }

    // PWM output config
    TIM_OC_InitTypeDef sConfigOC = {0};
 800156e:	f107 0314 	add.w	r3, r7, #20
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
 800157c:	611a      	str	r2, [r3, #16]
 800157e:	615a      	str	r2, [r3, #20]
 8001580:	619a      	str	r2, [r3, #24]
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001582:	2360      	movs	r3, #96	@ 0x60
 8001584:	617b      	str	r3, [r7, #20]
    sConfigOC.Pulse = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	61bb      	str	r3, [r7, #24]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800158a:	2302      	movs	r3, #2
 800158c:	61fb      	str	r3, [r7, #28]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800158e:	2300      	movs	r3, #0
 8001590:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_TIM_PWM_ConfigChannel(htim, &sConfigOC, channel) != HAL_OK) {
 8001592:	f107 0314 	add.w	r3, r7, #20
 8001596:	68ba      	ldr	r2, [r7, #8]
 8001598:	4619      	mov	r1, r3
 800159a:	68f8      	ldr	r0, [r7, #12]
 800159c:	f003 fca2 	bl	8004ee4 <HAL_TIM_PWM_ConfigChannel>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d007      	beq.n	80015b6 <set_pwm_output_mode+0xa6>
        HAL_UART_Transmit(&huart6, (uint8_t*)"PWM config failed\r\n", 19, 100);
 80015a6:	2364      	movs	r3, #100	@ 0x64
 80015a8:	2213      	movs	r2, #19
 80015aa:	494a      	ldr	r1, [pc, #296]	@ (80016d4 <set_pwm_output_mode+0x1c4>)
 80015ac:	4848      	ldr	r0, [pc, #288]	@ (80016d0 <set_pwm_output_mode+0x1c0>)
 80015ae:	f004 fb87 	bl	8005cc0 <HAL_UART_Transmit>
        Error_Handler();
 80015b2:	f000 fdef 	bl	8002194 <Error_Handler>
    }

    // DMA config
    __HAL_RCC_DMA1_CLK_ENABLE();  // Modify if using DMA2
 80015b6:	2300      	movs	r3, #0
 80015b8:	613b      	str	r3, [r7, #16]
 80015ba:	4b47      	ldr	r3, [pc, #284]	@ (80016d8 <set_pwm_output_mode+0x1c8>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015be:	4a46      	ldr	r2, [pc, #280]	@ (80016d8 <set_pwm_output_mode+0x1c8>)
 80015c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c6:	4b44      	ldr	r3, [pc, #272]	@ (80016d8 <set_pwm_output_mode+0x1c8>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015ce:	613b      	str	r3, [r7, #16]
 80015d0:	693b      	ldr	r3, [r7, #16]

    hdma->Instance = dma_stream;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	683a      	ldr	r2, [r7, #0]
 80015d6:	601a      	str	r2, [r3, #0]
    hdma->Init.Channel = dma_channel;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80015dc:	605a      	str	r2, [r3, #4]
    hdma->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2240      	movs	r2, #64	@ 0x40
 80015e2:	609a      	str	r2, [r3, #8]
    hdma->Init.PeriphInc = DMA_PINC_DISABLE;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
    hdma->Init.MemInc = DMA_MINC_ENABLE;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015f0:	611a      	str	r2, [r3, #16]
    hdma->Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015f8:	615a      	str	r2, [r3, #20]
    hdma->Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001600:	619a      	str	r2, [r3, #24]
    hdma->Init.Mode = DMA_NORMAL;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	61da      	str	r2, [r3, #28]
    hdma->Init.Priority = DMA_PRIORITY_HIGH;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800160e:	621a      	str	r2, [r3, #32]
    hdma->Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2204      	movs	r2, #4
 8001614:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma->Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma->Init.MemBurst = DMA_MBURST_SINGLE;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2200      	movs	r2, #0
 8001620:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma->Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(hdma) != HAL_OK) {
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f001 fa29 	bl	8002a80 <HAL_DMA_Init>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d007      	beq.n	8001644 <set_pwm_output_mode+0x134>
        HAL_UART_Transmit(&huart6, (uint8_t*)"DMA init failed\r\n", 17, 100);
 8001634:	2364      	movs	r3, #100	@ 0x64
 8001636:	2211      	movs	r2, #17
 8001638:	4928      	ldr	r1, [pc, #160]	@ (80016dc <set_pwm_output_mode+0x1cc>)
 800163a:	4825      	ldr	r0, [pc, #148]	@ (80016d0 <set_pwm_output_mode+0x1c0>)
 800163c:	f004 fb40 	bl	8005cc0 <HAL_UART_Transmit>
        Error_Handler();
 8001640:	f000 fda8 	bl	8002194 <Error_Handler>
    }

    // Link DMA to the correct timer channel
    switch (channel) {
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	2b0c      	cmp	r3, #12
 8001648:	d838      	bhi.n	80016bc <set_pwm_output_mode+0x1ac>
 800164a:	a201      	add	r2, pc, #4	@ (adr r2, 8001650 <set_pwm_output_mode+0x140>)
 800164c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001650:	08001685 	.word	0x08001685
 8001654:	080016bd 	.word	0x080016bd
 8001658:	080016bd 	.word	0x080016bd
 800165c:	080016bd 	.word	0x080016bd
 8001660:	08001693 	.word	0x08001693
 8001664:	080016bd 	.word	0x080016bd
 8001668:	080016bd 	.word	0x080016bd
 800166c:	080016bd 	.word	0x080016bd
 8001670:	080016a1 	.word	0x080016a1
 8001674:	080016bd 	.word	0x080016bd
 8001678:	080016bd 	.word	0x080016bd
 800167c:	080016bd 	.word	0x080016bd
 8001680:	080016af 	.word	0x080016af
        case TIM_CHANNEL_1:
            __HAL_LINKDMA(htim, hdma[TIM_DMA_ID_CC1], *hdma);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	625a      	str	r2, [r3, #36]	@ 0x24
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	68fa      	ldr	r2, [r7, #12]
 800168e:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8001690:	e017      	b.n	80016c2 <set_pwm_output_mode+0x1b2>
        case TIM_CHANNEL_2:
            __HAL_LINKDMA(htim, hdma[TIM_DMA_ID_CC2], *hdma);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	629a      	str	r2, [r3, #40]	@ 0x28
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 800169e:	e010      	b.n	80016c2 <set_pwm_output_mode+0x1b2>
        case TIM_CHANNEL_3:
            __HAL_LINKDMA(htim, hdma[TIM_DMA_ID_CC3], *hdma);
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	68fa      	ldr	r2, [r7, #12]
 80016aa:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 80016ac:	e009      	b.n	80016c2 <set_pwm_output_mode+0x1b2>
        case TIM_CHANNEL_4:
            __HAL_LINKDMA(htim, hdma[TIM_DMA_ID_CC4], *hdma);
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 80016ba:	e002      	b.n	80016c2 <set_pwm_output_mode+0x1b2>
        default:
            Error_Handler();  // Unsupported channel
 80016bc:	f000 fd6a 	bl	8002194 <Error_Handler>
    }
}
 80016c0:	bf00      	nop
 80016c2:	bf00      	nop
 80016c4:	3730      	adds	r7, #48	@ 0x30
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	0800a578 	.word	0x0800a578
 80016d0:	20000254 	.word	0x20000254
 80016d4:	0800a58c 	.word	0x0800a58c
 80016d8:	40023800 	.word	0x40023800
 80016dc:	0800a538 	.word	0x0800a538

080016e0 <prepare_bdshot_buffer>:


void prepare_bdshot_buffer(uint16_t frame, uint32_t *dshot_buffer)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b087      	sub	sp, #28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	6039      	str	r1, [r7, #0]
 80016ea:	80fb      	strh	r3, [r7, #6]
    uint32_t buffer_index = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]

    dshot_buffer[buffer_index++] = 0;  // Dummy preload entry
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	1c5a      	adds	r2, r3, #1
 80016f4:	617a      	str	r2, [r7, #20]
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	683a      	ldr	r2, [r7, #0]
 80016fa:	4413      	add	r3, r2
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]

    //2Build the actual DSHOT waveform entries
    for (int i = 15; i >= 0; i--)
 8001700:	230f      	movs	r3, #15
 8001702:	613b      	str	r3, [r7, #16]
 8001704:	e01e      	b.n	8001744 <prepare_bdshot_buffer+0x64>
    {
        uint8_t bit = (frame >> i) & 0x01;
 8001706:	88fa      	ldrh	r2, [r7, #6]
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	fa42 f303 	asr.w	r3, r2, r3
 800170e:	b2db      	uxtb	r3, r3
 8001710:	f003 0301 	and.w	r3, r3, #1
 8001714:	73fb      	strb	r3, [r7, #15]
        if (bit)
 8001716:	7bfb      	ldrb	r3, [r7, #15]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d008      	beq.n	800172e <prepare_bdshot_buffer+0x4e>
        {
            dshot_buffer[buffer_index++] = DSHOT_T1L_TICKS;  // logic 1
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	1c5a      	adds	r2, r3, #1
 8001720:	617a      	str	r2, [r7, #20]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	4413      	add	r3, r2
 8001728:	2269      	movs	r2, #105	@ 0x69
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	e007      	b.n	800173e <prepare_bdshot_buffer+0x5e>
            //dshot_buffer[buffer_index++] = 0;
        }
        else
        {
            dshot_buffer[buffer_index++] = DSHOT_T0L_TICKS;  // logic 0
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	1c5a      	adds	r2, r3, #1
 8001732:	617a      	str	r2, [r7, #20]
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	683a      	ldr	r2, [r7, #0]
 8001738:	4413      	add	r3, r2
 800173a:	2232      	movs	r2, #50	@ 0x32
 800173c:	601a      	str	r2, [r3, #0]
    for (int i = 15; i >= 0; i--)
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	3b01      	subs	r3, #1
 8001742:	613b      	str	r3, [r7, #16]
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	2b00      	cmp	r3, #0
 8001748:	dadd      	bge.n	8001706 <prepare_bdshot_buffer+0x26>
            //dshot_buffer[buffer_index++] = 0;
        }
    }

    dshot_buffer[buffer_index++] = 0;  // Final LOW
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	1c5a      	adds	r2, r3, #1
 800174e:	617a      	str	r2, [r7, #20]
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	683a      	ldr	r2, [r7, #0]
 8001754:	4413      	add	r3, r2
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
}
 800175a:	bf00      	nop
 800175c:	371c      	adds	r7, #28
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr

08001766 <bdshot_crc>:


// value_12bit should be 0...4095
uint8_t bdshot_crc(uint16_t value_12bit)
{
 8001766:	b480      	push	{r7}
 8001768:	b085      	sub	sp, #20
 800176a:	af00      	add	r7, sp, #0
 800176c:	4603      	mov	r3, r0
 800176e:	80fb      	strh	r3, [r7, #6]
    // Optional: Uncomment to assert 12-bit range in debug
    // assert(value_12bit < 4096);

    uint16_t crc = value_12bit ^ (value_12bit >> 4) ^ (value_12bit >> 8);
 8001770:	88fb      	ldrh	r3, [r7, #6]
 8001772:	091b      	lsrs	r3, r3, #4
 8001774:	b29a      	uxth	r2, r3
 8001776:	88fb      	ldrh	r3, [r7, #6]
 8001778:	4053      	eors	r3, r2
 800177a:	b29a      	uxth	r2, r3
 800177c:	88fb      	ldrh	r3, [r7, #6]
 800177e:	0a1b      	lsrs	r3, r3, #8
 8001780:	b29b      	uxth	r3, r3
 8001782:	4053      	eors	r3, r2
 8001784:	81fb      	strh	r3, [r7, #14]
    crc = ~crc;           // Bitwise NOT
 8001786:	89fb      	ldrh	r3, [r7, #14]
 8001788:	43db      	mvns	r3, r3
 800178a:	81fb      	strh	r3, [r7, #14]
    crc = crc & 0x0F;     // Mask to 4 bits
 800178c:	89fb      	ldrh	r3, [r7, #14]
 800178e:	f003 030f 	and.w	r3, r3, #15
 8001792:	81fb      	strh	r3, [r7, #14]
    return (uint8_t)crc;
 8001794:	89fb      	ldrh	r3, [r7, #14]
 8001796:	b2db      	uxtb	r3, r3
}
 8001798:	4618      	mov	r0, r3
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <make_bdshot_frame>:

// Create 16-bit DSHOT frame with correct CRC
uint16_t make_bdshot_frame(uint16_t value, bool telemetry) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	4603      	mov	r3, r0
 80017ac:	460a      	mov	r2, r1
 80017ae:	80fb      	strh	r3, [r7, #6]
 80017b0:	4613      	mov	r3, r2
 80017b2:	717b      	strb	r3, [r7, #5]
    if (value == 0) {
 80017b4:	88fb      	ldrh	r3, [r7, #6]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <make_bdshot_frame+0x1a>
        return 0x000F; // hardware expects this special frame
 80017ba:	230f      	movs	r3, #15
 80017bc:	e01b      	b.n	80017f6 <make_bdshot_frame+0x52>
    }
    value &= 0x07FF; // 11 bits
 80017be:	88fb      	ldrh	r3, [r7, #6]
 80017c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017c4:	80fb      	strh	r3, [r7, #6]
    uint16_t frame_no_crc = (value << 1) | (telemetry ? 1 : 0);
 80017c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	b21a      	sxth	r2, r3
 80017ce:	797b      	ldrb	r3, [r7, #5]
 80017d0:	b21b      	sxth	r3, r3
 80017d2:	4313      	orrs	r3, r2
 80017d4:	b21b      	sxth	r3, r3
 80017d6:	81fb      	strh	r3, [r7, #14]
    uint8_t crc = bdshot_crc(frame_no_crc);
 80017d8:	89fb      	ldrh	r3, [r7, #14]
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff ffc3 	bl	8001766 <bdshot_crc>
 80017e0:	4603      	mov	r3, r0
 80017e2:	737b      	strb	r3, [r7, #13]
    return (frame_no_crc << 4) | crc;
 80017e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017e8:	011b      	lsls	r3, r3, #4
 80017ea:	b21a      	sxth	r2, r3
 80017ec:	7b7b      	ldrb	r3, [r7, #13]
 80017ee:	b21b      	sxth	r3, r3
 80017f0:	4313      	orrs	r3, r2
 80017f2:	b21b      	sxth	r3, r3
 80017f4:	b29b      	uxth	r3, r3
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <queue_bdshot_pulse>:

void queue_bdshot_pulse(uint16_t throttle, bool telemetry, uint32_t *dshot_buffer){
 80017fe:	b580      	push	{r7, lr}
 8001800:	b084      	sub	sp, #16
 8001802:	af00      	add	r7, sp, #0
 8001804:	4603      	mov	r3, r0
 8001806:	603a      	str	r2, [r7, #0]
 8001808:	80fb      	strh	r3, [r7, #6]
 800180a:	460b      	mov	r3, r1
 800180c:	717b      	strb	r3, [r7, #5]
	uint16_t frame = make_bdshot_frame(throttle, telemetry);
 800180e:	797a      	ldrb	r2, [r7, #5]
 8001810:	88fb      	ldrh	r3, [r7, #6]
 8001812:	4611      	mov	r1, r2
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff ffc5 	bl	80017a4 <make_bdshot_frame>
 800181a:	4603      	mov	r3, r0
 800181c:	81fb      	strh	r3, [r7, #14]
	prepare_bdshot_buffer(frame, dshot_buffer);
 800181e:	89fb      	ldrh	r3, [r7, #14]
 8001820:	6839      	ldr	r1, [r7, #0]
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff ff5c 	bl	80016e0 <prepare_bdshot_buffer>
}
 8001828:	bf00      	nop
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <send_bdshot>:

void send_bdshot(uint32_t channel){
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
	uint32_t *buffer = NULL;
 8001838:	2300      	movs	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
	switch(channel) {
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2b0c      	cmp	r3, #12
 8001840:	d828      	bhi.n	8001894 <send_bdshot+0x64>
 8001842:	a201      	add	r2, pc, #4	@ (adr r2, 8001848 <send_bdshot+0x18>)
 8001844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001848:	0800187d 	.word	0x0800187d
 800184c:	08001895 	.word	0x08001895
 8001850:	08001895 	.word	0x08001895
 8001854:	08001895 	.word	0x08001895
 8001858:	08001883 	.word	0x08001883
 800185c:	08001895 	.word	0x08001895
 8001860:	08001895 	.word	0x08001895
 8001864:	08001895 	.word	0x08001895
 8001868:	08001889 	.word	0x08001889
 800186c:	08001895 	.word	0x08001895
 8001870:	08001895 	.word	0x08001895
 8001874:	08001895 	.word	0x08001895
 8001878:	0800188f 	.word	0x0800188f
	  case TIM_CHANNEL_1: buffer = dshot_buffer_ch1; break;
 800187c:	4b4d      	ldr	r3, [pc, #308]	@ (80019b4 <send_bdshot+0x184>)
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	e008      	b.n	8001894 <send_bdshot+0x64>
	  case TIM_CHANNEL_2: buffer = dshot_buffer_ch2; break;
 8001882:	4b4d      	ldr	r3, [pc, #308]	@ (80019b8 <send_bdshot+0x188>)
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	e005      	b.n	8001894 <send_bdshot+0x64>
	  case TIM_CHANNEL_3: buffer = dshot_buffer_ch3; break;
 8001888:	4b4c      	ldr	r3, [pc, #304]	@ (80019bc <send_bdshot+0x18c>)
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	e002      	b.n	8001894 <send_bdshot+0x64>
	  case TIM_CHANNEL_4: buffer = dshot_buffer_ch4; break;
 800188e:	4b4c      	ldr	r3, [pc, #304]	@ (80019c0 <send_bdshot+0x190>)
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	bf00      	nop
	}
    switch (channel) {
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2b0c      	cmp	r3, #12
 8001898:	d844      	bhi.n	8001924 <send_bdshot+0xf4>
 800189a:	a201      	add	r2, pc, #4	@ (adr r2, 80018a0 <send_bdshot+0x70>)
 800189c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018a0:	080018dd 	.word	0x080018dd
 80018a4:	08001925 	.word	0x08001925
 80018a8:	08001925 	.word	0x08001925
 80018ac:	08001925 	.word	0x08001925
 80018b0:	080018f1 	.word	0x080018f1
 80018b4:	08001925 	.word	0x08001925
 80018b8:	08001925 	.word	0x08001925
 80018bc:	08001925 	.word	0x08001925
 80018c0:	08001905 	.word	0x08001905
 80018c4:	08001925 	.word	0x08001925
 80018c8:	08001925 	.word	0x08001925
 80018cc:	08001925 	.word	0x08001925
 80018d0:	08001919 	.word	0x08001919
        case TIM_CHANNEL_1: while (dshot_running_ch1) delay_us_precise(1); break;
 80018d4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80018d8:	f000 f880 	bl	80019dc <delay_us_precise>
 80018dc:	4b39      	ldr	r3, [pc, #228]	@ (80019c4 <send_bdshot+0x194>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d1f6      	bne.n	80018d4 <send_bdshot+0xa4>
 80018e6:	e01d      	b.n	8001924 <send_bdshot+0xf4>
        case TIM_CHANNEL_2: while (dshot_running_ch2) delay_us_precise(1); break;
 80018e8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80018ec:	f000 f876 	bl	80019dc <delay_us_precise>
 80018f0:	4b35      	ldr	r3, [pc, #212]	@ (80019c8 <send_bdshot+0x198>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d1f6      	bne.n	80018e8 <send_bdshot+0xb8>
 80018fa:	e013      	b.n	8001924 <send_bdshot+0xf4>
        case TIM_CHANNEL_3: while (dshot_running_ch3) delay_us_precise(1); break;
 80018fc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001900:	f000 f86c 	bl	80019dc <delay_us_precise>
 8001904:	4b31      	ldr	r3, [pc, #196]	@ (80019cc <send_bdshot+0x19c>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	b2db      	uxtb	r3, r3
 800190a:	2b00      	cmp	r3, #0
 800190c:	d1f6      	bne.n	80018fc <send_bdshot+0xcc>
 800190e:	e009      	b.n	8001924 <send_bdshot+0xf4>
        case TIM_CHANNEL_4: while (dshot_running_ch4) delay_us_precise(1); break;
 8001910:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001914:	f000 f862 	bl	80019dc <delay_us_precise>
 8001918:	4b2d      	ldr	r3, [pc, #180]	@ (80019d0 <send_bdshot+0x1a0>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	b2db      	uxtb	r3, r3
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f6      	bne.n	8001910 <send_bdshot+0xe0>
 8001922:	bf00      	nop
    }
	if (buffer == NULL) Error_Handler();
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <send_bdshot+0xfe>
 800192a:	f000 fc33 	bl	8002194 <Error_Handler>
    if (HAL_TIM_PWM_Start_DMA(&htim5, channel, (uint32_t*)buffer, DSHOT_BUFFER_SIZE) != HAL_OK)
 800192e:	2312      	movs	r3, #18
 8001930:	68fa      	ldr	r2, [r7, #12]
 8001932:	6879      	ldr	r1, [r7, #4]
 8001934:	4827      	ldr	r0, [pc, #156]	@ (80019d4 <send_bdshot+0x1a4>)
 8001936:	f002 fc5b 	bl	80041f0 <HAL_TIM_PWM_Start_DMA>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d004      	beq.n	800194a <send_bdshot+0x11a>
    {
        Error_Handler();
 8001940:	f000 fc28 	bl	8002194 <Error_Handler>
        printf("Error in send_bdshot()\r\n");
 8001944:	4824      	ldr	r0, [pc, #144]	@ (80019d8 <send_bdshot+0x1a8>)
 8001946:	f007 fe6f 	bl	8009628 <puts>
    }
    switch (channel) {
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2b0c      	cmp	r3, #12
 800194e:	d82d      	bhi.n	80019ac <send_bdshot+0x17c>
 8001950:	a201      	add	r2, pc, #4	@ (adr r2, 8001958 <send_bdshot+0x128>)
 8001952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001956:	bf00      	nop
 8001958:	0800198d 	.word	0x0800198d
 800195c:	080019ad 	.word	0x080019ad
 8001960:	080019ad 	.word	0x080019ad
 8001964:	080019ad 	.word	0x080019ad
 8001968:	08001995 	.word	0x08001995
 800196c:	080019ad 	.word	0x080019ad
 8001970:	080019ad 	.word	0x080019ad
 8001974:	080019ad 	.word	0x080019ad
 8001978:	0800199d 	.word	0x0800199d
 800197c:	080019ad 	.word	0x080019ad
 8001980:	080019ad 	.word	0x080019ad
 8001984:	080019ad 	.word	0x080019ad
 8001988:	080019a5 	.word	0x080019a5
        case TIM_CHANNEL_1: dshot_running_ch1 = true; break;
 800198c:	4b0d      	ldr	r3, [pc, #52]	@ (80019c4 <send_bdshot+0x194>)
 800198e:	2201      	movs	r2, #1
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	e00b      	b.n	80019ac <send_bdshot+0x17c>
        case TIM_CHANNEL_2: dshot_running_ch2 = true; break;
 8001994:	4b0c      	ldr	r3, [pc, #48]	@ (80019c8 <send_bdshot+0x198>)
 8001996:	2201      	movs	r2, #1
 8001998:	701a      	strb	r2, [r3, #0]
 800199a:	e007      	b.n	80019ac <send_bdshot+0x17c>
        case TIM_CHANNEL_3: dshot_running_ch3 = true; break;
 800199c:	4b0b      	ldr	r3, [pc, #44]	@ (80019cc <send_bdshot+0x19c>)
 800199e:	2201      	movs	r2, #1
 80019a0:	701a      	strb	r2, [r3, #0]
 80019a2:	e003      	b.n	80019ac <send_bdshot+0x17c>
        case TIM_CHANNEL_4: dshot_running_ch4 = true; break;
 80019a4:	4b0a      	ldr	r3, [pc, #40]	@ (80019d0 <send_bdshot+0x1a0>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	701a      	strb	r2, [r3, #0]
 80019aa:	bf00      	nop
    }
}
 80019ac:	bf00      	nop
 80019ae:	3710      	adds	r7, #16
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	200002a8 	.word	0x200002a8
 80019b8:	200002f0 	.word	0x200002f0
 80019bc:	20000338 	.word	0x20000338
 80019c0:	20000380 	.word	0x20000380
 80019c4:	20000418 	.word	0x20000418
 80019c8:	20000419 	.word	0x20000419
 80019cc:	2000041a 	.word	0x2000041a
 80019d0:	2000041b 	.word	0x2000041b
 80019d4:	2000008c 	.word	0x2000008c
 80019d8:	0800a5a0 	.word	0x0800a5a0

080019dc <delay_us_precise>:


void delay_us_precise(float us) {
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	ed87 0a01 	vstr	s0, [r7, #4]
    uint32_t cycles = (uint32_t)(SystemCoreClock * us / 1e6f);
 80019e6:	4b12      	ldr	r3, [pc, #72]	@ (8001a30 <delay_us_precise+0x54>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	ee07 3a90 	vmov	s15, r3
 80019ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80019f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019fa:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001a34 <delay_us_precise+0x58>
 80019fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a06:	ee17 3a90 	vmov	r3, s15
 8001a0a:	60fb      	str	r3, [r7, #12]
    uint32_t start = DWT->CYCCNT;
 8001a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a38 <delay_us_precise+0x5c>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles);
 8001a12:	bf00      	nop
 8001a14:	4b08      	ldr	r3, [pc, #32]	@ (8001a38 <delay_us_precise+0x5c>)
 8001a16:	685a      	ldr	r2, [r3, #4]
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d8f8      	bhi.n	8001a14 <delay_us_precise+0x38>
}
 8001a22:	bf00      	nop
 8001a24:	bf00      	nop
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	20000004 	.word	0x20000004
 8001a34:	49742400 	.word	0x49742400
 8001a38:	e0001000 	.word	0xe0001000

08001a3c <_write>:

int _write(int file, char *ptr, int len)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b0a4      	sub	sp, #144	@ 0x90
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	607a      	str	r2, [r7, #4]
    // For safety, truncate messages to queue item size
    if (len > SERIAL_QUEUE_ITEM_SIZE - 1) len = SERIAL_QUEUE_ITEM_SIZE - 1;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a4c:	dd01      	ble.n	8001a52 <_write+0x16>
 8001a4e:	237f      	movs	r3, #127	@ 0x7f
 8001a50:	607b      	str	r3, [r7, #4]

    char msg[SERIAL_QUEUE_ITEM_SIZE];
    memcpy(msg, ptr, len);
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	f107 0310 	add.w	r3, r7, #16
 8001a58:	68b9      	ldr	r1, [r7, #8]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f007 ffbf 	bl	80099de <memcpy>
    msg[len] = '\0'; // Null-terminate
 8001a60:	f107 0210 	add.w	r2, r7, #16
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4413      	add	r3, r2
 8001a68:	2200      	movs	r2, #0
 8001a6a:	701a      	strb	r2, [r3, #0]

    // Send to queue (in ISR context: use osMessageQueuePutFromISR, but here normal context)
    if (osMessageQueuePut(serialQueueHandle, msg, 0, 0) != osOK) {
 8001a6c:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <_write+0x4c>)
 8001a6e:	6818      	ldr	r0, [r3, #0]
 8001a70:	f107 0110 	add.w	r1, r7, #16
 8001a74:	2300      	movs	r3, #0
 8001a76:	2200      	movs	r2, #0
 8001a78:	f004 fe8c 	bl	8006794 <osMessageQueuePut>
        // Handle queue full if needed
    }

    return len;
 8001a7c:	687b      	ldr	r3, [r7, #4]
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3790      	adds	r7, #144	@ 0x90
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	2000041c 	.word	0x2000041c

08001a8c <DWT_Init>:

void DWT_Init(void) {
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
    if (!(DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk)) {
 8001a90:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac4 <DWT_Init+0x38>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0301 	and.w	r3, r3, #1
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d10e      	bne.n	8001aba <DWT_Init+0x2e>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac8 <DWT_Init+0x3c>)
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	4a09      	ldr	r2, [pc, #36]	@ (8001ac8 <DWT_Init+0x3c>)
 8001aa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001aa6:	60d3      	str	r3, [r2, #12]
        DWT->CYCCNT = 0;
 8001aa8:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <DWT_Init+0x38>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001aae:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <DWT_Init+0x38>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a04      	ldr	r2, [pc, #16]	@ (8001ac4 <DWT_Init+0x38>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	6013      	str	r3, [r2, #0]
    }
}
 8001aba:	bf00      	nop
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	e0001000 	.word	0xe0001000
 8001ac8:	e000edf0 	.word	0xe000edf0

08001acc <HAL_TIM_PWM_PulseFinishedCallback>:
    }
    printf("\r\n");
}

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5) {
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a1b      	ldr	r2, [pc, #108]	@ (8001b48 <HAL_TIM_PWM_PulseFinishedCallback+0x7c>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d12f      	bne.n	8001b3e <HAL_TIM_PWM_PulseFinishedCallback+0x72>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ade:	b672      	cpsid	i
}
 8001ae0:	bf00      	nop
        __disable_irq();
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	7f1b      	ldrb	r3, [r3, #28]
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d106      	bne.n	8001af8 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>
            HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_1);
 8001aea:	2100      	movs	r1, #0
 8001aec:	4817      	ldr	r0, [pc, #92]	@ (8001b4c <HAL_TIM_PWM_PulseFinishedCallback+0x80>)
 8001aee:	f002 fb0f 	bl	8004110 <HAL_TIM_PWM_Stop>
            dshot_running_ch1 = false;
 8001af2:	4b17      	ldr	r3, [pc, #92]	@ (8001b50 <HAL_TIM_PWM_PulseFinishedCallback+0x84>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]
        }
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	7f1b      	ldrb	r3, [r3, #28]
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d106      	bne.n	8001b0e <HAL_TIM_PWM_PulseFinishedCallback+0x42>
            HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2);
 8001b00:	2104      	movs	r1, #4
 8001b02:	4812      	ldr	r0, [pc, #72]	@ (8001b4c <HAL_TIM_PWM_PulseFinishedCallback+0x80>)
 8001b04:	f002 fb04 	bl	8004110 <HAL_TIM_PWM_Stop>
            dshot_running_ch2 = false;
 8001b08:	4b12      	ldr	r3, [pc, #72]	@ (8001b54 <HAL_TIM_PWM_PulseFinishedCallback+0x88>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	701a      	strb	r2, [r3, #0]
        }
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	7f1b      	ldrb	r3, [r3, #28]
 8001b12:	2b04      	cmp	r3, #4
 8001b14:	d106      	bne.n	8001b24 <HAL_TIM_PWM_PulseFinishedCallback+0x58>
            HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_3);
 8001b16:	2108      	movs	r1, #8
 8001b18:	480c      	ldr	r0, [pc, #48]	@ (8001b4c <HAL_TIM_PWM_PulseFinishedCallback+0x80>)
 8001b1a:	f002 faf9 	bl	8004110 <HAL_TIM_PWM_Stop>
            dshot_running_ch3 = false;
 8001b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b58 <HAL_TIM_PWM_PulseFinishedCallback+0x8c>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	701a      	strb	r2, [r3, #0]
        }
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	7f1b      	ldrb	r3, [r3, #28]
 8001b28:	2b08      	cmp	r3, #8
 8001b2a:	d106      	bne.n	8001b3a <HAL_TIM_PWM_PulseFinishedCallback+0x6e>
            HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_4);
 8001b2c:	210c      	movs	r1, #12
 8001b2e:	4807      	ldr	r0, [pc, #28]	@ (8001b4c <HAL_TIM_PWM_PulseFinishedCallback+0x80>)
 8001b30:	f002 faee 	bl	8004110 <HAL_TIM_PWM_Stop>
            dshot_running_ch4 = false;
 8001b34:	4b09      	ldr	r3, [pc, #36]	@ (8001b5c <HAL_TIM_PWM_PulseFinishedCallback+0x90>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001b3a:	b662      	cpsie	i
}
 8001b3c:	bf00      	nop
        }
        __enable_irq();
    }
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40000c00 	.word	0x40000c00
 8001b4c:	2000008c 	.word	0x2000008c
 8001b50:	20000418 	.word	0x20000418
 8001b54:	20000419 	.word	0x20000419
 8001b58:	2000041a 	.word	0x2000041a
 8001b5c:	2000041b 	.word	0x2000041b

08001b60 <calculate_crc>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
    //printf("UART error callback!\r\n");
}

uint8_t calculate_crc(uint16_t value_12bit, const char *protocol) {
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	6039      	str	r1, [r7, #0]
 8001b6a:	80fb      	strh	r3, [r7, #6]
    if (value_12bit > 0x0FFF) return 0xFF; // invalid input
 8001b6c:	88fb      	ldrh	r3, [r7, #6]
 8001b6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b72:	d301      	bcc.n	8001b78 <calculate_crc+0x18>
 8001b74:	23ff      	movs	r3, #255	@ 0xff
 8001b76:	e038      	b.n	8001bea <calculate_crc+0x8a>

    if (protocol[0] == 'B') { // BDShot
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b42      	cmp	r3, #66	@ 0x42
 8001b7e:	d118      	bne.n	8001bb2 <calculate_crc+0x52>
        uint16_t value_16bit = value_12bit << 4;
 8001b80:	88fb      	ldrh	r3, [r7, #6]
 8001b82:	011b      	lsls	r3, r3, #4
 8001b84:	817b      	strh	r3, [r7, #10]
        uint16_t csum = value_16bit;
 8001b86:	897b      	ldrh	r3, [r7, #10]
 8001b88:	813b      	strh	r3, [r7, #8]
        csum ^= (csum >> 8);
 8001b8a:	893b      	ldrh	r3, [r7, #8]
 8001b8c:	0a1b      	lsrs	r3, r3, #8
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	893b      	ldrh	r3, [r7, #8]
 8001b92:	4053      	eors	r3, r2
 8001b94:	813b      	strh	r3, [r7, #8]
        csum ^= (csum >> 4);
 8001b96:	893b      	ldrh	r3, [r7, #8]
 8001b98:	091b      	lsrs	r3, r3, #4
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	893b      	ldrh	r3, [r7, #8]
 8001b9e:	4053      	eors	r3, r2
 8001ba0:	813b      	strh	r3, [r7, #8]
        return (~csum) & 0xF;
 8001ba2:	893b      	ldrh	r3, [r7, #8]
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	43db      	mvns	r3, r3
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	f003 030f 	and.w	r3, r3, #15
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	e01b      	b.n	8001bea <calculate_crc+0x8a>
    } else if (protocol[0] == 'D') { // DShot
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	2b44      	cmp	r3, #68	@ 0x44
 8001bb8:	d116      	bne.n	8001be8 <calculate_crc+0x88>
        uint16_t value = value_12bit;
 8001bba:	88fb      	ldrh	r3, [r7, #6]
 8001bbc:	81fb      	strh	r3, [r7, #14]
        uint8_t crc = value ^ (value >> 4) ^ (value >> 8);
 8001bbe:	89fb      	ldrh	r3, [r7, #14]
 8001bc0:	091b      	lsrs	r3, r3, #4
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	89fb      	ldrh	r3, [r7, #14]
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	4053      	eors	r3, r2
 8001bcc:	b2da      	uxtb	r2, r3
 8001bce:	89fb      	ldrh	r3, [r7, #14]
 8001bd0:	0a1b      	lsrs	r3, r3, #8
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	4053      	eors	r3, r2
 8001bd8:	737b      	strb	r3, [r7, #13]
        return (~crc) & 0xF;
 8001bda:	7b7b      	ldrb	r3, [r7, #13]
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	f003 030f 	and.w	r3, r3, #15
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	e000      	b.n	8001bea <calculate_crc+0x8a>
    }

    return 0xFF; // unsupported protocol
 8001be8:	23ff      	movs	r3, #255	@ 0xff
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3714      	adds	r7, #20
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <decode_gcr_mapping>:
 * @param A value that represents a 20 bit GCR that has been mapped to 21 bits.
 * The first "starting" bit can be excluded for compatibility with a slightly cleaned 20 bit value.
 *
 * @return Returns the 20 bit GCR
 */
uint32_t decode_gcr_mapping(uint32_t value) {
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
    return value ^ (value >> 1);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	085a      	lsrs	r2, r3, #1
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4053      	eors	r3, r2
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <decode_gcr_20_to_16>:
 *
 * @return Returns the 20 bit GCR
 *
 * Initialized the whole map to 0xFF. This way, only explicitly defined entries are accepted
 */
int decode_gcr_20_to_16(uint32_t input_20bit, uint16_t *out_value) {
 8001c12:	b480      	push	{r7}
 8001c14:	b08f      	sub	sp, #60	@ 0x3c
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
 8001c1a:	6039      	str	r1, [r7, #0]
    uint8_t decoding_map[32];
    for (int i = 0; i < 32; ++i) decoding_map[i] = 0xFF; // mark all invalid
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c20:	e008      	b.n	8001c34 <decode_gcr_20_to_16+0x22>
 8001c22:	f107 0208 	add.w	r2, r7, #8
 8001c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c28:	4413      	add	r3, r2
 8001c2a:	22ff      	movs	r2, #255	@ 0xff
 8001c2c:	701a      	strb	r2, [r3, #0]
 8001c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c30:	3301      	adds	r3, #1
 8001c32:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c36:	2b1f      	cmp	r3, #31
 8001c38:	ddf3      	ble.n	8001c22 <decode_gcr_20_to_16+0x10>
    decoding_map[0x19] = 0x0; decoding_map[0x1B] = 0x1; decoding_map[0x12] = 0x2;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001c40:	2301      	movs	r3, #1
 8001c42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c46:	2302      	movs	r3, #2
 8001c48:	76bb      	strb	r3, [r7, #26]
    decoding_map[0x13] = 0x3; decoding_map[0x1D] = 0x4; decoding_map[0x15] = 0x5;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	76fb      	strb	r3, [r7, #27]
 8001c4e:	2304      	movs	r3, #4
 8001c50:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001c54:	2305      	movs	r3, #5
 8001c56:	777b      	strb	r3, [r7, #29]
    decoding_map[0x16] = 0x6; decoding_map[0x17] = 0x7; decoding_map[0x1A] = 0x8;
 8001c58:	2306      	movs	r3, #6
 8001c5a:	77bb      	strb	r3, [r7, #30]
 8001c5c:	2307      	movs	r3, #7
 8001c5e:	77fb      	strb	r3, [r7, #31]
 8001c60:	2308      	movs	r3, #8
 8001c62:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    decoding_map[0x09] = 0x9; decoding_map[0x0A] = 0xA; decoding_map[0x0B] = 0xB;
 8001c66:	2309      	movs	r3, #9
 8001c68:	747b      	strb	r3, [r7, #17]
 8001c6a:	230a      	movs	r3, #10
 8001c6c:	74bb      	strb	r3, [r7, #18]
 8001c6e:	230b      	movs	r3, #11
 8001c70:	74fb      	strb	r3, [r7, #19]
    decoding_map[0x1E] = 0xC; decoding_map[0x0D] = 0xD; decoding_map[0x0E] = 0xE;
 8001c72:	230c      	movs	r3, #12
 8001c74:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001c78:	230d      	movs	r3, #13
 8001c7a:	757b      	strb	r3, [r7, #21]
 8001c7c:	230e      	movs	r3, #14
 8001c7e:	75bb      	strb	r3, [r7, #22]
    decoding_map[0x0F] = 0xF;
 8001c80:	230f      	movs	r3, #15
 8001c82:	75fb      	strb	r3, [r7, #23]

    uint16_t result = 0;
 8001c84:	2300      	movs	r3, #0
 8001c86:	867b      	strh	r3, [r7, #50]	@ 0x32

    for (int i = 0; i < 4; i++) {
 8001c88:	2300      	movs	r3, #0
 8001c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c8c:	e029      	b.n	8001ce2 <decode_gcr_20_to_16+0xd0>
        uint8_t chunk = (input_20bit >> (15 - i * 5)) & 0x1F;
 8001c8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c90:	4613      	mov	r3, r2
 8001c92:	079b      	lsls	r3, r3, #30
 8001c94:	1a9b      	subs	r3, r3, r2
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	1a9b      	subs	r3, r3, r2
 8001c9a:	330f      	adds	r3, #15
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	f003 031f 	and.w	r3, r3, #31
 8001ca8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        if (decoding_map[chunk] == 0xFF) return 0; // invalid chunk
 8001cac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001cb0:	3338      	adds	r3, #56	@ 0x38
 8001cb2:	443b      	add	r3, r7
 8001cb4:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8001cb8:	2bff      	cmp	r3, #255	@ 0xff
 8001cba:	d101      	bne.n	8001cc0 <decode_gcr_20_to_16+0xae>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	e017      	b.n	8001cf0 <decode_gcr_20_to_16+0xde>
        result = (result << 4) | decoding_map[chunk];
 8001cc0:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8001cc4:	011b      	lsls	r3, r3, #4
 8001cc6:	b21a      	sxth	r2, r3
 8001cc8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001ccc:	3338      	adds	r3, #56	@ 0x38
 8001cce:	443b      	add	r3, r7
 8001cd0:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8001cd4:	b21b      	sxth	r3, r3
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	b21b      	sxth	r3, r3
 8001cda:	867b      	strh	r3, [r7, #50]	@ 0x32
    for (int i = 0; i < 4; i++) {
 8001cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cde:	3301      	adds	r3, #1
 8001ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ce4:	2b03      	cmp	r3, #3
 8001ce6:	ddd2      	ble.n	8001c8e <decode_gcr_20_to_16+0x7c>
    }

    *out_value = result;
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001cec:	801a      	strh	r2, [r3, #0]
    return 1;
 8001cee:	2301      	movs	r3, #1
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	373c      	adds	r7, #60	@ 0x3c
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <parse_edt_frame>:

int parse_edt_frame(uint16_t frame, char *type_out, float *value_out) {
 8001cfc:	b590      	push	{r4, r7, lr}
 8001cfe:	b08b      	sub	sp, #44	@ 0x2c
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	60b9      	str	r1, [r7, #8]
 8001d06:	607a      	str	r2, [r7, #4]
 8001d08:	81fb      	strh	r3, [r7, #14]
    if (frame > 0xFFFF || frame < 0){
    	return -1;
    }

    uint16_t data = (frame >> 4) & 0x0FFF;
 8001d0a:	89fb      	ldrh	r3, [r7, #14]
 8001d0c:	091b      	lsrs	r3, r3, #4
 8001d0e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t crc_received = frame & 0x0F;
 8001d10:	89fb      	ldrh	r3, [r7, #14]
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	f003 030f 	and.w	r3, r3, #15
 8001d18:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t crc_calculated = calculate_crc(data, "BDShot");
 8001d1c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001d1e:	4960      	ldr	r1, [pc, #384]	@ (8001ea0 <parse_edt_frame+0x1a4>)
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff ff1d 	bl	8001b60 <calculate_crc>
 8001d26:	4603      	mov	r3, r0
 8001d28:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (crc_received != crc_calculated) return -2;
 8001d2c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001d30:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d002      	beq.n	8001d3e <parse_edt_frame+0x42>
 8001d38:	f06f 0301 	mvn.w	r3, #1
 8001d3c:	e0ab      	b.n	8001e96 <parse_edt_frame+0x19a>

    uint8_t exponent = (data >> 9) & 0x07;
 8001d3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001d40:	0a5b      	lsrs	r3, r3, #9
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    uint16_t base_period = data & 0x1FF;
 8001d4e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001d50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d54:	843b      	strh	r3, [r7, #32]
    if (exponent > 12) return -3;
 8001d56:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d5a:	2b0c      	cmp	r3, #12
 8001d5c:	d902      	bls.n	8001d64 <parse_edt_frame+0x68>
 8001d5e:	f06f 0302 	mvn.w	r3, #2
 8001d62:	e098      	b.n	8001e96 <parse_edt_frame+0x19a>

    uint32_t period_us = base_period << exponent;
 8001d64:	8c3a      	ldrh	r2, [r7, #32]
 8001d66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	61fb      	str	r3, [r7, #28]
    if (period_us == 0) return -3;
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d102      	bne.n	8001d7c <parse_edt_frame+0x80>
 8001d76:	f06f 0302 	mvn.w	r3, #2
 8001d7a:	e08c      	b.n	8001e96 <parse_edt_frame+0x19a>

    bool is_edt = ((exponent & 1) == 0) && ((base_period & 0x100) == 0);
 8001d7c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d106      	bne.n	8001d96 <parse_edt_frame+0x9a>
 8001d88:	8c3b      	ldrh	r3, [r7, #32]
 8001d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <parse_edt_frame+0x9a>
 8001d92:	2301      	movs	r3, #1
 8001d94:	e000      	b.n	8001d98 <parse_edt_frame+0x9c>
 8001d96:	2300      	movs	r3, #0
 8001d98:	76fb      	strb	r3, [r7, #27]
 8001d9a:	7efb      	ldrb	r3, [r7, #27]
 8001d9c:	f003 0301 	and.w	r3, r3, #1
 8001da0:	76fb      	strb	r3, [r7, #27]

    if (is_edt) {
 8001da2:	7efb      	ldrb	r3, [r7, #27]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d051      	beq.n	8001e4c <parse_edt_frame+0x150>
        uint8_t telemetry_type = (data >> 8) & 0xF;
 8001da8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001daa:	0a1b      	lsrs	r3, r3, #8
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	f003 030f 	and.w	r3, r3, #15
 8001db4:	74fb      	strb	r3, [r7, #19]
        uint8_t telemetry_value = data & 0xFF;
 8001db6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001db8:	74bb      	strb	r3, [r7, #18]

        switch (telemetry_type) {
 8001dba:	7cfb      	ldrb	r3, [r7, #19]
 8001dbc:	2b04      	cmp	r3, #4
 8001dbe:	d002      	beq.n	8001dc6 <parse_edt_frame+0xca>
 8001dc0:	2b0e      	cmp	r3, #14
 8001dc2:	d018      	beq.n	8001df6 <parse_edt_frame+0xfa>
 8001dc4:	e02d      	b.n	8001e22 <parse_edt_frame+0x126>
            case 0x04:
                *value_out = (float)(telemetry_value) / 0.25f;
 8001dc6:	7cbb      	ldrb	r3, [r7, #18]
 8001dc8:	ee07 3a90 	vmov	s15, r3
 8001dcc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001dd0:	eef5 6a00 	vmov.f32	s13, #80	@ 0x3e800000  0.250
 8001dd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	edc3 7a00 	vstr	s15, [r3]
                if (type_out) strcpy(type_out, "Voltage (V)");
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d030      	beq.n	8001e46 <parse_edt_frame+0x14a>
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	4a2f      	ldr	r2, [pc, #188]	@ (8001ea4 <parse_edt_frame+0x1a8>)
 8001de8:	461c      	mov	r4, r3
 8001dea:	4613      	mov	r3, r2
 8001dec:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001dee:	6020      	str	r0, [r4, #0]
 8001df0:	6061      	str	r1, [r4, #4]
 8001df2:	60a2      	str	r2, [r4, #8]
                break;
 8001df4:	e027      	b.n	8001e46 <parse_edt_frame+0x14a>
            case 0x0E:
                if (type_out) strcpy(type_out, "Status Frame");
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d009      	beq.n	8001e10 <parse_edt_frame+0x114>
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	4a2a      	ldr	r2, [pc, #168]	@ (8001ea8 <parse_edt_frame+0x1ac>)
 8001e00:	461c      	mov	r4, r3
 8001e02:	4613      	mov	r3, r2
 8001e04:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001e06:	6020      	str	r0, [r4, #0]
 8001e08:	6061      	str	r1, [r4, #4]
 8001e0a:	60a2      	str	r2, [r4, #8]
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	7323      	strb	r3, [r4, #12]
                *value_out = telemetry_value; // raw value, parse later if needed
 8001e10:	7cbb      	ldrb	r3, [r7, #18]
 8001e12:	ee07 3a90 	vmov	s15, r3
 8001e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	edc3 7a00 	vstr	s15, [r3]
                break;
 8001e20:	e012      	b.n	8001e48 <parse_edt_frame+0x14c>
            default:
                *value_out = telemetry_value;
 8001e22:	7cbb      	ldrb	r3, [r7, #18]
 8001e24:	ee07 3a90 	vmov	s15, r3
 8001e28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	edc3 7a00 	vstr	s15, [r3]
                if (type_out) sprintf(type_out, "Unknown (0x%X)", telemetry_type);
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d007      	beq.n	8001e48 <parse_edt_frame+0x14c>
 8001e38:	7cfb      	ldrb	r3, [r7, #19]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	491b      	ldr	r1, [pc, #108]	@ (8001eac <parse_edt_frame+0x1b0>)
 8001e3e:	68b8      	ldr	r0, [r7, #8]
 8001e40:	f007 fbfa 	bl	8009638 <siprintf>
 8001e44:	e000      	b.n	8001e48 <parse_edt_frame+0x14c>
                break;
 8001e46:	bf00      	nop
        }

        return 1; // EDT frame
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e024      	b.n	8001e96 <parse_edt_frame+0x19a>
    } else {
        if (base_period == 0 || base_period == 0x1FF) {
 8001e4c:	8c3b      	ldrh	r3, [r7, #32]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d004      	beq.n	8001e5c <parse_edt_frame+0x160>
 8001e52:	8c3b      	ldrh	r3, [r7, #32]
 8001e54:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d104      	bne.n	8001e66 <parse_edt_frame+0x16a>
            *value_out = 0;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f04f 0200 	mov.w	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	e00d      	b.n	8001e82 <parse_edt_frame+0x186>
        } else {
            float erpm = 60000000.0f / (float)period_us;
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	ee07 3a90 	vmov	s15, r3
 8001e6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e70:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001eb0 <parse_edt_frame+0x1b4>
 8001e74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e78:	edc7 7a05 	vstr	s15, [r7, #20]
            *value_out = erpm;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	697a      	ldr	r2, [r7, #20]
 8001e80:	601a      	str	r2, [r3, #0]
        }

        if (type_out) strcpy(type_out, "eRPM");
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d005      	beq.n	8001e94 <parse_edt_frame+0x198>
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb4 <parse_edt_frame+0x1b8>)
 8001e8c:	6810      	ldr	r0, [r2, #0]
 8001e8e:	6018      	str	r0, [r3, #0]
 8001e90:	7912      	ldrb	r2, [r2, #4]
 8001e92:	711a      	strb	r2, [r3, #4]
        return 2; // eRPM frame
 8001e94:	2302      	movs	r3, #2
    }

    return -3;
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	372c      	adds	r7, #44	@ 0x2c
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd90      	pop	{r4, r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	0800a5bc 	.word	0x0800a5bc
 8001ea4:	0800a5c4 	.word	0x0800a5c4
 8001ea8:	0800a5d0 	.word	0x0800a5d0
 8001eac:	0800a5e0 	.word	0x0800a5e0
 8001eb0:	4c64e1c0 	.word	0x4c64e1c0
 8001eb4:	0800a5f0 	.word	0x0800a5f0

08001eb8 <send_binary_uart6>:

int send_binary_uart6(const void* data, size_t len)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b0a4      	sub	sp, #144	@ 0x90
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
    if (len > SERIAL_QUEUE_ITEM_SIZE)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	2b80      	cmp	r3, #128	@ 0x80
 8001ec6:	d901      	bls.n	8001ecc <send_binary_uart6+0x14>
        len = SERIAL_QUEUE_ITEM_SIZE;
 8001ec8:	2380      	movs	r3, #128	@ 0x80
 8001eca:	603b      	str	r3, [r7, #0]

    SerialMessage_t msg;
    memcpy(msg.data, data, len);
 8001ecc:	f107 030c 	add.w	r3, r7, #12
 8001ed0:	683a      	ldr	r2, [r7, #0]
 8001ed2:	6879      	ldr	r1, [r7, #4]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f007 fd82 	bl	80099de <memcpy>
    msg.length = len;
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    if (osMessageQueuePut(serialQueueHandle, &msg, 0, 0) != osOK) {
 8001ee0:	4b08      	ldr	r3, [pc, #32]	@ (8001f04 <send_binary_uart6+0x4c>)
 8001ee2:	6818      	ldr	r0, [r3, #0]
 8001ee4:	f107 010c 	add.w	r1, r7, #12
 8001ee8:	2300      	movs	r3, #0
 8001eea:	2200      	movs	r2, #0
 8001eec:	f004 fc52 	bl	8006794 <osMessageQueuePut>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <send_binary_uart6+0x42>
        return 0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	e000      	b.n	8001efc <send_binary_uart6+0x44>
    }

    return len;
 8001efa:	683b      	ldr	r3, [r7, #0]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3790      	adds	r7, #144	@ 0x90
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	2000041c 	.word	0x2000041c

08001f08 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001f10:	2001      	movs	r0, #1
 8001f12:	f004 fbb1 	bl	8006678 <osDelay>
 8001f16:	e7fb      	b.n	8001f10 <StartDefaultTask+0x8>

08001f18 <DShotTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DShotTask */
void DShotTask(void *argument)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b090      	sub	sp, #64	@ 0x40
 8001f1c:	af04      	add	r7, sp, #16
 8001f1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN DShotTask */
	//printf("\nDShotTask Begin.\r\n");
	//printf("SystemCoreClock=%lu\r\n", SystemCoreClock);
	uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f20:	f001 ff82 	bl	8003e28 <HAL_RCC_GetPCLK1Freq>
 8001f24:	62b8      	str	r0, [r7, #40]	@ 0x28
	uint32_t tim5_clk = pclk1;
 8001f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f28:	627b      	str	r3, [r7, #36]	@ 0x24
	if ((RCC->CFGR & RCC_CFGR_PPRE1) != RCC_CFGR_PPRE1_DIV1)
 8001f2a:	4b70      	ldr	r3, [pc, #448]	@ (80020ec <DShotTask+0x1d4>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d002      	beq.n	8001f3c <DShotTask+0x24>
	    tim5_clk *= 2;
 8001f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	627b      	str	r3, [r7, #36]	@ 0x24
	//printf("TIM5 actual clk: %lu\r\n", tim5_clk);

	queue_bdshot_pulse(0, true, dshot_buffer_ch1);
 8001f3c:	4a6c      	ldr	r2, [pc, #432]	@ (80020f0 <DShotTask+0x1d8>)
 8001f3e:	2101      	movs	r1, #1
 8001f40:	2000      	movs	r0, #0
 8001f42:	f7ff fc5c 	bl	80017fe <queue_bdshot_pulse>
	queue_bdshot_pulse(0, true, dshot_buffer_ch2);
 8001f46:	4a6b      	ldr	r2, [pc, #428]	@ (80020f4 <DShotTask+0x1dc>)
 8001f48:	2101      	movs	r1, #1
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f7ff fc57 	bl	80017fe <queue_bdshot_pulse>
	queue_bdshot_pulse(0, true, dshot_buffer_ch3);
 8001f50:	4a69      	ldr	r2, [pc, #420]	@ (80020f8 <DShotTask+0x1e0>)
 8001f52:	2101      	movs	r1, #1
 8001f54:	2000      	movs	r0, #0
 8001f56:	f7ff fc52 	bl	80017fe <queue_bdshot_pulse>
	queue_bdshot_pulse(0, true, dshot_buffer_ch4);
 8001f5a:	4a68      	ldr	r2, [pc, #416]	@ (80020fc <DShotTask+0x1e4>)
 8001f5c:	2101      	movs	r1, #1
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f7ff fc4d 	bl	80017fe <queue_bdshot_pulse>
	for (int i = 0; i < 3000; i++){
 8001f64:	2300      	movs	r3, #0
 8001f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f68:	e011      	b.n	8001f8e <DShotTask+0x76>
		send_bdshot(TIM_CHANNEL_1);
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	f7ff fc60 	bl	8001830 <send_bdshot>
		send_bdshot(TIM_CHANNEL_2);
 8001f70:	2004      	movs	r0, #4
 8001f72:	f7ff fc5d 	bl	8001830 <send_bdshot>
	    send_bdshot(TIM_CHANNEL_3);
 8001f76:	2008      	movs	r0, #8
 8001f78:	f7ff fc5a 	bl	8001830 <send_bdshot>
	    send_bdshot(TIM_CHANNEL_4);
 8001f7c:	200c      	movs	r0, #12
 8001f7e:	f7ff fc57 	bl	8001830 <send_bdshot>
		vTaskDelay(1);
 8001f82:	2001      	movs	r0, #1
 8001f84:	f005 fd22 	bl	80079cc <vTaskDelay>
	for (int i = 0; i < 3000; i++){
 8001f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f90:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001f94:	4293      	cmp	r3, r2
 8001f96:	dde8      	ble.n	8001f6a <DShotTask+0x52>
	}
	vTaskDelay(50);
 8001f98:	2032      	movs	r0, #50	@ 0x32
 8001f9a:	f005 fd17 	bl	80079cc <vTaskDelay>

	queue_bdshot_pulse(100, true, dshot_buffer_ch1);
 8001f9e:	4a54      	ldr	r2, [pc, #336]	@ (80020f0 <DShotTask+0x1d8>)
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	2064      	movs	r0, #100	@ 0x64
 8001fa4:	f7ff fc2b 	bl	80017fe <queue_bdshot_pulse>
	queue_bdshot_pulse(200, true, dshot_buffer_ch2);
 8001fa8:	4a52      	ldr	r2, [pc, #328]	@ (80020f4 <DShotTask+0x1dc>)
 8001faa:	2101      	movs	r1, #1
 8001fac:	20c8      	movs	r0, #200	@ 0xc8
 8001fae:	f7ff fc26 	bl	80017fe <queue_bdshot_pulse>
	queue_bdshot_pulse(300, true, dshot_buffer_ch3);
 8001fb2:	4a51      	ldr	r2, [pc, #324]	@ (80020f8 <DShotTask+0x1e0>)
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001fba:	f7ff fc20 	bl	80017fe <queue_bdshot_pulse>
	queue_bdshot_pulse(400, true, dshot_buffer_ch4);
 8001fbe:	4a4f      	ldr	r2, [pc, #316]	@ (80020fc <DShotTask+0x1e4>)
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001fc6:	f7ff fc1a 	bl	80017fe <queue_bdshot_pulse>
    for (;;){
      while(dshot_running_ch1 || dshot_running_ch2 || dshot_running_ch3 || dshot_running_ch4){
 8001fca:	e003      	b.n	8001fd4 <DShotTask+0xbc>
    	  delay_us_precise(1);
 8001fcc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001fd0:	f7ff fd04 	bl	80019dc <delay_us_precise>
      while(dshot_running_ch1 || dshot_running_ch2 || dshot_running_ch3 || dshot_running_ch4){
 8001fd4:	4b4a      	ldr	r3, [pc, #296]	@ (8002100 <DShotTask+0x1e8>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f6      	bne.n	8001fcc <DShotTask+0xb4>
 8001fde:	4b49      	ldr	r3, [pc, #292]	@ (8002104 <DShotTask+0x1ec>)
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d1f1      	bne.n	8001fcc <DShotTask+0xb4>
 8001fe8:	4b47      	ldr	r3, [pc, #284]	@ (8002108 <DShotTask+0x1f0>)
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1ec      	bne.n	8001fcc <DShotTask+0xb4>
 8001ff2:	4b46      	ldr	r3, [pc, #280]	@ (800210c <DShotTask+0x1f4>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d1e7      	bne.n	8001fcc <DShotTask+0xb4>
      }
      send_bdshot(TIM_CHANNEL_1);
 8001ffc:	2000      	movs	r0, #0
 8001ffe:	f7ff fc17 	bl	8001830 <send_bdshot>
      send_bdshot(TIM_CHANNEL_2);
 8002002:	2004      	movs	r0, #4
 8002004:	f7ff fc14 	bl	8001830 <send_bdshot>
      send_bdshot(TIM_CHANNEL_3);
 8002008:	2008      	movs	r0, #8
 800200a:	f7ff fc11 	bl	8001830 <send_bdshot>
      send_bdshot(TIM_CHANNEL_4);
 800200e:	200c      	movs	r0, #12
 8002010:	f7ff fc0e 	bl	8001830 <send_bdshot>

      delay_us_precise(40);
 8002014:	ed9f 0a3e 	vldr	s0, [pc, #248]	@ 8002110 <DShotTask+0x1f8>
 8002018:	f7ff fce0 	bl	80019dc <delay_us_precise>
      //set_pin_input(GPIOA, GPIO_PIN_0);
      //set_pin_input(GPIOA, GPIO_PIN_1);
      //set_pin_input(GPIOA, GPIO_PIN_2);
      //set_pin_input(GPIOA, GPIO_PIN_3);

      start_telemetry_capture(
 800201c:	2314      	movs	r3, #20
 800201e:	9302      	str	r3, [sp, #8]
 8002020:	4b3c      	ldr	r3, [pc, #240]	@ (8002114 <DShotTask+0x1fc>)
 8002022:	9301      	str	r3, [sp, #4]
 8002024:	2300      	movs	r3, #0
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 800202c:	4a3a      	ldr	r2, [pc, #232]	@ (8002118 <DShotTask+0x200>)
 800202e:	493b      	ldr	r1, [pc, #236]	@ (800211c <DShotTask+0x204>)
 8002030:	483b      	ldr	r0, [pc, #236]	@ (8002120 <DShotTask+0x208>)
 8002032:	f7ff f92b 	bl	800128c <start_telemetry_capture>

      uint32_t telemetry;
      uint16_t telemetry_16bit;
      char telemetry_type;
      float telemetry_value;
      if (receive_bdshot_telemetry_dma(&telemetry, &htim5, TIM_CHANNEL_1, telemetry_buffer_ch1) == 0) {
 8002036:	f107 0018 	add.w	r0, r7, #24
 800203a:	4b36      	ldr	r3, [pc, #216]	@ (8002114 <DShotTask+0x1fc>)
 800203c:	2200      	movs	r2, #0
 800203e:	4938      	ldr	r1, [pc, #224]	@ (8002120 <DShotTask+0x208>)
 8002040:	f7ff f860 	bl	8001104 <receive_bdshot_telemetry_dma>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d143      	bne.n	80020d2 <DShotTask+0x1ba>
    	  uint32_t gcr = decode_gcr_mapping(telemetry);
 800204a:	69bb      	ldr	r3, [r7, #24]
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff fdd2 	bl	8001bf6 <decode_gcr_mapping>
 8002052:	6238      	str	r0, [r7, #32]
    	  if (!decode_gcr_20_to_16(gcr, &telemetry_16bit)) {
 8002054:	f107 0316 	add.w	r3, r7, #22
 8002058:	4619      	mov	r1, r3
 800205a:	6a38      	ldr	r0, [r7, #32]
 800205c:	f7ff fdd9 	bl	8001c12 <decode_gcr_20_to_16>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d104      	bne.n	8002070 <DShotTask+0x158>
    		  //printf("Invalid GCR encoding.\r\n");
    		  delay_us_precise(10);
 8002066:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 800206a:	f7ff fcb7 	bl	80019dc <delay_us_precise>
 800206e:	e030      	b.n	80020d2 <DShotTask+0x1ba>
    	  }
    	  else {
              int type = parse_edt_frame(telemetry_16bit, &telemetry_type, &telemetry_value);
 8002070:	8afb      	ldrh	r3, [r7, #22]
 8002072:	f107 0210 	add.w	r2, r7, #16
 8002076:	f107 0115 	add.w	r1, r7, #21
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff fe3e 	bl	8001cfc <parse_edt_frame>
 8002080:	61f8      	str	r0, [r7, #28]
              if (type == 2) {
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	2b02      	cmp	r3, #2
 8002086:	d124      	bne.n	80020d2 <DShotTask+0x1ba>
            	  rpm = (uint16_t)(telemetry_value / 7.0);
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	4618      	mov	r0, r3
 800208c:	f7fe fa54 	bl	8000538 <__aeabi_f2d>
 8002090:	f04f 0200 	mov.w	r2, #0
 8002094:	4b23      	ldr	r3, [pc, #140]	@ (8002124 <DShotTask+0x20c>)
 8002096:	f7fe fbd1 	bl	800083c <__aeabi_ddiv>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	4610      	mov	r0, r2
 80020a0:	4619      	mov	r1, r3
 80020a2:	f7fe fcb3 	bl	8000a0c <__aeabi_d2uiz>
 80020a6:	4603      	mov	r3, r0
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002128 <DShotTask+0x210>)
 80020ac:	801a      	strh	r2, [r3, #0]
            	  uint8_t packet[3];
            	  packet[0] = 0xAA;                      // Start byte
 80020ae:	23aa      	movs	r3, #170	@ 0xaa
 80020b0:	733b      	strb	r3, [r7, #12]
            	  packet[1] = rpm & 0xFF;               // LSB
 80020b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002128 <DShotTask+0x210>)
 80020b4:	881b      	ldrh	r3, [r3, #0]
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	737b      	strb	r3, [r7, #13]
            	  packet[2] = (rpm >> 8) & 0xFF;        // MSB
 80020ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002128 <DShotTask+0x210>)
 80020bc:	881b      	ldrh	r3, [r3, #0]
 80020be:	0a1b      	lsrs	r3, r3, #8
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	73bb      	strb	r3, [r7, #14]
            	  send_binary_uart6(packet, sizeof(packet));
 80020c6:	f107 030c 	add.w	r3, r7, #12
 80020ca:	2103      	movs	r1, #3
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff fef3 	bl	8001eb8 <send_binary_uart6>

      //set_pin_pwm(GPIOA, GPIO_PIN_0, GPIO_AF2_TIM5);
      //set_pin_pwm(GPIOA, GPIO_PIN_1, GPIO_AF2_TIM5);
      //set_pin_pwm(GPIOA, GPIO_PIN_2, GPIO_AF2_TIM5);
      //set_pin_pwm(GPIOA, GPIO_PIN_3, GPIO_AF2_TIM5);
      set_pwm_output_mode(&htim5, TIM_CHANNEL_1, &hdma_tim5_ch1, DMA1_Stream2, DMA_CHANNEL_6);
 80020d2:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 80020d6:	9300      	str	r3, [sp, #0]
 80020d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002118 <DShotTask+0x200>)
 80020da:	4a10      	ldr	r2, [pc, #64]	@ (800211c <DShotTask+0x204>)
 80020dc:	2100      	movs	r1, #0
 80020de:	4810      	ldr	r0, [pc, #64]	@ (8002120 <DShotTask+0x208>)
 80020e0:	f7ff fa16 	bl	8001510 <set_pwm_output_mode>
      //set_pwm_output_mode(&htim5, TIM_CHANNEL_2, &hdma_tim5_ch2, DMA1_Stream3, DMA_CHANNEL_6);
      //set_pwm_output_mode(&htim5, TIM_CHANNEL_3, &hdma_tim5_ch3_up, DMA1_Stream0, DMA_CHANNEL_6);
      //set_pwm_output_mode(&htim5, TIM_CHANNEL_4, &hdma_tim5_ch4_trig, DMA1_Stream1, DMA_CHANNEL_6);
      vTaskDelay(1);
 80020e4:	2001      	movs	r0, #1
 80020e6:	f005 fc71 	bl	80079cc <vTaskDelay>
    for (;;){
 80020ea:	e76e      	b.n	8001fca <DShotTask+0xb2>
 80020ec:	40023800 	.word	0x40023800
 80020f0:	200002a8 	.word	0x200002a8
 80020f4:	200002f0 	.word	0x200002f0
 80020f8:	20000338 	.word	0x20000338
 80020fc:	20000380 	.word	0x20000380
 8002100:	20000418 	.word	0x20000418
 8002104:	20000419 	.word	0x20000419
 8002108:	2000041a 	.word	0x2000041a
 800210c:	2000041b 	.word	0x2000041b
 8002110:	42200000 	.word	0x42200000
 8002114:	200003c8 	.word	0x200003c8
 8002118:	40026040 	.word	0x40026040
 800211c:	200000d4 	.word	0x200000d4
 8002120:	2000008c 	.word	0x2000008c
 8002124:	401c0000 	.word	0x401c0000
 8002128:	20000000 	.word	0x20000000

0800212c <StartSerialTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSerialTask */
void StartSerialTask(void *argument)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b0a4      	sub	sp, #144	@ 0x90
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
    SerialMessage_t msg;

  for (;;)
  {
      // 1 Process serial debug messages
      if (osMessageQueueGet(serialQueueHandle, &msg, NULL, osWaitForever) == osOK) {
 8002134:	4b0c      	ldr	r3, [pc, #48]	@ (8002168 <StartSerialTask+0x3c>)
 8002136:	6818      	ldr	r0, [r3, #0]
 8002138:	f107 010c 	add.w	r1, r7, #12
 800213c:	f04f 33ff 	mov.w	r3, #4294967295
 8002140:	2200      	movs	r2, #0
 8002142:	f004 fb87 	bl	8006854 <osMessageQueueGet>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d109      	bne.n	8002160 <StartSerialTask+0x34>
          HAL_UART_Transmit(&huart6, msg.data, msg.length, HAL_MAX_DELAY);
 800214c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002150:	b29a      	uxth	r2, r3
 8002152:	f107 010c 	add.w	r1, r7, #12
 8002156:	f04f 33ff 	mov.w	r3, #4294967295
 800215a:	4804      	ldr	r0, [pc, #16]	@ (800216c <StartSerialTask+0x40>)
 800215c:	f003 fdb0 	bl	8005cc0 <HAL_UART_Transmit>
      }
      //HAL_UART_Transmit(&huart6, (uint8_t *)"SerialTask alive\r\n", 18, HAL_MAX_DELAY);
      //osDelay(1000);  // Only for debugging; remove later

      osDelay(1); // Let other tasks run
 8002160:	2001      	movs	r0, #1
 8002162:	f004 fa89 	bl	8006678 <osDelay>
      if (osMessageQueueGet(serialQueueHandle, &msg, NULL, osWaitForever) == osOK) {
 8002166:	e7e5      	b.n	8002134 <StartSerialTask+0x8>
 8002168:	2000041c 	.word	0x2000041c
 800216c:	20000254 	.word	0x20000254

08002170 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM13)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a04      	ldr	r2, [pc, #16]	@ (8002190 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d101      	bne.n	8002186 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002182:	f000 fb7b 	bl	800287c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  //printf("PeriodElapsedCallback\r\n");
  /* USER CODE END Callback 1 */
}
 8002186:	bf00      	nop
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40001c00 	.word	0x40001c00

08002194 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002198:	b672      	cpsid	i
}
 800219a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800219c:	bf00      	nop
 800219e:	e7fd      	b.n	800219c <Error_Handler+0x8>

080021a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	607b      	str	r3, [r7, #4]
 80021aa:	4b12      	ldr	r3, [pc, #72]	@ (80021f4 <HAL_MspInit+0x54>)
 80021ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ae:	4a11      	ldr	r2, [pc, #68]	@ (80021f4 <HAL_MspInit+0x54>)
 80021b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021b6:	4b0f      	ldr	r3, [pc, #60]	@ (80021f4 <HAL_MspInit+0x54>)
 80021b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021be:	607b      	str	r3, [r7, #4]
 80021c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	603b      	str	r3, [r7, #0]
 80021c6:	4b0b      	ldr	r3, [pc, #44]	@ (80021f4 <HAL_MspInit+0x54>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ca:	4a0a      	ldr	r2, [pc, #40]	@ (80021f4 <HAL_MspInit+0x54>)
 80021cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021d2:	4b08      	ldr	r3, [pc, #32]	@ (80021f4 <HAL_MspInit+0x54>)
 80021d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021da:	603b      	str	r3, [r7, #0]
 80021dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021de:	2200      	movs	r2, #0
 80021e0:	210f      	movs	r1, #15
 80021e2:	f06f 0001 	mvn.w	r0, #1
 80021e6:	f000 fc21 	bl	8002a2c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ea:	bf00      	nop
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40023800 	.word	0x40023800

080021f8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM5)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a72      	ldr	r2, [pc, #456]	@ (80023d0 <HAL_TIM_PWM_MspInit+0x1d8>)
 8002206:	4293      	cmp	r3, r2
 8002208:	f040 80de 	bne.w	80023c8 <HAL_TIM_PWM_MspInit+0x1d0>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800220c:	2300      	movs	r3, #0
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	4b70      	ldr	r3, [pc, #448]	@ (80023d4 <HAL_TIM_PWM_MspInit+0x1dc>)
 8002212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002214:	4a6f      	ldr	r2, [pc, #444]	@ (80023d4 <HAL_TIM_PWM_MspInit+0x1dc>)
 8002216:	f043 0308 	orr.w	r3, r3, #8
 800221a:	6413      	str	r3, [r2, #64]	@ 0x40
 800221c:	4b6d      	ldr	r3, [pc, #436]	@ (80023d4 <HAL_TIM_PWM_MspInit+0x1dc>)
 800221e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002220:	f003 0308 	and.w	r3, r3, #8
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 DMA Init */
    /* TIM5_CH1 Init */
    hdma_tim5_ch1.Instance = DMA1_Stream2;
 8002228:	4b6b      	ldr	r3, [pc, #428]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 800222a:	4a6c      	ldr	r2, [pc, #432]	@ (80023dc <HAL_TIM_PWM_MspInit+0x1e4>)
 800222c:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch1.Init.Channel = DMA_CHANNEL_6;
 800222e:	4b6a      	ldr	r3, [pc, #424]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 8002230:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002234:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002236:	4b68      	ldr	r3, [pc, #416]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 8002238:	2240      	movs	r2, #64	@ 0x40
 800223a:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800223c:	4b66      	ldr	r3, [pc, #408]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 800223e:	2200      	movs	r2, #0
 8002240:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002242:	4b65      	ldr	r3, [pc, #404]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 8002244:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002248:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800224a:	4b63      	ldr	r3, [pc, #396]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 800224c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002250:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002252:	4b61      	ldr	r3, [pc, #388]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 8002254:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002258:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch1.Init.Mode = DMA_NORMAL;
 800225a:	4b5f      	ldr	r3, [pc, #380]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 800225c:	2200      	movs	r2, #0
 800225e:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8002260:	4b5d      	ldr	r3, [pc, #372]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 8002262:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002266:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002268:	4b5b      	ldr	r3, [pc, #364]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 800226a:	2200      	movs	r2, #0
 800226c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 800226e:	485a      	ldr	r0, [pc, #360]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 8002270:	f000 fc06 	bl	8002a80 <HAL_DMA_Init>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <HAL_TIM_PWM_MspInit+0x86>
    {
      Error_Handler();
 800227a:	f7ff ff8b 	bl	8002194 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim5_ch1);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a55      	ldr	r2, [pc, #340]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 8002282:	625a      	str	r2, [r3, #36]	@ 0x24
 8002284:	4a54      	ldr	r2, [pc, #336]	@ (80023d8 <HAL_TIM_PWM_MspInit+0x1e0>)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM5_CH2 Init */
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 800228a:	4b55      	ldr	r3, [pc, #340]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 800228c:	4a55      	ldr	r2, [pc, #340]	@ (80023e4 <HAL_TIM_PWM_MspInit+0x1ec>)
 800228e:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Channel = DMA_CHANNEL_6;
 8002290:	4b53      	ldr	r3, [pc, #332]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 8002292:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002296:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002298:	4b51      	ldr	r3, [pc, #324]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 800229a:	2240      	movs	r2, #64	@ 0x40
 800229c:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800229e:	4b50      	ldr	r3, [pc, #320]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80022a4:	4b4e      	ldr	r3, [pc, #312]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 80022a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022aa:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022ac:	4b4c      	ldr	r3, [pc, #304]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 80022ae:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80022b2:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80022b4:	4b4a      	ldr	r3, [pc, #296]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 80022b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80022ba:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 80022bc:	4b48      	ldr	r3, [pc, #288]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 80022be:	2200      	movs	r2, #0
 80022c0:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 80022c2:	4b47      	ldr	r3, [pc, #284]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 80022c4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80022c8:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022ca:	4b45      	ldr	r3, [pc, #276]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 80022d0:	4843      	ldr	r0, [pc, #268]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 80022d2:	f000 fbd5 	bl	8002a80 <HAL_DMA_Init>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <HAL_TIM_PWM_MspInit+0xe8>
    {
      Error_Handler();
 80022dc:	f7ff ff5a 	bl	8002194 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	4a3f      	ldr	r2, [pc, #252]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 80022e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80022e6:	4a3e      	ldr	r2, [pc, #248]	@ (80023e0 <HAL_TIM_PWM_MspInit+0x1e8>)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM5_CH3_UP Init */
    hdma_tim5_ch3_up.Instance = DMA1_Stream0;
 80022ec:	4b3e      	ldr	r3, [pc, #248]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 80022ee:	4a3f      	ldr	r2, [pc, #252]	@ (80023ec <HAL_TIM_PWM_MspInit+0x1f4>)
 80022f0:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch3_up.Init.Channel = DMA_CHANNEL_6;
 80022f2:	4b3d      	ldr	r3, [pc, #244]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 80022f4:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80022f8:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022fa:	4b3b      	ldr	r3, [pc, #236]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 80022fc:	2240      	movs	r2, #64	@ 0x40
 80022fe:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002300:	4b39      	ldr	r3, [pc, #228]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 8002302:	2200      	movs	r2, #0
 8002304:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 8002306:	4b38      	ldr	r3, [pc, #224]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 8002308:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800230c:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800230e:	4b36      	ldr	r3, [pc, #216]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 8002310:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002314:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002316:	4b34      	ldr	r3, [pc, #208]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 8002318:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800231c:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch3_up.Init.Mode = DMA_NORMAL;
 800231e:	4b32      	ldr	r3, [pc, #200]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 8002320:	2200      	movs	r2, #0
 8002322:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 8002324:	4b30      	ldr	r3, [pc, #192]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 8002326:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800232a:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch3_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800232c:	4b2e      	ldr	r3, [pc, #184]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 800232e:	2200      	movs	r2, #0
 8002330:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch3_up) != HAL_OK)
 8002332:	482d      	ldr	r0, [pc, #180]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 8002334:	f000 fba4 	bl	8002a80 <HAL_DMA_Init>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_TIM_PWM_MspInit+0x14a>
    {
      Error_Handler();
 800233e:	f7ff ff29 	bl	8002194 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim5_ch3_up);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a28      	ldr	r2, [pc, #160]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 8002346:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002348:	4a27      	ldr	r2, [pc, #156]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim5_ch3_up);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a25      	ldr	r2, [pc, #148]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 8002352:	621a      	str	r2, [r3, #32]
 8002354:	4a24      	ldr	r2, [pc, #144]	@ (80023e8 <HAL_TIM_PWM_MspInit+0x1f0>)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM5_CH4_TRIG Init */
    hdma_tim5_ch4_trig.Instance = DMA1_Stream1;
 800235a:	4b25      	ldr	r3, [pc, #148]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 800235c:	4a25      	ldr	r2, [pc, #148]	@ (80023f4 <HAL_TIM_PWM_MspInit+0x1fc>)
 800235e:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4_trig.Init.Channel = DMA_CHANNEL_6;
 8002360:	4b23      	ldr	r3, [pc, #140]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 8002362:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002366:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002368:	4b21      	ldr	r3, [pc, #132]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 800236a:	2240      	movs	r2, #64	@ 0x40
 800236c:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 800236e:	4b20      	ldr	r3, [pc, #128]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 8002370:	2200      	movs	r2, #0
 8002372:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4_trig.Init.MemInc = DMA_MINC_ENABLE;
 8002374:	4b1e      	ldr	r3, [pc, #120]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 8002376:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800237a:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800237c:	4b1c      	ldr	r3, [pc, #112]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 800237e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002382:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002384:	4b1a      	ldr	r3, [pc, #104]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 8002386:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800238a:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4_trig.Init.Mode = DMA_NORMAL;
 800238c:	4b18      	ldr	r3, [pc, #96]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 800238e:	2200      	movs	r2, #0
 8002390:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4_trig.Init.Priority = DMA_PRIORITY_HIGH;
 8002392:	4b17      	ldr	r3, [pc, #92]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 8002394:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002398:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800239a:	4b15      	ldr	r3, [pc, #84]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 800239c:	2200      	movs	r2, #0
 800239e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch4_trig) != HAL_OK)
 80023a0:	4813      	ldr	r0, [pc, #76]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 80023a2:	f000 fb6d 	bl	8002a80 <HAL_DMA_Init>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <HAL_TIM_PWM_MspInit+0x1b8>
    {
      Error_Handler();
 80023ac:	f7ff fef2 	bl	8002194 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4_trig);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4a0f      	ldr	r2, [pc, #60]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 80023b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80023b6:	4a0e      	ldr	r2, [pc, #56]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a0c      	ldr	r2, [pc, #48]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 80023c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80023c2:	4a0b      	ldr	r2, [pc, #44]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x1f8>)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 80023c8:	bf00      	nop
 80023ca:	3710      	adds	r7, #16
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40000c00 	.word	0x40000c00
 80023d4:	40023800 	.word	0x40023800
 80023d8:	200000d4 	.word	0x200000d4
 80023dc:	40026040 	.word	0x40026040
 80023e0:	20000134 	.word	0x20000134
 80023e4:	40026070 	.word	0x40026070
 80023e8:	20000194 	.word	0x20000194
 80023ec:	40026010 	.word	0x40026010
 80023f0:	200001f4 	.word	0x200001f4
 80023f4:	40026028 	.word	0x40026028

080023f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b088      	sub	sp, #32
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002400:	f107 030c 	add.w	r3, r7, #12
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	605a      	str	r2, [r3, #4]
 800240a:	609a      	str	r2, [r3, #8]
 800240c:	60da      	str	r2, [r3, #12]
 800240e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a1a      	ldr	r2, [pc, #104]	@ (8002480 <HAL_TIM_MspPostInit+0x88>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d12d      	bne.n	8002476 <HAL_TIM_MspPostInit+0x7e>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	60bb      	str	r3, [r7, #8]
 800241e:	4b19      	ldr	r3, [pc, #100]	@ (8002484 <HAL_TIM_MspPostInit+0x8c>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	4a18      	ldr	r2, [pc, #96]	@ (8002484 <HAL_TIM_MspPostInit+0x8c>)
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	6313      	str	r3, [r2, #48]	@ 0x30
 800242a:	4b16      	ldr	r3, [pc, #88]	@ (8002484 <HAL_TIM_MspPostInit+0x8c>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	60bb      	str	r3, [r7, #8]
 8002434:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002436:	2301      	movs	r3, #1
 8002438:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243a:	2302      	movs	r3, #2
 800243c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243e:	2300      	movs	r3, #0
 8002440:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002442:	2303      	movs	r3, #3
 8002444:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002446:	2302      	movs	r3, #2
 8002448:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244a:	f107 030c 	add.w	r3, r7, #12
 800244e:	4619      	mov	r1, r3
 8002450:	480d      	ldr	r0, [pc, #52]	@ (8002488 <HAL_TIM_MspPostInit+0x90>)
 8002452:	f000 ff05 	bl	8003260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002456:	230e      	movs	r3, #14
 8002458:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245a:	2302      	movs	r3, #2
 800245c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245e:	2300      	movs	r3, #0
 8002460:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002462:	2300      	movs	r3, #0
 8002464:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002466:	2302      	movs	r3, #2
 8002468:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800246a:	f107 030c 	add.w	r3, r7, #12
 800246e:	4619      	mov	r1, r3
 8002470:	4805      	ldr	r0, [pc, #20]	@ (8002488 <HAL_TIM_MspPostInit+0x90>)
 8002472:	f000 fef5 	bl	8003260 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002476:	bf00      	nop
 8002478:	3720      	adds	r7, #32
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	40000c00 	.word	0x40000c00
 8002484:	40023800 	.word	0x40023800
 8002488:	40020000 	.word	0x40020000

0800248c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b08a      	sub	sp, #40	@ 0x28
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002494:	f107 0314 	add.w	r3, r7, #20
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	60da      	str	r2, [r3, #12]
 80024a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a19      	ldr	r2, [pc, #100]	@ (8002510 <HAL_UART_MspInit+0x84>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d12b      	bne.n	8002506 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80024ae:	2300      	movs	r3, #0
 80024b0:	613b      	str	r3, [r7, #16]
 80024b2:	4b18      	ldr	r3, [pc, #96]	@ (8002514 <HAL_UART_MspInit+0x88>)
 80024b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b6:	4a17      	ldr	r2, [pc, #92]	@ (8002514 <HAL_UART_MspInit+0x88>)
 80024b8:	f043 0320 	orr.w	r3, r3, #32
 80024bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80024be:	4b15      	ldr	r3, [pc, #84]	@ (8002514 <HAL_UART_MspInit+0x88>)
 80024c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c2:	f003 0320 	and.w	r3, r3, #32
 80024c6:	613b      	str	r3, [r7, #16]
 80024c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024ca:	2300      	movs	r3, #0
 80024cc:	60fb      	str	r3, [r7, #12]
 80024ce:	4b11      	ldr	r3, [pc, #68]	@ (8002514 <HAL_UART_MspInit+0x88>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d2:	4a10      	ldr	r2, [pc, #64]	@ (8002514 <HAL_UART_MspInit+0x88>)
 80024d4:	f043 0304 	orr.w	r3, r3, #4
 80024d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024da:	4b0e      	ldr	r3, [pc, #56]	@ (8002514 <HAL_UART_MspInit+0x88>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024de:	f003 0304 	and.w	r3, r3, #4
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024e6:	23c0      	movs	r3, #192	@ 0xc0
 80024e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ea:	2302      	movs	r3, #2
 80024ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ee:	2300      	movs	r3, #0
 80024f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f2:	2303      	movs	r3, #3
 80024f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80024f6:	2308      	movs	r3, #8
 80024f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024fa:	f107 0314 	add.w	r3, r7, #20
 80024fe:	4619      	mov	r1, r3
 8002500:	4805      	ldr	r0, [pc, #20]	@ (8002518 <HAL_UART_MspInit+0x8c>)
 8002502:	f000 fead 	bl	8003260 <HAL_GPIO_Init>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8002506:	bf00      	nop
 8002508:	3728      	adds	r7, #40	@ 0x28
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	40011400 	.word	0x40011400
 8002514:	40023800 	.word	0x40023800
 8002518:	40020800 	.word	0x40020800

0800251c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b08e      	sub	sp, #56	@ 0x38
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002524:	2300      	movs	r3, #0
 8002526:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002528:	2300      	movs	r3, #0
 800252a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM13 clock */
  __HAL_RCC_TIM13_CLK_ENABLE();
 800252c:	2300      	movs	r3, #0
 800252e:	60fb      	str	r3, [r7, #12]
 8002530:	4b33      	ldr	r3, [pc, #204]	@ (8002600 <HAL_InitTick+0xe4>)
 8002532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002534:	4a32      	ldr	r2, [pc, #200]	@ (8002600 <HAL_InitTick+0xe4>)
 8002536:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800253a:	6413      	str	r3, [r2, #64]	@ 0x40
 800253c:	4b30      	ldr	r3, [pc, #192]	@ (8002600 <HAL_InitTick+0xe4>)
 800253e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002540:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002548:	f107 0210 	add.w	r2, r7, #16
 800254c:	f107 0314 	add.w	r3, r7, #20
 8002550:	4611      	mov	r1, r2
 8002552:	4618      	mov	r0, r3
 8002554:	f001 fc90 	bl	8003e78 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002558:	6a3b      	ldr	r3, [r7, #32]
 800255a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM13 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800255c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800255e:	2b00      	cmp	r3, #0
 8002560:	d103      	bne.n	800256a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002562:	f001 fc61 	bl	8003e28 <HAL_RCC_GetPCLK1Freq>
 8002566:	6378      	str	r0, [r7, #52]	@ 0x34
 8002568:	e004      	b.n	8002574 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800256a:	f001 fc5d 	bl	8003e28 <HAL_RCC_GetPCLK1Freq>
 800256e:	4603      	mov	r3, r0
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM13 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002576:	4a23      	ldr	r2, [pc, #140]	@ (8002604 <HAL_InitTick+0xe8>)
 8002578:	fba2 2303 	umull	r2, r3, r2, r3
 800257c:	0c9b      	lsrs	r3, r3, #18
 800257e:	3b01      	subs	r3, #1
 8002580:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM13 */
  htim13.Instance = TIM13;
 8002582:	4b21      	ldr	r3, [pc, #132]	@ (8002608 <HAL_InitTick+0xec>)
 8002584:	4a21      	ldr	r2, [pc, #132]	@ (800260c <HAL_InitTick+0xf0>)
 8002586:	601a      	str	r2, [r3, #0]
   * Period = [(TIM13CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim13.Init.Period = (1000000U / 1000U) - 1U;
 8002588:	4b1f      	ldr	r3, [pc, #124]	@ (8002608 <HAL_InitTick+0xec>)
 800258a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800258e:	60da      	str	r2, [r3, #12]
  htim13.Init.Prescaler = uwPrescalerValue;
 8002590:	4a1d      	ldr	r2, [pc, #116]	@ (8002608 <HAL_InitTick+0xec>)
 8002592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002594:	6053      	str	r3, [r2, #4]
  htim13.Init.ClockDivision = 0;
 8002596:	4b1c      	ldr	r3, [pc, #112]	@ (8002608 <HAL_InitTick+0xec>)
 8002598:	2200      	movs	r2, #0
 800259a:	611a      	str	r2, [r3, #16]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800259c:	4b1a      	ldr	r3, [pc, #104]	@ (8002608 <HAL_InitTick+0xec>)
 800259e:	2200      	movs	r2, #0
 80025a0:	609a      	str	r2, [r3, #8]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025a2:	4b19      	ldr	r3, [pc, #100]	@ (8002608 <HAL_InitTick+0xec>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim13);
 80025a8:	4817      	ldr	r0, [pc, #92]	@ (8002608 <HAL_InitTick+0xec>)
 80025aa:	f001 fc97 	bl	8003edc <HAL_TIM_Base_Init>
 80025ae:	4603      	mov	r3, r0
 80025b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80025b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d11b      	bne.n	80025f4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim13);
 80025bc:	4812      	ldr	r0, [pc, #72]	@ (8002608 <HAL_InitTick+0xec>)
 80025be:	f001 fce7 	bl	8003f90 <HAL_TIM_Base_Start_IT>
 80025c2:	4603      	mov	r3, r0
 80025c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80025c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d111      	bne.n	80025f4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM13 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80025d0:	202c      	movs	r0, #44	@ 0x2c
 80025d2:	f000 fa47 	bl	8002a64 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b0f      	cmp	r3, #15
 80025da:	d808      	bhi.n	80025ee <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, TickPriority, 0U);
 80025dc:	2200      	movs	r2, #0
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	202c      	movs	r0, #44	@ 0x2c
 80025e2:	f000 fa23 	bl	8002a2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002610 <HAL_InitTick+0xf4>)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6013      	str	r3, [r2, #0]
 80025ec:	e002      	b.n	80025f4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80025f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3738      	adds	r7, #56	@ 0x38
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40023800 	.word	0x40023800
 8002604:	431bde83 	.word	0x431bde83
 8002608:	20000420 	.word	0x20000420
 800260c:	40001c00 	.word	0x40001c00
 8002610:	20000008 	.word	0x20000008

08002614 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002618:	bf00      	nop
 800261a:	e7fd      	b.n	8002618 <NMI_Handler+0x4>

0800261c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002620:	bf00      	nop
 8002622:	e7fd      	b.n	8002620 <HardFault_Handler+0x4>

08002624 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002628:	bf00      	nop
 800262a:	e7fd      	b.n	8002628 <MemManage_Handler+0x4>

0800262c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002630:	bf00      	nop
 8002632:	e7fd      	b.n	8002630 <BusFault_Handler+0x4>

08002634 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002638:	bf00      	nop
 800263a:	e7fd      	b.n	8002638 <UsageFault_Handler+0x4>

0800263c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002640:	bf00      	nop
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
	...

0800264c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch3_up);
 8002650:	4802      	ldr	r0, [pc, #8]	@ (800265c <DMA1_Stream0_IRQHandler+0x10>)
 8002652:	f000 fb9b 	bl	8002d8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20000194 	.word	0x20000194

08002660 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4_trig);
 8002664:	4802      	ldr	r0, [pc, #8]	@ (8002670 <DMA1_Stream1_IRQHandler+0x10>)
 8002666:	f000 fb91 	bl	8002d8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	200001f4 	.word	0x200001f4

08002674 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch1);
 8002678:	4802      	ldr	r0, [pc, #8]	@ (8002684 <DMA1_Stream2_IRQHandler+0x10>)
 800267a:	f000 fb87 	bl	8002d8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	200000d4 	.word	0x200000d4

08002688 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 800268c:	4802      	ldr	r0, [pc, #8]	@ (8002698 <DMA1_Stream4_IRQHandler+0x10>)
 800268e:	f000 fb7d 	bl	8002d8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20000134 	.word	0x20000134

0800269c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 80026a0:	4802      	ldr	r0, [pc, #8]	@ (80026ac <TIM8_UP_TIM13_IRQHandler+0x10>)
 80026a2:	f002 fa93 	bl	8004bcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20000420 	.word	0x20000420

080026b0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026bc:	2300      	movs	r3, #0
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	e00a      	b.n	80026d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026c2:	f3af 8000 	nop.w
 80026c6:	4601      	mov	r1, r0
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	1c5a      	adds	r2, r3, #1
 80026cc:	60ba      	str	r2, [r7, #8]
 80026ce:	b2ca      	uxtb	r2, r1
 80026d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	3301      	adds	r3, #1
 80026d6:	617b      	str	r3, [r7, #20]
 80026d8:	697a      	ldr	r2, [r7, #20]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	429a      	cmp	r2, r3
 80026de:	dbf0      	blt.n	80026c2 <_read+0x12>
  }

  return len;
 80026e0:	687b      	ldr	r3, [r7, #4]
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3718      	adds	r7, #24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <_close>:

int _close(int file)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002702:	b480      	push	{r7}
 8002704:	b083      	sub	sp, #12
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
 800270a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002712:	605a      	str	r2, [r3, #4]
  return 0;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr

08002722 <_isatty>:

int _isatty(int file)
{
 8002722:	b480      	push	{r7}
 8002724:	b083      	sub	sp, #12
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800272a:	2301      	movs	r3, #1
}
 800272c:	4618      	mov	r0, r3
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3714      	adds	r7, #20
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
	...

08002754 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800275c:	4a14      	ldr	r2, [pc, #80]	@ (80027b0 <_sbrk+0x5c>)
 800275e:	4b15      	ldr	r3, [pc, #84]	@ (80027b4 <_sbrk+0x60>)
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002768:	4b13      	ldr	r3, [pc, #76]	@ (80027b8 <_sbrk+0x64>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d102      	bne.n	8002776 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002770:	4b11      	ldr	r3, [pc, #68]	@ (80027b8 <_sbrk+0x64>)
 8002772:	4a12      	ldr	r2, [pc, #72]	@ (80027bc <_sbrk+0x68>)
 8002774:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002776:	4b10      	ldr	r3, [pc, #64]	@ (80027b8 <_sbrk+0x64>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4413      	add	r3, r2
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	429a      	cmp	r2, r3
 8002782:	d207      	bcs.n	8002794 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002784:	f007 f8fe 	bl	8009984 <__errno>
 8002788:	4603      	mov	r3, r0
 800278a:	220c      	movs	r2, #12
 800278c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800278e:	f04f 33ff 	mov.w	r3, #4294967295
 8002792:	e009      	b.n	80027a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002794:	4b08      	ldr	r3, [pc, #32]	@ (80027b8 <_sbrk+0x64>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800279a:	4b07      	ldr	r3, [pc, #28]	@ (80027b8 <_sbrk+0x64>)
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4413      	add	r3, r2
 80027a2:	4a05      	ldr	r2, [pc, #20]	@ (80027b8 <_sbrk+0x64>)
 80027a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027a6:	68fb      	ldr	r3, [r7, #12]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3718      	adds	r7, #24
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	20020000 	.word	0x20020000
 80027b4:	00000400 	.word	0x00000400
 80027b8:	20000468 	.word	0x20000468
 80027bc:	200061c8 	.word	0x200061c8

080027c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027c4:	4b06      	ldr	r3, [pc, #24]	@ (80027e0 <SystemInit+0x20>)
 80027c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027ca:	4a05      	ldr	r2, [pc, #20]	@ (80027e0 <SystemInit+0x20>)
 80027cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027d4:	bf00      	nop
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	e000ed00 	.word	0xe000ed00

080027e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80027e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800281c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80027e8:	f7ff ffea 	bl	80027c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027ec:	480c      	ldr	r0, [pc, #48]	@ (8002820 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027ee:	490d      	ldr	r1, [pc, #52]	@ (8002824 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002828 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027f4:	e002      	b.n	80027fc <LoopCopyDataInit>

080027f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027fa:	3304      	adds	r3, #4

080027fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002800:	d3f9      	bcc.n	80027f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002802:	4a0a      	ldr	r2, [pc, #40]	@ (800282c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002804:	4c0a      	ldr	r4, [pc, #40]	@ (8002830 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002806:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002808:	e001      	b.n	800280e <LoopFillZerobss>

0800280a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800280a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800280c:	3204      	adds	r2, #4

0800280e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800280e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002810:	d3fb      	bcc.n	800280a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002812:	f007 f8bd 	bl	8009990 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002816:	f7fe faaf 	bl	8000d78 <main>
  bx  lr    
 800281a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800281c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002820:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002824:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002828:	0800a6e0 	.word	0x0800a6e0
  ldr r2, =_sbss
 800282c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002830:	200061c4 	.word	0x200061c4

08002834 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002834:	e7fe      	b.n	8002834 <ADC_IRQHandler>
	...

08002838 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800283c:	4b0e      	ldr	r3, [pc, #56]	@ (8002878 <HAL_Init+0x40>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a0d      	ldr	r2, [pc, #52]	@ (8002878 <HAL_Init+0x40>)
 8002842:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002846:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002848:	4b0b      	ldr	r3, [pc, #44]	@ (8002878 <HAL_Init+0x40>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a0a      	ldr	r2, [pc, #40]	@ (8002878 <HAL_Init+0x40>)
 800284e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002852:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002854:	4b08      	ldr	r3, [pc, #32]	@ (8002878 <HAL_Init+0x40>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a07      	ldr	r2, [pc, #28]	@ (8002878 <HAL_Init+0x40>)
 800285a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800285e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002860:	2003      	movs	r0, #3
 8002862:	f000 f8d8 	bl	8002a16 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002866:	200f      	movs	r0, #15
 8002868:	f7ff fe58 	bl	800251c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800286c:	f7ff fc98 	bl	80021a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40023c00 	.word	0x40023c00

0800287c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002880:	4b06      	ldr	r3, [pc, #24]	@ (800289c <HAL_IncTick+0x20>)
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	461a      	mov	r2, r3
 8002886:	4b06      	ldr	r3, [pc, #24]	@ (80028a0 <HAL_IncTick+0x24>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4413      	add	r3, r2
 800288c:	4a04      	ldr	r2, [pc, #16]	@ (80028a0 <HAL_IncTick+0x24>)
 800288e:	6013      	str	r3, [r2, #0]
}
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	2000000c 	.word	0x2000000c
 80028a0:	2000046c 	.word	0x2000046c

080028a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  return uwTick;
 80028a8:	4b03      	ldr	r3, [pc, #12]	@ (80028b8 <HAL_GetTick+0x14>)
 80028aa:	681b      	ldr	r3, [r3, #0]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	2000046c 	.word	0x2000046c

080028bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f003 0307 	and.w	r3, r3, #7
 80028ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002900 <__NVIC_SetPriorityGrouping+0x44>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028d2:	68ba      	ldr	r2, [r7, #8]
 80028d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028d8:	4013      	ands	r3, r2
 80028da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028ee:	4a04      	ldr	r2, [pc, #16]	@ (8002900 <__NVIC_SetPriorityGrouping+0x44>)
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	60d3      	str	r3, [r2, #12]
}
 80028f4:	bf00      	nop
 80028f6:	3714      	adds	r7, #20
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	e000ed00 	.word	0xe000ed00

08002904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002908:	4b04      	ldr	r3, [pc, #16]	@ (800291c <__NVIC_GetPriorityGrouping+0x18>)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	0a1b      	lsrs	r3, r3, #8
 800290e:	f003 0307 	and.w	r3, r3, #7
}
 8002912:	4618      	mov	r0, r3
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	e000ed00 	.word	0xe000ed00

08002920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	4603      	mov	r3, r0
 8002928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800292a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292e:	2b00      	cmp	r3, #0
 8002930:	db0b      	blt.n	800294a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002932:	79fb      	ldrb	r3, [r7, #7]
 8002934:	f003 021f 	and.w	r2, r3, #31
 8002938:	4907      	ldr	r1, [pc, #28]	@ (8002958 <__NVIC_EnableIRQ+0x38>)
 800293a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293e:	095b      	lsrs	r3, r3, #5
 8002940:	2001      	movs	r0, #1
 8002942:	fa00 f202 	lsl.w	r2, r0, r2
 8002946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	e000e100 	.word	0xe000e100

0800295c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	4603      	mov	r3, r0
 8002964:	6039      	str	r1, [r7, #0]
 8002966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296c:	2b00      	cmp	r3, #0
 800296e:	db0a      	blt.n	8002986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	b2da      	uxtb	r2, r3
 8002974:	490c      	ldr	r1, [pc, #48]	@ (80029a8 <__NVIC_SetPriority+0x4c>)
 8002976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297a:	0112      	lsls	r2, r2, #4
 800297c:	b2d2      	uxtb	r2, r2
 800297e:	440b      	add	r3, r1
 8002980:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002984:	e00a      	b.n	800299c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	b2da      	uxtb	r2, r3
 800298a:	4908      	ldr	r1, [pc, #32]	@ (80029ac <__NVIC_SetPriority+0x50>)
 800298c:	79fb      	ldrb	r3, [r7, #7]
 800298e:	f003 030f 	and.w	r3, r3, #15
 8002992:	3b04      	subs	r3, #4
 8002994:	0112      	lsls	r2, r2, #4
 8002996:	b2d2      	uxtb	r2, r2
 8002998:	440b      	add	r3, r1
 800299a:	761a      	strb	r2, [r3, #24]
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr
 80029a8:	e000e100 	.word	0xe000e100
 80029ac:	e000ed00 	.word	0xe000ed00

080029b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b089      	sub	sp, #36	@ 0x24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f003 0307 	and.w	r3, r3, #7
 80029c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	f1c3 0307 	rsb	r3, r3, #7
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	bf28      	it	cs
 80029ce:	2304      	movcs	r3, #4
 80029d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	3304      	adds	r3, #4
 80029d6:	2b06      	cmp	r3, #6
 80029d8:	d902      	bls.n	80029e0 <NVIC_EncodePriority+0x30>
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	3b03      	subs	r3, #3
 80029de:	e000      	b.n	80029e2 <NVIC_EncodePriority+0x32>
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029e4:	f04f 32ff 	mov.w	r2, #4294967295
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	43da      	mvns	r2, r3
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	401a      	ands	r2, r3
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029f8:	f04f 31ff 	mov.w	r1, #4294967295
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002a02:	43d9      	mvns	r1, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a08:	4313      	orrs	r3, r2
         );
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3724      	adds	r7, #36	@ 0x24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr

08002a16 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b082      	sub	sp, #8
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff ff4c 	bl	80028bc <__NVIC_SetPriorityGrouping>
}
 8002a24:	bf00      	nop
 8002a26:	3708      	adds	r7, #8
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b086      	sub	sp, #24
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
 8002a38:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a3e:	f7ff ff61 	bl	8002904 <__NVIC_GetPriorityGrouping>
 8002a42:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	68b9      	ldr	r1, [r7, #8]
 8002a48:	6978      	ldr	r0, [r7, #20]
 8002a4a:	f7ff ffb1 	bl	80029b0 <NVIC_EncodePriority>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a54:	4611      	mov	r1, r2
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff ff80 	bl	800295c <__NVIC_SetPriority>
}
 8002a5c:	bf00      	nop
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff ff54 	bl	8002920 <__NVIC_EnableIRQ>
}
 8002a78:	bf00      	nop
 8002a7a:	3708      	adds	r7, #8
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a8c:	f7ff ff0a 	bl	80028a4 <HAL_GetTick>
 8002a90:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d101      	bne.n	8002a9c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e099      	b.n	8002bd0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f022 0201 	bic.w	r2, r2, #1
 8002aba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002abc:	e00f      	b.n	8002ade <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002abe:	f7ff fef1 	bl	80028a4 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b05      	cmp	r3, #5
 8002aca:	d908      	bls.n	8002ade <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2220      	movs	r2, #32
 8002ad0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2203      	movs	r2, #3
 8002ad6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e078      	b.n	8002bd0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0301 	and.w	r3, r3, #1
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1e8      	bne.n	8002abe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002af4:	697a      	ldr	r2, [r7, #20]
 8002af6:	4b38      	ldr	r3, [pc, #224]	@ (8002bd8 <HAL_DMA_Init+0x158>)
 8002af8:	4013      	ands	r3, r2
 8002afa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685a      	ldr	r2, [r3, #4]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b2a:	697a      	ldr	r2, [r7, #20]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b34:	2b04      	cmp	r3, #4
 8002b36:	d107      	bne.n	8002b48 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b40:	4313      	orrs	r3, r2
 8002b42:	697a      	ldr	r2, [r7, #20]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	f023 0307 	bic.w	r3, r3, #7
 8002b5e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6e:	2b04      	cmp	r3, #4
 8002b70:	d117      	bne.n	8002ba2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00e      	beq.n	8002ba2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f000 faef 	bl	8003168 <DMA_CheckFifoParam>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d008      	beq.n	8002ba2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2240      	movs	r2, #64	@ 0x40
 8002b94:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e016      	b.n	8002bd0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	697a      	ldr	r2, [r7, #20]
 8002ba8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 faa6 	bl	80030fc <DMA_CalcBaseAndBitshift>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb8:	223f      	movs	r2, #63	@ 0x3f
 8002bba:	409a      	lsls	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3718      	adds	r7, #24
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	f010803f 	.word	0xf010803f

08002bdc <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d101      	bne.n	8002bee <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e050      	b.n	8002c90 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d101      	bne.n	8002bfe <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e048      	b.n	8002c90 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f022 0201 	bic.w	r2, r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2200      	movs	r2, #0
 8002c14:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2200      	movs	r2, #0
 8002c24:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2200      	movs	r2, #0
 8002c34:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	2221      	movs	r2, #33	@ 0x21
 8002c3c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 fa5c 	bl	80030fc <DMA_CalcBaseAndBitshift>
 8002c44:	4603      	mov	r3, r0
 8002c46:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c70:	223f      	movs	r2, #63	@ 0x3f
 8002c72:	409a      	lsls	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
 8002ca4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d101      	bne.n	8002cbe <HAL_DMA_Start_IT+0x26>
 8002cba:	2302      	movs	r3, #2
 8002cbc:	e040      	b.n	8002d40 <HAL_DMA_Start_IT+0xa8>
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d12f      	bne.n	8002d32 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	68b9      	ldr	r1, [r7, #8]
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	f000 f9da 	bl	80030a0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf0:	223f      	movs	r2, #63	@ 0x3f
 8002cf2:	409a      	lsls	r2, r3
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f042 0216 	orr.w	r2, r2, #22
 8002d06:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d007      	beq.n	8002d20 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f042 0208 	orr.w	r2, r2, #8
 8002d1e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0201 	orr.w	r2, r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	e005      	b.n	8002d3e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3718      	adds	r7, #24
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d004      	beq.n	8002d66 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2280      	movs	r2, #128	@ 0x80
 8002d60:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e00c      	b.n	8002d80 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2205      	movs	r2, #5
 8002d6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f022 0201 	bic.w	r2, r2, #1
 8002d7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b086      	sub	sp, #24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d94:	2300      	movs	r3, #0
 8002d96:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d98:	4b8e      	ldr	r3, [pc, #568]	@ (8002fd4 <HAL_DMA_IRQHandler+0x248>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a8e      	ldr	r2, [pc, #568]	@ (8002fd8 <HAL_DMA_IRQHandler+0x24c>)
 8002d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002da2:	0a9b      	lsrs	r3, r3, #10
 8002da4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002daa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db6:	2208      	movs	r2, #8
 8002db8:	409a      	lsls	r2, r3
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d01a      	beq.n	8002df8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0304 	and.w	r3, r3, #4
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d013      	beq.n	8002df8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0204 	bic.w	r2, r2, #4
 8002dde:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de4:	2208      	movs	r2, #8
 8002de6:	409a      	lsls	r2, r3
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df0:	f043 0201 	orr.w	r2, r3, #1
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	409a      	lsls	r2, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	4013      	ands	r3, r2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d012      	beq.n	8002e2e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00b      	beq.n	8002e2e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	409a      	lsls	r2, r3
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e26:	f043 0202 	orr.w	r2, r3, #2
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e32:	2204      	movs	r2, #4
 8002e34:	409a      	lsls	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	4013      	ands	r3, r2
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d012      	beq.n	8002e64 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0302 	and.w	r3, r3, #2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00b      	beq.n	8002e64 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e50:	2204      	movs	r2, #4
 8002e52:	409a      	lsls	r2, r3
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e5c:	f043 0204 	orr.w	r2, r3, #4
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e68:	2210      	movs	r2, #16
 8002e6a:	409a      	lsls	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	4013      	ands	r3, r2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d043      	beq.n	8002efc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0308 	and.w	r3, r3, #8
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d03c      	beq.n	8002efc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e86:	2210      	movs	r2, #16
 8002e88:	409a      	lsls	r2, r3
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d018      	beq.n	8002ece <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d108      	bne.n	8002ebc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d024      	beq.n	8002efc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	4798      	blx	r3
 8002eba:	e01f      	b.n	8002efc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d01b      	beq.n	8002efc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	4798      	blx	r3
 8002ecc:	e016      	b.n	8002efc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d107      	bne.n	8002eec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f022 0208 	bic.w	r2, r2, #8
 8002eea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d003      	beq.n	8002efc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f00:	2220      	movs	r2, #32
 8002f02:	409a      	lsls	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	4013      	ands	r3, r2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 808f 	beq.w	800302c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0310 	and.w	r3, r3, #16
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f000 8087 	beq.w	800302c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f22:	2220      	movs	r2, #32
 8002f24:	409a      	lsls	r2, r3
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b05      	cmp	r3, #5
 8002f34:	d136      	bne.n	8002fa4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 0216 	bic.w	r2, r2, #22
 8002f44:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	695a      	ldr	r2, [r3, #20]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f54:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d103      	bne.n	8002f66 <HAL_DMA_IRQHandler+0x1da>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d007      	beq.n	8002f76 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 0208 	bic.w	r2, r2, #8
 8002f74:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f7a:	223f      	movs	r2, #63	@ 0x3f
 8002f7c:	409a      	lsls	r2, r3
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d07e      	beq.n	8003098 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	4798      	blx	r3
        }
        return;
 8002fa2:	e079      	b.n	8003098 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d01d      	beq.n	8002fee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10d      	bne.n	8002fdc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d031      	beq.n	800302c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	4798      	blx	r3
 8002fd0:	e02c      	b.n	800302c <HAL_DMA_IRQHandler+0x2a0>
 8002fd2:	bf00      	nop
 8002fd4:	20000004 	.word	0x20000004
 8002fd8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d023      	beq.n	800302c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	4798      	blx	r3
 8002fec:	e01e      	b.n	800302c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10f      	bne.n	800301c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f022 0210 	bic.w	r2, r2, #16
 800300a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003020:	2b00      	cmp	r3, #0
 8003022:	d003      	beq.n	800302c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003030:	2b00      	cmp	r3, #0
 8003032:	d032      	beq.n	800309a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003038:	f003 0301 	and.w	r3, r3, #1
 800303c:	2b00      	cmp	r3, #0
 800303e:	d022      	beq.n	8003086 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2205      	movs	r2, #5
 8003044:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f022 0201 	bic.w	r2, r2, #1
 8003056:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	3301      	adds	r3, #1
 800305c:	60bb      	str	r3, [r7, #8]
 800305e:	697a      	ldr	r2, [r7, #20]
 8003060:	429a      	cmp	r2, r3
 8003062:	d307      	bcc.n	8003074 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1f2      	bne.n	8003058 <HAL_DMA_IRQHandler+0x2cc>
 8003072:	e000      	b.n	8003076 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003074:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2201      	movs	r2, #1
 800307a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800308a:	2b00      	cmp	r3, #0
 800308c:	d005      	beq.n	800309a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	4798      	blx	r3
 8003096:	e000      	b.n	800309a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003098:	bf00      	nop
    }
  }
}
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b085      	sub	sp, #20
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	60b9      	str	r1, [r7, #8]
 80030aa:	607a      	str	r2, [r7, #4]
 80030ac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80030bc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	683a      	ldr	r2, [r7, #0]
 80030c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	2b40      	cmp	r3, #64	@ 0x40
 80030cc:	d108      	bne.n	80030e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68ba      	ldr	r2, [r7, #8]
 80030dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80030de:	e007      	b.n	80030f0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68ba      	ldr	r2, [r7, #8]
 80030e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	60da      	str	r2, [r3, #12]
}
 80030f0:	bf00      	nop
 80030f2:	3714      	adds	r7, #20
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	b2db      	uxtb	r3, r3
 800310a:	3b10      	subs	r3, #16
 800310c:	4a14      	ldr	r2, [pc, #80]	@ (8003160 <DMA_CalcBaseAndBitshift+0x64>)
 800310e:	fba2 2303 	umull	r2, r3, r2, r3
 8003112:	091b      	lsrs	r3, r3, #4
 8003114:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003116:	4a13      	ldr	r2, [pc, #76]	@ (8003164 <DMA_CalcBaseAndBitshift+0x68>)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	4413      	add	r3, r2
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	461a      	mov	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2b03      	cmp	r3, #3
 8003128:	d909      	bls.n	800313e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003132:	f023 0303 	bic.w	r3, r3, #3
 8003136:	1d1a      	adds	r2, r3, #4
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	659a      	str	r2, [r3, #88]	@ 0x58
 800313c:	e007      	b.n	800314e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003146:	f023 0303 	bic.w	r3, r3, #3
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003152:	4618      	mov	r0, r3
 8003154:	3714      	adds	r7, #20
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	aaaaaaab 	.word	0xaaaaaaab
 8003164:	0800a694 	.word	0x0800a694

08003168 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003170:	2300      	movs	r3, #0
 8003172:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003178:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	699b      	ldr	r3, [r3, #24]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d11f      	bne.n	80031c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	2b03      	cmp	r3, #3
 8003186:	d856      	bhi.n	8003236 <DMA_CheckFifoParam+0xce>
 8003188:	a201      	add	r2, pc, #4	@ (adr r2, 8003190 <DMA_CheckFifoParam+0x28>)
 800318a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318e:	bf00      	nop
 8003190:	080031a1 	.word	0x080031a1
 8003194:	080031b3 	.word	0x080031b3
 8003198:	080031a1 	.word	0x080031a1
 800319c:	08003237 	.word	0x08003237
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d046      	beq.n	800323a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031b0:	e043      	b.n	800323a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80031ba:	d140      	bne.n	800323e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031c0:	e03d      	b.n	800323e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031ca:	d121      	bne.n	8003210 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	2b03      	cmp	r3, #3
 80031d0:	d837      	bhi.n	8003242 <DMA_CheckFifoParam+0xda>
 80031d2:	a201      	add	r2, pc, #4	@ (adr r2, 80031d8 <DMA_CheckFifoParam+0x70>)
 80031d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d8:	080031e9 	.word	0x080031e9
 80031dc:	080031ef 	.word	0x080031ef
 80031e0:	080031e9 	.word	0x080031e9
 80031e4:	08003201 	.word	0x08003201
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	73fb      	strb	r3, [r7, #15]
      break;
 80031ec:	e030      	b.n	8003250 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d025      	beq.n	8003246 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031fe:	e022      	b.n	8003246 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003204:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003208:	d11f      	bne.n	800324a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800320e:	e01c      	b.n	800324a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	2b02      	cmp	r3, #2
 8003214:	d903      	bls.n	800321e <DMA_CheckFifoParam+0xb6>
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	2b03      	cmp	r3, #3
 800321a:	d003      	beq.n	8003224 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800321c:	e018      	b.n	8003250 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	73fb      	strb	r3, [r7, #15]
      break;
 8003222:	e015      	b.n	8003250 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003228:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d00e      	beq.n	800324e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	73fb      	strb	r3, [r7, #15]
      break;
 8003234:	e00b      	b.n	800324e <DMA_CheckFifoParam+0xe6>
      break;
 8003236:	bf00      	nop
 8003238:	e00a      	b.n	8003250 <DMA_CheckFifoParam+0xe8>
      break;
 800323a:	bf00      	nop
 800323c:	e008      	b.n	8003250 <DMA_CheckFifoParam+0xe8>
      break;
 800323e:	bf00      	nop
 8003240:	e006      	b.n	8003250 <DMA_CheckFifoParam+0xe8>
      break;
 8003242:	bf00      	nop
 8003244:	e004      	b.n	8003250 <DMA_CheckFifoParam+0xe8>
      break;
 8003246:	bf00      	nop
 8003248:	e002      	b.n	8003250 <DMA_CheckFifoParam+0xe8>
      break;   
 800324a:	bf00      	nop
 800324c:	e000      	b.n	8003250 <DMA_CheckFifoParam+0xe8>
      break;
 800324e:	bf00      	nop
    }
  } 
  
  return status; 
 8003250:	7bfb      	ldrb	r3, [r7, #15]
}
 8003252:	4618      	mov	r0, r3
 8003254:	3714      	adds	r7, #20
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop

08003260 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003260:	b480      	push	{r7}
 8003262:	b089      	sub	sp, #36	@ 0x24
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800326a:	2300      	movs	r3, #0
 800326c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800326e:	2300      	movs	r3, #0
 8003270:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003272:	2300      	movs	r3, #0
 8003274:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003276:	2300      	movs	r3, #0
 8003278:	61fb      	str	r3, [r7, #28]
 800327a:	e16b      	b.n	8003554 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800327c:	2201      	movs	r2, #1
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	4013      	ands	r3, r2
 800328e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003290:	693a      	ldr	r2, [r7, #16]
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	429a      	cmp	r2, r3
 8003296:	f040 815a 	bne.w	800354e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d005      	beq.n	80032b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d130      	bne.n	8003314 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	2203      	movs	r2, #3
 80032be:	fa02 f303 	lsl.w	r3, r2, r3
 80032c2:	43db      	mvns	r3, r3
 80032c4:	69ba      	ldr	r2, [r7, #24]
 80032c6:	4013      	ands	r3, r2
 80032c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	68da      	ldr	r2, [r3, #12]
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	fa02 f303 	lsl.w	r3, r2, r3
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	4313      	orrs	r3, r2
 80032da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	69ba      	ldr	r2, [r7, #24]
 80032e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032e8:	2201      	movs	r2, #1
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	43db      	mvns	r3, r3
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	4013      	ands	r3, r2
 80032f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	091b      	lsrs	r3, r3, #4
 80032fe:	f003 0201 	and.w	r2, r3, #1
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	4313      	orrs	r3, r2
 800330c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f003 0303 	and.w	r3, r3, #3
 800331c:	2b03      	cmp	r3, #3
 800331e:	d017      	beq.n	8003350 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	2203      	movs	r2, #3
 800332c:	fa02 f303 	lsl.w	r3, r2, r3
 8003330:	43db      	mvns	r3, r3
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	4013      	ands	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	689a      	ldr	r2, [r3, #8]
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	4313      	orrs	r3, r2
 8003348:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	69ba      	ldr	r2, [r7, #24]
 800334e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f003 0303 	and.w	r3, r3, #3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d123      	bne.n	80033a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	08da      	lsrs	r2, r3, #3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	3208      	adds	r2, #8
 8003364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003368:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	f003 0307 	and.w	r3, r3, #7
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	220f      	movs	r2, #15
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4013      	ands	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	691a      	ldr	r2, [r3, #16]
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	4313      	orrs	r3, r2
 8003394:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	08da      	lsrs	r2, r3, #3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	3208      	adds	r2, #8
 800339e:	69b9      	ldr	r1, [r7, #24]
 80033a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	2203      	movs	r2, #3
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	43db      	mvns	r3, r3
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	4013      	ands	r3, r2
 80033ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f003 0203 	and.w	r2, r3, #3
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	005b      	lsls	r3, r3, #1
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	f000 80b4 	beq.w	800354e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033e6:	2300      	movs	r3, #0
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	4b60      	ldr	r3, [pc, #384]	@ (800356c <HAL_GPIO_Init+0x30c>)
 80033ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ee:	4a5f      	ldr	r2, [pc, #380]	@ (800356c <HAL_GPIO_Init+0x30c>)
 80033f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80033f6:	4b5d      	ldr	r3, [pc, #372]	@ (800356c <HAL_GPIO_Init+0x30c>)
 80033f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003402:	4a5b      	ldr	r2, [pc, #364]	@ (8003570 <HAL_GPIO_Init+0x310>)
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	089b      	lsrs	r3, r3, #2
 8003408:	3302      	adds	r3, #2
 800340a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800340e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	f003 0303 	and.w	r3, r3, #3
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	220f      	movs	r2, #15
 800341a:	fa02 f303 	lsl.w	r3, r2, r3
 800341e:	43db      	mvns	r3, r3
 8003420:	69ba      	ldr	r2, [r7, #24]
 8003422:	4013      	ands	r3, r2
 8003424:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a52      	ldr	r2, [pc, #328]	@ (8003574 <HAL_GPIO_Init+0x314>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d02b      	beq.n	8003486 <HAL_GPIO_Init+0x226>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a51      	ldr	r2, [pc, #324]	@ (8003578 <HAL_GPIO_Init+0x318>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d025      	beq.n	8003482 <HAL_GPIO_Init+0x222>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a50      	ldr	r2, [pc, #320]	@ (800357c <HAL_GPIO_Init+0x31c>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d01f      	beq.n	800347e <HAL_GPIO_Init+0x21e>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a4f      	ldr	r2, [pc, #316]	@ (8003580 <HAL_GPIO_Init+0x320>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d019      	beq.n	800347a <HAL_GPIO_Init+0x21a>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a4e      	ldr	r2, [pc, #312]	@ (8003584 <HAL_GPIO_Init+0x324>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d013      	beq.n	8003476 <HAL_GPIO_Init+0x216>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a4d      	ldr	r2, [pc, #308]	@ (8003588 <HAL_GPIO_Init+0x328>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d00d      	beq.n	8003472 <HAL_GPIO_Init+0x212>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a4c      	ldr	r2, [pc, #304]	@ (800358c <HAL_GPIO_Init+0x32c>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d007      	beq.n	800346e <HAL_GPIO_Init+0x20e>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a4b      	ldr	r2, [pc, #300]	@ (8003590 <HAL_GPIO_Init+0x330>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d101      	bne.n	800346a <HAL_GPIO_Init+0x20a>
 8003466:	2307      	movs	r3, #7
 8003468:	e00e      	b.n	8003488 <HAL_GPIO_Init+0x228>
 800346a:	2308      	movs	r3, #8
 800346c:	e00c      	b.n	8003488 <HAL_GPIO_Init+0x228>
 800346e:	2306      	movs	r3, #6
 8003470:	e00a      	b.n	8003488 <HAL_GPIO_Init+0x228>
 8003472:	2305      	movs	r3, #5
 8003474:	e008      	b.n	8003488 <HAL_GPIO_Init+0x228>
 8003476:	2304      	movs	r3, #4
 8003478:	e006      	b.n	8003488 <HAL_GPIO_Init+0x228>
 800347a:	2303      	movs	r3, #3
 800347c:	e004      	b.n	8003488 <HAL_GPIO_Init+0x228>
 800347e:	2302      	movs	r3, #2
 8003480:	e002      	b.n	8003488 <HAL_GPIO_Init+0x228>
 8003482:	2301      	movs	r3, #1
 8003484:	e000      	b.n	8003488 <HAL_GPIO_Init+0x228>
 8003486:	2300      	movs	r3, #0
 8003488:	69fa      	ldr	r2, [r7, #28]
 800348a:	f002 0203 	and.w	r2, r2, #3
 800348e:	0092      	lsls	r2, r2, #2
 8003490:	4093      	lsls	r3, r2
 8003492:	69ba      	ldr	r2, [r7, #24]
 8003494:	4313      	orrs	r3, r2
 8003496:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003498:	4935      	ldr	r1, [pc, #212]	@ (8003570 <HAL_GPIO_Init+0x310>)
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	089b      	lsrs	r3, r3, #2
 800349e:	3302      	adds	r3, #2
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034a6:	4b3b      	ldr	r3, [pc, #236]	@ (8003594 <HAL_GPIO_Init+0x334>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	43db      	mvns	r3, r3
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	4013      	ands	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d003      	beq.n	80034ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034ca:	4a32      	ldr	r2, [pc, #200]	@ (8003594 <HAL_GPIO_Init+0x334>)
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034d0:	4b30      	ldr	r3, [pc, #192]	@ (8003594 <HAL_GPIO_Init+0x334>)
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	43db      	mvns	r3, r3
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4013      	ands	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d003      	beq.n	80034f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034f4:	4a27      	ldr	r2, [pc, #156]	@ (8003594 <HAL_GPIO_Init+0x334>)
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034fa:	4b26      	ldr	r3, [pc, #152]	@ (8003594 <HAL_GPIO_Init+0x334>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	43db      	mvns	r3, r3
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	4013      	ands	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d003      	beq.n	800351e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	4313      	orrs	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800351e:	4a1d      	ldr	r2, [pc, #116]	@ (8003594 <HAL_GPIO_Init+0x334>)
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003524:	4b1b      	ldr	r3, [pc, #108]	@ (8003594 <HAL_GPIO_Init+0x334>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	43db      	mvns	r3, r3
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	4013      	ands	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d003      	beq.n	8003548 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	4313      	orrs	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003548:	4a12      	ldr	r2, [pc, #72]	@ (8003594 <HAL_GPIO_Init+0x334>)
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	3301      	adds	r3, #1
 8003552:	61fb      	str	r3, [r7, #28]
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	2b0f      	cmp	r3, #15
 8003558:	f67f ae90 	bls.w	800327c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800355c:	bf00      	nop
 800355e:	bf00      	nop
 8003560:	3724      	adds	r7, #36	@ 0x24
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	40023800 	.word	0x40023800
 8003570:	40013800 	.word	0x40013800
 8003574:	40020000 	.word	0x40020000
 8003578:	40020400 	.word	0x40020400
 800357c:	40020800 	.word	0x40020800
 8003580:	40020c00 	.word	0x40020c00
 8003584:	40021000 	.word	0x40021000
 8003588:	40021400 	.word	0x40021400
 800358c:	40021800 	.word	0x40021800
 8003590:	40021c00 	.word	0x40021c00
 8003594:	40013c00 	.word	0x40013c00

08003598 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003598:	b480      	push	{r7}
 800359a:	b085      	sub	sp, #20
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	460b      	mov	r3, r1
 80035a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	691a      	ldr	r2, [r3, #16]
 80035a8:	887b      	ldrh	r3, [r7, #2]
 80035aa:	4013      	ands	r3, r2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d002      	beq.n	80035b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035b0:	2301      	movs	r3, #1
 80035b2:	73fb      	strb	r3, [r7, #15]
 80035b4:	e001      	b.n	80035ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035b6:	2300      	movs	r3, #0
 80035b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3714      	adds	r7, #20
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b086      	sub	sp, #24
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e267      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d075      	beq.n	80036d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035e6:	4b88      	ldr	r3, [pc, #544]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	f003 030c 	and.w	r3, r3, #12
 80035ee:	2b04      	cmp	r3, #4
 80035f0:	d00c      	beq.n	800360c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035f2:	4b85      	ldr	r3, [pc, #532]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035fa:	2b08      	cmp	r3, #8
 80035fc:	d112      	bne.n	8003624 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035fe:	4b82      	ldr	r3, [pc, #520]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003606:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800360a:	d10b      	bne.n	8003624 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800360c:	4b7e      	ldr	r3, [pc, #504]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d05b      	beq.n	80036d0 <HAL_RCC_OscConfig+0x108>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d157      	bne.n	80036d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e242      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800362c:	d106      	bne.n	800363c <HAL_RCC_OscConfig+0x74>
 800362e:	4b76      	ldr	r3, [pc, #472]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a75      	ldr	r2, [pc, #468]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 8003634:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003638:	6013      	str	r3, [r2, #0]
 800363a:	e01d      	b.n	8003678 <HAL_RCC_OscConfig+0xb0>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003644:	d10c      	bne.n	8003660 <HAL_RCC_OscConfig+0x98>
 8003646:	4b70      	ldr	r3, [pc, #448]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a6f      	ldr	r2, [pc, #444]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 800364c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003650:	6013      	str	r3, [r2, #0]
 8003652:	4b6d      	ldr	r3, [pc, #436]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a6c      	ldr	r2, [pc, #432]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 8003658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800365c:	6013      	str	r3, [r2, #0]
 800365e:	e00b      	b.n	8003678 <HAL_RCC_OscConfig+0xb0>
 8003660:	4b69      	ldr	r3, [pc, #420]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a68      	ldr	r2, [pc, #416]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 8003666:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800366a:	6013      	str	r3, [r2, #0]
 800366c:	4b66      	ldr	r3, [pc, #408]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a65      	ldr	r2, [pc, #404]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 8003672:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003676:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d013      	beq.n	80036a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003680:	f7ff f910 	bl	80028a4 <HAL_GetTick>
 8003684:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003686:	e008      	b.n	800369a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003688:	f7ff f90c 	bl	80028a4 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	2b64      	cmp	r3, #100	@ 0x64
 8003694:	d901      	bls.n	800369a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e207      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800369a:	4b5b      	ldr	r3, [pc, #364]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d0f0      	beq.n	8003688 <HAL_RCC_OscConfig+0xc0>
 80036a6:	e014      	b.n	80036d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a8:	f7ff f8fc 	bl	80028a4 <HAL_GetTick>
 80036ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036ae:	e008      	b.n	80036c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036b0:	f7ff f8f8 	bl	80028a4 <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	2b64      	cmp	r3, #100	@ 0x64
 80036bc:	d901      	bls.n	80036c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e1f3      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036c2:	4b51      	ldr	r3, [pc, #324]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1f0      	bne.n	80036b0 <HAL_RCC_OscConfig+0xe8>
 80036ce:	e000      	b.n	80036d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d063      	beq.n	80037a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036de:	4b4a      	ldr	r3, [pc, #296]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f003 030c 	and.w	r3, r3, #12
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d00b      	beq.n	8003702 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036ea:	4b47      	ldr	r3, [pc, #284]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036f2:	2b08      	cmp	r3, #8
 80036f4:	d11c      	bne.n	8003730 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036f6:	4b44      	ldr	r3, [pc, #272]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d116      	bne.n	8003730 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003702:	4b41      	ldr	r3, [pc, #260]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b00      	cmp	r3, #0
 800370c:	d005      	beq.n	800371a <HAL_RCC_OscConfig+0x152>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	2b01      	cmp	r3, #1
 8003714:	d001      	beq.n	800371a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e1c7      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800371a:	4b3b      	ldr	r3, [pc, #236]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	00db      	lsls	r3, r3, #3
 8003728:	4937      	ldr	r1, [pc, #220]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 800372a:	4313      	orrs	r3, r2
 800372c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800372e:	e03a      	b.n	80037a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d020      	beq.n	800377a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003738:	4b34      	ldr	r3, [pc, #208]	@ (800380c <HAL_RCC_OscConfig+0x244>)
 800373a:	2201      	movs	r2, #1
 800373c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800373e:	f7ff f8b1 	bl	80028a4 <HAL_GetTick>
 8003742:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003744:	e008      	b.n	8003758 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003746:	f7ff f8ad 	bl	80028a4 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e1a8      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003758:	4b2b      	ldr	r3, [pc, #172]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0f0      	beq.n	8003746 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003764:	4b28      	ldr	r3, [pc, #160]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	00db      	lsls	r3, r3, #3
 8003772:	4925      	ldr	r1, [pc, #148]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 8003774:	4313      	orrs	r3, r2
 8003776:	600b      	str	r3, [r1, #0]
 8003778:	e015      	b.n	80037a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800377a:	4b24      	ldr	r3, [pc, #144]	@ (800380c <HAL_RCC_OscConfig+0x244>)
 800377c:	2200      	movs	r2, #0
 800377e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003780:	f7ff f890 	bl	80028a4 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003788:	f7ff f88c 	bl	80028a4 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b02      	cmp	r3, #2
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e187      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800379a:	4b1b      	ldr	r3, [pc, #108]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d1f0      	bne.n	8003788 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0308 	and.w	r3, r3, #8
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d036      	beq.n	8003820 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	695b      	ldr	r3, [r3, #20]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d016      	beq.n	80037e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037ba:	4b15      	ldr	r3, [pc, #84]	@ (8003810 <HAL_RCC_OscConfig+0x248>)
 80037bc:	2201      	movs	r2, #1
 80037be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037c0:	f7ff f870 	bl	80028a4 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037c8:	f7ff f86c 	bl	80028a4 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e167      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037da:	4b0b      	ldr	r3, [pc, #44]	@ (8003808 <HAL_RCC_OscConfig+0x240>)
 80037dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d0f0      	beq.n	80037c8 <HAL_RCC_OscConfig+0x200>
 80037e6:	e01b      	b.n	8003820 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037e8:	4b09      	ldr	r3, [pc, #36]	@ (8003810 <HAL_RCC_OscConfig+0x248>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ee:	f7ff f859 	bl	80028a4 <HAL_GetTick>
 80037f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037f4:	e00e      	b.n	8003814 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037f6:	f7ff f855 	bl	80028a4 <HAL_GetTick>
 80037fa:	4602      	mov	r2, r0
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	2b02      	cmp	r3, #2
 8003802:	d907      	bls.n	8003814 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003804:	2303      	movs	r3, #3
 8003806:	e150      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
 8003808:	40023800 	.word	0x40023800
 800380c:	42470000 	.word	0x42470000
 8003810:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003814:	4b88      	ldr	r3, [pc, #544]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 8003816:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1ea      	bne.n	80037f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0304 	and.w	r3, r3, #4
 8003828:	2b00      	cmp	r3, #0
 800382a:	f000 8097 	beq.w	800395c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800382e:	2300      	movs	r3, #0
 8003830:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003832:	4b81      	ldr	r3, [pc, #516]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 8003834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d10f      	bne.n	800385e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800383e:	2300      	movs	r3, #0
 8003840:	60bb      	str	r3, [r7, #8]
 8003842:	4b7d      	ldr	r3, [pc, #500]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 8003844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003846:	4a7c      	ldr	r2, [pc, #496]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 8003848:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800384c:	6413      	str	r3, [r2, #64]	@ 0x40
 800384e:	4b7a      	ldr	r3, [pc, #488]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 8003850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003856:	60bb      	str	r3, [r7, #8]
 8003858:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800385a:	2301      	movs	r3, #1
 800385c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800385e:	4b77      	ldr	r3, [pc, #476]	@ (8003a3c <HAL_RCC_OscConfig+0x474>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003866:	2b00      	cmp	r3, #0
 8003868:	d118      	bne.n	800389c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800386a:	4b74      	ldr	r3, [pc, #464]	@ (8003a3c <HAL_RCC_OscConfig+0x474>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a73      	ldr	r2, [pc, #460]	@ (8003a3c <HAL_RCC_OscConfig+0x474>)
 8003870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003874:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003876:	f7ff f815 	bl	80028a4 <HAL_GetTick>
 800387a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800387c:	e008      	b.n	8003890 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800387e:	f7ff f811 	bl	80028a4 <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d901      	bls.n	8003890 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e10c      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003890:	4b6a      	ldr	r3, [pc, #424]	@ (8003a3c <HAL_RCC_OscConfig+0x474>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003898:	2b00      	cmp	r3, #0
 800389a:	d0f0      	beq.n	800387e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d106      	bne.n	80038b2 <HAL_RCC_OscConfig+0x2ea>
 80038a4:	4b64      	ldr	r3, [pc, #400]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 80038a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038a8:	4a63      	ldr	r2, [pc, #396]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 80038aa:	f043 0301 	orr.w	r3, r3, #1
 80038ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80038b0:	e01c      	b.n	80038ec <HAL_RCC_OscConfig+0x324>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	2b05      	cmp	r3, #5
 80038b8:	d10c      	bne.n	80038d4 <HAL_RCC_OscConfig+0x30c>
 80038ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 80038bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038be:	4a5e      	ldr	r2, [pc, #376]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 80038c0:	f043 0304 	orr.w	r3, r3, #4
 80038c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80038c6:	4b5c      	ldr	r3, [pc, #368]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 80038c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ca:	4a5b      	ldr	r2, [pc, #364]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 80038cc:	f043 0301 	orr.w	r3, r3, #1
 80038d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80038d2:	e00b      	b.n	80038ec <HAL_RCC_OscConfig+0x324>
 80038d4:	4b58      	ldr	r3, [pc, #352]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 80038d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038d8:	4a57      	ldr	r2, [pc, #348]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 80038da:	f023 0301 	bic.w	r3, r3, #1
 80038de:	6713      	str	r3, [r2, #112]	@ 0x70
 80038e0:	4b55      	ldr	r3, [pc, #340]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 80038e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e4:	4a54      	ldr	r2, [pc, #336]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 80038e6:	f023 0304 	bic.w	r3, r3, #4
 80038ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d015      	beq.n	8003920 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038f4:	f7fe ffd6 	bl	80028a4 <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038fa:	e00a      	b.n	8003912 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038fc:	f7fe ffd2 	bl	80028a4 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800390a:	4293      	cmp	r3, r2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e0cb      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003912:	4b49      	ldr	r3, [pc, #292]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 8003914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b00      	cmp	r3, #0
 800391c:	d0ee      	beq.n	80038fc <HAL_RCC_OscConfig+0x334>
 800391e:	e014      	b.n	800394a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003920:	f7fe ffc0 	bl	80028a4 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003926:	e00a      	b.n	800393e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003928:	f7fe ffbc 	bl	80028a4 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003936:	4293      	cmp	r3, r2
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e0b5      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800393e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 8003940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1ee      	bne.n	8003928 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800394a:	7dfb      	ldrb	r3, [r7, #23]
 800394c:	2b01      	cmp	r3, #1
 800394e:	d105      	bne.n	800395c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003950:	4b39      	ldr	r3, [pc, #228]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 8003952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003954:	4a38      	ldr	r2, [pc, #224]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 8003956:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800395a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	2b00      	cmp	r3, #0
 8003962:	f000 80a1 	beq.w	8003aa8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003966:	4b34      	ldr	r3, [pc, #208]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f003 030c 	and.w	r3, r3, #12
 800396e:	2b08      	cmp	r3, #8
 8003970:	d05c      	beq.n	8003a2c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	2b02      	cmp	r3, #2
 8003978:	d141      	bne.n	80039fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800397a:	4b31      	ldr	r3, [pc, #196]	@ (8003a40 <HAL_RCC_OscConfig+0x478>)
 800397c:	2200      	movs	r2, #0
 800397e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003980:	f7fe ff90 	bl	80028a4 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003988:	f7fe ff8c 	bl	80028a4 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e087      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800399a:	4b27      	ldr	r3, [pc, #156]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1f0      	bne.n	8003988 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	69da      	ldr	r2, [r3, #28]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a1b      	ldr	r3, [r3, #32]
 80039ae:	431a      	orrs	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b4:	019b      	lsls	r3, r3, #6
 80039b6:	431a      	orrs	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039bc:	085b      	lsrs	r3, r3, #1
 80039be:	3b01      	subs	r3, #1
 80039c0:	041b      	lsls	r3, r3, #16
 80039c2:	431a      	orrs	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c8:	061b      	lsls	r3, r3, #24
 80039ca:	491b      	ldr	r1, [pc, #108]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a40 <HAL_RCC_OscConfig+0x478>)
 80039d2:	2201      	movs	r2, #1
 80039d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d6:	f7fe ff65 	bl	80028a4 <HAL_GetTick>
 80039da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039dc:	e008      	b.n	80039f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039de:	f7fe ff61 	bl	80028a4 <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d901      	bls.n	80039f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e05c      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039f0:	4b11      	ldr	r3, [pc, #68]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d0f0      	beq.n	80039de <HAL_RCC_OscConfig+0x416>
 80039fc:	e054      	b.n	8003aa8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039fe:	4b10      	ldr	r3, [pc, #64]	@ (8003a40 <HAL_RCC_OscConfig+0x478>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a04:	f7fe ff4e 	bl	80028a4 <HAL_GetTick>
 8003a08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a0a:	e008      	b.n	8003a1e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a0c:	f7fe ff4a 	bl	80028a4 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d901      	bls.n	8003a1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e045      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a1e:	4b06      	ldr	r3, [pc, #24]	@ (8003a38 <HAL_RCC_OscConfig+0x470>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1f0      	bne.n	8003a0c <HAL_RCC_OscConfig+0x444>
 8003a2a:	e03d      	b.n	8003aa8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d107      	bne.n	8003a44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e038      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
 8003a38:	40023800 	.word	0x40023800
 8003a3c:	40007000 	.word	0x40007000
 8003a40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a44:	4b1b      	ldr	r3, [pc, #108]	@ (8003ab4 <HAL_RCC_OscConfig+0x4ec>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	699b      	ldr	r3, [r3, #24]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d028      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d121      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d11a      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a74:	4013      	ands	r3, r2
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d111      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a8a:	085b      	lsrs	r3, r3, #1
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d107      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d001      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e000      	b.n	8003aaa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3718      	adds	r7, #24
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	40023800 	.word	0x40023800

08003ab8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d101      	bne.n	8003acc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e0cc      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003acc:	4b68      	ldr	r3, [pc, #416]	@ (8003c70 <HAL_RCC_ClockConfig+0x1b8>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	683a      	ldr	r2, [r7, #0]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d90c      	bls.n	8003af4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ada:	4b65      	ldr	r3, [pc, #404]	@ (8003c70 <HAL_RCC_ClockConfig+0x1b8>)
 8003adc:	683a      	ldr	r2, [r7, #0]
 8003ade:	b2d2      	uxtb	r2, r2
 8003ae0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ae2:	4b63      	ldr	r3, [pc, #396]	@ (8003c70 <HAL_RCC_ClockConfig+0x1b8>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0307 	and.w	r3, r3, #7
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d001      	beq.n	8003af4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e0b8      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0302 	and.w	r3, r3, #2
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d020      	beq.n	8003b42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0304 	and.w	r3, r3, #4
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d005      	beq.n	8003b18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b0c:	4b59      	ldr	r3, [pc, #356]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	4a58      	ldr	r2, [pc, #352]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b12:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b16:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0308 	and.w	r3, r3, #8
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d005      	beq.n	8003b30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b24:	4b53      	ldr	r3, [pc, #332]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	4a52      	ldr	r2, [pc, #328]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003b2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b30:	4b50      	ldr	r3, [pc, #320]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	494d      	ldr	r1, [pc, #308]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d044      	beq.n	8003bd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d107      	bne.n	8003b66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b56:	4b47      	ldr	r3, [pc, #284]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d119      	bne.n	8003b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e07f      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d003      	beq.n	8003b76 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b72:	2b03      	cmp	r3, #3
 8003b74:	d107      	bne.n	8003b86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b76:	4b3f      	ldr	r3, [pc, #252]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d109      	bne.n	8003b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e06f      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b86:	4b3b      	ldr	r3, [pc, #236]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d101      	bne.n	8003b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e067      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b96:	4b37      	ldr	r3, [pc, #220]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f023 0203 	bic.w	r2, r3, #3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	4934      	ldr	r1, [pc, #208]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ba8:	f7fe fe7c 	bl	80028a4 <HAL_GetTick>
 8003bac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bae:	e00a      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bb0:	f7fe fe78 	bl	80028a4 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d901      	bls.n	8003bc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e04f      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bc6:	4b2b      	ldr	r3, [pc, #172]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f003 020c 	and.w	r2, r3, #12
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d1eb      	bne.n	8003bb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bd8:	4b25      	ldr	r3, [pc, #148]	@ (8003c70 <HAL_RCC_ClockConfig+0x1b8>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	683a      	ldr	r2, [r7, #0]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d20c      	bcs.n	8003c00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003be6:	4b22      	ldr	r3, [pc, #136]	@ (8003c70 <HAL_RCC_ClockConfig+0x1b8>)
 8003be8:	683a      	ldr	r2, [r7, #0]
 8003bea:	b2d2      	uxtb	r2, r2
 8003bec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bee:	4b20      	ldr	r3, [pc, #128]	@ (8003c70 <HAL_RCC_ClockConfig+0x1b8>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0307 	and.w	r3, r3, #7
 8003bf6:	683a      	ldr	r2, [r7, #0]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d001      	beq.n	8003c00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e032      	b.n	8003c66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d008      	beq.n	8003c1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c0c:	4b19      	ldr	r3, [pc, #100]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	4916      	ldr	r1, [pc, #88]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0308 	and.w	r3, r3, #8
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d009      	beq.n	8003c3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c2a:	4b12      	ldr	r3, [pc, #72]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	00db      	lsls	r3, r3, #3
 8003c38:	490e      	ldr	r1, [pc, #56]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c3e:	f000 f821 	bl	8003c84 <HAL_RCC_GetSysClockFreq>
 8003c42:	4602      	mov	r2, r0
 8003c44:	4b0b      	ldr	r3, [pc, #44]	@ (8003c74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	091b      	lsrs	r3, r3, #4
 8003c4a:	f003 030f 	and.w	r3, r3, #15
 8003c4e:	490a      	ldr	r1, [pc, #40]	@ (8003c78 <HAL_RCC_ClockConfig+0x1c0>)
 8003c50:	5ccb      	ldrb	r3, [r1, r3]
 8003c52:	fa22 f303 	lsr.w	r3, r2, r3
 8003c56:	4a09      	ldr	r2, [pc, #36]	@ (8003c7c <HAL_RCC_ClockConfig+0x1c4>)
 8003c58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003c5a:	4b09      	ldr	r3, [pc, #36]	@ (8003c80 <HAL_RCC_ClockConfig+0x1c8>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f7fe fc5c 	bl	800251c <HAL_InitTick>

  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	40023c00 	.word	0x40023c00
 8003c74:	40023800 	.word	0x40023800
 8003c78:	0800a67c 	.word	0x0800a67c
 8003c7c:	20000004 	.word	0x20000004
 8003c80:	20000008 	.word	0x20000008

08003c84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c88:	b090      	sub	sp, #64	@ 0x40
 8003c8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003c90:	2300      	movs	r3, #0
 8003c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003c94:	2300      	movs	r3, #0
 8003c96:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c9c:	4b59      	ldr	r3, [pc, #356]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f003 030c 	and.w	r3, r3, #12
 8003ca4:	2b08      	cmp	r3, #8
 8003ca6:	d00d      	beq.n	8003cc4 <HAL_RCC_GetSysClockFreq+0x40>
 8003ca8:	2b08      	cmp	r3, #8
 8003caa:	f200 80a1 	bhi.w	8003df0 <HAL_RCC_GetSysClockFreq+0x16c>
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d002      	beq.n	8003cb8 <HAL_RCC_GetSysClockFreq+0x34>
 8003cb2:	2b04      	cmp	r3, #4
 8003cb4:	d003      	beq.n	8003cbe <HAL_RCC_GetSysClockFreq+0x3a>
 8003cb6:	e09b      	b.n	8003df0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cb8:	4b53      	ldr	r3, [pc, #332]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x184>)
 8003cba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003cbc:	e09b      	b.n	8003df6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cbe:	4b53      	ldr	r3, [pc, #332]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x188>)
 8003cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003cc2:	e098      	b.n	8003df6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cc4:	4b4f      	ldr	r3, [pc, #316]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ccc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cce:	4b4d      	ldr	r3, [pc, #308]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d028      	beq.n	8003d2c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cda:	4b4a      	ldr	r3, [pc, #296]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	099b      	lsrs	r3, r3, #6
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	623b      	str	r3, [r7, #32]
 8003ce4:	627a      	str	r2, [r7, #36]	@ 0x24
 8003ce6:	6a3b      	ldr	r3, [r7, #32]
 8003ce8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003cec:	2100      	movs	r1, #0
 8003cee:	4b47      	ldr	r3, [pc, #284]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x188>)
 8003cf0:	fb03 f201 	mul.w	r2, r3, r1
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	fb00 f303 	mul.w	r3, r0, r3
 8003cfa:	4413      	add	r3, r2
 8003cfc:	4a43      	ldr	r2, [pc, #268]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x188>)
 8003cfe:	fba0 1202 	umull	r1, r2, r0, r2
 8003d02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d04:	460a      	mov	r2, r1
 8003d06:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003d08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d0a:	4413      	add	r3, r2
 8003d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d10:	2200      	movs	r2, #0
 8003d12:	61bb      	str	r3, [r7, #24]
 8003d14:	61fa      	str	r2, [r7, #28]
 8003d16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003d1e:	f7fc fe95 	bl	8000a4c <__aeabi_uldivmod>
 8003d22:	4602      	mov	r2, r0
 8003d24:	460b      	mov	r3, r1
 8003d26:	4613      	mov	r3, r2
 8003d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d2a:	e053      	b.n	8003dd4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d2c:	4b35      	ldr	r3, [pc, #212]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	099b      	lsrs	r3, r3, #6
 8003d32:	2200      	movs	r2, #0
 8003d34:	613b      	str	r3, [r7, #16]
 8003d36:	617a      	str	r2, [r7, #20]
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003d3e:	f04f 0b00 	mov.w	fp, #0
 8003d42:	4652      	mov	r2, sl
 8003d44:	465b      	mov	r3, fp
 8003d46:	f04f 0000 	mov.w	r0, #0
 8003d4a:	f04f 0100 	mov.w	r1, #0
 8003d4e:	0159      	lsls	r1, r3, #5
 8003d50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d54:	0150      	lsls	r0, r2, #5
 8003d56:	4602      	mov	r2, r0
 8003d58:	460b      	mov	r3, r1
 8003d5a:	ebb2 080a 	subs.w	r8, r2, sl
 8003d5e:	eb63 090b 	sbc.w	r9, r3, fp
 8003d62:	f04f 0200 	mov.w	r2, #0
 8003d66:	f04f 0300 	mov.w	r3, #0
 8003d6a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003d6e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003d72:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003d76:	ebb2 0408 	subs.w	r4, r2, r8
 8003d7a:	eb63 0509 	sbc.w	r5, r3, r9
 8003d7e:	f04f 0200 	mov.w	r2, #0
 8003d82:	f04f 0300 	mov.w	r3, #0
 8003d86:	00eb      	lsls	r3, r5, #3
 8003d88:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d8c:	00e2      	lsls	r2, r4, #3
 8003d8e:	4614      	mov	r4, r2
 8003d90:	461d      	mov	r5, r3
 8003d92:	eb14 030a 	adds.w	r3, r4, sl
 8003d96:	603b      	str	r3, [r7, #0]
 8003d98:	eb45 030b 	adc.w	r3, r5, fp
 8003d9c:	607b      	str	r3, [r7, #4]
 8003d9e:	f04f 0200 	mov.w	r2, #0
 8003da2:	f04f 0300 	mov.w	r3, #0
 8003da6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003daa:	4629      	mov	r1, r5
 8003dac:	028b      	lsls	r3, r1, #10
 8003dae:	4621      	mov	r1, r4
 8003db0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003db4:	4621      	mov	r1, r4
 8003db6:	028a      	lsls	r2, r1, #10
 8003db8:	4610      	mov	r0, r2
 8003dba:	4619      	mov	r1, r3
 8003dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	60bb      	str	r3, [r7, #8]
 8003dc2:	60fa      	str	r2, [r7, #12]
 8003dc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003dc8:	f7fc fe40 	bl	8000a4c <__aeabi_uldivmod>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	460b      	mov	r3, r1
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	0c1b      	lsrs	r3, r3, #16
 8003dda:	f003 0303 	and.w	r3, r3, #3
 8003dde:	3301      	adds	r3, #1
 8003de0:	005b      	lsls	r3, r3, #1
 8003de2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003de4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dee:	e002      	b.n	8003df6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003df0:	4b05      	ldr	r3, [pc, #20]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x184>)
 8003df2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003df4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3740      	adds	r7, #64	@ 0x40
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e02:	bf00      	nop
 8003e04:	40023800 	.word	0x40023800
 8003e08:	00f42400 	.word	0x00f42400
 8003e0c:	00b71b00 	.word	0x00b71b00

08003e10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e14:	4b03      	ldr	r3, [pc, #12]	@ (8003e24 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e16:	681b      	ldr	r3, [r3, #0]
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	20000004 	.word	0x20000004

08003e28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e2c:	f7ff fff0 	bl	8003e10 <HAL_RCC_GetHCLKFreq>
 8003e30:	4602      	mov	r2, r0
 8003e32:	4b05      	ldr	r3, [pc, #20]	@ (8003e48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	0a9b      	lsrs	r3, r3, #10
 8003e38:	f003 0307 	and.w	r3, r3, #7
 8003e3c:	4903      	ldr	r1, [pc, #12]	@ (8003e4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e3e:	5ccb      	ldrb	r3, [r1, r3]
 8003e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	40023800 	.word	0x40023800
 8003e4c:	0800a68c 	.word	0x0800a68c

08003e50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e54:	f7ff ffdc 	bl	8003e10 <HAL_RCC_GetHCLKFreq>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	4b05      	ldr	r3, [pc, #20]	@ (8003e70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	0b5b      	lsrs	r3, r3, #13
 8003e60:	f003 0307 	and.w	r3, r3, #7
 8003e64:	4903      	ldr	r1, [pc, #12]	@ (8003e74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e66:	5ccb      	ldrb	r3, [r1, r3]
 8003e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	40023800 	.word	0x40023800
 8003e74:	0800a68c 	.word	0x0800a68c

08003e78 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	220f      	movs	r2, #15
 8003e86:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e88:	4b12      	ldr	r3, [pc, #72]	@ (8003ed4 <HAL_RCC_GetClockConfig+0x5c>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f003 0203 	and.w	r2, r3, #3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003e94:	4b0f      	ldr	r3, [pc, #60]	@ (8003ed4 <HAL_RCC_GetClockConfig+0x5c>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed4 <HAL_RCC_GetClockConfig+0x5c>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003eac:	4b09      	ldr	r3, [pc, #36]	@ (8003ed4 <HAL_RCC_GetClockConfig+0x5c>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	08db      	lsrs	r3, r3, #3
 8003eb2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003eba:	4b07      	ldr	r3, [pc, #28]	@ (8003ed8 <HAL_RCC_GetClockConfig+0x60>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0207 	and.w	r2, r3, #7
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	601a      	str	r2, [r3, #0]
}
 8003ec6:	bf00      	nop
 8003ec8:	370c      	adds	r7, #12
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	40023800 	.word	0x40023800
 8003ed8:	40023c00 	.word	0x40023c00

08003edc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d101      	bne.n	8003eee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e041      	b.n	8003f72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d106      	bne.n	8003f08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 f839 	bl	8003f7a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	3304      	adds	r3, #4
 8003f18:	4619      	mov	r1, r3
 8003f1a:	4610      	mov	r0, r2
 8003f1c:	f001 fa4a 	bl	80053b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b083      	sub	sp, #12
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003f82:	bf00      	nop
 8003f84:	370c      	adds	r7, #12
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
	...

08003f90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d001      	beq.n	8003fa8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e04e      	b.n	8004046 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68da      	ldr	r2, [r3, #12]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f042 0201 	orr.w	r2, r2, #1
 8003fbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a23      	ldr	r2, [pc, #140]	@ (8004054 <HAL_TIM_Base_Start_IT+0xc4>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d022      	beq.n	8004010 <HAL_TIM_Base_Start_IT+0x80>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fd2:	d01d      	beq.n	8004010 <HAL_TIM_Base_Start_IT+0x80>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a1f      	ldr	r2, [pc, #124]	@ (8004058 <HAL_TIM_Base_Start_IT+0xc8>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d018      	beq.n	8004010 <HAL_TIM_Base_Start_IT+0x80>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a1e      	ldr	r2, [pc, #120]	@ (800405c <HAL_TIM_Base_Start_IT+0xcc>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d013      	beq.n	8004010 <HAL_TIM_Base_Start_IT+0x80>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a1c      	ldr	r2, [pc, #112]	@ (8004060 <HAL_TIM_Base_Start_IT+0xd0>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d00e      	beq.n	8004010 <HAL_TIM_Base_Start_IT+0x80>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a1b      	ldr	r2, [pc, #108]	@ (8004064 <HAL_TIM_Base_Start_IT+0xd4>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d009      	beq.n	8004010 <HAL_TIM_Base_Start_IT+0x80>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a19      	ldr	r2, [pc, #100]	@ (8004068 <HAL_TIM_Base_Start_IT+0xd8>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d004      	beq.n	8004010 <HAL_TIM_Base_Start_IT+0x80>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a18      	ldr	r2, [pc, #96]	@ (800406c <HAL_TIM_Base_Start_IT+0xdc>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d111      	bne.n	8004034 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f003 0307 	and.w	r3, r3, #7
 800401a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2b06      	cmp	r3, #6
 8004020:	d010      	beq.n	8004044 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f042 0201 	orr.w	r2, r2, #1
 8004030:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004032:	e007      	b.n	8004044 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f042 0201 	orr.w	r2, r2, #1
 8004042:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3714      	adds	r7, #20
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	40010000 	.word	0x40010000
 8004058:	40000400 	.word	0x40000400
 800405c:	40000800 	.word	0x40000800
 8004060:	40000c00 	.word	0x40000c00
 8004064:	40010400 	.word	0x40010400
 8004068:	40014000 	.word	0x40014000
 800406c:	40001800 	.word	0x40001800

08004070 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d101      	bne.n	8004082 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e041      	b.n	8004106 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004088:	b2db      	uxtb	r3, r3
 800408a:	2b00      	cmp	r3, #0
 800408c:	d106      	bne.n	800409c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f7fe f8ae 	bl	80021f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2202      	movs	r2, #2
 80040a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	3304      	adds	r3, #4
 80040ac:	4619      	mov	r1, r3
 80040ae:	4610      	mov	r0, r2
 80040b0:	f001 f980 	bl	80053b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3708      	adds	r7, #8
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
	...

08004110 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2200      	movs	r2, #0
 8004120:	6839      	ldr	r1, [r7, #0]
 8004122:	4618      	mov	r0, r3
 8004124:	f001 fcc6 	bl	8005ab4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a2e      	ldr	r2, [pc, #184]	@ (80041e8 <HAL_TIM_PWM_Stop+0xd8>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d004      	beq.n	800413c <HAL_TIM_PWM_Stop+0x2c>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a2d      	ldr	r2, [pc, #180]	@ (80041ec <HAL_TIM_PWM_Stop+0xdc>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d101      	bne.n	8004140 <HAL_TIM_PWM_Stop+0x30>
 800413c:	2301      	movs	r3, #1
 800413e:	e000      	b.n	8004142 <HAL_TIM_PWM_Stop+0x32>
 8004140:	2300      	movs	r3, #0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d017      	beq.n	8004176 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	6a1a      	ldr	r2, [r3, #32]
 800414c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004150:	4013      	ands	r3, r2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10f      	bne.n	8004176 <HAL_TIM_PWM_Stop+0x66>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	6a1a      	ldr	r2, [r3, #32]
 800415c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004160:	4013      	ands	r3, r2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d107      	bne.n	8004176 <HAL_TIM_PWM_Stop+0x66>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004174:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	6a1a      	ldr	r2, [r3, #32]
 800417c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004180:	4013      	ands	r3, r2
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10f      	bne.n	80041a6 <HAL_TIM_PWM_Stop+0x96>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	6a1a      	ldr	r2, [r3, #32]
 800418c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004190:	4013      	ands	r3, r2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d107      	bne.n	80041a6 <HAL_TIM_PWM_Stop+0x96>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0201 	bic.w	r2, r2, #1
 80041a4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d104      	bne.n	80041b6 <HAL_TIM_PWM_Stop+0xa6>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041b4:	e013      	b.n	80041de <HAL_TIM_PWM_Stop+0xce>
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	2b04      	cmp	r3, #4
 80041ba:	d104      	bne.n	80041c6 <HAL_TIM_PWM_Stop+0xb6>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041c4:	e00b      	b.n	80041de <HAL_TIM_PWM_Stop+0xce>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	2b08      	cmp	r3, #8
 80041ca:	d104      	bne.n	80041d6 <HAL_TIM_PWM_Stop+0xc6>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041d4:	e003      	b.n	80041de <HAL_TIM_PWM_Stop+0xce>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2201      	movs	r2, #1
 80041da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80041de:	2300      	movs	r3, #0
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3708      	adds	r7, #8
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	40010000 	.word	0x40010000
 80041ec:	40010400 	.word	0x40010400

080041f0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]
 80041fc:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80041fe:	2300      	movs	r3, #0
 8004200:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d109      	bne.n	800421c <HAL_TIM_PWM_Start_DMA+0x2c>
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b02      	cmp	r3, #2
 8004212:	bf0c      	ite	eq
 8004214:	2301      	moveq	r3, #1
 8004216:	2300      	movne	r3, #0
 8004218:	b2db      	uxtb	r3, r3
 800421a:	e022      	b.n	8004262 <HAL_TIM_PWM_Start_DMA+0x72>
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	2b04      	cmp	r3, #4
 8004220:	d109      	bne.n	8004236 <HAL_TIM_PWM_Start_DMA+0x46>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	bf0c      	ite	eq
 800422e:	2301      	moveq	r3, #1
 8004230:	2300      	movne	r3, #0
 8004232:	b2db      	uxtb	r3, r3
 8004234:	e015      	b.n	8004262 <HAL_TIM_PWM_Start_DMA+0x72>
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	2b08      	cmp	r3, #8
 800423a:	d109      	bne.n	8004250 <HAL_TIM_PWM_Start_DMA+0x60>
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004242:	b2db      	uxtb	r3, r3
 8004244:	2b02      	cmp	r3, #2
 8004246:	bf0c      	ite	eq
 8004248:	2301      	moveq	r3, #1
 800424a:	2300      	movne	r3, #0
 800424c:	b2db      	uxtb	r3, r3
 800424e:	e008      	b.n	8004262 <HAL_TIM_PWM_Start_DMA+0x72>
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b02      	cmp	r3, #2
 800425a:	bf0c      	ite	eq
 800425c:	2301      	moveq	r3, #1
 800425e:	2300      	movne	r3, #0
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8004266:	2302      	movs	r3, #2
 8004268:	e171      	b.n	800454e <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d109      	bne.n	8004284 <HAL_TIM_PWM_Start_DMA+0x94>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b01      	cmp	r3, #1
 800427a:	bf0c      	ite	eq
 800427c:	2301      	moveq	r3, #1
 800427e:	2300      	movne	r3, #0
 8004280:	b2db      	uxtb	r3, r3
 8004282:	e022      	b.n	80042ca <HAL_TIM_PWM_Start_DMA+0xda>
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	2b04      	cmp	r3, #4
 8004288:	d109      	bne.n	800429e <HAL_TIM_PWM_Start_DMA+0xae>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b01      	cmp	r3, #1
 8004294:	bf0c      	ite	eq
 8004296:	2301      	moveq	r3, #1
 8004298:	2300      	movne	r3, #0
 800429a:	b2db      	uxtb	r3, r3
 800429c:	e015      	b.n	80042ca <HAL_TIM_PWM_Start_DMA+0xda>
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	2b08      	cmp	r3, #8
 80042a2:	d109      	bne.n	80042b8 <HAL_TIM_PWM_Start_DMA+0xc8>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	bf0c      	ite	eq
 80042b0:	2301      	moveq	r3, #1
 80042b2:	2300      	movne	r3, #0
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	e008      	b.n	80042ca <HAL_TIM_PWM_Start_DMA+0xda>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	bf0c      	ite	eq
 80042c4:	2301      	moveq	r3, #1
 80042c6:	2300      	movne	r3, #0
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d024      	beq.n	8004318 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d002      	beq.n	80042da <HAL_TIM_PWM_Start_DMA+0xea>
 80042d4:	887b      	ldrh	r3, [r7, #2]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d101      	bne.n	80042de <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e137      	b.n	800454e <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d104      	bne.n	80042ee <HAL_TIM_PWM_Start_DMA+0xfe>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2202      	movs	r2, #2
 80042e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042ec:	e016      	b.n	800431c <HAL_TIM_PWM_Start_DMA+0x12c>
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	2b04      	cmp	r3, #4
 80042f2:	d104      	bne.n	80042fe <HAL_TIM_PWM_Start_DMA+0x10e>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042fc:	e00e      	b.n	800431c <HAL_TIM_PWM_Start_DMA+0x12c>
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	2b08      	cmp	r3, #8
 8004302:	d104      	bne.n	800430e <HAL_TIM_PWM_Start_DMA+0x11e>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2202      	movs	r2, #2
 8004308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800430c:	e006      	b.n	800431c <HAL_TIM_PWM_Start_DMA+0x12c>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2202      	movs	r2, #2
 8004312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004316:	e001      	b.n	800431c <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e118      	b.n	800454e <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	2b0c      	cmp	r3, #12
 8004320:	f200 80ae 	bhi.w	8004480 <HAL_TIM_PWM_Start_DMA+0x290>
 8004324:	a201      	add	r2, pc, #4	@ (adr r2, 800432c <HAL_TIM_PWM_Start_DMA+0x13c>)
 8004326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432a:	bf00      	nop
 800432c:	08004361 	.word	0x08004361
 8004330:	08004481 	.word	0x08004481
 8004334:	08004481 	.word	0x08004481
 8004338:	08004481 	.word	0x08004481
 800433c:	080043a9 	.word	0x080043a9
 8004340:	08004481 	.word	0x08004481
 8004344:	08004481 	.word	0x08004481
 8004348:	08004481 	.word	0x08004481
 800434c:	080043f1 	.word	0x080043f1
 8004350:	08004481 	.word	0x08004481
 8004354:	08004481 	.word	0x08004481
 8004358:	08004481 	.word	0x08004481
 800435c:	08004439 	.word	0x08004439
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004364:	4a7c      	ldr	r2, [pc, #496]	@ (8004558 <HAL_TIM_PWM_Start_DMA+0x368>)
 8004366:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436c:	4a7b      	ldr	r2, [pc, #492]	@ (800455c <HAL_TIM_PWM_Start_DMA+0x36c>)
 800436e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004374:	4a7a      	ldr	r2, [pc, #488]	@ (8004560 <HAL_TIM_PWM_Start_DMA+0x370>)
 8004376:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800437c:	6879      	ldr	r1, [r7, #4]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	3334      	adds	r3, #52	@ 0x34
 8004384:	461a      	mov	r2, r3
 8004386:	887b      	ldrh	r3, [r7, #2]
 8004388:	f7fe fc86 	bl	8002c98 <HAL_DMA_Start_IT>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e0db      	b.n	800454e <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68da      	ldr	r2, [r3, #12]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043a4:	60da      	str	r2, [r3, #12]
      break;
 80043a6:	e06e      	b.n	8004486 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ac:	4a6a      	ldr	r2, [pc, #424]	@ (8004558 <HAL_TIM_PWM_Start_DMA+0x368>)
 80043ae:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b4:	4a69      	ldr	r2, [pc, #420]	@ (800455c <HAL_TIM_PWM_Start_DMA+0x36c>)
 80043b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043bc:	4a68      	ldr	r2, [pc, #416]	@ (8004560 <HAL_TIM_PWM_Start_DMA+0x370>)
 80043be:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80043c4:	6879      	ldr	r1, [r7, #4]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	3338      	adds	r3, #56	@ 0x38
 80043cc:	461a      	mov	r2, r3
 80043ce:	887b      	ldrh	r3, [r7, #2]
 80043d0:	f7fe fc62 	bl	8002c98 <HAL_DMA_Start_IT>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e0b7      	b.n	800454e <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68da      	ldr	r2, [r3, #12]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043ec:	60da      	str	r2, [r3, #12]
      break;
 80043ee:	e04a      	b.n	8004486 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f4:	4a58      	ldr	r2, [pc, #352]	@ (8004558 <HAL_TIM_PWM_Start_DMA+0x368>)
 80043f6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fc:	4a57      	ldr	r2, [pc, #348]	@ (800455c <HAL_TIM_PWM_Start_DMA+0x36c>)
 80043fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004404:	4a56      	ldr	r2, [pc, #344]	@ (8004560 <HAL_TIM_PWM_Start_DMA+0x370>)
 8004406:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800440c:	6879      	ldr	r1, [r7, #4]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	333c      	adds	r3, #60	@ 0x3c
 8004414:	461a      	mov	r2, r3
 8004416:	887b      	ldrh	r3, [r7, #2]
 8004418:	f7fe fc3e 	bl	8002c98 <HAL_DMA_Start_IT>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e093      	b.n	800454e <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	68da      	ldr	r2, [r3, #12]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004434:	60da      	str	r2, [r3, #12]
      break;
 8004436:	e026      	b.n	8004486 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800443c:	4a46      	ldr	r2, [pc, #280]	@ (8004558 <HAL_TIM_PWM_Start_DMA+0x368>)
 800443e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004444:	4a45      	ldr	r2, [pc, #276]	@ (800455c <HAL_TIM_PWM_Start_DMA+0x36c>)
 8004446:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800444c:	4a44      	ldr	r2, [pc, #272]	@ (8004560 <HAL_TIM_PWM_Start_DMA+0x370>)
 800444e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004454:	6879      	ldr	r1, [r7, #4]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	3340      	adds	r3, #64	@ 0x40
 800445c:	461a      	mov	r2, r3
 800445e:	887b      	ldrh	r3, [r7, #2]
 8004460:	f7fe fc1a 	bl	8002c98 <HAL_DMA_Start_IT>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e06f      	b.n	800454e <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	68da      	ldr	r2, [r3, #12]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800447c:	60da      	str	r2, [r3, #12]
      break;
 800447e:	e002      	b.n	8004486 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	75fb      	strb	r3, [r7, #23]
      break;
 8004484:	bf00      	nop
  }

  if (status == HAL_OK)
 8004486:	7dfb      	ldrb	r3, [r7, #23]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d15f      	bne.n	800454c <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2201      	movs	r2, #1
 8004492:	68b9      	ldr	r1, [r7, #8]
 8004494:	4618      	mov	r0, r3
 8004496:	f001 fb0d 	bl	8005ab4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a31      	ldr	r2, [pc, #196]	@ (8004564 <HAL_TIM_PWM_Start_DMA+0x374>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d004      	beq.n	80044ae <HAL_TIM_PWM_Start_DMA+0x2be>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a2f      	ldr	r2, [pc, #188]	@ (8004568 <HAL_TIM_PWM_Start_DMA+0x378>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d101      	bne.n	80044b2 <HAL_TIM_PWM_Start_DMA+0x2c2>
 80044ae:	2301      	movs	r3, #1
 80044b0:	e000      	b.n	80044b4 <HAL_TIM_PWM_Start_DMA+0x2c4>
 80044b2:	2300      	movs	r3, #0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d007      	beq.n	80044c8 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80044c6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a25      	ldr	r2, [pc, #148]	@ (8004564 <HAL_TIM_PWM_Start_DMA+0x374>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d022      	beq.n	8004518 <HAL_TIM_PWM_Start_DMA+0x328>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044da:	d01d      	beq.n	8004518 <HAL_TIM_PWM_Start_DMA+0x328>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a22      	ldr	r2, [pc, #136]	@ (800456c <HAL_TIM_PWM_Start_DMA+0x37c>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d018      	beq.n	8004518 <HAL_TIM_PWM_Start_DMA+0x328>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a21      	ldr	r2, [pc, #132]	@ (8004570 <HAL_TIM_PWM_Start_DMA+0x380>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d013      	beq.n	8004518 <HAL_TIM_PWM_Start_DMA+0x328>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a1f      	ldr	r2, [pc, #124]	@ (8004574 <HAL_TIM_PWM_Start_DMA+0x384>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d00e      	beq.n	8004518 <HAL_TIM_PWM_Start_DMA+0x328>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a1a      	ldr	r2, [pc, #104]	@ (8004568 <HAL_TIM_PWM_Start_DMA+0x378>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d009      	beq.n	8004518 <HAL_TIM_PWM_Start_DMA+0x328>
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a1b      	ldr	r2, [pc, #108]	@ (8004578 <HAL_TIM_PWM_Start_DMA+0x388>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d004      	beq.n	8004518 <HAL_TIM_PWM_Start_DMA+0x328>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a1a      	ldr	r2, [pc, #104]	@ (800457c <HAL_TIM_PWM_Start_DMA+0x38c>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d111      	bne.n	800453c <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	f003 0307 	and.w	r3, r3, #7
 8004522:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	2b06      	cmp	r3, #6
 8004528:	d010      	beq.n	800454c <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f042 0201 	orr.w	r2, r2, #1
 8004538:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800453a:	e007      	b.n	800454c <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f042 0201 	orr.w	r2, r2, #1
 800454a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800454c:	7dfb      	ldrb	r3, [r7, #23]
}
 800454e:	4618      	mov	r0, r3
 8004550:	3718      	adds	r7, #24
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	08005173 	.word	0x08005173
 800455c:	0800521b 	.word	0x0800521b
 8004560:	080050e1 	.word	0x080050e1
 8004564:	40010000 	.word	0x40010000
 8004568:	40010400 	.word	0x40010400
 800456c:	40000400 	.word	0x40000400
 8004570:	40000800 	.word	0x40000800
 8004574:	40000c00 	.word	0x40000c00
 8004578:	40014000 	.word	0x40014000
 800457c:	40001800 	.word	0x40001800

08004580 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d101      	bne.n	8004592 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e041      	b.n	8004616 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004598:	b2db      	uxtb	r3, r3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d106      	bne.n	80045ac <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 f839 	bl	800461e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2202      	movs	r2, #2
 80045b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	3304      	adds	r3, #4
 80045bc:	4619      	mov	r1, r3
 80045be:	4610      	mov	r0, r2
 80045c0:	f000 fef8 	bl	80053b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3708      	adds	r7, #8
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800461e:	b480      	push	{r7}
 8004620:	b083      	sub	sp, #12
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004626:	bf00      	nop
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr

08004632 <HAL_TIM_IC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b082      	sub	sp, #8
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2200      	movs	r2, #0
 8004642:	6839      	ldr	r1, [r7, #0]
 8004644:	4618      	mov	r0, r3
 8004646:	f001 fa35 	bl	8005ab4 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	6a1a      	ldr	r2, [r3, #32]
 8004650:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004654:	4013      	ands	r3, r2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d10f      	bne.n	800467a <HAL_TIM_IC_Stop+0x48>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	6a1a      	ldr	r2, [r3, #32]
 8004660:	f240 4344 	movw	r3, #1092	@ 0x444
 8004664:	4013      	ands	r3, r2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d107      	bne.n	800467a <HAL_TIM_IC_Stop+0x48>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f022 0201 	bic.w	r2, r2, #1
 8004678:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d104      	bne.n	800468a <HAL_TIM_IC_Stop+0x58>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004688:	e013      	b.n	80046b2 <HAL_TIM_IC_Stop+0x80>
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	2b04      	cmp	r3, #4
 800468e:	d104      	bne.n	800469a <HAL_TIM_IC_Stop+0x68>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004698:	e00b      	b.n	80046b2 <HAL_TIM_IC_Stop+0x80>
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	2b08      	cmp	r3, #8
 800469e:	d104      	bne.n	80046aa <HAL_TIM_IC_Stop+0x78>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046a8:	e003      	b.n	80046b2 <HAL_TIM_IC_Stop+0x80>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d104      	bne.n	80046c2 <HAL_TIM_IC_Stop+0x90>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046c0:	e013      	b.n	80046ea <HAL_TIM_IC_Stop+0xb8>
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	2b04      	cmp	r3, #4
 80046c6:	d104      	bne.n	80046d2 <HAL_TIM_IC_Stop+0xa0>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046d0:	e00b      	b.n	80046ea <HAL_TIM_IC_Stop+0xb8>
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	2b08      	cmp	r3, #8
 80046d6:	d104      	bne.n	80046e2 <HAL_TIM_IC_Stop+0xb0>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046e0:	e003      	b.n	80046ea <HAL_TIM_IC_Stop+0xb8>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3708      	adds	r7, #8
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b086      	sub	sp, #24
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	607a      	str	r2, [r7, #4]
 8004700:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004702:	2300      	movs	r3, #0
 8004704:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d104      	bne.n	8004716 <HAL_TIM_IC_Start_DMA+0x22>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004712:	b2db      	uxtb	r3, r3
 8004714:	e013      	b.n	800473e <HAL_TIM_IC_Start_DMA+0x4a>
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	2b04      	cmp	r3, #4
 800471a:	d104      	bne.n	8004726 <HAL_TIM_IC_Start_DMA+0x32>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004722:	b2db      	uxtb	r3, r3
 8004724:	e00b      	b.n	800473e <HAL_TIM_IC_Start_DMA+0x4a>
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	2b08      	cmp	r3, #8
 800472a:	d104      	bne.n	8004736 <HAL_TIM_IC_Start_DMA+0x42>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004732:	b2db      	uxtb	r3, r3
 8004734:	e003      	b.n	800473e <HAL_TIM_IC_Start_DMA+0x4a>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800473c:	b2db      	uxtb	r3, r3
 800473e:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d104      	bne.n	8004750 <HAL_TIM_IC_Start_DMA+0x5c>
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800474c:	b2db      	uxtb	r3, r3
 800474e:	e013      	b.n	8004778 <HAL_TIM_IC_Start_DMA+0x84>
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2b04      	cmp	r3, #4
 8004754:	d104      	bne.n	8004760 <HAL_TIM_IC_Start_DMA+0x6c>
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800475c:	b2db      	uxtb	r3, r3
 800475e:	e00b      	b.n	8004778 <HAL_TIM_IC_Start_DMA+0x84>
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	2b08      	cmp	r3, #8
 8004764:	d104      	bne.n	8004770 <HAL_TIM_IC_Start_DMA+0x7c>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800476c:	b2db      	uxtb	r3, r3
 800476e:	e003      	b.n	8004778 <HAL_TIM_IC_Start_DMA+0x84>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004776:	b2db      	uxtb	r3, r3
 8004778:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800477a:	7dbb      	ldrb	r3, [r7, #22]
 800477c:	2b02      	cmp	r3, #2
 800477e:	d002      	beq.n	8004786 <HAL_TIM_IC_Start_DMA+0x92>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8004780:	7d7b      	ldrb	r3, [r7, #21]
 8004782:	2b02      	cmp	r3, #2
 8004784:	d101      	bne.n	800478a <HAL_TIM_IC_Start_DMA+0x96>
  {
    return HAL_BUSY;
 8004786:	2302      	movs	r3, #2
 8004788:	e146      	b.n	8004a18 <HAL_TIM_IC_Start_DMA+0x324>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800478a:	7dbb      	ldrb	r3, [r7, #22]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d143      	bne.n	8004818 <HAL_TIM_IC_Start_DMA+0x124>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8004790:	7d7b      	ldrb	r3, [r7, #21]
 8004792:	2b01      	cmp	r3, #1
 8004794:	d140      	bne.n	8004818 <HAL_TIM_IC_Start_DMA+0x124>
  {
    if ((pData == NULL) || (Length == 0U))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d002      	beq.n	80047a2 <HAL_TIM_IC_Start_DMA+0xae>
 800479c:	887b      	ldrh	r3, [r7, #2]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d101      	bne.n	80047a6 <HAL_TIM_IC_Start_DMA+0xb2>
    {
      return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e138      	b.n	8004a18 <HAL_TIM_IC_Start_DMA+0x324>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d104      	bne.n	80047b6 <HAL_TIM_IC_Start_DMA+0xc2>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2202      	movs	r2, #2
 80047b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047b4:	e013      	b.n	80047de <HAL_TIM_IC_Start_DMA+0xea>
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	2b04      	cmp	r3, #4
 80047ba:	d104      	bne.n	80047c6 <HAL_TIM_IC_Start_DMA+0xd2>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2202      	movs	r2, #2
 80047c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047c4:	e00b      	b.n	80047de <HAL_TIM_IC_Start_DMA+0xea>
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	2b08      	cmp	r3, #8
 80047ca:	d104      	bne.n	80047d6 <HAL_TIM_IC_Start_DMA+0xe2>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2202      	movs	r2, #2
 80047d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047d4:	e003      	b.n	80047de <HAL_TIM_IC_Start_DMA+0xea>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2202      	movs	r2, #2
 80047da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d104      	bne.n	80047ee <HAL_TIM_IC_Start_DMA+0xfa>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2202      	movs	r2, #2
 80047e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    if ((pData == NULL) || (Length == 0U))
 80047ec:	e016      	b.n	800481c <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2b04      	cmp	r3, #4
 80047f2:	d104      	bne.n	80047fe <HAL_TIM_IC_Start_DMA+0x10a>
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2202      	movs	r2, #2
 80047f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    if ((pData == NULL) || (Length == 0U))
 80047fc:	e00e      	b.n	800481c <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	2b08      	cmp	r3, #8
 8004802:	d104      	bne.n	800480e <HAL_TIM_IC_Start_DMA+0x11a>
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2202      	movs	r2, #2
 8004808:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 800480c:	e006      	b.n	800481c <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2202      	movs	r2, #2
 8004812:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 8004816:	e001      	b.n	800481c <HAL_TIM_IC_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e0fd      	b.n	8004a18 <HAL_TIM_IC_Start_DMA+0x324>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2201      	movs	r2, #1
 8004822:	68b9      	ldr	r1, [r7, #8]
 8004824:	4618      	mov	r0, r3
 8004826:	f001 f945 	bl	8005ab4 <TIM_CCxChannelCmd>

  switch (Channel)
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	2b0c      	cmp	r3, #12
 800482e:	f200 80ad 	bhi.w	800498c <HAL_TIM_IC_Start_DMA+0x298>
 8004832:	a201      	add	r2, pc, #4	@ (adr r2, 8004838 <HAL_TIM_IC_Start_DMA+0x144>)
 8004834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004838:	0800486d 	.word	0x0800486d
 800483c:	0800498d 	.word	0x0800498d
 8004840:	0800498d 	.word	0x0800498d
 8004844:	0800498d 	.word	0x0800498d
 8004848:	080048b5 	.word	0x080048b5
 800484c:	0800498d 	.word	0x0800498d
 8004850:	0800498d 	.word	0x0800498d
 8004854:	0800498d 	.word	0x0800498d
 8004858:	080048fd 	.word	0x080048fd
 800485c:	0800498d 	.word	0x0800498d
 8004860:	0800498d 	.word	0x0800498d
 8004864:	0800498d 	.word	0x0800498d
 8004868:	08004945 	.word	0x08004945
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004870:	4a6b      	ldr	r2, [pc, #428]	@ (8004a20 <HAL_TIM_IC_Start_DMA+0x32c>)
 8004872:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004878:	4a6a      	ldr	r2, [pc, #424]	@ (8004a24 <HAL_TIM_IC_Start_DMA+0x330>)
 800487a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004880:	4a69      	ldr	r2, [pc, #420]	@ (8004a28 <HAL_TIM_IC_Start_DMA+0x334>)
 8004882:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	3334      	adds	r3, #52	@ 0x34
 800488e:	4619      	mov	r1, r3
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	887b      	ldrh	r3, [r7, #2]
 8004894:	f7fe fa00 	bl	8002c98 <HAL_DMA_Start_IT>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d001      	beq.n	80048a2 <HAL_TIM_IC_Start_DMA+0x1ae>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e0ba      	b.n	8004a18 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68da      	ldr	r2, [r3, #12]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048b0:	60da      	str	r2, [r3, #12]
      break;
 80048b2:	e06e      	b.n	8004992 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b8:	4a59      	ldr	r2, [pc, #356]	@ (8004a20 <HAL_TIM_IC_Start_DMA+0x32c>)
 80048ba:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c0:	4a58      	ldr	r2, [pc, #352]	@ (8004a24 <HAL_TIM_IC_Start_DMA+0x330>)
 80048c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c8:	4a57      	ldr	r2, [pc, #348]	@ (8004a28 <HAL_TIM_IC_Start_DMA+0x334>)
 80048ca:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	3338      	adds	r3, #56	@ 0x38
 80048d6:	4619      	mov	r1, r3
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	887b      	ldrh	r3, [r7, #2]
 80048dc:	f7fe f9dc 	bl	8002c98 <HAL_DMA_Start_IT>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <HAL_TIM_IC_Start_DMA+0x1f6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e096      	b.n	8004a18 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68da      	ldr	r2, [r3, #12]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048f8:	60da      	str	r2, [r3, #12]
      break;
 80048fa:	e04a      	b.n	8004992 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004900:	4a47      	ldr	r2, [pc, #284]	@ (8004a20 <HAL_TIM_IC_Start_DMA+0x32c>)
 8004902:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004908:	4a46      	ldr	r2, [pc, #280]	@ (8004a24 <HAL_TIM_IC_Start_DMA+0x330>)
 800490a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004910:	4a45      	ldr	r2, [pc, #276]	@ (8004a28 <HAL_TIM_IC_Start_DMA+0x334>)
 8004912:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	333c      	adds	r3, #60	@ 0x3c
 800491e:	4619      	mov	r1, r3
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	887b      	ldrh	r3, [r7, #2]
 8004924:	f7fe f9b8 	bl	8002c98 <HAL_DMA_Start_IT>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <HAL_TIM_IC_Start_DMA+0x23e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e072      	b.n	8004a18 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	68da      	ldr	r2, [r3, #12]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004940:	60da      	str	r2, [r3, #12]
      break;
 8004942:	e026      	b.n	8004992 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004948:	4a35      	ldr	r2, [pc, #212]	@ (8004a20 <HAL_TIM_IC_Start_DMA+0x32c>)
 800494a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004950:	4a34      	ldr	r2, [pc, #208]	@ (8004a24 <HAL_TIM_IC_Start_DMA+0x330>)
 8004952:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004958:	4a33      	ldr	r2, [pc, #204]	@ (8004a28 <HAL_TIM_IC_Start_DMA+0x334>)
 800495a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	3340      	adds	r3, #64	@ 0x40
 8004966:	4619      	mov	r1, r3
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	887b      	ldrh	r3, [r7, #2]
 800496c:	f7fe f994 	bl	8002c98 <HAL_DMA_Start_IT>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d001      	beq.n	800497a <HAL_TIM_IC_Start_DMA+0x286>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e04e      	b.n	8004a18 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68da      	ldr	r2, [r3, #12]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004988:	60da      	str	r2, [r3, #12]
      break;
 800498a:	e002      	b.n	8004992 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    default:
      status = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	75fb      	strb	r3, [r7, #23]
      break;
 8004990:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a25      	ldr	r2, [pc, #148]	@ (8004a2c <HAL_TIM_IC_Start_DMA+0x338>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d022      	beq.n	80049e2 <HAL_TIM_IC_Start_DMA+0x2ee>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a4:	d01d      	beq.n	80049e2 <HAL_TIM_IC_Start_DMA+0x2ee>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a21      	ldr	r2, [pc, #132]	@ (8004a30 <HAL_TIM_IC_Start_DMA+0x33c>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d018      	beq.n	80049e2 <HAL_TIM_IC_Start_DMA+0x2ee>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a1f      	ldr	r2, [pc, #124]	@ (8004a34 <HAL_TIM_IC_Start_DMA+0x340>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d013      	beq.n	80049e2 <HAL_TIM_IC_Start_DMA+0x2ee>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a1e      	ldr	r2, [pc, #120]	@ (8004a38 <HAL_TIM_IC_Start_DMA+0x344>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d00e      	beq.n	80049e2 <HAL_TIM_IC_Start_DMA+0x2ee>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a1c      	ldr	r2, [pc, #112]	@ (8004a3c <HAL_TIM_IC_Start_DMA+0x348>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d009      	beq.n	80049e2 <HAL_TIM_IC_Start_DMA+0x2ee>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a1b      	ldr	r2, [pc, #108]	@ (8004a40 <HAL_TIM_IC_Start_DMA+0x34c>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d004      	beq.n	80049e2 <HAL_TIM_IC_Start_DMA+0x2ee>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a19      	ldr	r2, [pc, #100]	@ (8004a44 <HAL_TIM_IC_Start_DMA+0x350>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d111      	bne.n	8004a06 <HAL_TIM_IC_Start_DMA+0x312>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	f003 0307 	and.w	r3, r3, #7
 80049ec:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	2b06      	cmp	r3, #6
 80049f2:	d010      	beq.n	8004a16 <HAL_TIM_IC_Start_DMA+0x322>
    {
      __HAL_TIM_ENABLE(htim);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f042 0201 	orr.w	r2, r2, #1
 8004a02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a04:	e007      	b.n	8004a16 <HAL_TIM_IC_Start_DMA+0x322>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f042 0201 	orr.w	r2, r2, #1
 8004a14:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004a16:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3718      	adds	r7, #24
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	08005283 	.word	0x08005283
 8004a24:	0800534b 	.word	0x0800534b
 8004a28:	080050e1 	.word	0x080050e1
 8004a2c:	40010000 	.word	0x40010000
 8004a30:	40000400 	.word	0x40000400
 8004a34:	40000800 	.word	0x40000800
 8004a38:	40000c00 	.word	0x40000c00
 8004a3c:	40010400 	.word	0x40010400
 8004a40:	40014000 	.word	0x40014000
 8004a44:	40001800 	.word	0x40001800

08004a48 <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a52:	2300      	movs	r3, #0
 8004a54:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	6839      	ldr	r1, [r7, #0]
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f001 f828 	bl	8005ab4 <TIM_CCxChannelCmd>

  switch (Channel)
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	2b0c      	cmp	r3, #12
 8004a68:	d854      	bhi.n	8004b14 <HAL_TIM_IC_Stop_DMA+0xcc>
 8004a6a:	a201      	add	r2, pc, #4	@ (adr r2, 8004a70 <HAL_TIM_IC_Stop_DMA+0x28>)
 8004a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a70:	08004aa5 	.word	0x08004aa5
 8004a74:	08004b15 	.word	0x08004b15
 8004a78:	08004b15 	.word	0x08004b15
 8004a7c:	08004b15 	.word	0x08004b15
 8004a80:	08004ac1 	.word	0x08004ac1
 8004a84:	08004b15 	.word	0x08004b15
 8004a88:	08004b15 	.word	0x08004b15
 8004a8c:	08004b15 	.word	0x08004b15
 8004a90:	08004add 	.word	0x08004add
 8004a94:	08004b15 	.word	0x08004b15
 8004a98:	08004b15 	.word	0x08004b15
 8004a9c:	08004b15 	.word	0x08004b15
 8004aa0:	08004af9 	.word	0x08004af9
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68da      	ldr	r2, [r3, #12]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004ab2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7fe f945 	bl	8002d48 <HAL_DMA_Abort_IT>
      break;
 8004abe:	e02c      	b.n	8004b1a <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68da      	ldr	r2, [r3, #12]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ace:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f7fe f937 	bl	8002d48 <HAL_DMA_Abort_IT>
      break;
 8004ada:	e01e      	b.n	8004b1a <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68da      	ldr	r2, [r3, #12]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004aea:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af0:	4618      	mov	r0, r3
 8004af2:	f7fe f929 	bl	8002d48 <HAL_DMA_Abort_IT>
      break;
 8004af6:	e010      	b.n	8004b1a <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68da      	ldr	r2, [r3, #12]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004b06:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f7fe f91b 	bl	8002d48 <HAL_DMA_Abort_IT>
      break;
 8004b12:	e002      	b.n	8004b1a <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    default:
      status = HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	73fb      	strb	r3, [r7, #15]
      break;
 8004b18:	bf00      	nop
  }

  if (status == HAL_OK)
 8004b1a:	7bfb      	ldrb	r3, [r7, #15]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d14f      	bne.n	8004bc0 <HAL_TIM_IC_Stop_DMA+0x178>
  {
    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6a1a      	ldr	r2, [r3, #32]
 8004b26:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d10f      	bne.n	8004b50 <HAL_TIM_IC_Stop_DMA+0x108>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	6a1a      	ldr	r2, [r3, #32]
 8004b36:	f240 4344 	movw	r3, #1092	@ 0x444
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d107      	bne.n	8004b50 <HAL_TIM_IC_Stop_DMA+0x108>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 0201 	bic.w	r2, r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d104      	bne.n	8004b60 <HAL_TIM_IC_Stop_DMA+0x118>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b5e:	e013      	b.n	8004b88 <HAL_TIM_IC_Stop_DMA+0x140>
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	2b04      	cmp	r3, #4
 8004b64:	d104      	bne.n	8004b70 <HAL_TIM_IC_Stop_DMA+0x128>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b6e:	e00b      	b.n	8004b88 <HAL_TIM_IC_Stop_DMA+0x140>
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	2b08      	cmp	r3, #8
 8004b74:	d104      	bne.n	8004b80 <HAL_TIM_IC_Stop_DMA+0x138>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b7e:	e003      	b.n	8004b88 <HAL_TIM_IC_Stop_DMA+0x140>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d104      	bne.n	8004b98 <HAL_TIM_IC_Stop_DMA+0x150>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b96:	e013      	b.n	8004bc0 <HAL_TIM_IC_Stop_DMA+0x178>
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	2b04      	cmp	r3, #4
 8004b9c:	d104      	bne.n	8004ba8 <HAL_TIM_IC_Stop_DMA+0x160>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ba6:	e00b      	b.n	8004bc0 <HAL_TIM_IC_Stop_DMA+0x178>
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	2b08      	cmp	r3, #8
 8004bac:	d104      	bne.n	8004bb8 <HAL_TIM_IC_Stop_DMA+0x170>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bb6:	e003      	b.n	8004bc0 <HAL_TIM_IC_Stop_DMA+0x178>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8004bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3710      	adds	r7, #16
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop

08004bcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d020      	beq.n	8004c30 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f003 0302 	and.w	r3, r3, #2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d01b      	beq.n	8004c30 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f06f 0202 	mvn.w	r2, #2
 8004c00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2201      	movs	r2, #1
 8004c06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	699b      	ldr	r3, [r3, #24]
 8004c0e:	f003 0303 	and.w	r3, r3, #3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d003      	beq.n	8004c1e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 fa30 	bl	800507c <HAL_TIM_IC_CaptureCallback>
 8004c1c:	e005      	b.n	8004c2a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 fa22 	bl	8005068 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f7fc ff51 	bl	8001acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	f003 0304 	and.w	r3, r3, #4
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d020      	beq.n	8004c7c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f003 0304 	and.w	r3, r3, #4
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d01b      	beq.n	8004c7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f06f 0204 	mvn.w	r2, #4
 8004c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2202      	movs	r2, #2
 8004c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	699b      	ldr	r3, [r3, #24]
 8004c5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d003      	beq.n	8004c6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 fa0a 	bl	800507c <HAL_TIM_IC_CaptureCallback>
 8004c68:	e005      	b.n	8004c76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 f9fc 	bl	8005068 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f7fc ff2b 	bl	8001acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	f003 0308 	and.w	r3, r3, #8
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d020      	beq.n	8004cc8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f003 0308 	and.w	r3, r3, #8
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d01b      	beq.n	8004cc8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f06f 0208 	mvn.w	r2, #8
 8004c98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2204      	movs	r2, #4
 8004c9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	69db      	ldr	r3, [r3, #28]
 8004ca6:	f003 0303 	and.w	r3, r3, #3
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d003      	beq.n	8004cb6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 f9e4 	bl	800507c <HAL_TIM_IC_CaptureCallback>
 8004cb4:	e005      	b.n	8004cc2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 f9d6 	bl	8005068 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f7fc ff05 	bl	8001acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	f003 0310 	and.w	r3, r3, #16
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d020      	beq.n	8004d14 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	f003 0310 	and.w	r3, r3, #16
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d01b      	beq.n	8004d14 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f06f 0210 	mvn.w	r2, #16
 8004ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2208      	movs	r2, #8
 8004cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d003      	beq.n	8004d02 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 f9be 	bl	800507c <HAL_TIM_IC_CaptureCallback>
 8004d00:	e005      	b.n	8004d0e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 f9b0 	bl	8005068 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f7fc fedf 	bl	8001acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	f003 0301 	and.w	r3, r3, #1
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00c      	beq.n	8004d38 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f003 0301 	and.w	r3, r3, #1
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d007      	beq.n	8004d38 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f06f 0201 	mvn.w	r2, #1
 8004d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f7fd fa1c 	bl	8002170 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00c      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d007      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 ff58 	bl	8005c0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00c      	beq.n	8004d80 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d007      	beq.n	8004d80 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 f99c 	bl	80050b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	f003 0320 	and.w	r3, r3, #32
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00c      	beq.n	8004da4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f003 0320 	and.w	r3, r3, #32
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d007      	beq.n	8004da4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f06f 0220 	mvn.w	r2, #32
 8004d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f000 ff2a 	bl	8005bf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004da4:	bf00      	nop
 8004da6:	3710      	adds	r7, #16
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b086      	sub	sp, #24
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004db8:	2300      	movs	r3, #0
 8004dba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d101      	bne.n	8004dca <HAL_TIM_IC_ConfigChannel+0x1e>
 8004dc6:	2302      	movs	r3, #2
 8004dc8:	e088      	b.n	8004edc <HAL_TIM_IC_ConfigChannel+0x130>
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2201      	movs	r2, #1
 8004dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d11b      	bne.n	8004e10 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004de8:	f000 fd3a 	bl	8005860 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	699a      	ldr	r2, [r3, #24]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f022 020c 	bic.w	r2, r2, #12
 8004dfa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6999      	ldr	r1, [r3, #24]
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	689a      	ldr	r2, [r3, #8]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	619a      	str	r2, [r3, #24]
 8004e0e:	e060      	b.n	8004ed2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2b04      	cmp	r3, #4
 8004e14:	d11c      	bne.n	8004e50 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004e26:	f000 fd8f 	bl	8005948 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	699a      	ldr	r2, [r3, #24]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004e38:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	6999      	ldr	r1, [r3, #24]
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	021a      	lsls	r2, r3, #8
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	619a      	str	r2, [r3, #24]
 8004e4e:	e040      	b.n	8004ed2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2b08      	cmp	r3, #8
 8004e54:	d11b      	bne.n	8004e8e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004e66:	f000 fdac 	bl	80059c2 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	69da      	ldr	r2, [r3, #28]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f022 020c 	bic.w	r2, r2, #12
 8004e78:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	69d9      	ldr	r1, [r3, #28]
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	689a      	ldr	r2, [r3, #8]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	61da      	str	r2, [r3, #28]
 8004e8c:	e021      	b.n	8004ed2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b0c      	cmp	r3, #12
 8004e92:	d11c      	bne.n	8004ece <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004ea4:	f000 fdc9 	bl	8005a3a <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	69da      	ldr	r2, [r3, #28]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004eb6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	69d9      	ldr	r1, [r3, #28]
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	021a      	lsls	r2, r3, #8
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	61da      	str	r2, [r3, #28]
 8004ecc:	e001      	b.n	8004ed2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3718      	adds	r7, #24
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d101      	bne.n	8004f02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004efe:	2302      	movs	r3, #2
 8004f00:	e0ae      	b.n	8005060 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2201      	movs	r2, #1
 8004f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b0c      	cmp	r3, #12
 8004f0e:	f200 809f 	bhi.w	8005050 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f12:	a201      	add	r2, pc, #4	@ (adr r2, 8004f18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f18:	08004f4d 	.word	0x08004f4d
 8004f1c:	08005051 	.word	0x08005051
 8004f20:	08005051 	.word	0x08005051
 8004f24:	08005051 	.word	0x08005051
 8004f28:	08004f8d 	.word	0x08004f8d
 8004f2c:	08005051 	.word	0x08005051
 8004f30:	08005051 	.word	0x08005051
 8004f34:	08005051 	.word	0x08005051
 8004f38:	08004fcf 	.word	0x08004fcf
 8004f3c:	08005051 	.word	0x08005051
 8004f40:	08005051 	.word	0x08005051
 8004f44:	08005051 	.word	0x08005051
 8004f48:	0800500f 	.word	0x0800500f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68b9      	ldr	r1, [r7, #8]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f000 fad4 	bl	8005500 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	699a      	ldr	r2, [r3, #24]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f042 0208 	orr.w	r2, r2, #8
 8004f66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	699a      	ldr	r2, [r3, #24]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f022 0204 	bic.w	r2, r2, #4
 8004f76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	6999      	ldr	r1, [r3, #24]
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	691a      	ldr	r2, [r3, #16]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	430a      	orrs	r2, r1
 8004f88:	619a      	str	r2, [r3, #24]
      break;
 8004f8a:	e064      	b.n	8005056 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68b9      	ldr	r1, [r7, #8]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f000 fb24 	bl	80055e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	699a      	ldr	r2, [r3, #24]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	699a      	ldr	r2, [r3, #24]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6999      	ldr	r1, [r3, #24]
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	021a      	lsls	r2, r3, #8
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	619a      	str	r2, [r3, #24]
      break;
 8004fcc:	e043      	b.n	8005056 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68b9      	ldr	r1, [r7, #8]
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f000 fb79 	bl	80056cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	69da      	ldr	r2, [r3, #28]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f042 0208 	orr.w	r2, r2, #8
 8004fe8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	69da      	ldr	r2, [r3, #28]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f022 0204 	bic.w	r2, r2, #4
 8004ff8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	69d9      	ldr	r1, [r3, #28]
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	691a      	ldr	r2, [r3, #16]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	430a      	orrs	r2, r1
 800500a:	61da      	str	r2, [r3, #28]
      break;
 800500c:	e023      	b.n	8005056 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68b9      	ldr	r1, [r7, #8]
 8005014:	4618      	mov	r0, r3
 8005016:	f000 fbcd 	bl	80057b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	69da      	ldr	r2, [r3, #28]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005028:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	69da      	ldr	r2, [r3, #28]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005038:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	69d9      	ldr	r1, [r3, #28]
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	021a      	lsls	r2, r3, #8
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	430a      	orrs	r2, r1
 800504c:	61da      	str	r2, [r3, #28]
      break;
 800504e:	e002      	b.n	8005056 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	75fb      	strb	r3, [r7, #23]
      break;
 8005054:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800505e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005060:	4618      	mov	r0, r3
 8005062:	3718      	adds	r7, #24
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005084:	bf00      	nop
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80050ac:	bf00      	nop
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050c0:	bf00      	nop
 80050c2:	370c      	adds	r7, #12
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr

080050cc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ec:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d107      	bne.n	8005108 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2201      	movs	r2, #1
 80050fc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2201      	movs	r2, #1
 8005102:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005106:	e02a      	b.n	800515e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	429a      	cmp	r2, r3
 8005110:	d107      	bne.n	8005122 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2202      	movs	r2, #2
 8005116:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005120:	e01d      	b.n	800515e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	429a      	cmp	r2, r3
 800512a:	d107      	bne.n	800513c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2204      	movs	r2, #4
 8005130:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800513a:	e010      	b.n	800515e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	429a      	cmp	r2, r3
 8005144:	d107      	bne.n	8005156 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2208      	movs	r2, #8
 800514a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005154:	e003      	b.n	800515e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f7ff ffb4 	bl	80050cc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	771a      	strb	r2, [r3, #28]
}
 800516a:	bf00      	nop
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005172:	b580      	push	{r7, lr}
 8005174:	b084      	sub	sp, #16
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800517e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	429a      	cmp	r2, r3
 8005188:	d10b      	bne.n	80051a2 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2201      	movs	r2, #1
 800518e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	69db      	ldr	r3, [r3, #28]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d136      	bne.n	8005206 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051a0:	e031      	b.n	8005206 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d10b      	bne.n	80051c4 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2202      	movs	r2, #2
 80051b0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	69db      	ldr	r3, [r3, #28]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d125      	bne.n	8005206 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051c2:	e020      	b.n	8005206 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	429a      	cmp	r2, r3
 80051cc:	d10b      	bne.n	80051e6 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2204      	movs	r2, #4
 80051d2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	69db      	ldr	r3, [r3, #28]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d114      	bne.n	8005206 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051e4:	e00f      	b.n	8005206 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d10a      	bne.n	8005206 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2208      	movs	r2, #8
 80051f4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d103      	bne.n	8005206 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f7fc fc60 	bl	8001acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	771a      	strb	r2, [r3, #28]
}
 8005212:	bf00      	nop
 8005214:	3710      	adds	r7, #16
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}

0800521a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800521a:	b580      	push	{r7, lr}
 800521c:	b084      	sub	sp, #16
 800521e:	af00      	add	r7, sp, #0
 8005220:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005226:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	429a      	cmp	r2, r3
 8005230:	d103      	bne.n	800523a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2201      	movs	r2, #1
 8005236:	771a      	strb	r2, [r3, #28]
 8005238:	e019      	b.n	800526e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	429a      	cmp	r2, r3
 8005242:	d103      	bne.n	800524c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2202      	movs	r2, #2
 8005248:	771a      	strb	r2, [r3, #28]
 800524a:	e010      	b.n	800526e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	429a      	cmp	r2, r3
 8005254:	d103      	bne.n	800525e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2204      	movs	r2, #4
 800525a:	771a      	strb	r2, [r3, #28]
 800525c:	e007      	b.n	800526e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	429a      	cmp	r2, r3
 8005266:	d102      	bne.n	800526e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2208      	movs	r2, #8
 800526c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800526e:	68f8      	ldr	r0, [r7, #12]
 8005270:	f7ff ff18 	bl	80050a4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	771a      	strb	r2, [r3, #28]
}
 800527a:	bf00      	nop
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}

08005282 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8005282:	b580      	push	{r7, lr}
 8005284:	b084      	sub	sp, #16
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	429a      	cmp	r2, r3
 8005298:	d10f      	bne.n	80052ba <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2201      	movs	r2, #1
 800529e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	69db      	ldr	r3, [r3, #28]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d146      	bne.n	8005336 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052b8:	e03d      	b.n	8005336 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d10f      	bne.n	80052e4 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2202      	movs	r2, #2
 80052c8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	69db      	ldr	r3, [r3, #28]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d131      	bne.n	8005336 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052e2:	e028      	b.n	8005336 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d10f      	bne.n	800530e <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2204      	movs	r2, #4
 80052f2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	69db      	ldr	r3, [r3, #28]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d11c      	bne.n	8005336 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800530c:	e013      	b.n	8005336 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	429a      	cmp	r2, r3
 8005316:	d10e      	bne.n	8005336 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2208      	movs	r2, #8
 800531c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	69db      	ldr	r3, [r3, #28]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d107      	bne.n	8005336 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8005336:	68f8      	ldr	r0, [r7, #12]
 8005338:	f7ff fea0 	bl	800507c <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	771a      	strb	r2, [r3, #28]
}
 8005342:	bf00      	nop
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}

0800534a <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 800534a:	b580      	push	{r7, lr}
 800534c:	b084      	sub	sp, #16
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005356:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	429a      	cmp	r2, r3
 8005360:	d103      	bne.n	800536a <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2201      	movs	r2, #1
 8005366:	771a      	strb	r2, [r3, #28]
 8005368:	e019      	b.n	800539e <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	429a      	cmp	r2, r3
 8005372:	d103      	bne.n	800537c <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2202      	movs	r2, #2
 8005378:	771a      	strb	r2, [r3, #28]
 800537a:	e010      	b.n	800539e <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	429a      	cmp	r2, r3
 8005384:	d103      	bne.n	800538e <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2204      	movs	r2, #4
 800538a:	771a      	strb	r2, [r3, #28]
 800538c:	e007      	b.n	800539e <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	429a      	cmp	r2, r3
 8005396:	d102      	bne.n	800539e <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2208      	movs	r2, #8
 800539c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800539e:	68f8      	ldr	r0, [r7, #12]
 80053a0:	f7ff fe76 	bl	8005090 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	771a      	strb	r2, [r3, #28]
}
 80053aa:	bf00      	nop
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
	...

080053b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a43      	ldr	r2, [pc, #268]	@ (80054d4 <TIM_Base_SetConfig+0x120>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d013      	beq.n	80053f4 <TIM_Base_SetConfig+0x40>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053d2:	d00f      	beq.n	80053f4 <TIM_Base_SetConfig+0x40>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a40      	ldr	r2, [pc, #256]	@ (80054d8 <TIM_Base_SetConfig+0x124>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d00b      	beq.n	80053f4 <TIM_Base_SetConfig+0x40>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a3f      	ldr	r2, [pc, #252]	@ (80054dc <TIM_Base_SetConfig+0x128>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d007      	beq.n	80053f4 <TIM_Base_SetConfig+0x40>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a3e      	ldr	r2, [pc, #248]	@ (80054e0 <TIM_Base_SetConfig+0x12c>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d003      	beq.n	80053f4 <TIM_Base_SetConfig+0x40>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a3d      	ldr	r2, [pc, #244]	@ (80054e4 <TIM_Base_SetConfig+0x130>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d108      	bne.n	8005406 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	68fa      	ldr	r2, [r7, #12]
 8005402:	4313      	orrs	r3, r2
 8005404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a32      	ldr	r2, [pc, #200]	@ (80054d4 <TIM_Base_SetConfig+0x120>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d02b      	beq.n	8005466 <TIM_Base_SetConfig+0xb2>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005414:	d027      	beq.n	8005466 <TIM_Base_SetConfig+0xb2>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a2f      	ldr	r2, [pc, #188]	@ (80054d8 <TIM_Base_SetConfig+0x124>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d023      	beq.n	8005466 <TIM_Base_SetConfig+0xb2>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a2e      	ldr	r2, [pc, #184]	@ (80054dc <TIM_Base_SetConfig+0x128>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d01f      	beq.n	8005466 <TIM_Base_SetConfig+0xb2>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a2d      	ldr	r2, [pc, #180]	@ (80054e0 <TIM_Base_SetConfig+0x12c>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d01b      	beq.n	8005466 <TIM_Base_SetConfig+0xb2>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a2c      	ldr	r2, [pc, #176]	@ (80054e4 <TIM_Base_SetConfig+0x130>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d017      	beq.n	8005466 <TIM_Base_SetConfig+0xb2>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a2b      	ldr	r2, [pc, #172]	@ (80054e8 <TIM_Base_SetConfig+0x134>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d013      	beq.n	8005466 <TIM_Base_SetConfig+0xb2>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a2a      	ldr	r2, [pc, #168]	@ (80054ec <TIM_Base_SetConfig+0x138>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d00f      	beq.n	8005466 <TIM_Base_SetConfig+0xb2>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a29      	ldr	r2, [pc, #164]	@ (80054f0 <TIM_Base_SetConfig+0x13c>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d00b      	beq.n	8005466 <TIM_Base_SetConfig+0xb2>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a28      	ldr	r2, [pc, #160]	@ (80054f4 <TIM_Base_SetConfig+0x140>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d007      	beq.n	8005466 <TIM_Base_SetConfig+0xb2>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a27      	ldr	r2, [pc, #156]	@ (80054f8 <TIM_Base_SetConfig+0x144>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d003      	beq.n	8005466 <TIM_Base_SetConfig+0xb2>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a26      	ldr	r2, [pc, #152]	@ (80054fc <TIM_Base_SetConfig+0x148>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d108      	bne.n	8005478 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800546c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	68fa      	ldr	r2, [r7, #12]
 8005474:	4313      	orrs	r3, r2
 8005476:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	4313      	orrs	r3, r2
 8005484:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	689a      	ldr	r2, [r3, #8]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a0e      	ldr	r2, [pc, #56]	@ (80054d4 <TIM_Base_SetConfig+0x120>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d003      	beq.n	80054a6 <TIM_Base_SetConfig+0xf2>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a10      	ldr	r2, [pc, #64]	@ (80054e4 <TIM_Base_SetConfig+0x130>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d103      	bne.n	80054ae <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	691a      	ldr	r2, [r3, #16]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f043 0204 	orr.w	r2, r3, #4
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2201      	movs	r2, #1
 80054be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	601a      	str	r2, [r3, #0]
}
 80054c6:	bf00      	nop
 80054c8:	3714      	adds	r7, #20
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr
 80054d2:	bf00      	nop
 80054d4:	40010000 	.word	0x40010000
 80054d8:	40000400 	.word	0x40000400
 80054dc:	40000800 	.word	0x40000800
 80054e0:	40000c00 	.word	0x40000c00
 80054e4:	40010400 	.word	0x40010400
 80054e8:	40014000 	.word	0x40014000
 80054ec:	40014400 	.word	0x40014400
 80054f0:	40014800 	.word	0x40014800
 80054f4:	40001800 	.word	0x40001800
 80054f8:	40001c00 	.word	0x40001c00
 80054fc:	40002000 	.word	0x40002000

08005500 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005500:	b480      	push	{r7}
 8005502:	b087      	sub	sp, #28
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a1b      	ldr	r3, [r3, #32]
 800550e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a1b      	ldr	r3, [r3, #32]
 8005514:	f023 0201 	bic.w	r2, r3, #1
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	699b      	ldr	r3, [r3, #24]
 8005526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800552e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f023 0303 	bic.w	r3, r3, #3
 8005536:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	4313      	orrs	r3, r2
 8005540:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	f023 0302 	bic.w	r3, r3, #2
 8005548:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	697a      	ldr	r2, [r7, #20]
 8005550:	4313      	orrs	r3, r2
 8005552:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a20      	ldr	r2, [pc, #128]	@ (80055d8 <TIM_OC1_SetConfig+0xd8>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d003      	beq.n	8005564 <TIM_OC1_SetConfig+0x64>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a1f      	ldr	r2, [pc, #124]	@ (80055dc <TIM_OC1_SetConfig+0xdc>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d10c      	bne.n	800557e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	f023 0308 	bic.w	r3, r3, #8
 800556a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	697a      	ldr	r2, [r7, #20]
 8005572:	4313      	orrs	r3, r2
 8005574:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	f023 0304 	bic.w	r3, r3, #4
 800557c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a15      	ldr	r2, [pc, #84]	@ (80055d8 <TIM_OC1_SetConfig+0xd8>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d003      	beq.n	800558e <TIM_OC1_SetConfig+0x8e>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a14      	ldr	r2, [pc, #80]	@ (80055dc <TIM_OC1_SetConfig+0xdc>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d111      	bne.n	80055b2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005594:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800559c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	693a      	ldr	r2, [r7, #16]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	699b      	ldr	r3, [r3, #24]
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	693a      	ldr	r2, [r7, #16]
 80055b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	685a      	ldr	r2, [r3, #4]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	697a      	ldr	r2, [r7, #20]
 80055ca:	621a      	str	r2, [r3, #32]
}
 80055cc:	bf00      	nop
 80055ce:	371c      	adds	r7, #28
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr
 80055d8:	40010000 	.word	0x40010000
 80055dc:	40010400 	.word	0x40010400

080055e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b087      	sub	sp, #28
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	f023 0210 	bic.w	r2, r3, #16
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	699b      	ldr	r3, [r3, #24]
 8005606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800560e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005616:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	021b      	lsls	r3, r3, #8
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	4313      	orrs	r3, r2
 8005622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	f023 0320 	bic.w	r3, r3, #32
 800562a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	011b      	lsls	r3, r3, #4
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	4313      	orrs	r3, r2
 8005636:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a22      	ldr	r2, [pc, #136]	@ (80056c4 <TIM_OC2_SetConfig+0xe4>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d003      	beq.n	8005648 <TIM_OC2_SetConfig+0x68>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a21      	ldr	r2, [pc, #132]	@ (80056c8 <TIM_OC2_SetConfig+0xe8>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d10d      	bne.n	8005664 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800564e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	011b      	lsls	r3, r3, #4
 8005656:	697a      	ldr	r2, [r7, #20]
 8005658:	4313      	orrs	r3, r2
 800565a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005662:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a17      	ldr	r2, [pc, #92]	@ (80056c4 <TIM_OC2_SetConfig+0xe4>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d003      	beq.n	8005674 <TIM_OC2_SetConfig+0x94>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	4a16      	ldr	r2, [pc, #88]	@ (80056c8 <TIM_OC2_SetConfig+0xe8>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d113      	bne.n	800569c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800567a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005682:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	695b      	ldr	r3, [r3, #20]
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	4313      	orrs	r3, r2
 800568e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	693a      	ldr	r2, [r7, #16]
 8005698:	4313      	orrs	r3, r2
 800569a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	693a      	ldr	r2, [r7, #16]
 80056a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	685a      	ldr	r2, [r3, #4]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	697a      	ldr	r2, [r7, #20]
 80056b4:	621a      	str	r2, [r3, #32]
}
 80056b6:	bf00      	nop
 80056b8:	371c      	adds	r7, #28
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	40010000 	.word	0x40010000
 80056c8:	40010400 	.word	0x40010400

080056cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b087      	sub	sp, #28
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a1b      	ldr	r3, [r3, #32]
 80056e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	69db      	ldr	r3, [r3, #28]
 80056f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f023 0303 	bic.w	r3, r3, #3
 8005702:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	4313      	orrs	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005714:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	021b      	lsls	r3, r3, #8
 800571c:	697a      	ldr	r2, [r7, #20]
 800571e:	4313      	orrs	r3, r2
 8005720:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a21      	ldr	r2, [pc, #132]	@ (80057ac <TIM_OC3_SetConfig+0xe0>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d003      	beq.n	8005732 <TIM_OC3_SetConfig+0x66>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a20      	ldr	r2, [pc, #128]	@ (80057b0 <TIM_OC3_SetConfig+0xe4>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d10d      	bne.n	800574e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005738:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	021b      	lsls	r3, r3, #8
 8005740:	697a      	ldr	r2, [r7, #20]
 8005742:	4313      	orrs	r3, r2
 8005744:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800574c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a16      	ldr	r2, [pc, #88]	@ (80057ac <TIM_OC3_SetConfig+0xe0>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d003      	beq.n	800575e <TIM_OC3_SetConfig+0x92>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a15      	ldr	r2, [pc, #84]	@ (80057b0 <TIM_OC3_SetConfig+0xe4>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d113      	bne.n	8005786 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005764:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800576c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	695b      	ldr	r3, [r3, #20]
 8005772:	011b      	lsls	r3, r3, #4
 8005774:	693a      	ldr	r2, [r7, #16]
 8005776:	4313      	orrs	r3, r2
 8005778:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	011b      	lsls	r3, r3, #4
 8005780:	693a      	ldr	r2, [r7, #16]
 8005782:	4313      	orrs	r3, r2
 8005784:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	693a      	ldr	r2, [r7, #16]
 800578a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	685a      	ldr	r2, [r3, #4]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	697a      	ldr	r2, [r7, #20]
 800579e:	621a      	str	r2, [r3, #32]
}
 80057a0:	bf00      	nop
 80057a2:	371c      	adds	r7, #28
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr
 80057ac:	40010000 	.word	0x40010000
 80057b0:	40010400 	.word	0x40010400

080057b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b087      	sub	sp, #28
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a1b      	ldr	r3, [r3, #32]
 80057c2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	69db      	ldr	r3, [r3, #28]
 80057da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	021b      	lsls	r3, r3, #8
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	031b      	lsls	r3, r3, #12
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	4313      	orrs	r3, r2
 800580a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4a12      	ldr	r2, [pc, #72]	@ (8005858 <TIM_OC4_SetConfig+0xa4>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d003      	beq.n	800581c <TIM_OC4_SetConfig+0x68>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4a11      	ldr	r2, [pc, #68]	@ (800585c <TIM_OC4_SetConfig+0xa8>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d109      	bne.n	8005830 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005822:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	695b      	ldr	r3, [r3, #20]
 8005828:	019b      	lsls	r3, r3, #6
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	4313      	orrs	r3, r2
 800582e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	697a      	ldr	r2, [r7, #20]
 8005834:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68fa      	ldr	r2, [r7, #12]
 800583a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	685a      	ldr	r2, [r3, #4]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	621a      	str	r2, [r3, #32]
}
 800584a:	bf00      	nop
 800584c:	371c      	adds	r7, #28
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	40010000 	.word	0x40010000
 800585c:	40010400 	.word	0x40010400

08005860 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005860:	b480      	push	{r7}
 8005862:	b087      	sub	sp, #28
 8005864:	af00      	add	r7, sp, #0
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	607a      	str	r2, [r7, #4]
 800586c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6a1b      	ldr	r3, [r3, #32]
 8005872:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6a1b      	ldr	r3, [r3, #32]
 8005878:	f023 0201 	bic.w	r2, r3, #1
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	4a28      	ldr	r2, [pc, #160]	@ (800592c <TIM_TI1_SetConfig+0xcc>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d01b      	beq.n	80058c6 <TIM_TI1_SetConfig+0x66>
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005894:	d017      	beq.n	80058c6 <TIM_TI1_SetConfig+0x66>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	4a25      	ldr	r2, [pc, #148]	@ (8005930 <TIM_TI1_SetConfig+0xd0>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d013      	beq.n	80058c6 <TIM_TI1_SetConfig+0x66>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	4a24      	ldr	r2, [pc, #144]	@ (8005934 <TIM_TI1_SetConfig+0xd4>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d00f      	beq.n	80058c6 <TIM_TI1_SetConfig+0x66>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	4a23      	ldr	r2, [pc, #140]	@ (8005938 <TIM_TI1_SetConfig+0xd8>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d00b      	beq.n	80058c6 <TIM_TI1_SetConfig+0x66>
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	4a22      	ldr	r2, [pc, #136]	@ (800593c <TIM_TI1_SetConfig+0xdc>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d007      	beq.n	80058c6 <TIM_TI1_SetConfig+0x66>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	4a21      	ldr	r2, [pc, #132]	@ (8005940 <TIM_TI1_SetConfig+0xe0>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d003      	beq.n	80058c6 <TIM_TI1_SetConfig+0x66>
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	4a20      	ldr	r2, [pc, #128]	@ (8005944 <TIM_TI1_SetConfig+0xe4>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d101      	bne.n	80058ca <TIM_TI1_SetConfig+0x6a>
 80058c6:	2301      	movs	r3, #1
 80058c8:	e000      	b.n	80058cc <TIM_TI1_SetConfig+0x6c>
 80058ca:	2300      	movs	r3, #0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d008      	beq.n	80058e2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	f023 0303 	bic.w	r3, r3, #3
 80058d6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80058d8:	697a      	ldr	r2, [r7, #20]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4313      	orrs	r3, r2
 80058de:	617b      	str	r3, [r7, #20]
 80058e0:	e003      	b.n	80058ea <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	f043 0301 	orr.w	r3, r3, #1
 80058e8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	011b      	lsls	r3, r3, #4
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	f023 030a 	bic.w	r3, r3, #10
 8005904:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	f003 030a 	and.w	r3, r3, #10
 800590c:	693a      	ldr	r2, [r7, #16]
 800590e:	4313      	orrs	r3, r2
 8005910:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	697a      	ldr	r2, [r7, #20]
 8005916:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	693a      	ldr	r2, [r7, #16]
 800591c:	621a      	str	r2, [r3, #32]
}
 800591e:	bf00      	nop
 8005920:	371c      	adds	r7, #28
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	40010000 	.word	0x40010000
 8005930:	40000400 	.word	0x40000400
 8005934:	40000800 	.word	0x40000800
 8005938:	40000c00 	.word	0x40000c00
 800593c:	40010400 	.word	0x40010400
 8005940:	40014000 	.word	0x40014000
 8005944:	40001800 	.word	0x40001800

08005948 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005948:	b480      	push	{r7}
 800594a:	b087      	sub	sp, #28
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
 8005954:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6a1b      	ldr	r3, [r3, #32]
 8005960:	f023 0210 	bic.w	r2, r3, #16
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	699b      	ldr	r3, [r3, #24]
 800596c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005974:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	021b      	lsls	r3, r3, #8
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	4313      	orrs	r3, r2
 800597e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005986:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	031b      	lsls	r3, r3, #12
 800598c:	b29b      	uxth	r3, r3
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	4313      	orrs	r3, r2
 8005992:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800599a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	011b      	lsls	r3, r3, #4
 80059a0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	693a      	ldr	r2, [r7, #16]
 80059ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	697a      	ldr	r2, [r7, #20]
 80059b4:	621a      	str	r2, [r3, #32]
}
 80059b6:	bf00      	nop
 80059b8:	371c      	adds	r7, #28
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr

080059c2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b087      	sub	sp, #28
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	60f8      	str	r0, [r7, #12]
 80059ca:	60b9      	str	r1, [r7, #8]
 80059cc:	607a      	str	r2, [r7, #4]
 80059ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6a1b      	ldr	r3, [r3, #32]
 80059d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	69db      	ldr	r3, [r3, #28]
 80059e6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	f023 0303 	bic.w	r3, r3, #3
 80059ee:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80059f0:	693a      	ldr	r2, [r7, #16]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80059fe:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	011b      	lsls	r3, r3, #4
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005a12:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	021b      	lsls	r3, r3, #8
 8005a18:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005a1c:	697a      	ldr	r2, [r7, #20]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	693a      	ldr	r2, [r7, #16]
 8005a26:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	697a      	ldr	r2, [r7, #20]
 8005a2c:	621a      	str	r2, [r3, #32]
}
 8005a2e:	bf00      	nop
 8005a30:	371c      	adds	r7, #28
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr

08005a3a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005a3a:	b480      	push	{r7}
 8005a3c:	b087      	sub	sp, #28
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	60f8      	str	r0, [r7, #12]
 8005a42:	60b9      	str	r1, [r7, #8]
 8005a44:	607a      	str	r2, [r7, #4]
 8005a46:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6a1b      	ldr	r3, [r3, #32]
 8005a4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	69db      	ldr	r3, [r3, #28]
 8005a5e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a66:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	021b      	lsls	r3, r3, #8
 8005a6c:	693a      	ldr	r2, [r7, #16]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a78:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	031b      	lsls	r3, r3, #12
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005a8c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	031b      	lsls	r3, r3, #12
 8005a92:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	693a      	ldr	r2, [r7, #16]
 8005aa0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	697a      	ldr	r2, [r7, #20]
 8005aa6:	621a      	str	r2, [r3, #32]
}
 8005aa8:	bf00      	nop
 8005aaa:	371c      	adds	r7, #28
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b087      	sub	sp, #28
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	f003 031f 	and.w	r3, r3, #31
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8005acc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6a1a      	ldr	r2, [r3, #32]
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	43db      	mvns	r3, r3
 8005ad6:	401a      	ands	r2, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6a1a      	ldr	r2, [r3, #32]
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	f003 031f 	and.w	r3, r3, #31
 8005ae6:	6879      	ldr	r1, [r7, #4]
 8005ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8005aec:	431a      	orrs	r2, r3
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	621a      	str	r2, [r3, #32]
}
 8005af2:	bf00      	nop
 8005af4:	371c      	adds	r7, #28
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
	...

08005b00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d101      	bne.n	8005b18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b14:	2302      	movs	r3, #2
 8005b16:	e05a      	b.n	8005bce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a21      	ldr	r2, [pc, #132]	@ (8005bdc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d022      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b64:	d01d      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8005be0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d018      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a1b      	ldr	r2, [pc, #108]	@ (8005be4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d013      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a1a      	ldr	r2, [pc, #104]	@ (8005be8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d00e      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a18      	ldr	r2, [pc, #96]	@ (8005bec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d009      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a17      	ldr	r2, [pc, #92]	@ (8005bf0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d004      	beq.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a15      	ldr	r2, [pc, #84]	@ (8005bf4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d10c      	bne.n	8005bbc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ba8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3714      	adds	r7, #20
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr
 8005bda:	bf00      	nop
 8005bdc:	40010000 	.word	0x40010000
 8005be0:	40000400 	.word	0x40000400
 8005be4:	40000800 	.word	0x40000800
 8005be8:	40000c00 	.word	0x40000c00
 8005bec:	40010400 	.word	0x40010400
 8005bf0:	40014000 	.word	0x40014000
 8005bf4:	40001800 	.word	0x40001800

08005bf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c00:	bf00      	nop
 8005c02:	370c      	adds	r7, #12
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c14:	bf00      	nop
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b082      	sub	sp, #8
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d101      	bne.n	8005c32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e042      	b.n	8005cb8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c38:	b2db      	uxtb	r3, r3
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d106      	bne.n	8005c4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f7fc fc20 	bl	800248c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2224      	movs	r2, #36	@ 0x24
 8005c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68da      	ldr	r2, [r3, #12]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f000 f973 	bl	8005f50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	691a      	ldr	r2, [r3, #16]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	695a      	ldr	r2, [r3, #20]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	68da      	ldr	r2, [r3, #12]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2220      	movs	r2, #32
 8005ca4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2220      	movs	r2, #32
 8005cac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3708      	adds	r7, #8
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b08a      	sub	sp, #40	@ 0x28
 8005cc4:	af02      	add	r7, sp, #8
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	603b      	str	r3, [r7, #0]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b20      	cmp	r3, #32
 8005cde:	d175      	bne.n	8005dcc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d002      	beq.n	8005cec <HAL_UART_Transmit+0x2c>
 8005ce6:	88fb      	ldrh	r3, [r7, #6]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d101      	bne.n	8005cf0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e06e      	b.n	8005dce <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2221      	movs	r2, #33	@ 0x21
 8005cfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005cfe:	f7fc fdd1 	bl	80028a4 <HAL_GetTick>
 8005d02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	88fa      	ldrh	r2, [r7, #6]
 8005d08:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	88fa      	ldrh	r2, [r7, #6]
 8005d0e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d18:	d108      	bne.n	8005d2c <HAL_UART_Transmit+0x6c>
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d104      	bne.n	8005d2c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005d22:	2300      	movs	r3, #0
 8005d24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	61bb      	str	r3, [r7, #24]
 8005d2a:	e003      	b.n	8005d34 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d30:	2300      	movs	r3, #0
 8005d32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005d34:	e02e      	b.n	8005d94 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	2180      	movs	r1, #128	@ 0x80
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f000 f848 	bl	8005dd6 <UART_WaitOnFlagUntilTimeout>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d005      	beq.n	8005d58 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2220      	movs	r2, #32
 8005d50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e03a      	b.n	8005dce <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005d58:	69fb      	ldr	r3, [r7, #28]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d10b      	bne.n	8005d76 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	881b      	ldrh	r3, [r3, #0]
 8005d62:	461a      	mov	r2, r3
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d6c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	3302      	adds	r3, #2
 8005d72:	61bb      	str	r3, [r7, #24]
 8005d74:	e007      	b.n	8005d86 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	781a      	ldrb	r2, [r3, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005d80:	69fb      	ldr	r3, [r7, #28]
 8005d82:	3301      	adds	r3, #1
 8005d84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	3b01      	subs	r3, #1
 8005d8e:	b29a      	uxth	r2, r3
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d1cb      	bne.n	8005d36 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	9300      	str	r3, [sp, #0]
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	2200      	movs	r2, #0
 8005da6:	2140      	movs	r1, #64	@ 0x40
 8005da8:	68f8      	ldr	r0, [r7, #12]
 8005daa:	f000 f814 	bl	8005dd6 <UART_WaitOnFlagUntilTimeout>
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d005      	beq.n	8005dc0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2220      	movs	r2, #32
 8005db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	e006      	b.n	8005dce <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	e000      	b.n	8005dce <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005dcc:	2302      	movs	r3, #2
  }
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3720      	adds	r7, #32
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}

08005dd6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005dd6:	b580      	push	{r7, lr}
 8005dd8:	b086      	sub	sp, #24
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	60f8      	str	r0, [r7, #12]
 8005dde:	60b9      	str	r1, [r7, #8]
 8005de0:	603b      	str	r3, [r7, #0]
 8005de2:	4613      	mov	r3, r2
 8005de4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005de6:	e03b      	b.n	8005e60 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005de8:	6a3b      	ldr	r3, [r7, #32]
 8005dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dee:	d037      	beq.n	8005e60 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005df0:	f7fc fd58 	bl	80028a4 <HAL_GetTick>
 8005df4:	4602      	mov	r2, r0
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	6a3a      	ldr	r2, [r7, #32]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d302      	bcc.n	8005e06 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e00:	6a3b      	ldr	r3, [r7, #32]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d101      	bne.n	8005e0a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e03a      	b.n	8005e80 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	f003 0304 	and.w	r3, r3, #4
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d023      	beq.n	8005e60 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	2b80      	cmp	r3, #128	@ 0x80
 8005e1c:	d020      	beq.n	8005e60 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	2b40      	cmp	r3, #64	@ 0x40
 8005e22:	d01d      	beq.n	8005e60 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 0308 	and.w	r3, r3, #8
 8005e2e:	2b08      	cmp	r3, #8
 8005e30:	d116      	bne.n	8005e60 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005e32:	2300      	movs	r3, #0
 8005e34:	617b      	str	r3, [r7, #20]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	617b      	str	r3, [r7, #20]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	617b      	str	r3, [r7, #20]
 8005e46:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f000 f81d 	bl	8005e88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2208      	movs	r2, #8
 8005e52:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e00f      	b.n	8005e80 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	4013      	ands	r3, r2
 8005e6a:	68ba      	ldr	r2, [r7, #8]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	bf0c      	ite	eq
 8005e70:	2301      	moveq	r3, #1
 8005e72:	2300      	movne	r3, #0
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	461a      	mov	r2, r3
 8005e78:	79fb      	ldrb	r3, [r7, #7]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d0b4      	beq.n	8005de8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e7e:	2300      	movs	r3, #0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3718      	adds	r7, #24
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b095      	sub	sp, #84	@ 0x54
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	330c      	adds	r3, #12
 8005e96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e9a:	e853 3f00 	ldrex	r3, [r3]
 8005e9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	330c      	adds	r3, #12
 8005eae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005eb0:	643a      	str	r2, [r7, #64]	@ 0x40
 8005eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005eb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005eb8:	e841 2300 	strex	r3, r2, [r1]
 8005ebc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1e5      	bne.n	8005e90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	3314      	adds	r3, #20
 8005eca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ecc:	6a3b      	ldr	r3, [r7, #32]
 8005ece:	e853 3f00 	ldrex	r3, [r3]
 8005ed2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ed4:	69fb      	ldr	r3, [r7, #28]
 8005ed6:	f023 0301 	bic.w	r3, r3, #1
 8005eda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	3314      	adds	r3, #20
 8005ee2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ee4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005eea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005eec:	e841 2300 	strex	r3, r2, [r1]
 8005ef0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d1e5      	bne.n	8005ec4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d119      	bne.n	8005f34 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	330c      	adds	r3, #12
 8005f06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	e853 3f00 	ldrex	r3, [r3]
 8005f0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	f023 0310 	bic.w	r3, r3, #16
 8005f16:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	330c      	adds	r3, #12
 8005f1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f20:	61ba      	str	r2, [r7, #24]
 8005f22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f24:	6979      	ldr	r1, [r7, #20]
 8005f26:	69ba      	ldr	r2, [r7, #24]
 8005f28:	e841 2300 	strex	r3, r2, [r1]
 8005f2c:	613b      	str	r3, [r7, #16]
   return(result);
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d1e5      	bne.n	8005f00 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2220      	movs	r2, #32
 8005f38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005f42:	bf00      	nop
 8005f44:	3754      	adds	r7, #84	@ 0x54
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
	...

08005f50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f54:	b0c0      	sub	sp, #256	@ 0x100
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f6c:	68d9      	ldr	r1, [r3, #12]
 8005f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	ea40 0301 	orr.w	r3, r0, r1
 8005f78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f7e:	689a      	ldr	r2, [r3, #8]
 8005f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f84:	691b      	ldr	r3, [r3, #16]
 8005f86:	431a      	orrs	r2, r3
 8005f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	431a      	orrs	r2, r3
 8005f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f94:	69db      	ldr	r3, [r3, #28]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005fa8:	f021 010c 	bic.w	r1, r1, #12
 8005fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005fb6:	430b      	orrs	r3, r1
 8005fb8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	695b      	ldr	r3, [r3, #20]
 8005fc2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fca:	6999      	ldr	r1, [r3, #24]
 8005fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	ea40 0301 	orr.w	r3, r0, r1
 8005fd6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	4b8f      	ldr	r3, [pc, #572]	@ (800621c <UART_SetConfig+0x2cc>)
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d005      	beq.n	8005ff0 <UART_SetConfig+0xa0>
 8005fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	4b8d      	ldr	r3, [pc, #564]	@ (8006220 <UART_SetConfig+0x2d0>)
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d104      	bne.n	8005ffa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ff0:	f7fd ff2e 	bl	8003e50 <HAL_RCC_GetPCLK2Freq>
 8005ff4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ff8:	e003      	b.n	8006002 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ffa:	f7fd ff15 	bl	8003e28 <HAL_RCC_GetPCLK1Freq>
 8005ffe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006006:	69db      	ldr	r3, [r3, #28]
 8006008:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800600c:	f040 810c 	bne.w	8006228 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006010:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006014:	2200      	movs	r2, #0
 8006016:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800601a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800601e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006022:	4622      	mov	r2, r4
 8006024:	462b      	mov	r3, r5
 8006026:	1891      	adds	r1, r2, r2
 8006028:	65b9      	str	r1, [r7, #88]	@ 0x58
 800602a:	415b      	adcs	r3, r3
 800602c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800602e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006032:	4621      	mov	r1, r4
 8006034:	eb12 0801 	adds.w	r8, r2, r1
 8006038:	4629      	mov	r1, r5
 800603a:	eb43 0901 	adc.w	r9, r3, r1
 800603e:	f04f 0200 	mov.w	r2, #0
 8006042:	f04f 0300 	mov.w	r3, #0
 8006046:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800604a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800604e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006052:	4690      	mov	r8, r2
 8006054:	4699      	mov	r9, r3
 8006056:	4623      	mov	r3, r4
 8006058:	eb18 0303 	adds.w	r3, r8, r3
 800605c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006060:	462b      	mov	r3, r5
 8006062:	eb49 0303 	adc.w	r3, r9, r3
 8006066:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800606a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006076:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800607a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800607e:	460b      	mov	r3, r1
 8006080:	18db      	adds	r3, r3, r3
 8006082:	653b      	str	r3, [r7, #80]	@ 0x50
 8006084:	4613      	mov	r3, r2
 8006086:	eb42 0303 	adc.w	r3, r2, r3
 800608a:	657b      	str	r3, [r7, #84]	@ 0x54
 800608c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006090:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006094:	f7fa fcda 	bl	8000a4c <__aeabi_uldivmod>
 8006098:	4602      	mov	r2, r0
 800609a:	460b      	mov	r3, r1
 800609c:	4b61      	ldr	r3, [pc, #388]	@ (8006224 <UART_SetConfig+0x2d4>)
 800609e:	fba3 2302 	umull	r2, r3, r3, r2
 80060a2:	095b      	lsrs	r3, r3, #5
 80060a4:	011c      	lsls	r4, r3, #4
 80060a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060aa:	2200      	movs	r2, #0
 80060ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80060b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80060b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80060b8:	4642      	mov	r2, r8
 80060ba:	464b      	mov	r3, r9
 80060bc:	1891      	adds	r1, r2, r2
 80060be:	64b9      	str	r1, [r7, #72]	@ 0x48
 80060c0:	415b      	adcs	r3, r3
 80060c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80060c8:	4641      	mov	r1, r8
 80060ca:	eb12 0a01 	adds.w	sl, r2, r1
 80060ce:	4649      	mov	r1, r9
 80060d0:	eb43 0b01 	adc.w	fp, r3, r1
 80060d4:	f04f 0200 	mov.w	r2, #0
 80060d8:	f04f 0300 	mov.w	r3, #0
 80060dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80060e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80060e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060e8:	4692      	mov	sl, r2
 80060ea:	469b      	mov	fp, r3
 80060ec:	4643      	mov	r3, r8
 80060ee:	eb1a 0303 	adds.w	r3, sl, r3
 80060f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80060f6:	464b      	mov	r3, r9
 80060f8:	eb4b 0303 	adc.w	r3, fp, r3
 80060fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800610c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006110:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006114:	460b      	mov	r3, r1
 8006116:	18db      	adds	r3, r3, r3
 8006118:	643b      	str	r3, [r7, #64]	@ 0x40
 800611a:	4613      	mov	r3, r2
 800611c:	eb42 0303 	adc.w	r3, r2, r3
 8006120:	647b      	str	r3, [r7, #68]	@ 0x44
 8006122:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006126:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800612a:	f7fa fc8f 	bl	8000a4c <__aeabi_uldivmod>
 800612e:	4602      	mov	r2, r0
 8006130:	460b      	mov	r3, r1
 8006132:	4611      	mov	r1, r2
 8006134:	4b3b      	ldr	r3, [pc, #236]	@ (8006224 <UART_SetConfig+0x2d4>)
 8006136:	fba3 2301 	umull	r2, r3, r3, r1
 800613a:	095b      	lsrs	r3, r3, #5
 800613c:	2264      	movs	r2, #100	@ 0x64
 800613e:	fb02 f303 	mul.w	r3, r2, r3
 8006142:	1acb      	subs	r3, r1, r3
 8006144:	00db      	lsls	r3, r3, #3
 8006146:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800614a:	4b36      	ldr	r3, [pc, #216]	@ (8006224 <UART_SetConfig+0x2d4>)
 800614c:	fba3 2302 	umull	r2, r3, r3, r2
 8006150:	095b      	lsrs	r3, r3, #5
 8006152:	005b      	lsls	r3, r3, #1
 8006154:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006158:	441c      	add	r4, r3
 800615a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800615e:	2200      	movs	r2, #0
 8006160:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006164:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006168:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800616c:	4642      	mov	r2, r8
 800616e:	464b      	mov	r3, r9
 8006170:	1891      	adds	r1, r2, r2
 8006172:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006174:	415b      	adcs	r3, r3
 8006176:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006178:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800617c:	4641      	mov	r1, r8
 800617e:	1851      	adds	r1, r2, r1
 8006180:	6339      	str	r1, [r7, #48]	@ 0x30
 8006182:	4649      	mov	r1, r9
 8006184:	414b      	adcs	r3, r1
 8006186:	637b      	str	r3, [r7, #52]	@ 0x34
 8006188:	f04f 0200 	mov.w	r2, #0
 800618c:	f04f 0300 	mov.w	r3, #0
 8006190:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006194:	4659      	mov	r1, fp
 8006196:	00cb      	lsls	r3, r1, #3
 8006198:	4651      	mov	r1, sl
 800619a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800619e:	4651      	mov	r1, sl
 80061a0:	00ca      	lsls	r2, r1, #3
 80061a2:	4610      	mov	r0, r2
 80061a4:	4619      	mov	r1, r3
 80061a6:	4603      	mov	r3, r0
 80061a8:	4642      	mov	r2, r8
 80061aa:	189b      	adds	r3, r3, r2
 80061ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061b0:	464b      	mov	r3, r9
 80061b2:	460a      	mov	r2, r1
 80061b4:	eb42 0303 	adc.w	r3, r2, r3
 80061b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80061c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80061cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80061d0:	460b      	mov	r3, r1
 80061d2:	18db      	adds	r3, r3, r3
 80061d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061d6:	4613      	mov	r3, r2
 80061d8:	eb42 0303 	adc.w	r3, r2, r3
 80061dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80061e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80061e6:	f7fa fc31 	bl	8000a4c <__aeabi_uldivmod>
 80061ea:	4602      	mov	r2, r0
 80061ec:	460b      	mov	r3, r1
 80061ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006224 <UART_SetConfig+0x2d4>)
 80061f0:	fba3 1302 	umull	r1, r3, r3, r2
 80061f4:	095b      	lsrs	r3, r3, #5
 80061f6:	2164      	movs	r1, #100	@ 0x64
 80061f8:	fb01 f303 	mul.w	r3, r1, r3
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	00db      	lsls	r3, r3, #3
 8006200:	3332      	adds	r3, #50	@ 0x32
 8006202:	4a08      	ldr	r2, [pc, #32]	@ (8006224 <UART_SetConfig+0x2d4>)
 8006204:	fba2 2303 	umull	r2, r3, r2, r3
 8006208:	095b      	lsrs	r3, r3, #5
 800620a:	f003 0207 	and.w	r2, r3, #7
 800620e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4422      	add	r2, r4
 8006216:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006218:	e106      	b.n	8006428 <UART_SetConfig+0x4d8>
 800621a:	bf00      	nop
 800621c:	40011000 	.word	0x40011000
 8006220:	40011400 	.word	0x40011400
 8006224:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006228:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800622c:	2200      	movs	r2, #0
 800622e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006232:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006236:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800623a:	4642      	mov	r2, r8
 800623c:	464b      	mov	r3, r9
 800623e:	1891      	adds	r1, r2, r2
 8006240:	6239      	str	r1, [r7, #32]
 8006242:	415b      	adcs	r3, r3
 8006244:	627b      	str	r3, [r7, #36]	@ 0x24
 8006246:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800624a:	4641      	mov	r1, r8
 800624c:	1854      	adds	r4, r2, r1
 800624e:	4649      	mov	r1, r9
 8006250:	eb43 0501 	adc.w	r5, r3, r1
 8006254:	f04f 0200 	mov.w	r2, #0
 8006258:	f04f 0300 	mov.w	r3, #0
 800625c:	00eb      	lsls	r3, r5, #3
 800625e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006262:	00e2      	lsls	r2, r4, #3
 8006264:	4614      	mov	r4, r2
 8006266:	461d      	mov	r5, r3
 8006268:	4643      	mov	r3, r8
 800626a:	18e3      	adds	r3, r4, r3
 800626c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006270:	464b      	mov	r3, r9
 8006272:	eb45 0303 	adc.w	r3, r5, r3
 8006276:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800627a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006286:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800628a:	f04f 0200 	mov.w	r2, #0
 800628e:	f04f 0300 	mov.w	r3, #0
 8006292:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006296:	4629      	mov	r1, r5
 8006298:	008b      	lsls	r3, r1, #2
 800629a:	4621      	mov	r1, r4
 800629c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062a0:	4621      	mov	r1, r4
 80062a2:	008a      	lsls	r2, r1, #2
 80062a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80062a8:	f7fa fbd0 	bl	8000a4c <__aeabi_uldivmod>
 80062ac:	4602      	mov	r2, r0
 80062ae:	460b      	mov	r3, r1
 80062b0:	4b60      	ldr	r3, [pc, #384]	@ (8006434 <UART_SetConfig+0x4e4>)
 80062b2:	fba3 2302 	umull	r2, r3, r3, r2
 80062b6:	095b      	lsrs	r3, r3, #5
 80062b8:	011c      	lsls	r4, r3, #4
 80062ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062be:	2200      	movs	r2, #0
 80062c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80062c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80062c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80062cc:	4642      	mov	r2, r8
 80062ce:	464b      	mov	r3, r9
 80062d0:	1891      	adds	r1, r2, r2
 80062d2:	61b9      	str	r1, [r7, #24]
 80062d4:	415b      	adcs	r3, r3
 80062d6:	61fb      	str	r3, [r7, #28]
 80062d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062dc:	4641      	mov	r1, r8
 80062de:	1851      	adds	r1, r2, r1
 80062e0:	6139      	str	r1, [r7, #16]
 80062e2:	4649      	mov	r1, r9
 80062e4:	414b      	adcs	r3, r1
 80062e6:	617b      	str	r3, [r7, #20]
 80062e8:	f04f 0200 	mov.w	r2, #0
 80062ec:	f04f 0300 	mov.w	r3, #0
 80062f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80062f4:	4659      	mov	r1, fp
 80062f6:	00cb      	lsls	r3, r1, #3
 80062f8:	4651      	mov	r1, sl
 80062fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062fe:	4651      	mov	r1, sl
 8006300:	00ca      	lsls	r2, r1, #3
 8006302:	4610      	mov	r0, r2
 8006304:	4619      	mov	r1, r3
 8006306:	4603      	mov	r3, r0
 8006308:	4642      	mov	r2, r8
 800630a:	189b      	adds	r3, r3, r2
 800630c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006310:	464b      	mov	r3, r9
 8006312:	460a      	mov	r2, r1
 8006314:	eb42 0303 	adc.w	r3, r2, r3
 8006318:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800631c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006326:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006328:	f04f 0200 	mov.w	r2, #0
 800632c:	f04f 0300 	mov.w	r3, #0
 8006330:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006334:	4649      	mov	r1, r9
 8006336:	008b      	lsls	r3, r1, #2
 8006338:	4641      	mov	r1, r8
 800633a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800633e:	4641      	mov	r1, r8
 8006340:	008a      	lsls	r2, r1, #2
 8006342:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006346:	f7fa fb81 	bl	8000a4c <__aeabi_uldivmod>
 800634a:	4602      	mov	r2, r0
 800634c:	460b      	mov	r3, r1
 800634e:	4611      	mov	r1, r2
 8006350:	4b38      	ldr	r3, [pc, #224]	@ (8006434 <UART_SetConfig+0x4e4>)
 8006352:	fba3 2301 	umull	r2, r3, r3, r1
 8006356:	095b      	lsrs	r3, r3, #5
 8006358:	2264      	movs	r2, #100	@ 0x64
 800635a:	fb02 f303 	mul.w	r3, r2, r3
 800635e:	1acb      	subs	r3, r1, r3
 8006360:	011b      	lsls	r3, r3, #4
 8006362:	3332      	adds	r3, #50	@ 0x32
 8006364:	4a33      	ldr	r2, [pc, #204]	@ (8006434 <UART_SetConfig+0x4e4>)
 8006366:	fba2 2303 	umull	r2, r3, r2, r3
 800636a:	095b      	lsrs	r3, r3, #5
 800636c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006370:	441c      	add	r4, r3
 8006372:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006376:	2200      	movs	r2, #0
 8006378:	673b      	str	r3, [r7, #112]	@ 0x70
 800637a:	677a      	str	r2, [r7, #116]	@ 0x74
 800637c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006380:	4642      	mov	r2, r8
 8006382:	464b      	mov	r3, r9
 8006384:	1891      	adds	r1, r2, r2
 8006386:	60b9      	str	r1, [r7, #8]
 8006388:	415b      	adcs	r3, r3
 800638a:	60fb      	str	r3, [r7, #12]
 800638c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006390:	4641      	mov	r1, r8
 8006392:	1851      	adds	r1, r2, r1
 8006394:	6039      	str	r1, [r7, #0]
 8006396:	4649      	mov	r1, r9
 8006398:	414b      	adcs	r3, r1
 800639a:	607b      	str	r3, [r7, #4]
 800639c:	f04f 0200 	mov.w	r2, #0
 80063a0:	f04f 0300 	mov.w	r3, #0
 80063a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80063a8:	4659      	mov	r1, fp
 80063aa:	00cb      	lsls	r3, r1, #3
 80063ac:	4651      	mov	r1, sl
 80063ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063b2:	4651      	mov	r1, sl
 80063b4:	00ca      	lsls	r2, r1, #3
 80063b6:	4610      	mov	r0, r2
 80063b8:	4619      	mov	r1, r3
 80063ba:	4603      	mov	r3, r0
 80063bc:	4642      	mov	r2, r8
 80063be:	189b      	adds	r3, r3, r2
 80063c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80063c2:	464b      	mov	r3, r9
 80063c4:	460a      	mov	r2, r1
 80063c6:	eb42 0303 	adc.w	r3, r2, r3
 80063ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80063cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80063d6:	667a      	str	r2, [r7, #100]	@ 0x64
 80063d8:	f04f 0200 	mov.w	r2, #0
 80063dc:	f04f 0300 	mov.w	r3, #0
 80063e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80063e4:	4649      	mov	r1, r9
 80063e6:	008b      	lsls	r3, r1, #2
 80063e8:	4641      	mov	r1, r8
 80063ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063ee:	4641      	mov	r1, r8
 80063f0:	008a      	lsls	r2, r1, #2
 80063f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80063f6:	f7fa fb29 	bl	8000a4c <__aeabi_uldivmod>
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006434 <UART_SetConfig+0x4e4>)
 8006400:	fba3 1302 	umull	r1, r3, r3, r2
 8006404:	095b      	lsrs	r3, r3, #5
 8006406:	2164      	movs	r1, #100	@ 0x64
 8006408:	fb01 f303 	mul.w	r3, r1, r3
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	011b      	lsls	r3, r3, #4
 8006410:	3332      	adds	r3, #50	@ 0x32
 8006412:	4a08      	ldr	r2, [pc, #32]	@ (8006434 <UART_SetConfig+0x4e4>)
 8006414:	fba2 2303 	umull	r2, r3, r2, r3
 8006418:	095b      	lsrs	r3, r3, #5
 800641a:	f003 020f 	and.w	r2, r3, #15
 800641e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4422      	add	r2, r4
 8006426:	609a      	str	r2, [r3, #8]
}
 8006428:	bf00      	nop
 800642a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800642e:	46bd      	mov	sp, r7
 8006430:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006434:	51eb851f 	.word	0x51eb851f

08006438 <__NVIC_SetPriority>:
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	4603      	mov	r3, r0
 8006440:	6039      	str	r1, [r7, #0]
 8006442:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006448:	2b00      	cmp	r3, #0
 800644a:	db0a      	blt.n	8006462 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	b2da      	uxtb	r2, r3
 8006450:	490c      	ldr	r1, [pc, #48]	@ (8006484 <__NVIC_SetPriority+0x4c>)
 8006452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006456:	0112      	lsls	r2, r2, #4
 8006458:	b2d2      	uxtb	r2, r2
 800645a:	440b      	add	r3, r1
 800645c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006460:	e00a      	b.n	8006478 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	b2da      	uxtb	r2, r3
 8006466:	4908      	ldr	r1, [pc, #32]	@ (8006488 <__NVIC_SetPriority+0x50>)
 8006468:	79fb      	ldrb	r3, [r7, #7]
 800646a:	f003 030f 	and.w	r3, r3, #15
 800646e:	3b04      	subs	r3, #4
 8006470:	0112      	lsls	r2, r2, #4
 8006472:	b2d2      	uxtb	r2, r2
 8006474:	440b      	add	r3, r1
 8006476:	761a      	strb	r2, [r3, #24]
}
 8006478:	bf00      	nop
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr
 8006484:	e000e100 	.word	0xe000e100
 8006488:	e000ed00 	.word	0xe000ed00

0800648c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800648c:	b580      	push	{r7, lr}
 800648e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006490:	4b05      	ldr	r3, [pc, #20]	@ (80064a8 <SysTick_Handler+0x1c>)
 8006492:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006494:	f001 ff34 	bl	8008300 <xTaskGetSchedulerState>
 8006498:	4603      	mov	r3, r0
 800649a:	2b01      	cmp	r3, #1
 800649c:	d001      	beq.n	80064a2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800649e:	f002 fd2b 	bl	8008ef8 <xPortSysTickHandler>
  }
}
 80064a2:	bf00      	nop
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	e000e010 	.word	0xe000e010

080064ac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80064ac:	b580      	push	{r7, lr}
 80064ae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80064b0:	2100      	movs	r1, #0
 80064b2:	f06f 0004 	mvn.w	r0, #4
 80064b6:	f7ff ffbf 	bl	8006438 <__NVIC_SetPriority>
#endif
}
 80064ba:	bf00      	nop
 80064bc:	bd80      	pop	{r7, pc}
	...

080064c0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80064c0:	b480      	push	{r7}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064c6:	f3ef 8305 	mrs	r3, IPSR
 80064ca:	603b      	str	r3, [r7, #0]
  return(result);
 80064cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d003      	beq.n	80064da <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80064d2:	f06f 0305 	mvn.w	r3, #5
 80064d6:	607b      	str	r3, [r7, #4]
 80064d8:	e00c      	b.n	80064f4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80064da:	4b0a      	ldr	r3, [pc, #40]	@ (8006504 <osKernelInitialize+0x44>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d105      	bne.n	80064ee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80064e2:	4b08      	ldr	r3, [pc, #32]	@ (8006504 <osKernelInitialize+0x44>)
 80064e4:	2201      	movs	r2, #1
 80064e6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80064e8:	2300      	movs	r3, #0
 80064ea:	607b      	str	r3, [r7, #4]
 80064ec:	e002      	b.n	80064f4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80064ee:	f04f 33ff 	mov.w	r3, #4294967295
 80064f2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80064f4:	687b      	ldr	r3, [r7, #4]
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	370c      	adds	r7, #12
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	20000470 	.word	0x20000470

08006508 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800650e:	f3ef 8305 	mrs	r3, IPSR
 8006512:	603b      	str	r3, [r7, #0]
  return(result);
 8006514:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006516:	2b00      	cmp	r3, #0
 8006518:	d003      	beq.n	8006522 <osKernelStart+0x1a>
    stat = osErrorISR;
 800651a:	f06f 0305 	mvn.w	r3, #5
 800651e:	607b      	str	r3, [r7, #4]
 8006520:	e010      	b.n	8006544 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006522:	4b0b      	ldr	r3, [pc, #44]	@ (8006550 <osKernelStart+0x48>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2b01      	cmp	r3, #1
 8006528:	d109      	bne.n	800653e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800652a:	f7ff ffbf 	bl	80064ac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800652e:	4b08      	ldr	r3, [pc, #32]	@ (8006550 <osKernelStart+0x48>)
 8006530:	2202      	movs	r2, #2
 8006532:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006534:	f001 fa80 	bl	8007a38 <vTaskStartScheduler>
      stat = osOK;
 8006538:	2300      	movs	r3, #0
 800653a:	607b      	str	r3, [r7, #4]
 800653c:	e002      	b.n	8006544 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800653e:	f04f 33ff 	mov.w	r3, #4294967295
 8006542:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006544:	687b      	ldr	r3, [r7, #4]
}
 8006546:	4618      	mov	r0, r3
 8006548:	3708      	adds	r7, #8
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	20000470 	.word	0x20000470

08006554 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006554:	b580      	push	{r7, lr}
 8006556:	b08e      	sub	sp, #56	@ 0x38
 8006558:	af04      	add	r7, sp, #16
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006560:	2300      	movs	r3, #0
 8006562:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006564:	f3ef 8305 	mrs	r3, IPSR
 8006568:	617b      	str	r3, [r7, #20]
  return(result);
 800656a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800656c:	2b00      	cmp	r3, #0
 800656e:	d17e      	bne.n	800666e <osThreadNew+0x11a>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d07b      	beq.n	800666e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006576:	2380      	movs	r3, #128	@ 0x80
 8006578:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800657a:	2318      	movs	r3, #24
 800657c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800657e:	2300      	movs	r3, #0
 8006580:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006582:	f04f 33ff 	mov.w	r3, #4294967295
 8006586:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d045      	beq.n	800661a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d002      	beq.n	800659c <osThreadNew+0x48>
        name = attr->name;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	699b      	ldr	r3, [r3, #24]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d002      	beq.n	80065aa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80065aa:	69fb      	ldr	r3, [r7, #28]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d008      	beq.n	80065c2 <osThreadNew+0x6e>
 80065b0:	69fb      	ldr	r3, [r7, #28]
 80065b2:	2b38      	cmp	r3, #56	@ 0x38
 80065b4:	d805      	bhi.n	80065c2 <osThreadNew+0x6e>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	f003 0301 	and.w	r3, r3, #1
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d001      	beq.n	80065c6 <osThreadNew+0x72>
        return (NULL);
 80065c2:	2300      	movs	r3, #0
 80065c4:	e054      	b.n	8006670 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	695b      	ldr	r3, [r3, #20]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d003      	beq.n	80065d6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	695b      	ldr	r3, [r3, #20]
 80065d2:	089b      	lsrs	r3, r3, #2
 80065d4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00e      	beq.n	80065fc <osThreadNew+0xa8>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	2ba7      	cmp	r3, #167	@ 0xa7
 80065e4:	d90a      	bls.n	80065fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d006      	beq.n	80065fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d002      	beq.n	80065fc <osThreadNew+0xa8>
        mem = 1;
 80065f6:	2301      	movs	r3, #1
 80065f8:	61bb      	str	r3, [r7, #24]
 80065fa:	e010      	b.n	800661e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d10c      	bne.n	800661e <osThreadNew+0xca>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d108      	bne.n	800661e <osThreadNew+0xca>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d104      	bne.n	800661e <osThreadNew+0xca>
          mem = 0;
 8006614:	2300      	movs	r3, #0
 8006616:	61bb      	str	r3, [r7, #24]
 8006618:	e001      	b.n	800661e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800661a:	2300      	movs	r3, #0
 800661c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	2b01      	cmp	r3, #1
 8006622:	d110      	bne.n	8006646 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800662c:	9202      	str	r2, [sp, #8]
 800662e:	9301      	str	r3, [sp, #4]
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	6a3a      	ldr	r2, [r7, #32]
 8006638:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f001 f808 	bl	8007650 <xTaskCreateStatic>
 8006640:	4603      	mov	r3, r0
 8006642:	613b      	str	r3, [r7, #16]
 8006644:	e013      	b.n	800666e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d110      	bne.n	800666e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800664c:	6a3b      	ldr	r3, [r7, #32]
 800664e:	b29a      	uxth	r2, r3
 8006650:	f107 0310 	add.w	r3, r7, #16
 8006654:	9301      	str	r3, [sp, #4]
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	9300      	str	r3, [sp, #0]
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800665e:	68f8      	ldr	r0, [r7, #12]
 8006660:	f001 f856 	bl	8007710 <xTaskCreate>
 8006664:	4603      	mov	r3, r0
 8006666:	2b01      	cmp	r3, #1
 8006668:	d001      	beq.n	800666e <osThreadNew+0x11a>
            hTask = NULL;
 800666a:	2300      	movs	r3, #0
 800666c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800666e:	693b      	ldr	r3, [r7, #16]
}
 8006670:	4618      	mov	r0, r3
 8006672:	3728      	adds	r7, #40	@ 0x28
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006678:	b580      	push	{r7, lr}
 800667a:	b084      	sub	sp, #16
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006680:	f3ef 8305 	mrs	r3, IPSR
 8006684:	60bb      	str	r3, [r7, #8]
  return(result);
 8006686:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006688:	2b00      	cmp	r3, #0
 800668a:	d003      	beq.n	8006694 <osDelay+0x1c>
    stat = osErrorISR;
 800668c:	f06f 0305 	mvn.w	r3, #5
 8006690:	60fb      	str	r3, [r7, #12]
 8006692:	e007      	b.n	80066a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006694:	2300      	movs	r3, #0
 8006696:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d002      	beq.n	80066a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f001 f994 	bl	80079cc <vTaskDelay>
    }
  }

  return (stat);
 80066a4:	68fb      	ldr	r3, [r7, #12]
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3710      	adds	r7, #16
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}

080066ae <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80066ae:	b580      	push	{r7, lr}
 80066b0:	b08a      	sub	sp, #40	@ 0x28
 80066b2:	af02      	add	r7, sp, #8
 80066b4:	60f8      	str	r0, [r7, #12]
 80066b6:	60b9      	str	r1, [r7, #8]
 80066b8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80066ba:	2300      	movs	r3, #0
 80066bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066be:	f3ef 8305 	mrs	r3, IPSR
 80066c2:	613b      	str	r3, [r7, #16]
  return(result);
 80066c4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d15f      	bne.n	800678a <osMessageQueueNew+0xdc>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d05c      	beq.n	800678a <osMessageQueueNew+0xdc>
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d059      	beq.n	800678a <osMessageQueueNew+0xdc>
    mem = -1;
 80066d6:	f04f 33ff 	mov.w	r3, #4294967295
 80066da:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d029      	beq.n	8006736 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d012      	beq.n	8006710 <osMessageQueueNew+0x62>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	2b4f      	cmp	r3, #79	@ 0x4f
 80066f0:	d90e      	bls.n	8006710 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d00a      	beq.n	8006710 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	695a      	ldr	r2, [r3, #20]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	68b9      	ldr	r1, [r7, #8]
 8006702:	fb01 f303 	mul.w	r3, r1, r3
 8006706:	429a      	cmp	r2, r3
 8006708:	d302      	bcc.n	8006710 <osMessageQueueNew+0x62>
        mem = 1;
 800670a:	2301      	movs	r3, #1
 800670c:	61bb      	str	r3, [r7, #24]
 800670e:	e014      	b.n	800673a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d110      	bne.n	800673a <osMessageQueueNew+0x8c>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	68db      	ldr	r3, [r3, #12]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d10c      	bne.n	800673a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006724:	2b00      	cmp	r3, #0
 8006726:	d108      	bne.n	800673a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	695b      	ldr	r3, [r3, #20]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d104      	bne.n	800673a <osMessageQueueNew+0x8c>
          mem = 0;
 8006730:	2300      	movs	r3, #0
 8006732:	61bb      	str	r3, [r7, #24]
 8006734:	e001      	b.n	800673a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8006736:	2300      	movs	r3, #0
 8006738:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	2b01      	cmp	r3, #1
 800673e:	d10b      	bne.n	8006758 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	691a      	ldr	r2, [r3, #16]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	2100      	movs	r1, #0
 800674a:	9100      	str	r1, [sp, #0]
 800674c:	68b9      	ldr	r1, [r7, #8]
 800674e:	68f8      	ldr	r0, [r7, #12]
 8006750:	f000 fa30 	bl	8006bb4 <xQueueGenericCreateStatic>
 8006754:	61f8      	str	r0, [r7, #28]
 8006756:	e008      	b.n	800676a <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d105      	bne.n	800676a <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800675e:	2200      	movs	r2, #0
 8006760:	68b9      	ldr	r1, [r7, #8]
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f000 faa3 	bl	8006cae <xQueueGenericCreate>
 8006768:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800676a:	69fb      	ldr	r3, [r7, #28]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00c      	beq.n	800678a <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d003      	beq.n	800677e <osMessageQueueNew+0xd0>
        name = attr->name;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	617b      	str	r3, [r7, #20]
 800677c:	e001      	b.n	8006782 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800677e:	2300      	movs	r3, #0
 8006780:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8006782:	6979      	ldr	r1, [r7, #20]
 8006784:	69f8      	ldr	r0, [r7, #28]
 8006786:	f000 ff05 	bl	8007594 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800678a:	69fb      	ldr	r3, [r7, #28]
}
 800678c:	4618      	mov	r0, r3
 800678e:	3720      	adds	r7, #32
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006794:	b580      	push	{r7, lr}
 8006796:	b088      	sub	sp, #32
 8006798:	af00      	add	r7, sp, #0
 800679a:	60f8      	str	r0, [r7, #12]
 800679c:	60b9      	str	r1, [r7, #8]
 800679e:	603b      	str	r3, [r7, #0]
 80067a0:	4613      	mov	r3, r2
 80067a2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80067a8:	2300      	movs	r3, #0
 80067aa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067ac:	f3ef 8305 	mrs	r3, IPSR
 80067b0:	617b      	str	r3, [r7, #20]
  return(result);
 80067b2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d028      	beq.n	800680a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d005      	beq.n	80067ca <osMessageQueuePut+0x36>
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d002      	beq.n	80067ca <osMessageQueuePut+0x36>
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d003      	beq.n	80067d2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80067ca:	f06f 0303 	mvn.w	r3, #3
 80067ce:	61fb      	str	r3, [r7, #28]
 80067d0:	e038      	b.n	8006844 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80067d2:	2300      	movs	r3, #0
 80067d4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80067d6:	f107 0210 	add.w	r2, r7, #16
 80067da:	2300      	movs	r3, #0
 80067dc:	68b9      	ldr	r1, [r7, #8]
 80067de:	69b8      	ldr	r0, [r7, #24]
 80067e0:	f000 fbc6 	bl	8006f70 <xQueueGenericSendFromISR>
 80067e4:	4603      	mov	r3, r0
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d003      	beq.n	80067f2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80067ea:	f06f 0302 	mvn.w	r3, #2
 80067ee:	61fb      	str	r3, [r7, #28]
 80067f0:	e028      	b.n	8006844 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d025      	beq.n	8006844 <osMessageQueuePut+0xb0>
 80067f8:	4b15      	ldr	r3, [pc, #84]	@ (8006850 <osMessageQueuePut+0xbc>)
 80067fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067fe:	601a      	str	r2, [r3, #0]
 8006800:	f3bf 8f4f 	dsb	sy
 8006804:	f3bf 8f6f 	isb	sy
 8006808:	e01c      	b.n	8006844 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d002      	beq.n	8006816 <osMessageQueuePut+0x82>
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d103      	bne.n	800681e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8006816:	f06f 0303 	mvn.w	r3, #3
 800681a:	61fb      	str	r3, [r7, #28]
 800681c:	e012      	b.n	8006844 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800681e:	2300      	movs	r3, #0
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	68b9      	ldr	r1, [r7, #8]
 8006824:	69b8      	ldr	r0, [r7, #24]
 8006826:	f000 faa1 	bl	8006d6c <xQueueGenericSend>
 800682a:	4603      	mov	r3, r0
 800682c:	2b01      	cmp	r3, #1
 800682e:	d009      	beq.n	8006844 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d003      	beq.n	800683e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8006836:	f06f 0301 	mvn.w	r3, #1
 800683a:	61fb      	str	r3, [r7, #28]
 800683c:	e002      	b.n	8006844 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800683e:	f06f 0302 	mvn.w	r3, #2
 8006842:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006844:	69fb      	ldr	r3, [r7, #28]
}
 8006846:	4618      	mov	r0, r3
 8006848:	3720      	adds	r7, #32
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	e000ed04 	.word	0xe000ed04

08006854 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8006854:	b580      	push	{r7, lr}
 8006856:	b088      	sub	sp, #32
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
 8006860:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006866:	2300      	movs	r3, #0
 8006868:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800686a:	f3ef 8305 	mrs	r3, IPSR
 800686e:	617b      	str	r3, [r7, #20]
  return(result);
 8006870:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006872:	2b00      	cmp	r3, #0
 8006874:	d028      	beq.n	80068c8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006876:	69bb      	ldr	r3, [r7, #24]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d005      	beq.n	8006888 <osMessageQueueGet+0x34>
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d002      	beq.n	8006888 <osMessageQueueGet+0x34>
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d003      	beq.n	8006890 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8006888:	f06f 0303 	mvn.w	r3, #3
 800688c:	61fb      	str	r3, [r7, #28]
 800688e:	e037      	b.n	8006900 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8006890:	2300      	movs	r3, #0
 8006892:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006894:	f107 0310 	add.w	r3, r7, #16
 8006898:	461a      	mov	r2, r3
 800689a:	68b9      	ldr	r1, [r7, #8]
 800689c:	69b8      	ldr	r0, [r7, #24]
 800689e:	f000 fce7 	bl	8007270 <xQueueReceiveFromISR>
 80068a2:	4603      	mov	r3, r0
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d003      	beq.n	80068b0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80068a8:	f06f 0302 	mvn.w	r3, #2
 80068ac:	61fb      	str	r3, [r7, #28]
 80068ae:	e027      	b.n	8006900 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d024      	beq.n	8006900 <osMessageQueueGet+0xac>
 80068b6:	4b15      	ldr	r3, [pc, #84]	@ (800690c <osMessageQueueGet+0xb8>)
 80068b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068bc:	601a      	str	r2, [r3, #0]
 80068be:	f3bf 8f4f 	dsb	sy
 80068c2:	f3bf 8f6f 	isb	sy
 80068c6:	e01b      	b.n	8006900 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d002      	beq.n	80068d4 <osMessageQueueGet+0x80>
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d103      	bne.n	80068dc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80068d4:	f06f 0303 	mvn.w	r3, #3
 80068d8:	61fb      	str	r3, [r7, #28]
 80068da:	e011      	b.n	8006900 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80068dc:	683a      	ldr	r2, [r7, #0]
 80068de:	68b9      	ldr	r1, [r7, #8]
 80068e0:	69b8      	ldr	r0, [r7, #24]
 80068e2:	f000 fbe3 	bl	80070ac <xQueueReceive>
 80068e6:	4603      	mov	r3, r0
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d009      	beq.n	8006900 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d003      	beq.n	80068fa <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80068f2:	f06f 0301 	mvn.w	r3, #1
 80068f6:	61fb      	str	r3, [r7, #28]
 80068f8:	e002      	b.n	8006900 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80068fa:	f06f 0302 	mvn.w	r3, #2
 80068fe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006900:	69fb      	ldr	r3, [r7, #28]
}
 8006902:	4618      	mov	r0, r3
 8006904:	3720      	adds	r7, #32
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	e000ed04 	.word	0xe000ed04

08006910 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006910:	b480      	push	{r7}
 8006912:	b085      	sub	sp, #20
 8006914:	af00      	add	r7, sp, #0
 8006916:	60f8      	str	r0, [r7, #12]
 8006918:	60b9      	str	r1, [r7, #8]
 800691a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	4a07      	ldr	r2, [pc, #28]	@ (800693c <vApplicationGetIdleTaskMemory+0x2c>)
 8006920:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	4a06      	ldr	r2, [pc, #24]	@ (8006940 <vApplicationGetIdleTaskMemory+0x30>)
 8006926:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2280      	movs	r2, #128	@ 0x80
 800692c:	601a      	str	r2, [r3, #0]
}
 800692e:	bf00      	nop
 8006930:	3714      	adds	r7, #20
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop
 800693c:	20000474 	.word	0x20000474
 8006940:	2000051c 	.word	0x2000051c

08006944 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006944:	b480      	push	{r7}
 8006946:	b085      	sub	sp, #20
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	60b9      	str	r1, [r7, #8]
 800694e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	4a07      	ldr	r2, [pc, #28]	@ (8006970 <vApplicationGetTimerTaskMemory+0x2c>)
 8006954:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	4a06      	ldr	r2, [pc, #24]	@ (8006974 <vApplicationGetTimerTaskMemory+0x30>)
 800695a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006962:	601a      	str	r2, [r3, #0]
}
 8006964:	bf00      	nop
 8006966:	3714      	adds	r7, #20
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr
 8006970:	2000071c 	.word	0x2000071c
 8006974:	200007c4 	.word	0x200007c4

08006978 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f103 0208 	add.w	r2, r3, #8
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f04f 32ff 	mov.w	r2, #4294967295
 8006990:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f103 0208 	add.w	r2, r3, #8
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f103 0208 	add.w	r2, r3, #8
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80069ac:	bf00      	nop
 80069ae:	370c      	adds	r7, #12
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr

080069b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80069c6:	bf00      	nop
 80069c8:	370c      	adds	r7, #12
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr

080069d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80069d2:	b480      	push	{r7}
 80069d4:	b085      	sub	sp, #20
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
 80069da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	68fa      	ldr	r2, [r7, #12]
 80069e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	689a      	ldr	r2, [r3, #8]
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	683a      	ldr	r2, [r7, #0]
 80069f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	683a      	ldr	r2, [r7, #0]
 80069fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	1c5a      	adds	r2, r3, #1
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	601a      	str	r2, [r3, #0]
}
 8006a0e:	bf00      	nop
 8006a10:	3714      	adds	r7, #20
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr

08006a1a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006a1a:	b480      	push	{r7}
 8006a1c:	b085      	sub	sp, #20
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
 8006a22:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a30:	d103      	bne.n	8006a3a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	60fb      	str	r3, [r7, #12]
 8006a38:	e00c      	b.n	8006a54 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	3308      	adds	r3, #8
 8006a3e:	60fb      	str	r3, [r7, #12]
 8006a40:	e002      	b.n	8006a48 <vListInsert+0x2e>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	60fb      	str	r3, [r7, #12]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	68ba      	ldr	r2, [r7, #8]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d2f6      	bcs.n	8006a42 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	685a      	ldr	r2, [r3, #4]
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	683a      	ldr	r2, [r7, #0]
 8006a62:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	68fa      	ldr	r2, [r7, #12]
 8006a68:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	683a      	ldr	r2, [r7, #0]
 8006a6e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	1c5a      	adds	r2, r3, #1
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	601a      	str	r2, [r3, #0]
}
 8006a80:	bf00      	nop
 8006a82:	3714      	adds	r7, #20
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b085      	sub	sp, #20
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	691b      	ldr	r3, [r3, #16]
 8006a98:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	687a      	ldr	r2, [r7, #4]
 8006aa0:	6892      	ldr	r2, [r2, #8]
 8006aa2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	687a      	ldr	r2, [r7, #4]
 8006aaa:	6852      	ldr	r2, [r2, #4]
 8006aac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d103      	bne.n	8006ac0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	689a      	ldr	r2, [r3, #8]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	1e5a      	subs	r2, r3, #1
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3714      	adds	r7, #20
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr

08006ae0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b084      	sub	sp, #16
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d10b      	bne.n	8006b0c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af8:	f383 8811 	msr	BASEPRI, r3
 8006afc:	f3bf 8f6f 	isb	sy
 8006b00:	f3bf 8f4f 	dsb	sy
 8006b04:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006b06:	bf00      	nop
 8006b08:	bf00      	nop
 8006b0a:	e7fd      	b.n	8006b08 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006b0c:	f002 f964 	bl	8008dd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b18:	68f9      	ldr	r1, [r7, #12]
 8006b1a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006b1c:	fb01 f303 	mul.w	r3, r1, r3
 8006b20:	441a      	add	r2, r3
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b3c:	3b01      	subs	r3, #1
 8006b3e:	68f9      	ldr	r1, [r7, #12]
 8006b40:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006b42:	fb01 f303 	mul.w	r3, r1, r3
 8006b46:	441a      	add	r2, r3
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	22ff      	movs	r2, #255	@ 0xff
 8006b50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	22ff      	movs	r2, #255	@ 0xff
 8006b58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d114      	bne.n	8006b8c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d01a      	beq.n	8006ba0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	3310      	adds	r3, #16
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f001 fa00 	bl	8007f74 <xTaskRemoveFromEventList>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d012      	beq.n	8006ba0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb0 <xQueueGenericReset+0xd0>)
 8006b7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b80:	601a      	str	r2, [r3, #0]
 8006b82:	f3bf 8f4f 	dsb	sy
 8006b86:	f3bf 8f6f 	isb	sy
 8006b8a:	e009      	b.n	8006ba0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	3310      	adds	r3, #16
 8006b90:	4618      	mov	r0, r3
 8006b92:	f7ff fef1 	bl	8006978 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	3324      	adds	r3, #36	@ 0x24
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f7ff feec 	bl	8006978 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006ba0:	f002 f94c 	bl	8008e3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006ba4:	2301      	movs	r3, #1
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3710      	adds	r7, #16
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
 8006bae:	bf00      	nop
 8006bb0:	e000ed04 	.word	0xe000ed04

08006bb4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b08e      	sub	sp, #56	@ 0x38
 8006bb8:	af02      	add	r7, sp, #8
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	607a      	str	r2, [r7, #4]
 8006bc0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d10b      	bne.n	8006be0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bcc:	f383 8811 	msr	BASEPRI, r3
 8006bd0:	f3bf 8f6f 	isb	sy
 8006bd4:	f3bf 8f4f 	dsb	sy
 8006bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006bda:	bf00      	nop
 8006bdc:	bf00      	nop
 8006bde:	e7fd      	b.n	8006bdc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d10b      	bne.n	8006bfe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bea:	f383 8811 	msr	BASEPRI, r3
 8006bee:	f3bf 8f6f 	isb	sy
 8006bf2:	f3bf 8f4f 	dsb	sy
 8006bf6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006bf8:	bf00      	nop
 8006bfa:	bf00      	nop
 8006bfc:	e7fd      	b.n	8006bfa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d002      	beq.n	8006c0a <xQueueGenericCreateStatic+0x56>
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d001      	beq.n	8006c0e <xQueueGenericCreateStatic+0x5a>
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e000      	b.n	8006c10 <xQueueGenericCreateStatic+0x5c>
 8006c0e:	2300      	movs	r3, #0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d10b      	bne.n	8006c2c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c18:	f383 8811 	msr	BASEPRI, r3
 8006c1c:	f3bf 8f6f 	isb	sy
 8006c20:	f3bf 8f4f 	dsb	sy
 8006c24:	623b      	str	r3, [r7, #32]
}
 8006c26:	bf00      	nop
 8006c28:	bf00      	nop
 8006c2a:	e7fd      	b.n	8006c28 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d102      	bne.n	8006c38 <xQueueGenericCreateStatic+0x84>
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d101      	bne.n	8006c3c <xQueueGenericCreateStatic+0x88>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e000      	b.n	8006c3e <xQueueGenericCreateStatic+0x8a>
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d10b      	bne.n	8006c5a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c46:	f383 8811 	msr	BASEPRI, r3
 8006c4a:	f3bf 8f6f 	isb	sy
 8006c4e:	f3bf 8f4f 	dsb	sy
 8006c52:	61fb      	str	r3, [r7, #28]
}
 8006c54:	bf00      	nop
 8006c56:	bf00      	nop
 8006c58:	e7fd      	b.n	8006c56 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006c5a:	2350      	movs	r3, #80	@ 0x50
 8006c5c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	2b50      	cmp	r3, #80	@ 0x50
 8006c62:	d00b      	beq.n	8006c7c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c68:	f383 8811 	msr	BASEPRI, r3
 8006c6c:	f3bf 8f6f 	isb	sy
 8006c70:	f3bf 8f4f 	dsb	sy
 8006c74:	61bb      	str	r3, [r7, #24]
}
 8006c76:	bf00      	nop
 8006c78:	bf00      	nop
 8006c7a:	e7fd      	b.n	8006c78 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006c7c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00d      	beq.n	8006ca4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006c90:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c96:	9300      	str	r3, [sp, #0]
 8006c98:	4613      	mov	r3, r2
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	68b9      	ldr	r1, [r7, #8]
 8006c9e:	68f8      	ldr	r0, [r7, #12]
 8006ca0:	f000 f840 	bl	8006d24 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3730      	adds	r7, #48	@ 0x30
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}

08006cae <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006cae:	b580      	push	{r7, lr}
 8006cb0:	b08a      	sub	sp, #40	@ 0x28
 8006cb2:	af02      	add	r7, sp, #8
 8006cb4:	60f8      	str	r0, [r7, #12]
 8006cb6:	60b9      	str	r1, [r7, #8]
 8006cb8:	4613      	mov	r3, r2
 8006cba:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d10b      	bne.n	8006cda <xQueueGenericCreate+0x2c>
	__asm volatile
 8006cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc6:	f383 8811 	msr	BASEPRI, r3
 8006cca:	f3bf 8f6f 	isb	sy
 8006cce:	f3bf 8f4f 	dsb	sy
 8006cd2:	613b      	str	r3, [r7, #16]
}
 8006cd4:	bf00      	nop
 8006cd6:	bf00      	nop
 8006cd8:	e7fd      	b.n	8006cd6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	68ba      	ldr	r2, [r7, #8]
 8006cde:	fb02 f303 	mul.w	r3, r2, r3
 8006ce2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	3350      	adds	r3, #80	@ 0x50
 8006ce8:	4618      	mov	r0, r3
 8006cea:	f002 f997 	bl	800901c <pvPortMalloc>
 8006cee:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006cf0:	69bb      	ldr	r3, [r7, #24]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d011      	beq.n	8006d1a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006cf6:	69bb      	ldr	r3, [r7, #24]
 8006cf8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	3350      	adds	r3, #80	@ 0x50
 8006cfe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006d00:	69bb      	ldr	r3, [r7, #24]
 8006d02:	2200      	movs	r2, #0
 8006d04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006d08:	79fa      	ldrb	r2, [r7, #7]
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	4613      	mov	r3, r2
 8006d10:	697a      	ldr	r2, [r7, #20]
 8006d12:	68b9      	ldr	r1, [r7, #8]
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f000 f805 	bl	8006d24 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006d1a:	69bb      	ldr	r3, [r7, #24]
	}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3720      	adds	r7, #32
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}

08006d24 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b084      	sub	sp, #16
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	60f8      	str	r0, [r7, #12]
 8006d2c:	60b9      	str	r1, [r7, #8]
 8006d2e:	607a      	str	r2, [r7, #4]
 8006d30:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d103      	bne.n	8006d40 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	69ba      	ldr	r2, [r7, #24]
 8006d3c:	601a      	str	r2, [r3, #0]
 8006d3e:	e002      	b.n	8006d46 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006d40:	69bb      	ldr	r3, [r7, #24]
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006d46:	69bb      	ldr	r3, [r7, #24]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006d52:	2101      	movs	r1, #1
 8006d54:	69b8      	ldr	r0, [r7, #24]
 8006d56:	f7ff fec3 	bl	8006ae0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006d5a:	69bb      	ldr	r3, [r7, #24]
 8006d5c:	78fa      	ldrb	r2, [r7, #3]
 8006d5e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006d62:	bf00      	nop
 8006d64:	3710      	adds	r7, #16
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}
	...

08006d6c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b08e      	sub	sp, #56	@ 0x38
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
 8006d78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d10b      	bne.n	8006da0 <xQueueGenericSend+0x34>
	__asm volatile
 8006d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d8c:	f383 8811 	msr	BASEPRI, r3
 8006d90:	f3bf 8f6f 	isb	sy
 8006d94:	f3bf 8f4f 	dsb	sy
 8006d98:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006d9a:	bf00      	nop
 8006d9c:	bf00      	nop
 8006d9e:	e7fd      	b.n	8006d9c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d103      	bne.n	8006dae <xQueueGenericSend+0x42>
 8006da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d101      	bne.n	8006db2 <xQueueGenericSend+0x46>
 8006dae:	2301      	movs	r3, #1
 8006db0:	e000      	b.n	8006db4 <xQueueGenericSend+0x48>
 8006db2:	2300      	movs	r3, #0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d10b      	bne.n	8006dd0 <xQueueGenericSend+0x64>
	__asm volatile
 8006db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dbc:	f383 8811 	msr	BASEPRI, r3
 8006dc0:	f3bf 8f6f 	isb	sy
 8006dc4:	f3bf 8f4f 	dsb	sy
 8006dc8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006dca:	bf00      	nop
 8006dcc:	bf00      	nop
 8006dce:	e7fd      	b.n	8006dcc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	d103      	bne.n	8006dde <xQueueGenericSend+0x72>
 8006dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d101      	bne.n	8006de2 <xQueueGenericSend+0x76>
 8006dde:	2301      	movs	r3, #1
 8006de0:	e000      	b.n	8006de4 <xQueueGenericSend+0x78>
 8006de2:	2300      	movs	r3, #0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d10b      	bne.n	8006e00 <xQueueGenericSend+0x94>
	__asm volatile
 8006de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dec:	f383 8811 	msr	BASEPRI, r3
 8006df0:	f3bf 8f6f 	isb	sy
 8006df4:	f3bf 8f4f 	dsb	sy
 8006df8:	623b      	str	r3, [r7, #32]
}
 8006dfa:	bf00      	nop
 8006dfc:	bf00      	nop
 8006dfe:	e7fd      	b.n	8006dfc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e00:	f001 fa7e 	bl	8008300 <xTaskGetSchedulerState>
 8006e04:	4603      	mov	r3, r0
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d102      	bne.n	8006e10 <xQueueGenericSend+0xa4>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d101      	bne.n	8006e14 <xQueueGenericSend+0xa8>
 8006e10:	2301      	movs	r3, #1
 8006e12:	e000      	b.n	8006e16 <xQueueGenericSend+0xaa>
 8006e14:	2300      	movs	r3, #0
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d10b      	bne.n	8006e32 <xQueueGenericSend+0xc6>
	__asm volatile
 8006e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e1e:	f383 8811 	msr	BASEPRI, r3
 8006e22:	f3bf 8f6f 	isb	sy
 8006e26:	f3bf 8f4f 	dsb	sy
 8006e2a:	61fb      	str	r3, [r7, #28]
}
 8006e2c:	bf00      	nop
 8006e2e:	bf00      	nop
 8006e30:	e7fd      	b.n	8006e2e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006e32:	f001 ffd1 	bl	8008dd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	d302      	bcc.n	8006e48 <xQueueGenericSend+0xdc>
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d129      	bne.n	8006e9c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006e48:	683a      	ldr	r2, [r7, #0]
 8006e4a:	68b9      	ldr	r1, [r7, #8]
 8006e4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e4e:	f000 fa91 	bl	8007374 <prvCopyDataToQueue>
 8006e52:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d010      	beq.n	8006e7e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e5e:	3324      	adds	r3, #36	@ 0x24
 8006e60:	4618      	mov	r0, r3
 8006e62:	f001 f887 	bl	8007f74 <xTaskRemoveFromEventList>
 8006e66:	4603      	mov	r3, r0
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d013      	beq.n	8006e94 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006e6c:	4b3f      	ldr	r3, [pc, #252]	@ (8006f6c <xQueueGenericSend+0x200>)
 8006e6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e72:	601a      	str	r2, [r3, #0]
 8006e74:	f3bf 8f4f 	dsb	sy
 8006e78:	f3bf 8f6f 	isb	sy
 8006e7c:	e00a      	b.n	8006e94 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d007      	beq.n	8006e94 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006e84:	4b39      	ldr	r3, [pc, #228]	@ (8006f6c <xQueueGenericSend+0x200>)
 8006e86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e8a:	601a      	str	r2, [r3, #0]
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006e94:	f001 ffd2 	bl	8008e3c <vPortExitCritical>
				return pdPASS;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e063      	b.n	8006f64 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d103      	bne.n	8006eaa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006ea2:	f001 ffcb 	bl	8008e3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	e05c      	b.n	8006f64 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d106      	bne.n	8006ebe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006eb0:	f107 0314 	add.w	r3, r7, #20
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f001 f8c1 	bl	800803c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ebe:	f001 ffbd 	bl	8008e3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ec2:	f000 fe29 	bl	8007b18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ec6:	f001 ff87 	bl	8008dd8 <vPortEnterCritical>
 8006eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ecc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ed0:	b25b      	sxtb	r3, r3
 8006ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ed6:	d103      	bne.n	8006ee0 <xQueueGenericSend+0x174>
 8006ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eda:	2200      	movs	r2, #0
 8006edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ee6:	b25b      	sxtb	r3, r3
 8006ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eec:	d103      	bne.n	8006ef6 <xQueueGenericSend+0x18a>
 8006eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ef6:	f001 ffa1 	bl	8008e3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006efa:	1d3a      	adds	r2, r7, #4
 8006efc:	f107 0314 	add.w	r3, r7, #20
 8006f00:	4611      	mov	r1, r2
 8006f02:	4618      	mov	r0, r3
 8006f04:	f001 f8b0 	bl	8008068 <xTaskCheckForTimeOut>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d124      	bne.n	8006f58 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006f0e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f10:	f000 fb28 	bl	8007564 <prvIsQueueFull>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d018      	beq.n	8006f4c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f1c:	3310      	adds	r3, #16
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	4611      	mov	r1, r2
 8006f22:	4618      	mov	r0, r3
 8006f24:	f000 ffd4 	bl	8007ed0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006f28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f2a:	f000 fab3 	bl	8007494 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006f2e:	f000 fe01 	bl	8007b34 <xTaskResumeAll>
 8006f32:	4603      	mov	r3, r0
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	f47f af7c 	bne.w	8006e32 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8006f6c <xQueueGenericSend+0x200>)
 8006f3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f40:	601a      	str	r2, [r3, #0]
 8006f42:	f3bf 8f4f 	dsb	sy
 8006f46:	f3bf 8f6f 	isb	sy
 8006f4a:	e772      	b.n	8006e32 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006f4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f4e:	f000 faa1 	bl	8007494 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f52:	f000 fdef 	bl	8007b34 <xTaskResumeAll>
 8006f56:	e76c      	b.n	8006e32 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006f58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f5a:	f000 fa9b 	bl	8007494 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006f5e:	f000 fde9 	bl	8007b34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006f62:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3738      	adds	r7, #56	@ 0x38
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	e000ed04 	.word	0xe000ed04

08006f70 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b090      	sub	sp, #64	@ 0x40
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	607a      	str	r2, [r7, #4]
 8006f7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d10b      	bne.n	8006fa0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f8c:	f383 8811 	msr	BASEPRI, r3
 8006f90:	f3bf 8f6f 	isb	sy
 8006f94:	f3bf 8f4f 	dsb	sy
 8006f98:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006f9a:	bf00      	nop
 8006f9c:	bf00      	nop
 8006f9e:	e7fd      	b.n	8006f9c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d103      	bne.n	8006fae <xQueueGenericSendFromISR+0x3e>
 8006fa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d101      	bne.n	8006fb2 <xQueueGenericSendFromISR+0x42>
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e000      	b.n	8006fb4 <xQueueGenericSendFromISR+0x44>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d10b      	bne.n	8006fd0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fbc:	f383 8811 	msr	BASEPRI, r3
 8006fc0:	f3bf 8f6f 	isb	sy
 8006fc4:	f3bf 8f4f 	dsb	sy
 8006fc8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006fca:	bf00      	nop
 8006fcc:	bf00      	nop
 8006fce:	e7fd      	b.n	8006fcc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	2b02      	cmp	r3, #2
 8006fd4:	d103      	bne.n	8006fde <xQueueGenericSendFromISR+0x6e>
 8006fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d101      	bne.n	8006fe2 <xQueueGenericSendFromISR+0x72>
 8006fde:	2301      	movs	r3, #1
 8006fe0:	e000      	b.n	8006fe4 <xQueueGenericSendFromISR+0x74>
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d10b      	bne.n	8007000 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fec:	f383 8811 	msr	BASEPRI, r3
 8006ff0:	f3bf 8f6f 	isb	sy
 8006ff4:	f3bf 8f4f 	dsb	sy
 8006ff8:	623b      	str	r3, [r7, #32]
}
 8006ffa:	bf00      	nop
 8006ffc:	bf00      	nop
 8006ffe:	e7fd      	b.n	8006ffc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007000:	f001 ffca 	bl	8008f98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007004:	f3ef 8211 	mrs	r2, BASEPRI
 8007008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800700c:	f383 8811 	msr	BASEPRI, r3
 8007010:	f3bf 8f6f 	isb	sy
 8007014:	f3bf 8f4f 	dsb	sy
 8007018:	61fa      	str	r2, [r7, #28]
 800701a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800701c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800701e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007022:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007028:	429a      	cmp	r2, r3
 800702a:	d302      	bcc.n	8007032 <xQueueGenericSendFromISR+0xc2>
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	2b02      	cmp	r3, #2
 8007030:	d12f      	bne.n	8007092 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007034:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007038:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800703c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800703e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007040:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007042:	683a      	ldr	r2, [r7, #0]
 8007044:	68b9      	ldr	r1, [r7, #8]
 8007046:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007048:	f000 f994 	bl	8007374 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800704c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007054:	d112      	bne.n	800707c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705a:	2b00      	cmp	r3, #0
 800705c:	d016      	beq.n	800708c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800705e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007060:	3324      	adds	r3, #36	@ 0x24
 8007062:	4618      	mov	r0, r3
 8007064:	f000 ff86 	bl	8007f74 <xTaskRemoveFromEventList>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d00e      	beq.n	800708c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d00b      	beq.n	800708c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	601a      	str	r2, [r3, #0]
 800707a:	e007      	b.n	800708c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800707c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007080:	3301      	adds	r3, #1
 8007082:	b2db      	uxtb	r3, r3
 8007084:	b25a      	sxtb	r2, r3
 8007086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007088:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800708c:	2301      	movs	r3, #1
 800708e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007090:	e001      	b.n	8007096 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007092:	2300      	movs	r3, #0
 8007094:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007098:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80070a0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80070a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3740      	adds	r7, #64	@ 0x40
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b08c      	sub	sp, #48	@ 0x30
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80070b8:	2300      	movs	r3, #0
 80070ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80070c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d10b      	bne.n	80070de <xQueueReceive+0x32>
	__asm volatile
 80070c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ca:	f383 8811 	msr	BASEPRI, r3
 80070ce:	f3bf 8f6f 	isb	sy
 80070d2:	f3bf 8f4f 	dsb	sy
 80070d6:	623b      	str	r3, [r7, #32]
}
 80070d8:	bf00      	nop
 80070da:	bf00      	nop
 80070dc:	e7fd      	b.n	80070da <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d103      	bne.n	80070ec <xQueueReceive+0x40>
 80070e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d101      	bne.n	80070f0 <xQueueReceive+0x44>
 80070ec:	2301      	movs	r3, #1
 80070ee:	e000      	b.n	80070f2 <xQueueReceive+0x46>
 80070f0:	2300      	movs	r3, #0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d10b      	bne.n	800710e <xQueueReceive+0x62>
	__asm volatile
 80070f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070fa:	f383 8811 	msr	BASEPRI, r3
 80070fe:	f3bf 8f6f 	isb	sy
 8007102:	f3bf 8f4f 	dsb	sy
 8007106:	61fb      	str	r3, [r7, #28]
}
 8007108:	bf00      	nop
 800710a:	bf00      	nop
 800710c:	e7fd      	b.n	800710a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800710e:	f001 f8f7 	bl	8008300 <xTaskGetSchedulerState>
 8007112:	4603      	mov	r3, r0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d102      	bne.n	800711e <xQueueReceive+0x72>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d101      	bne.n	8007122 <xQueueReceive+0x76>
 800711e:	2301      	movs	r3, #1
 8007120:	e000      	b.n	8007124 <xQueueReceive+0x78>
 8007122:	2300      	movs	r3, #0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10b      	bne.n	8007140 <xQueueReceive+0x94>
	__asm volatile
 8007128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800712c:	f383 8811 	msr	BASEPRI, r3
 8007130:	f3bf 8f6f 	isb	sy
 8007134:	f3bf 8f4f 	dsb	sy
 8007138:	61bb      	str	r3, [r7, #24]
}
 800713a:	bf00      	nop
 800713c:	bf00      	nop
 800713e:	e7fd      	b.n	800713c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007140:	f001 fe4a 	bl	8008dd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007148:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800714a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714c:	2b00      	cmp	r3, #0
 800714e:	d01f      	beq.n	8007190 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007150:	68b9      	ldr	r1, [r7, #8]
 8007152:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007154:	f000 f978 	bl	8007448 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715a:	1e5a      	subs	r2, r3, #1
 800715c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800715e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007162:	691b      	ldr	r3, [r3, #16]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00f      	beq.n	8007188 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800716a:	3310      	adds	r3, #16
 800716c:	4618      	mov	r0, r3
 800716e:	f000 ff01 	bl	8007f74 <xTaskRemoveFromEventList>
 8007172:	4603      	mov	r3, r0
 8007174:	2b00      	cmp	r3, #0
 8007176:	d007      	beq.n	8007188 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007178:	4b3c      	ldr	r3, [pc, #240]	@ (800726c <xQueueReceive+0x1c0>)
 800717a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800717e:	601a      	str	r2, [r3, #0]
 8007180:	f3bf 8f4f 	dsb	sy
 8007184:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007188:	f001 fe58 	bl	8008e3c <vPortExitCritical>
				return pdPASS;
 800718c:	2301      	movs	r3, #1
 800718e:	e069      	b.n	8007264 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d103      	bne.n	800719e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007196:	f001 fe51 	bl	8008e3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800719a:	2300      	movs	r3, #0
 800719c:	e062      	b.n	8007264 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800719e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d106      	bne.n	80071b2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80071a4:	f107 0310 	add.w	r3, r7, #16
 80071a8:	4618      	mov	r0, r3
 80071aa:	f000 ff47 	bl	800803c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071ae:	2301      	movs	r3, #1
 80071b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80071b2:	f001 fe43 	bl	8008e3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80071b6:	f000 fcaf 	bl	8007b18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80071ba:	f001 fe0d 	bl	8008dd8 <vPortEnterCritical>
 80071be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80071c4:	b25b      	sxtb	r3, r3
 80071c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ca:	d103      	bne.n	80071d4 <xQueueReceive+0x128>
 80071cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ce:	2200      	movs	r2, #0
 80071d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071da:	b25b      	sxtb	r3, r3
 80071dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e0:	d103      	bne.n	80071ea <xQueueReceive+0x13e>
 80071e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e4:	2200      	movs	r2, #0
 80071e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071ea:	f001 fe27 	bl	8008e3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071ee:	1d3a      	adds	r2, r7, #4
 80071f0:	f107 0310 	add.w	r3, r7, #16
 80071f4:	4611      	mov	r1, r2
 80071f6:	4618      	mov	r0, r3
 80071f8:	f000 ff36 	bl	8008068 <xTaskCheckForTimeOut>
 80071fc:	4603      	mov	r3, r0
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d123      	bne.n	800724a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007202:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007204:	f000 f998 	bl	8007538 <prvIsQueueEmpty>
 8007208:	4603      	mov	r3, r0
 800720a:	2b00      	cmp	r3, #0
 800720c:	d017      	beq.n	800723e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800720e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007210:	3324      	adds	r3, #36	@ 0x24
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	4611      	mov	r1, r2
 8007216:	4618      	mov	r0, r3
 8007218:	f000 fe5a 	bl	8007ed0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800721c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800721e:	f000 f939 	bl	8007494 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007222:	f000 fc87 	bl	8007b34 <xTaskResumeAll>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d189      	bne.n	8007140 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800722c:	4b0f      	ldr	r3, [pc, #60]	@ (800726c <xQueueReceive+0x1c0>)
 800722e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007232:	601a      	str	r2, [r3, #0]
 8007234:	f3bf 8f4f 	dsb	sy
 8007238:	f3bf 8f6f 	isb	sy
 800723c:	e780      	b.n	8007140 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800723e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007240:	f000 f928 	bl	8007494 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007244:	f000 fc76 	bl	8007b34 <xTaskResumeAll>
 8007248:	e77a      	b.n	8007140 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800724a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800724c:	f000 f922 	bl	8007494 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007250:	f000 fc70 	bl	8007b34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007254:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007256:	f000 f96f 	bl	8007538 <prvIsQueueEmpty>
 800725a:	4603      	mov	r3, r0
 800725c:	2b00      	cmp	r3, #0
 800725e:	f43f af6f 	beq.w	8007140 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007262:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007264:	4618      	mov	r0, r3
 8007266:	3730      	adds	r7, #48	@ 0x30
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}
 800726c:	e000ed04 	.word	0xe000ed04

08007270 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b08e      	sub	sp, #56	@ 0x38
 8007274:	af00      	add	r7, sp, #0
 8007276:	60f8      	str	r0, [r7, #12]
 8007278:	60b9      	str	r1, [r7, #8]
 800727a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007282:	2b00      	cmp	r3, #0
 8007284:	d10b      	bne.n	800729e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800728a:	f383 8811 	msr	BASEPRI, r3
 800728e:	f3bf 8f6f 	isb	sy
 8007292:	f3bf 8f4f 	dsb	sy
 8007296:	623b      	str	r3, [r7, #32]
}
 8007298:	bf00      	nop
 800729a:	bf00      	nop
 800729c:	e7fd      	b.n	800729a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d103      	bne.n	80072ac <xQueueReceiveFromISR+0x3c>
 80072a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d101      	bne.n	80072b0 <xQueueReceiveFromISR+0x40>
 80072ac:	2301      	movs	r3, #1
 80072ae:	e000      	b.n	80072b2 <xQueueReceiveFromISR+0x42>
 80072b0:	2300      	movs	r3, #0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d10b      	bne.n	80072ce <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80072b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ba:	f383 8811 	msr	BASEPRI, r3
 80072be:	f3bf 8f6f 	isb	sy
 80072c2:	f3bf 8f4f 	dsb	sy
 80072c6:	61fb      	str	r3, [r7, #28]
}
 80072c8:	bf00      	nop
 80072ca:	bf00      	nop
 80072cc:	e7fd      	b.n	80072ca <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80072ce:	f001 fe63 	bl	8008f98 <vPortValidateInterruptPriority>
	__asm volatile
 80072d2:	f3ef 8211 	mrs	r2, BASEPRI
 80072d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072da:	f383 8811 	msr	BASEPRI, r3
 80072de:	f3bf 8f6f 	isb	sy
 80072e2:	f3bf 8f4f 	dsb	sy
 80072e6:	61ba      	str	r2, [r7, #24]
 80072e8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80072ea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80072ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80072ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80072f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d02f      	beq.n	800735a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80072fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007300:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007304:	68b9      	ldr	r1, [r7, #8]
 8007306:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007308:	f000 f89e 	bl	8007448 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800730c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800730e:	1e5a      	subs	r2, r3, #1
 8007310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007312:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007314:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800731c:	d112      	bne.n	8007344 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800731e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007320:	691b      	ldr	r3, [r3, #16]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d016      	beq.n	8007354 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007328:	3310      	adds	r3, #16
 800732a:	4618      	mov	r0, r3
 800732c:	f000 fe22 	bl	8007f74 <xTaskRemoveFromEventList>
 8007330:	4603      	mov	r3, r0
 8007332:	2b00      	cmp	r3, #0
 8007334:	d00e      	beq.n	8007354 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d00b      	beq.n	8007354 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	601a      	str	r2, [r3, #0]
 8007342:	e007      	b.n	8007354 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007344:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007348:	3301      	adds	r3, #1
 800734a:	b2db      	uxtb	r3, r3
 800734c:	b25a      	sxtb	r2, r3
 800734e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007350:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007354:	2301      	movs	r3, #1
 8007356:	637b      	str	r3, [r7, #52]	@ 0x34
 8007358:	e001      	b.n	800735e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800735a:	2300      	movs	r3, #0
 800735c:	637b      	str	r3, [r7, #52]	@ 0x34
 800735e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007360:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	f383 8811 	msr	BASEPRI, r3
}
 8007368:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800736a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800736c:	4618      	mov	r0, r3
 800736e:	3738      	adds	r7, #56	@ 0x38
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}

08007374 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b086      	sub	sp, #24
 8007378:	af00      	add	r7, sp, #0
 800737a:	60f8      	str	r0, [r7, #12]
 800737c:	60b9      	str	r1, [r7, #8]
 800737e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007380:	2300      	movs	r3, #0
 8007382:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007388:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800738e:	2b00      	cmp	r3, #0
 8007390:	d10d      	bne.n	80073ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d14d      	bne.n	8007436 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	4618      	mov	r0, r3
 80073a0:	f000 ffcc 	bl	800833c <xTaskPriorityDisinherit>
 80073a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	609a      	str	r2, [r3, #8]
 80073ac:	e043      	b.n	8007436 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d119      	bne.n	80073e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	6858      	ldr	r0, [r3, #4]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073bc:	461a      	mov	r2, r3
 80073be:	68b9      	ldr	r1, [r7, #8]
 80073c0:	f002 fb0d 	bl	80099de <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	685a      	ldr	r2, [r3, #4]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073cc:	441a      	add	r2, r3
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	685a      	ldr	r2, [r3, #4]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d32b      	bcc.n	8007436 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	605a      	str	r2, [r3, #4]
 80073e6:	e026      	b.n	8007436 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	68d8      	ldr	r0, [r3, #12]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073f0:	461a      	mov	r2, r3
 80073f2:	68b9      	ldr	r1, [r7, #8]
 80073f4:	f002 faf3 	bl	80099de <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	68da      	ldr	r2, [r3, #12]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007400:	425b      	negs	r3, r3
 8007402:	441a      	add	r2, r3
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	68da      	ldr	r2, [r3, #12]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	429a      	cmp	r2, r3
 8007412:	d207      	bcs.n	8007424 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800741c:	425b      	negs	r3, r3
 800741e:	441a      	add	r2, r3
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2b02      	cmp	r3, #2
 8007428:	d105      	bne.n	8007436 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d002      	beq.n	8007436 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	3b01      	subs	r3, #1
 8007434:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	1c5a      	adds	r2, r3, #1
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800743e:	697b      	ldr	r3, [r7, #20]
}
 8007440:	4618      	mov	r0, r3
 8007442:	3718      	adds	r7, #24
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b082      	sub	sp, #8
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007456:	2b00      	cmp	r3, #0
 8007458:	d018      	beq.n	800748c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	68da      	ldr	r2, [r3, #12]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007462:	441a      	add	r2, r3
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	68da      	ldr	r2, [r3, #12]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	429a      	cmp	r2, r3
 8007472:	d303      	bcc.n	800747c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	68d9      	ldr	r1, [r3, #12]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007484:	461a      	mov	r2, r3
 8007486:	6838      	ldr	r0, [r7, #0]
 8007488:	f002 faa9 	bl	80099de <memcpy>
	}
}
 800748c:	bf00      	nop
 800748e:	3708      	adds	r7, #8
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800749c:	f001 fc9c 	bl	8008dd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80074a8:	e011      	b.n	80074ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d012      	beq.n	80074d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	3324      	adds	r3, #36	@ 0x24
 80074b6:	4618      	mov	r0, r3
 80074b8:	f000 fd5c 	bl	8007f74 <xTaskRemoveFromEventList>
 80074bc:	4603      	mov	r3, r0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d001      	beq.n	80074c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80074c2:	f000 fe35 	bl	8008130 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80074c6:	7bfb      	ldrb	r3, [r7, #15]
 80074c8:	3b01      	subs	r3, #1
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80074ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	dce9      	bgt.n	80074aa <prvUnlockQueue+0x16>
 80074d6:	e000      	b.n	80074da <prvUnlockQueue+0x46>
					break;
 80074d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	22ff      	movs	r2, #255	@ 0xff
 80074de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80074e2:	f001 fcab 	bl	8008e3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80074e6:	f001 fc77 	bl	8008dd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80074f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80074f2:	e011      	b.n	8007518 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	691b      	ldr	r3, [r3, #16]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d012      	beq.n	8007522 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	3310      	adds	r3, #16
 8007500:	4618      	mov	r0, r3
 8007502:	f000 fd37 	bl	8007f74 <xTaskRemoveFromEventList>
 8007506:	4603      	mov	r3, r0
 8007508:	2b00      	cmp	r3, #0
 800750a:	d001      	beq.n	8007510 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800750c:	f000 fe10 	bl	8008130 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007510:	7bbb      	ldrb	r3, [r7, #14]
 8007512:	3b01      	subs	r3, #1
 8007514:	b2db      	uxtb	r3, r3
 8007516:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007518:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800751c:	2b00      	cmp	r3, #0
 800751e:	dce9      	bgt.n	80074f4 <prvUnlockQueue+0x60>
 8007520:	e000      	b.n	8007524 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007522:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	22ff      	movs	r2, #255	@ 0xff
 8007528:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800752c:	f001 fc86 	bl	8008e3c <vPortExitCritical>
}
 8007530:	bf00      	nop
 8007532:	3710      	adds	r7, #16
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b084      	sub	sp, #16
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007540:	f001 fc4a 	bl	8008dd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007548:	2b00      	cmp	r3, #0
 800754a:	d102      	bne.n	8007552 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800754c:	2301      	movs	r3, #1
 800754e:	60fb      	str	r3, [r7, #12]
 8007550:	e001      	b.n	8007556 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007552:	2300      	movs	r3, #0
 8007554:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007556:	f001 fc71 	bl	8008e3c <vPortExitCritical>

	return xReturn;
 800755a:	68fb      	ldr	r3, [r7, #12]
}
 800755c:	4618      	mov	r0, r3
 800755e:	3710      	adds	r7, #16
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800756c:	f001 fc34 	bl	8008dd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007578:	429a      	cmp	r2, r3
 800757a:	d102      	bne.n	8007582 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800757c:	2301      	movs	r3, #1
 800757e:	60fb      	str	r3, [r7, #12]
 8007580:	e001      	b.n	8007586 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007582:	2300      	movs	r3, #0
 8007584:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007586:	f001 fc59 	bl	8008e3c <vPortExitCritical>

	return xReturn;
 800758a:	68fb      	ldr	r3, [r7, #12]
}
 800758c:	4618      	mov	r0, r3
 800758e:	3710      	adds	r7, #16
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}

08007594 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007594:	b480      	push	{r7}
 8007596:	b085      	sub	sp, #20
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800759e:	2300      	movs	r3, #0
 80075a0:	60fb      	str	r3, [r7, #12]
 80075a2:	e014      	b.n	80075ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80075a4:	4a0f      	ldr	r2, [pc, #60]	@ (80075e4 <vQueueAddToRegistry+0x50>)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d10b      	bne.n	80075c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80075b0:	490c      	ldr	r1, [pc, #48]	@ (80075e4 <vQueueAddToRegistry+0x50>)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	683a      	ldr	r2, [r7, #0]
 80075b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80075ba:	4a0a      	ldr	r2, [pc, #40]	@ (80075e4 <vQueueAddToRegistry+0x50>)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	00db      	lsls	r3, r3, #3
 80075c0:	4413      	add	r3, r2
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80075c6:	e006      	b.n	80075d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	3301      	adds	r3, #1
 80075cc:	60fb      	str	r3, [r7, #12]
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2b07      	cmp	r3, #7
 80075d2:	d9e7      	bls.n	80075a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80075d4:	bf00      	nop
 80075d6:	bf00      	nop
 80075d8:	3714      	adds	r7, #20
 80075da:	46bd      	mov	sp, r7
 80075dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e0:	4770      	bx	lr
 80075e2:	bf00      	nop
 80075e4:	20000bc4 	.word	0x20000bc4

080075e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b086      	sub	sp, #24
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80075f8:	f001 fbee 	bl	8008dd8 <vPortEnterCritical>
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007602:	b25b      	sxtb	r3, r3
 8007604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007608:	d103      	bne.n	8007612 <vQueueWaitForMessageRestricted+0x2a>
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	2200      	movs	r2, #0
 800760e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007618:	b25b      	sxtb	r3, r3
 800761a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800761e:	d103      	bne.n	8007628 <vQueueWaitForMessageRestricted+0x40>
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	2200      	movs	r2, #0
 8007624:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007628:	f001 fc08 	bl	8008e3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007630:	2b00      	cmp	r3, #0
 8007632:	d106      	bne.n	8007642 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	3324      	adds	r3, #36	@ 0x24
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	68b9      	ldr	r1, [r7, #8]
 800763c:	4618      	mov	r0, r3
 800763e:	f000 fc6d 	bl	8007f1c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007642:	6978      	ldr	r0, [r7, #20]
 8007644:	f7ff ff26 	bl	8007494 <prvUnlockQueue>
	}
 8007648:	bf00      	nop
 800764a:	3718      	adds	r7, #24
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007650:	b580      	push	{r7, lr}
 8007652:	b08e      	sub	sp, #56	@ 0x38
 8007654:	af04      	add	r7, sp, #16
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	607a      	str	r2, [r7, #4]
 800765c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800765e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007660:	2b00      	cmp	r3, #0
 8007662:	d10b      	bne.n	800767c <xTaskCreateStatic+0x2c>
	__asm volatile
 8007664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007668:	f383 8811 	msr	BASEPRI, r3
 800766c:	f3bf 8f6f 	isb	sy
 8007670:	f3bf 8f4f 	dsb	sy
 8007674:	623b      	str	r3, [r7, #32]
}
 8007676:	bf00      	nop
 8007678:	bf00      	nop
 800767a:	e7fd      	b.n	8007678 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800767c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800767e:	2b00      	cmp	r3, #0
 8007680:	d10b      	bne.n	800769a <xTaskCreateStatic+0x4a>
	__asm volatile
 8007682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007686:	f383 8811 	msr	BASEPRI, r3
 800768a:	f3bf 8f6f 	isb	sy
 800768e:	f3bf 8f4f 	dsb	sy
 8007692:	61fb      	str	r3, [r7, #28]
}
 8007694:	bf00      	nop
 8007696:	bf00      	nop
 8007698:	e7fd      	b.n	8007696 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800769a:	23a8      	movs	r3, #168	@ 0xa8
 800769c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	2ba8      	cmp	r3, #168	@ 0xa8
 80076a2:	d00b      	beq.n	80076bc <xTaskCreateStatic+0x6c>
	__asm volatile
 80076a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a8:	f383 8811 	msr	BASEPRI, r3
 80076ac:	f3bf 8f6f 	isb	sy
 80076b0:	f3bf 8f4f 	dsb	sy
 80076b4:	61bb      	str	r3, [r7, #24]
}
 80076b6:	bf00      	nop
 80076b8:	bf00      	nop
 80076ba:	e7fd      	b.n	80076b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80076bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80076be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d01e      	beq.n	8007702 <xTaskCreateStatic+0xb2>
 80076c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d01b      	beq.n	8007702 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80076ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80076ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80076d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80076d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d6:	2202      	movs	r2, #2
 80076d8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80076dc:	2300      	movs	r3, #0
 80076de:	9303      	str	r3, [sp, #12]
 80076e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e2:	9302      	str	r3, [sp, #8]
 80076e4:	f107 0314 	add.w	r3, r7, #20
 80076e8:	9301      	str	r3, [sp, #4]
 80076ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ec:	9300      	str	r3, [sp, #0]
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	687a      	ldr	r2, [r7, #4]
 80076f2:	68b9      	ldr	r1, [r7, #8]
 80076f4:	68f8      	ldr	r0, [r7, #12]
 80076f6:	f000 f851 	bl	800779c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80076fc:	f000 f8f6 	bl	80078ec <prvAddNewTaskToReadyList>
 8007700:	e001      	b.n	8007706 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007702:	2300      	movs	r3, #0
 8007704:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007706:	697b      	ldr	r3, [r7, #20]
	}
 8007708:	4618      	mov	r0, r3
 800770a:	3728      	adds	r7, #40	@ 0x28
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}

08007710 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007710:	b580      	push	{r7, lr}
 8007712:	b08c      	sub	sp, #48	@ 0x30
 8007714:	af04      	add	r7, sp, #16
 8007716:	60f8      	str	r0, [r7, #12]
 8007718:	60b9      	str	r1, [r7, #8]
 800771a:	603b      	str	r3, [r7, #0]
 800771c:	4613      	mov	r3, r2
 800771e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007720:	88fb      	ldrh	r3, [r7, #6]
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	4618      	mov	r0, r3
 8007726:	f001 fc79 	bl	800901c <pvPortMalloc>
 800772a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800772c:	697b      	ldr	r3, [r7, #20]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d00e      	beq.n	8007750 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007732:	20a8      	movs	r0, #168	@ 0xa8
 8007734:	f001 fc72 	bl	800901c <pvPortMalloc>
 8007738:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d003      	beq.n	8007748 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007740:	69fb      	ldr	r3, [r7, #28]
 8007742:	697a      	ldr	r2, [r7, #20]
 8007744:	631a      	str	r2, [r3, #48]	@ 0x30
 8007746:	e005      	b.n	8007754 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007748:	6978      	ldr	r0, [r7, #20]
 800774a:	f001 fd35 	bl	80091b8 <vPortFree>
 800774e:	e001      	b.n	8007754 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007750:	2300      	movs	r3, #0
 8007752:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007754:	69fb      	ldr	r3, [r7, #28]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d017      	beq.n	800778a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	2200      	movs	r2, #0
 800775e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007762:	88fa      	ldrh	r2, [r7, #6]
 8007764:	2300      	movs	r3, #0
 8007766:	9303      	str	r3, [sp, #12]
 8007768:	69fb      	ldr	r3, [r7, #28]
 800776a:	9302      	str	r3, [sp, #8]
 800776c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800776e:	9301      	str	r3, [sp, #4]
 8007770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007772:	9300      	str	r3, [sp, #0]
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	68b9      	ldr	r1, [r7, #8]
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f000 f80f 	bl	800779c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800777e:	69f8      	ldr	r0, [r7, #28]
 8007780:	f000 f8b4 	bl	80078ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007784:	2301      	movs	r3, #1
 8007786:	61bb      	str	r3, [r7, #24]
 8007788:	e002      	b.n	8007790 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800778a:	f04f 33ff 	mov.w	r3, #4294967295
 800778e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007790:	69bb      	ldr	r3, [r7, #24]
	}
 8007792:	4618      	mov	r0, r3
 8007794:	3720      	adds	r7, #32
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}
	...

0800779c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b088      	sub	sp, #32
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	60f8      	str	r0, [r7, #12]
 80077a4:	60b9      	str	r1, [r7, #8]
 80077a6:	607a      	str	r2, [r7, #4]
 80077a8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80077aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	461a      	mov	r2, r3
 80077b4:	21a5      	movs	r1, #165	@ 0xa5
 80077b6:	f002 f839 	bl	800982c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80077ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80077c4:	3b01      	subs	r3, #1
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	4413      	add	r3, r2
 80077ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80077cc:	69bb      	ldr	r3, [r7, #24]
 80077ce:	f023 0307 	bic.w	r3, r3, #7
 80077d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	f003 0307 	and.w	r3, r3, #7
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d00b      	beq.n	80077f6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80077de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e2:	f383 8811 	msr	BASEPRI, r3
 80077e6:	f3bf 8f6f 	isb	sy
 80077ea:	f3bf 8f4f 	dsb	sy
 80077ee:	617b      	str	r3, [r7, #20]
}
 80077f0:	bf00      	nop
 80077f2:	bf00      	nop
 80077f4:	e7fd      	b.n	80077f2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d01f      	beq.n	800783c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077fc:	2300      	movs	r3, #0
 80077fe:	61fb      	str	r3, [r7, #28]
 8007800:	e012      	b.n	8007828 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007802:	68ba      	ldr	r2, [r7, #8]
 8007804:	69fb      	ldr	r3, [r7, #28]
 8007806:	4413      	add	r3, r2
 8007808:	7819      	ldrb	r1, [r3, #0]
 800780a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	4413      	add	r3, r2
 8007810:	3334      	adds	r3, #52	@ 0x34
 8007812:	460a      	mov	r2, r1
 8007814:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007816:	68ba      	ldr	r2, [r7, #8]
 8007818:	69fb      	ldr	r3, [r7, #28]
 800781a:	4413      	add	r3, r2
 800781c:	781b      	ldrb	r3, [r3, #0]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d006      	beq.n	8007830 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007822:	69fb      	ldr	r3, [r7, #28]
 8007824:	3301      	adds	r3, #1
 8007826:	61fb      	str	r3, [r7, #28]
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	2b0f      	cmp	r3, #15
 800782c:	d9e9      	bls.n	8007802 <prvInitialiseNewTask+0x66>
 800782e:	e000      	b.n	8007832 <prvInitialiseNewTask+0x96>
			{
				break;
 8007830:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007834:	2200      	movs	r2, #0
 8007836:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800783a:	e003      	b.n	8007844 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800783c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800783e:	2200      	movs	r2, #0
 8007840:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007846:	2b37      	cmp	r3, #55	@ 0x37
 8007848:	d901      	bls.n	800784e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800784a:	2337      	movs	r3, #55	@ 0x37
 800784c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800784e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007850:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007852:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007856:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007858:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800785a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800785c:	2200      	movs	r2, #0
 800785e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007862:	3304      	adds	r3, #4
 8007864:	4618      	mov	r0, r3
 8007866:	f7ff f8a7 	bl	80069b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800786a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800786c:	3318      	adds	r3, #24
 800786e:	4618      	mov	r0, r3
 8007870:	f7ff f8a2 	bl	80069b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007878:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800787a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800787c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007882:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007886:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007888:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800788a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800788c:	2200      	movs	r2, #0
 800788e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007894:	2200      	movs	r2, #0
 8007896:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800789a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800789c:	3354      	adds	r3, #84	@ 0x54
 800789e:	224c      	movs	r2, #76	@ 0x4c
 80078a0:	2100      	movs	r1, #0
 80078a2:	4618      	mov	r0, r3
 80078a4:	f001 ffc2 	bl	800982c <memset>
 80078a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078aa:	4a0d      	ldr	r2, [pc, #52]	@ (80078e0 <prvInitialiseNewTask+0x144>)
 80078ac:	659a      	str	r2, [r3, #88]	@ 0x58
 80078ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b0:	4a0c      	ldr	r2, [pc, #48]	@ (80078e4 <prvInitialiseNewTask+0x148>)
 80078b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80078b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b6:	4a0c      	ldr	r2, [pc, #48]	@ (80078e8 <prvInitialiseNewTask+0x14c>)
 80078b8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80078ba:	683a      	ldr	r2, [r7, #0]
 80078bc:	68f9      	ldr	r1, [r7, #12]
 80078be:	69b8      	ldr	r0, [r7, #24]
 80078c0:	f001 f95a 	bl	8008b78 <pxPortInitialiseStack>
 80078c4:	4602      	mov	r2, r0
 80078c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80078ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d002      	beq.n	80078d6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80078d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078d6:	bf00      	nop
 80078d8:	3720      	adds	r7, #32
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	20006078 	.word	0x20006078
 80078e4:	200060e0 	.word	0x200060e0
 80078e8:	20006148 	.word	0x20006148

080078ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b082      	sub	sp, #8
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80078f4:	f001 fa70 	bl	8008dd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80078f8:	4b2d      	ldr	r3, [pc, #180]	@ (80079b0 <prvAddNewTaskToReadyList+0xc4>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	3301      	adds	r3, #1
 80078fe:	4a2c      	ldr	r2, [pc, #176]	@ (80079b0 <prvAddNewTaskToReadyList+0xc4>)
 8007900:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007902:	4b2c      	ldr	r3, [pc, #176]	@ (80079b4 <prvAddNewTaskToReadyList+0xc8>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d109      	bne.n	800791e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800790a:	4a2a      	ldr	r2, [pc, #168]	@ (80079b4 <prvAddNewTaskToReadyList+0xc8>)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007910:	4b27      	ldr	r3, [pc, #156]	@ (80079b0 <prvAddNewTaskToReadyList+0xc4>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	2b01      	cmp	r3, #1
 8007916:	d110      	bne.n	800793a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007918:	f000 fc2e 	bl	8008178 <prvInitialiseTaskLists>
 800791c:	e00d      	b.n	800793a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800791e:	4b26      	ldr	r3, [pc, #152]	@ (80079b8 <prvAddNewTaskToReadyList+0xcc>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d109      	bne.n	800793a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007926:	4b23      	ldr	r3, [pc, #140]	@ (80079b4 <prvAddNewTaskToReadyList+0xc8>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007930:	429a      	cmp	r2, r3
 8007932:	d802      	bhi.n	800793a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007934:	4a1f      	ldr	r2, [pc, #124]	@ (80079b4 <prvAddNewTaskToReadyList+0xc8>)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800793a:	4b20      	ldr	r3, [pc, #128]	@ (80079bc <prvAddNewTaskToReadyList+0xd0>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	3301      	adds	r3, #1
 8007940:	4a1e      	ldr	r2, [pc, #120]	@ (80079bc <prvAddNewTaskToReadyList+0xd0>)
 8007942:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007944:	4b1d      	ldr	r3, [pc, #116]	@ (80079bc <prvAddNewTaskToReadyList+0xd0>)
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007950:	4b1b      	ldr	r3, [pc, #108]	@ (80079c0 <prvAddNewTaskToReadyList+0xd4>)
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	429a      	cmp	r2, r3
 8007956:	d903      	bls.n	8007960 <prvAddNewTaskToReadyList+0x74>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800795c:	4a18      	ldr	r2, [pc, #96]	@ (80079c0 <prvAddNewTaskToReadyList+0xd4>)
 800795e:	6013      	str	r3, [r2, #0]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007964:	4613      	mov	r3, r2
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	4413      	add	r3, r2
 800796a:	009b      	lsls	r3, r3, #2
 800796c:	4a15      	ldr	r2, [pc, #84]	@ (80079c4 <prvAddNewTaskToReadyList+0xd8>)
 800796e:	441a      	add	r2, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	3304      	adds	r3, #4
 8007974:	4619      	mov	r1, r3
 8007976:	4610      	mov	r0, r2
 8007978:	f7ff f82b 	bl	80069d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800797c:	f001 fa5e 	bl	8008e3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007980:	4b0d      	ldr	r3, [pc, #52]	@ (80079b8 <prvAddNewTaskToReadyList+0xcc>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d00e      	beq.n	80079a6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007988:	4b0a      	ldr	r3, [pc, #40]	@ (80079b4 <prvAddNewTaskToReadyList+0xc8>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007992:	429a      	cmp	r2, r3
 8007994:	d207      	bcs.n	80079a6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007996:	4b0c      	ldr	r3, [pc, #48]	@ (80079c8 <prvAddNewTaskToReadyList+0xdc>)
 8007998:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800799c:	601a      	str	r2, [r3, #0]
 800799e:	f3bf 8f4f 	dsb	sy
 80079a2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80079a6:	bf00      	nop
 80079a8:	3708      	adds	r7, #8
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}
 80079ae:	bf00      	nop
 80079b0:	200010d8 	.word	0x200010d8
 80079b4:	20000c04 	.word	0x20000c04
 80079b8:	200010e4 	.word	0x200010e4
 80079bc:	200010f4 	.word	0x200010f4
 80079c0:	200010e0 	.word	0x200010e0
 80079c4:	20000c08 	.word	0x20000c08
 80079c8:	e000ed04 	.word	0xe000ed04

080079cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80079d4:	2300      	movs	r3, #0
 80079d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d018      	beq.n	8007a10 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80079de:	4b14      	ldr	r3, [pc, #80]	@ (8007a30 <vTaskDelay+0x64>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d00b      	beq.n	80079fe <vTaskDelay+0x32>
	__asm volatile
 80079e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ea:	f383 8811 	msr	BASEPRI, r3
 80079ee:	f3bf 8f6f 	isb	sy
 80079f2:	f3bf 8f4f 	dsb	sy
 80079f6:	60bb      	str	r3, [r7, #8]
}
 80079f8:	bf00      	nop
 80079fa:	bf00      	nop
 80079fc:	e7fd      	b.n	80079fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80079fe:	f000 f88b 	bl	8007b18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007a02:	2100      	movs	r1, #0
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 fd09 	bl	800841c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007a0a:	f000 f893 	bl	8007b34 <xTaskResumeAll>
 8007a0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d107      	bne.n	8007a26 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007a16:	4b07      	ldr	r3, [pc, #28]	@ (8007a34 <vTaskDelay+0x68>)
 8007a18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a1c:	601a      	str	r2, [r3, #0]
 8007a1e:	f3bf 8f4f 	dsb	sy
 8007a22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007a26:	bf00      	nop
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	20001100 	.word	0x20001100
 8007a34:	e000ed04 	.word	0xe000ed04

08007a38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b08a      	sub	sp, #40	@ 0x28
 8007a3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007a42:	2300      	movs	r3, #0
 8007a44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007a46:	463a      	mov	r2, r7
 8007a48:	1d39      	adds	r1, r7, #4
 8007a4a:	f107 0308 	add.w	r3, r7, #8
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7fe ff5e 	bl	8006910 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007a54:	6839      	ldr	r1, [r7, #0]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	9202      	str	r2, [sp, #8]
 8007a5c:	9301      	str	r3, [sp, #4]
 8007a5e:	2300      	movs	r3, #0
 8007a60:	9300      	str	r3, [sp, #0]
 8007a62:	2300      	movs	r3, #0
 8007a64:	460a      	mov	r2, r1
 8007a66:	4924      	ldr	r1, [pc, #144]	@ (8007af8 <vTaskStartScheduler+0xc0>)
 8007a68:	4824      	ldr	r0, [pc, #144]	@ (8007afc <vTaskStartScheduler+0xc4>)
 8007a6a:	f7ff fdf1 	bl	8007650 <xTaskCreateStatic>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	4a23      	ldr	r2, [pc, #140]	@ (8007b00 <vTaskStartScheduler+0xc8>)
 8007a72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007a74:	4b22      	ldr	r3, [pc, #136]	@ (8007b00 <vTaskStartScheduler+0xc8>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d002      	beq.n	8007a82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	617b      	str	r3, [r7, #20]
 8007a80:	e001      	b.n	8007a86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007a82:	2300      	movs	r3, #0
 8007a84:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	2b01      	cmp	r3, #1
 8007a8a:	d102      	bne.n	8007a92 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007a8c:	f000 fd1a 	bl	80084c4 <xTimerCreateTimerTask>
 8007a90:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d11b      	bne.n	8007ad0 <vTaskStartScheduler+0x98>
	__asm volatile
 8007a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a9c:	f383 8811 	msr	BASEPRI, r3
 8007aa0:	f3bf 8f6f 	isb	sy
 8007aa4:	f3bf 8f4f 	dsb	sy
 8007aa8:	613b      	str	r3, [r7, #16]
}
 8007aaa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007aac:	4b15      	ldr	r3, [pc, #84]	@ (8007b04 <vTaskStartScheduler+0xcc>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	3354      	adds	r3, #84	@ 0x54
 8007ab2:	4a15      	ldr	r2, [pc, #84]	@ (8007b08 <vTaskStartScheduler+0xd0>)
 8007ab4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007ab6:	4b15      	ldr	r3, [pc, #84]	@ (8007b0c <vTaskStartScheduler+0xd4>)
 8007ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8007abc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007abe:	4b14      	ldr	r3, [pc, #80]	@ (8007b10 <vTaskStartScheduler+0xd8>)
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007ac4:	4b13      	ldr	r3, [pc, #76]	@ (8007b14 <vTaskStartScheduler+0xdc>)
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007aca:	f001 f8e1 	bl	8008c90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007ace:	e00f      	b.n	8007af0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ad6:	d10b      	bne.n	8007af0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007adc:	f383 8811 	msr	BASEPRI, r3
 8007ae0:	f3bf 8f6f 	isb	sy
 8007ae4:	f3bf 8f4f 	dsb	sy
 8007ae8:	60fb      	str	r3, [r7, #12]
}
 8007aea:	bf00      	nop
 8007aec:	bf00      	nop
 8007aee:	e7fd      	b.n	8007aec <vTaskStartScheduler+0xb4>
}
 8007af0:	bf00      	nop
 8007af2:	3718      	adds	r7, #24
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}
 8007af8:	0800a5f8 	.word	0x0800a5f8
 8007afc:	08008149 	.word	0x08008149
 8007b00:	200010fc 	.word	0x200010fc
 8007b04:	20000c04 	.word	0x20000c04
 8007b08:	20000020 	.word	0x20000020
 8007b0c:	200010f8 	.word	0x200010f8
 8007b10:	200010e4 	.word	0x200010e4
 8007b14:	200010dc 	.word	0x200010dc

08007b18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007b18:	b480      	push	{r7}
 8007b1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007b1c:	4b04      	ldr	r3, [pc, #16]	@ (8007b30 <vTaskSuspendAll+0x18>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	3301      	adds	r3, #1
 8007b22:	4a03      	ldr	r2, [pc, #12]	@ (8007b30 <vTaskSuspendAll+0x18>)
 8007b24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007b26:	bf00      	nop
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr
 8007b30:	20001100 	.word	0x20001100

08007b34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007b42:	4b42      	ldr	r3, [pc, #264]	@ (8007c4c <xTaskResumeAll+0x118>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10b      	bne.n	8007b62 <xTaskResumeAll+0x2e>
	__asm volatile
 8007b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b4e:	f383 8811 	msr	BASEPRI, r3
 8007b52:	f3bf 8f6f 	isb	sy
 8007b56:	f3bf 8f4f 	dsb	sy
 8007b5a:	603b      	str	r3, [r7, #0]
}
 8007b5c:	bf00      	nop
 8007b5e:	bf00      	nop
 8007b60:	e7fd      	b.n	8007b5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007b62:	f001 f939 	bl	8008dd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007b66:	4b39      	ldr	r3, [pc, #228]	@ (8007c4c <xTaskResumeAll+0x118>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	3b01      	subs	r3, #1
 8007b6c:	4a37      	ldr	r2, [pc, #220]	@ (8007c4c <xTaskResumeAll+0x118>)
 8007b6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b70:	4b36      	ldr	r3, [pc, #216]	@ (8007c4c <xTaskResumeAll+0x118>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d162      	bne.n	8007c3e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007b78:	4b35      	ldr	r3, [pc, #212]	@ (8007c50 <xTaskResumeAll+0x11c>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d05e      	beq.n	8007c3e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b80:	e02f      	b.n	8007be2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b82:	4b34      	ldr	r3, [pc, #208]	@ (8007c54 <xTaskResumeAll+0x120>)
 8007b84:	68db      	ldr	r3, [r3, #12]
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	3318      	adds	r3, #24
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f7fe ff7c 	bl	8006a8c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	3304      	adds	r3, #4
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7fe ff77 	bl	8006a8c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ba2:	4b2d      	ldr	r3, [pc, #180]	@ (8007c58 <xTaskResumeAll+0x124>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d903      	bls.n	8007bb2 <xTaskResumeAll+0x7e>
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bae:	4a2a      	ldr	r2, [pc, #168]	@ (8007c58 <xTaskResumeAll+0x124>)
 8007bb0:	6013      	str	r3, [r2, #0]
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bb6:	4613      	mov	r3, r2
 8007bb8:	009b      	lsls	r3, r3, #2
 8007bba:	4413      	add	r3, r2
 8007bbc:	009b      	lsls	r3, r3, #2
 8007bbe:	4a27      	ldr	r2, [pc, #156]	@ (8007c5c <xTaskResumeAll+0x128>)
 8007bc0:	441a      	add	r2, r3
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	3304      	adds	r3, #4
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	4610      	mov	r0, r2
 8007bca:	f7fe ff02 	bl	80069d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bd2:	4b23      	ldr	r3, [pc, #140]	@ (8007c60 <xTaskResumeAll+0x12c>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d302      	bcc.n	8007be2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007bdc:	4b21      	ldr	r3, [pc, #132]	@ (8007c64 <xTaskResumeAll+0x130>)
 8007bde:	2201      	movs	r2, #1
 8007be0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007be2:	4b1c      	ldr	r3, [pc, #112]	@ (8007c54 <xTaskResumeAll+0x120>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1cb      	bne.n	8007b82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d001      	beq.n	8007bf4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007bf0:	f000 fb66 	bl	80082c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007bf4:	4b1c      	ldr	r3, [pc, #112]	@ (8007c68 <xTaskResumeAll+0x134>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d010      	beq.n	8007c22 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007c00:	f000 f846 	bl	8007c90 <xTaskIncrementTick>
 8007c04:	4603      	mov	r3, r0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d002      	beq.n	8007c10 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007c0a:	4b16      	ldr	r3, [pc, #88]	@ (8007c64 <xTaskResumeAll+0x130>)
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	3b01      	subs	r3, #1
 8007c14:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d1f1      	bne.n	8007c00 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007c1c:	4b12      	ldr	r3, [pc, #72]	@ (8007c68 <xTaskResumeAll+0x134>)
 8007c1e:	2200      	movs	r2, #0
 8007c20:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007c22:	4b10      	ldr	r3, [pc, #64]	@ (8007c64 <xTaskResumeAll+0x130>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d009      	beq.n	8007c3e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8007c6c <xTaskResumeAll+0x138>)
 8007c30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c34:	601a      	str	r2, [r3, #0]
 8007c36:	f3bf 8f4f 	dsb	sy
 8007c3a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007c3e:	f001 f8fd 	bl	8008e3c <vPortExitCritical>

	return xAlreadyYielded;
 8007c42:	68bb      	ldr	r3, [r7, #8]
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3710      	adds	r7, #16
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}
 8007c4c:	20001100 	.word	0x20001100
 8007c50:	200010d8 	.word	0x200010d8
 8007c54:	20001098 	.word	0x20001098
 8007c58:	200010e0 	.word	0x200010e0
 8007c5c:	20000c08 	.word	0x20000c08
 8007c60:	20000c04 	.word	0x20000c04
 8007c64:	200010ec 	.word	0x200010ec
 8007c68:	200010e8 	.word	0x200010e8
 8007c6c:	e000ed04 	.word	0xe000ed04

08007c70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007c70:	b480      	push	{r7}
 8007c72:	b083      	sub	sp, #12
 8007c74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007c76:	4b05      	ldr	r3, [pc, #20]	@ (8007c8c <xTaskGetTickCount+0x1c>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007c7c:	687b      	ldr	r3, [r7, #4]
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	370c      	adds	r7, #12
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	200010dc 	.word	0x200010dc

08007c90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b086      	sub	sp, #24
 8007c94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007c96:	2300      	movs	r3, #0
 8007c98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c9a:	4b4f      	ldr	r3, [pc, #316]	@ (8007dd8 <xTaskIncrementTick+0x148>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	f040 8090 	bne.w	8007dc4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ca4:	4b4d      	ldr	r3, [pc, #308]	@ (8007ddc <xTaskIncrementTick+0x14c>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	3301      	adds	r3, #1
 8007caa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007cac:	4a4b      	ldr	r2, [pc, #300]	@ (8007ddc <xTaskIncrementTick+0x14c>)
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d121      	bne.n	8007cfc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007cb8:	4b49      	ldr	r3, [pc, #292]	@ (8007de0 <xTaskIncrementTick+0x150>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d00b      	beq.n	8007cda <xTaskIncrementTick+0x4a>
	__asm volatile
 8007cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cc6:	f383 8811 	msr	BASEPRI, r3
 8007cca:	f3bf 8f6f 	isb	sy
 8007cce:	f3bf 8f4f 	dsb	sy
 8007cd2:	603b      	str	r3, [r7, #0]
}
 8007cd4:	bf00      	nop
 8007cd6:	bf00      	nop
 8007cd8:	e7fd      	b.n	8007cd6 <xTaskIncrementTick+0x46>
 8007cda:	4b41      	ldr	r3, [pc, #260]	@ (8007de0 <xTaskIncrementTick+0x150>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	60fb      	str	r3, [r7, #12]
 8007ce0:	4b40      	ldr	r3, [pc, #256]	@ (8007de4 <xTaskIncrementTick+0x154>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a3e      	ldr	r2, [pc, #248]	@ (8007de0 <xTaskIncrementTick+0x150>)
 8007ce6:	6013      	str	r3, [r2, #0]
 8007ce8:	4a3e      	ldr	r2, [pc, #248]	@ (8007de4 <xTaskIncrementTick+0x154>)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	6013      	str	r3, [r2, #0]
 8007cee:	4b3e      	ldr	r3, [pc, #248]	@ (8007de8 <xTaskIncrementTick+0x158>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	4a3c      	ldr	r2, [pc, #240]	@ (8007de8 <xTaskIncrementTick+0x158>)
 8007cf6:	6013      	str	r3, [r2, #0]
 8007cf8:	f000 fae2 	bl	80082c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007cfc:	4b3b      	ldr	r3, [pc, #236]	@ (8007dec <xTaskIncrementTick+0x15c>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	693a      	ldr	r2, [r7, #16]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d349      	bcc.n	8007d9a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d06:	4b36      	ldr	r3, [pc, #216]	@ (8007de0 <xTaskIncrementTick+0x150>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d104      	bne.n	8007d1a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d10:	4b36      	ldr	r3, [pc, #216]	@ (8007dec <xTaskIncrementTick+0x15c>)
 8007d12:	f04f 32ff 	mov.w	r2, #4294967295
 8007d16:	601a      	str	r2, [r3, #0]
					break;
 8007d18:	e03f      	b.n	8007d9a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d1a:	4b31      	ldr	r3, [pc, #196]	@ (8007de0 <xTaskIncrementTick+0x150>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	68db      	ldr	r3, [r3, #12]
 8007d20:	68db      	ldr	r3, [r3, #12]
 8007d22:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007d2a:	693a      	ldr	r2, [r7, #16]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	d203      	bcs.n	8007d3a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007d32:	4a2e      	ldr	r2, [pc, #184]	@ (8007dec <xTaskIncrementTick+0x15c>)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007d38:	e02f      	b.n	8007d9a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	3304      	adds	r3, #4
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f7fe fea4 	bl	8006a8c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d004      	beq.n	8007d56 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	3318      	adds	r3, #24
 8007d50:	4618      	mov	r0, r3
 8007d52:	f7fe fe9b 	bl	8006a8c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d5a:	4b25      	ldr	r3, [pc, #148]	@ (8007df0 <xTaskIncrementTick+0x160>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d903      	bls.n	8007d6a <xTaskIncrementTick+0xda>
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d66:	4a22      	ldr	r2, [pc, #136]	@ (8007df0 <xTaskIncrementTick+0x160>)
 8007d68:	6013      	str	r3, [r2, #0]
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d6e:	4613      	mov	r3, r2
 8007d70:	009b      	lsls	r3, r3, #2
 8007d72:	4413      	add	r3, r2
 8007d74:	009b      	lsls	r3, r3, #2
 8007d76:	4a1f      	ldr	r2, [pc, #124]	@ (8007df4 <xTaskIncrementTick+0x164>)
 8007d78:	441a      	add	r2, r3
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	3304      	adds	r3, #4
 8007d7e:	4619      	mov	r1, r3
 8007d80:	4610      	mov	r0, r2
 8007d82:	f7fe fe26 	bl	80069d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8007df8 <xTaskIncrementTick+0x168>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d90:	429a      	cmp	r2, r3
 8007d92:	d3b8      	bcc.n	8007d06 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007d94:	2301      	movs	r3, #1
 8007d96:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d98:	e7b5      	b.n	8007d06 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007d9a:	4b17      	ldr	r3, [pc, #92]	@ (8007df8 <xTaskIncrementTick+0x168>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007da0:	4914      	ldr	r1, [pc, #80]	@ (8007df4 <xTaskIncrementTick+0x164>)
 8007da2:	4613      	mov	r3, r2
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	4413      	add	r3, r2
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	440b      	add	r3, r1
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d901      	bls.n	8007db6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007db2:	2301      	movs	r3, #1
 8007db4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007db6:	4b11      	ldr	r3, [pc, #68]	@ (8007dfc <xTaskIncrementTick+0x16c>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d007      	beq.n	8007dce <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	617b      	str	r3, [r7, #20]
 8007dc2:	e004      	b.n	8007dce <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8007e00 <xTaskIncrementTick+0x170>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	4a0d      	ldr	r2, [pc, #52]	@ (8007e00 <xTaskIncrementTick+0x170>)
 8007dcc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007dce:	697b      	ldr	r3, [r7, #20]
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	3718      	adds	r7, #24
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}
 8007dd8:	20001100 	.word	0x20001100
 8007ddc:	200010dc 	.word	0x200010dc
 8007de0:	20001090 	.word	0x20001090
 8007de4:	20001094 	.word	0x20001094
 8007de8:	200010f0 	.word	0x200010f0
 8007dec:	200010f8 	.word	0x200010f8
 8007df0:	200010e0 	.word	0x200010e0
 8007df4:	20000c08 	.word	0x20000c08
 8007df8:	20000c04 	.word	0x20000c04
 8007dfc:	200010ec 	.word	0x200010ec
 8007e00:	200010e8 	.word	0x200010e8

08007e04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007e04:	b480      	push	{r7}
 8007e06:	b085      	sub	sp, #20
 8007e08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007e0a:	4b2b      	ldr	r3, [pc, #172]	@ (8007eb8 <vTaskSwitchContext+0xb4>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d003      	beq.n	8007e1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007e12:	4b2a      	ldr	r3, [pc, #168]	@ (8007ebc <vTaskSwitchContext+0xb8>)
 8007e14:	2201      	movs	r2, #1
 8007e16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007e18:	e047      	b.n	8007eaa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007e1a:	4b28      	ldr	r3, [pc, #160]	@ (8007ebc <vTaskSwitchContext+0xb8>)
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e20:	4b27      	ldr	r3, [pc, #156]	@ (8007ec0 <vTaskSwitchContext+0xbc>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	60fb      	str	r3, [r7, #12]
 8007e26:	e011      	b.n	8007e4c <vTaskSwitchContext+0x48>
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d10b      	bne.n	8007e46 <vTaskSwitchContext+0x42>
	__asm volatile
 8007e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e32:	f383 8811 	msr	BASEPRI, r3
 8007e36:	f3bf 8f6f 	isb	sy
 8007e3a:	f3bf 8f4f 	dsb	sy
 8007e3e:	607b      	str	r3, [r7, #4]
}
 8007e40:	bf00      	nop
 8007e42:	bf00      	nop
 8007e44:	e7fd      	b.n	8007e42 <vTaskSwitchContext+0x3e>
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	3b01      	subs	r3, #1
 8007e4a:	60fb      	str	r3, [r7, #12]
 8007e4c:	491d      	ldr	r1, [pc, #116]	@ (8007ec4 <vTaskSwitchContext+0xc0>)
 8007e4e:	68fa      	ldr	r2, [r7, #12]
 8007e50:	4613      	mov	r3, r2
 8007e52:	009b      	lsls	r3, r3, #2
 8007e54:	4413      	add	r3, r2
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	440b      	add	r3, r1
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d0e3      	beq.n	8007e28 <vTaskSwitchContext+0x24>
 8007e60:	68fa      	ldr	r2, [r7, #12]
 8007e62:	4613      	mov	r3, r2
 8007e64:	009b      	lsls	r3, r3, #2
 8007e66:	4413      	add	r3, r2
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	4a16      	ldr	r2, [pc, #88]	@ (8007ec4 <vTaskSwitchContext+0xc0>)
 8007e6c:	4413      	add	r3, r2
 8007e6e:	60bb      	str	r3, [r7, #8]
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	685a      	ldr	r2, [r3, #4]
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	605a      	str	r2, [r3, #4]
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	685a      	ldr	r2, [r3, #4]
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	3308      	adds	r3, #8
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d104      	bne.n	8007e90 <vTaskSwitchContext+0x8c>
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	685a      	ldr	r2, [r3, #4]
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	605a      	str	r2, [r3, #4]
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	68db      	ldr	r3, [r3, #12]
 8007e96:	4a0c      	ldr	r2, [pc, #48]	@ (8007ec8 <vTaskSwitchContext+0xc4>)
 8007e98:	6013      	str	r3, [r2, #0]
 8007e9a:	4a09      	ldr	r2, [pc, #36]	@ (8007ec0 <vTaskSwitchContext+0xbc>)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007ea0:	4b09      	ldr	r3, [pc, #36]	@ (8007ec8 <vTaskSwitchContext+0xc4>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	3354      	adds	r3, #84	@ 0x54
 8007ea6:	4a09      	ldr	r2, [pc, #36]	@ (8007ecc <vTaskSwitchContext+0xc8>)
 8007ea8:	6013      	str	r3, [r2, #0]
}
 8007eaa:	bf00      	nop
 8007eac:	3714      	adds	r7, #20
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb4:	4770      	bx	lr
 8007eb6:	bf00      	nop
 8007eb8:	20001100 	.word	0x20001100
 8007ebc:	200010ec 	.word	0x200010ec
 8007ec0:	200010e0 	.word	0x200010e0
 8007ec4:	20000c08 	.word	0x20000c08
 8007ec8:	20000c04 	.word	0x20000c04
 8007ecc:	20000020 	.word	0x20000020

08007ed0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d10b      	bne.n	8007ef8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ee4:	f383 8811 	msr	BASEPRI, r3
 8007ee8:	f3bf 8f6f 	isb	sy
 8007eec:	f3bf 8f4f 	dsb	sy
 8007ef0:	60fb      	str	r3, [r7, #12]
}
 8007ef2:	bf00      	nop
 8007ef4:	bf00      	nop
 8007ef6:	e7fd      	b.n	8007ef4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007ef8:	4b07      	ldr	r3, [pc, #28]	@ (8007f18 <vTaskPlaceOnEventList+0x48>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	3318      	adds	r3, #24
 8007efe:	4619      	mov	r1, r3
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f7fe fd8a 	bl	8006a1a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f06:	2101      	movs	r1, #1
 8007f08:	6838      	ldr	r0, [r7, #0]
 8007f0a:	f000 fa87 	bl	800841c <prvAddCurrentTaskToDelayedList>
}
 8007f0e:	bf00      	nop
 8007f10:	3710      	adds	r7, #16
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
 8007f16:	bf00      	nop
 8007f18:	20000c04 	.word	0x20000c04

08007f1c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b086      	sub	sp, #24
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	60b9      	str	r1, [r7, #8]
 8007f26:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d10b      	bne.n	8007f46 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f32:	f383 8811 	msr	BASEPRI, r3
 8007f36:	f3bf 8f6f 	isb	sy
 8007f3a:	f3bf 8f4f 	dsb	sy
 8007f3e:	617b      	str	r3, [r7, #20]
}
 8007f40:	bf00      	nop
 8007f42:	bf00      	nop
 8007f44:	e7fd      	b.n	8007f42 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f46:	4b0a      	ldr	r3, [pc, #40]	@ (8007f70 <vTaskPlaceOnEventListRestricted+0x54>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	3318      	adds	r3, #24
 8007f4c:	4619      	mov	r1, r3
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f7fe fd3f 	bl	80069d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d002      	beq.n	8007f60 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8007f5e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007f60:	6879      	ldr	r1, [r7, #4]
 8007f62:	68b8      	ldr	r0, [r7, #8]
 8007f64:	f000 fa5a 	bl	800841c <prvAddCurrentTaskToDelayedList>
	}
 8007f68:	bf00      	nop
 8007f6a:	3718      	adds	r7, #24
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}
 8007f70:	20000c04 	.word	0x20000c04

08007f74 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b086      	sub	sp, #24
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	68db      	ldr	r3, [r3, #12]
 8007f80:	68db      	ldr	r3, [r3, #12]
 8007f82:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d10b      	bne.n	8007fa2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f8e:	f383 8811 	msr	BASEPRI, r3
 8007f92:	f3bf 8f6f 	isb	sy
 8007f96:	f3bf 8f4f 	dsb	sy
 8007f9a:	60fb      	str	r3, [r7, #12]
}
 8007f9c:	bf00      	nop
 8007f9e:	bf00      	nop
 8007fa0:	e7fd      	b.n	8007f9e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	3318      	adds	r3, #24
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f7fe fd70 	bl	8006a8c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007fac:	4b1d      	ldr	r3, [pc, #116]	@ (8008024 <xTaskRemoveFromEventList+0xb0>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d11d      	bne.n	8007ff0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	3304      	adds	r3, #4
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f7fe fd67 	bl	8006a8c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fc2:	4b19      	ldr	r3, [pc, #100]	@ (8008028 <xTaskRemoveFromEventList+0xb4>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d903      	bls.n	8007fd2 <xTaskRemoveFromEventList+0x5e>
 8007fca:	693b      	ldr	r3, [r7, #16]
 8007fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fce:	4a16      	ldr	r2, [pc, #88]	@ (8008028 <xTaskRemoveFromEventList+0xb4>)
 8007fd0:	6013      	str	r3, [r2, #0]
 8007fd2:	693b      	ldr	r3, [r7, #16]
 8007fd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fd6:	4613      	mov	r3, r2
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	4413      	add	r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4a13      	ldr	r2, [pc, #76]	@ (800802c <xTaskRemoveFromEventList+0xb8>)
 8007fe0:	441a      	add	r2, r3
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	3304      	adds	r3, #4
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	4610      	mov	r0, r2
 8007fea:	f7fe fcf2 	bl	80069d2 <vListInsertEnd>
 8007fee:	e005      	b.n	8007ffc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	3318      	adds	r3, #24
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	480e      	ldr	r0, [pc, #56]	@ (8008030 <xTaskRemoveFromEventList+0xbc>)
 8007ff8:	f7fe fceb 	bl	80069d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008000:	4b0c      	ldr	r3, [pc, #48]	@ (8008034 <xTaskRemoveFromEventList+0xc0>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008006:	429a      	cmp	r2, r3
 8008008:	d905      	bls.n	8008016 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800800a:	2301      	movs	r3, #1
 800800c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800800e:	4b0a      	ldr	r3, [pc, #40]	@ (8008038 <xTaskRemoveFromEventList+0xc4>)
 8008010:	2201      	movs	r2, #1
 8008012:	601a      	str	r2, [r3, #0]
 8008014:	e001      	b.n	800801a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008016:	2300      	movs	r3, #0
 8008018:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800801a:	697b      	ldr	r3, [r7, #20]
}
 800801c:	4618      	mov	r0, r3
 800801e:	3718      	adds	r7, #24
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}
 8008024:	20001100 	.word	0x20001100
 8008028:	200010e0 	.word	0x200010e0
 800802c:	20000c08 	.word	0x20000c08
 8008030:	20001098 	.word	0x20001098
 8008034:	20000c04 	.word	0x20000c04
 8008038:	200010ec 	.word	0x200010ec

0800803c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800803c:	b480      	push	{r7}
 800803e:	b083      	sub	sp, #12
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008044:	4b06      	ldr	r3, [pc, #24]	@ (8008060 <vTaskInternalSetTimeOutState+0x24>)
 8008046:	681a      	ldr	r2, [r3, #0]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800804c:	4b05      	ldr	r3, [pc, #20]	@ (8008064 <vTaskInternalSetTimeOutState+0x28>)
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	605a      	str	r2, [r3, #4]
}
 8008054:	bf00      	nop
 8008056:	370c      	adds	r7, #12
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr
 8008060:	200010f0 	.word	0x200010f0
 8008064:	200010dc 	.word	0x200010dc

08008068 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b088      	sub	sp, #32
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
 8008070:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d10b      	bne.n	8008090 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800807c:	f383 8811 	msr	BASEPRI, r3
 8008080:	f3bf 8f6f 	isb	sy
 8008084:	f3bf 8f4f 	dsb	sy
 8008088:	613b      	str	r3, [r7, #16]
}
 800808a:	bf00      	nop
 800808c:	bf00      	nop
 800808e:	e7fd      	b.n	800808c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d10b      	bne.n	80080ae <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800809a:	f383 8811 	msr	BASEPRI, r3
 800809e:	f3bf 8f6f 	isb	sy
 80080a2:	f3bf 8f4f 	dsb	sy
 80080a6:	60fb      	str	r3, [r7, #12]
}
 80080a8:	bf00      	nop
 80080aa:	bf00      	nop
 80080ac:	e7fd      	b.n	80080aa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80080ae:	f000 fe93 	bl	8008dd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80080b2:	4b1d      	ldr	r3, [pc, #116]	@ (8008128 <xTaskCheckForTimeOut+0xc0>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	69ba      	ldr	r2, [r7, #24]
 80080be:	1ad3      	subs	r3, r2, r3
 80080c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ca:	d102      	bne.n	80080d2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80080cc:	2300      	movs	r3, #0
 80080ce:	61fb      	str	r3, [r7, #28]
 80080d0:	e023      	b.n	800811a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681a      	ldr	r2, [r3, #0]
 80080d6:	4b15      	ldr	r3, [pc, #84]	@ (800812c <xTaskCheckForTimeOut+0xc4>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	429a      	cmp	r2, r3
 80080dc:	d007      	beq.n	80080ee <xTaskCheckForTimeOut+0x86>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	69ba      	ldr	r2, [r7, #24]
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d302      	bcc.n	80080ee <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80080e8:	2301      	movs	r3, #1
 80080ea:	61fb      	str	r3, [r7, #28]
 80080ec:	e015      	b.n	800811a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	697a      	ldr	r2, [r7, #20]
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d20b      	bcs.n	8008110 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	1ad2      	subs	r2, r2, r3
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f7ff ff99 	bl	800803c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800810a:	2300      	movs	r3, #0
 800810c:	61fb      	str	r3, [r7, #28]
 800810e:	e004      	b.n	800811a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	2200      	movs	r2, #0
 8008114:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008116:	2301      	movs	r3, #1
 8008118:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800811a:	f000 fe8f 	bl	8008e3c <vPortExitCritical>

	return xReturn;
 800811e:	69fb      	ldr	r3, [r7, #28]
}
 8008120:	4618      	mov	r0, r3
 8008122:	3720      	adds	r7, #32
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}
 8008128:	200010dc 	.word	0x200010dc
 800812c:	200010f0 	.word	0x200010f0

08008130 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008130:	b480      	push	{r7}
 8008132:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008134:	4b03      	ldr	r3, [pc, #12]	@ (8008144 <vTaskMissedYield+0x14>)
 8008136:	2201      	movs	r2, #1
 8008138:	601a      	str	r2, [r3, #0]
}
 800813a:	bf00      	nop
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr
 8008144:	200010ec 	.word	0x200010ec

08008148 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b082      	sub	sp, #8
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008150:	f000 f852 	bl	80081f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008154:	4b06      	ldr	r3, [pc, #24]	@ (8008170 <prvIdleTask+0x28>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	2b01      	cmp	r3, #1
 800815a:	d9f9      	bls.n	8008150 <prvIdleTask+0x8>
			{
				taskYIELD();
 800815c:	4b05      	ldr	r3, [pc, #20]	@ (8008174 <prvIdleTask+0x2c>)
 800815e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008162:	601a      	str	r2, [r3, #0]
 8008164:	f3bf 8f4f 	dsb	sy
 8008168:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800816c:	e7f0      	b.n	8008150 <prvIdleTask+0x8>
 800816e:	bf00      	nop
 8008170:	20000c08 	.word	0x20000c08
 8008174:	e000ed04 	.word	0xe000ed04

08008178 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b082      	sub	sp, #8
 800817c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800817e:	2300      	movs	r3, #0
 8008180:	607b      	str	r3, [r7, #4]
 8008182:	e00c      	b.n	800819e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008184:	687a      	ldr	r2, [r7, #4]
 8008186:	4613      	mov	r3, r2
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	4413      	add	r3, r2
 800818c:	009b      	lsls	r3, r3, #2
 800818e:	4a12      	ldr	r2, [pc, #72]	@ (80081d8 <prvInitialiseTaskLists+0x60>)
 8008190:	4413      	add	r3, r2
 8008192:	4618      	mov	r0, r3
 8008194:	f7fe fbf0 	bl	8006978 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	3301      	adds	r3, #1
 800819c:	607b      	str	r3, [r7, #4]
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2b37      	cmp	r3, #55	@ 0x37
 80081a2:	d9ef      	bls.n	8008184 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80081a4:	480d      	ldr	r0, [pc, #52]	@ (80081dc <prvInitialiseTaskLists+0x64>)
 80081a6:	f7fe fbe7 	bl	8006978 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80081aa:	480d      	ldr	r0, [pc, #52]	@ (80081e0 <prvInitialiseTaskLists+0x68>)
 80081ac:	f7fe fbe4 	bl	8006978 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80081b0:	480c      	ldr	r0, [pc, #48]	@ (80081e4 <prvInitialiseTaskLists+0x6c>)
 80081b2:	f7fe fbe1 	bl	8006978 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80081b6:	480c      	ldr	r0, [pc, #48]	@ (80081e8 <prvInitialiseTaskLists+0x70>)
 80081b8:	f7fe fbde 	bl	8006978 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80081bc:	480b      	ldr	r0, [pc, #44]	@ (80081ec <prvInitialiseTaskLists+0x74>)
 80081be:	f7fe fbdb 	bl	8006978 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80081c2:	4b0b      	ldr	r3, [pc, #44]	@ (80081f0 <prvInitialiseTaskLists+0x78>)
 80081c4:	4a05      	ldr	r2, [pc, #20]	@ (80081dc <prvInitialiseTaskLists+0x64>)
 80081c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80081c8:	4b0a      	ldr	r3, [pc, #40]	@ (80081f4 <prvInitialiseTaskLists+0x7c>)
 80081ca:	4a05      	ldr	r2, [pc, #20]	@ (80081e0 <prvInitialiseTaskLists+0x68>)
 80081cc:	601a      	str	r2, [r3, #0]
}
 80081ce:	bf00      	nop
 80081d0:	3708      	adds	r7, #8
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}
 80081d6:	bf00      	nop
 80081d8:	20000c08 	.word	0x20000c08
 80081dc:	20001068 	.word	0x20001068
 80081e0:	2000107c 	.word	0x2000107c
 80081e4:	20001098 	.word	0x20001098
 80081e8:	200010ac 	.word	0x200010ac
 80081ec:	200010c4 	.word	0x200010c4
 80081f0:	20001090 	.word	0x20001090
 80081f4:	20001094 	.word	0x20001094

080081f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b082      	sub	sp, #8
 80081fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80081fe:	e019      	b.n	8008234 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008200:	f000 fdea 	bl	8008dd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008204:	4b10      	ldr	r3, [pc, #64]	@ (8008248 <prvCheckTasksWaitingTermination+0x50>)
 8008206:	68db      	ldr	r3, [r3, #12]
 8008208:	68db      	ldr	r3, [r3, #12]
 800820a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	3304      	adds	r3, #4
 8008210:	4618      	mov	r0, r3
 8008212:	f7fe fc3b 	bl	8006a8c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008216:	4b0d      	ldr	r3, [pc, #52]	@ (800824c <prvCheckTasksWaitingTermination+0x54>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	3b01      	subs	r3, #1
 800821c:	4a0b      	ldr	r2, [pc, #44]	@ (800824c <prvCheckTasksWaitingTermination+0x54>)
 800821e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008220:	4b0b      	ldr	r3, [pc, #44]	@ (8008250 <prvCheckTasksWaitingTermination+0x58>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	3b01      	subs	r3, #1
 8008226:	4a0a      	ldr	r2, [pc, #40]	@ (8008250 <prvCheckTasksWaitingTermination+0x58>)
 8008228:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800822a:	f000 fe07 	bl	8008e3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f000 f810 	bl	8008254 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008234:	4b06      	ldr	r3, [pc, #24]	@ (8008250 <prvCheckTasksWaitingTermination+0x58>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d1e1      	bne.n	8008200 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800823c:	bf00      	nop
 800823e:	bf00      	nop
 8008240:	3708      	adds	r7, #8
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}
 8008246:	bf00      	nop
 8008248:	200010ac 	.word	0x200010ac
 800824c:	200010d8 	.word	0x200010d8
 8008250:	200010c0 	.word	0x200010c0

08008254 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	3354      	adds	r3, #84	@ 0x54
 8008260:	4618      	mov	r0, r3
 8008262:	f001 fafb 	bl	800985c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800826c:	2b00      	cmp	r3, #0
 800826e:	d108      	bne.n	8008282 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008274:	4618      	mov	r0, r3
 8008276:	f000 ff9f 	bl	80091b8 <vPortFree>
				vPortFree( pxTCB );
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 ff9c 	bl	80091b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008280:	e019      	b.n	80082b6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008288:	2b01      	cmp	r3, #1
 800828a:	d103      	bne.n	8008294 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 ff93 	bl	80091b8 <vPortFree>
	}
 8008292:	e010      	b.n	80082b6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800829a:	2b02      	cmp	r3, #2
 800829c:	d00b      	beq.n	80082b6 <prvDeleteTCB+0x62>
	__asm volatile
 800829e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a2:	f383 8811 	msr	BASEPRI, r3
 80082a6:	f3bf 8f6f 	isb	sy
 80082aa:	f3bf 8f4f 	dsb	sy
 80082ae:	60fb      	str	r3, [r7, #12]
}
 80082b0:	bf00      	nop
 80082b2:	bf00      	nop
 80082b4:	e7fd      	b.n	80082b2 <prvDeleteTCB+0x5e>
	}
 80082b6:	bf00      	nop
 80082b8:	3710      	adds	r7, #16
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
	...

080082c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80082c0:	b480      	push	{r7}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082c6:	4b0c      	ldr	r3, [pc, #48]	@ (80082f8 <prvResetNextTaskUnblockTime+0x38>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d104      	bne.n	80082da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80082d0:	4b0a      	ldr	r3, [pc, #40]	@ (80082fc <prvResetNextTaskUnblockTime+0x3c>)
 80082d2:	f04f 32ff 	mov.w	r2, #4294967295
 80082d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80082d8:	e008      	b.n	80082ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082da:	4b07      	ldr	r3, [pc, #28]	@ (80082f8 <prvResetNextTaskUnblockTime+0x38>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	68db      	ldr	r3, [r3, #12]
 80082e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	4a04      	ldr	r2, [pc, #16]	@ (80082fc <prvResetNextTaskUnblockTime+0x3c>)
 80082ea:	6013      	str	r3, [r2, #0]
}
 80082ec:	bf00      	nop
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr
 80082f8:	20001090 	.word	0x20001090
 80082fc:	200010f8 	.word	0x200010f8

08008300 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008306:	4b0b      	ldr	r3, [pc, #44]	@ (8008334 <xTaskGetSchedulerState+0x34>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d102      	bne.n	8008314 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800830e:	2301      	movs	r3, #1
 8008310:	607b      	str	r3, [r7, #4]
 8008312:	e008      	b.n	8008326 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008314:	4b08      	ldr	r3, [pc, #32]	@ (8008338 <xTaskGetSchedulerState+0x38>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d102      	bne.n	8008322 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800831c:	2302      	movs	r3, #2
 800831e:	607b      	str	r3, [r7, #4]
 8008320:	e001      	b.n	8008326 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008322:	2300      	movs	r3, #0
 8008324:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008326:	687b      	ldr	r3, [r7, #4]
	}
 8008328:	4618      	mov	r0, r3
 800832a:	370c      	adds	r7, #12
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr
 8008334:	200010e4 	.word	0x200010e4
 8008338:	20001100 	.word	0x20001100

0800833c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800833c:	b580      	push	{r7, lr}
 800833e:	b086      	sub	sp, #24
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008348:	2300      	movs	r3, #0
 800834a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d058      	beq.n	8008404 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008352:	4b2f      	ldr	r3, [pc, #188]	@ (8008410 <xTaskPriorityDisinherit+0xd4>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	693a      	ldr	r2, [r7, #16]
 8008358:	429a      	cmp	r2, r3
 800835a:	d00b      	beq.n	8008374 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800835c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008360:	f383 8811 	msr	BASEPRI, r3
 8008364:	f3bf 8f6f 	isb	sy
 8008368:	f3bf 8f4f 	dsb	sy
 800836c:	60fb      	str	r3, [r7, #12]
}
 800836e:	bf00      	nop
 8008370:	bf00      	nop
 8008372:	e7fd      	b.n	8008370 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008378:	2b00      	cmp	r3, #0
 800837a:	d10b      	bne.n	8008394 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800837c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008380:	f383 8811 	msr	BASEPRI, r3
 8008384:	f3bf 8f6f 	isb	sy
 8008388:	f3bf 8f4f 	dsb	sy
 800838c:	60bb      	str	r3, [r7, #8]
}
 800838e:	bf00      	nop
 8008390:	bf00      	nop
 8008392:	e7fd      	b.n	8008390 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008398:	1e5a      	subs	r2, r3, #1
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d02c      	beq.n	8008404 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d128      	bne.n	8008404 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	3304      	adds	r3, #4
 80083b6:	4618      	mov	r0, r3
 80083b8:	f7fe fb68 	bl	8006a8c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083d4:	4b0f      	ldr	r3, [pc, #60]	@ (8008414 <xTaskPriorityDisinherit+0xd8>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	429a      	cmp	r2, r3
 80083da:	d903      	bls.n	80083e4 <xTaskPriorityDisinherit+0xa8>
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083e0:	4a0c      	ldr	r2, [pc, #48]	@ (8008414 <xTaskPriorityDisinherit+0xd8>)
 80083e2:	6013      	str	r3, [r2, #0]
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083e8:	4613      	mov	r3, r2
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	4413      	add	r3, r2
 80083ee:	009b      	lsls	r3, r3, #2
 80083f0:	4a09      	ldr	r2, [pc, #36]	@ (8008418 <xTaskPriorityDisinherit+0xdc>)
 80083f2:	441a      	add	r2, r3
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	3304      	adds	r3, #4
 80083f8:	4619      	mov	r1, r3
 80083fa:	4610      	mov	r0, r2
 80083fc:	f7fe fae9 	bl	80069d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008400:	2301      	movs	r3, #1
 8008402:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008404:	697b      	ldr	r3, [r7, #20]
	}
 8008406:	4618      	mov	r0, r3
 8008408:	3718      	adds	r7, #24
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}
 800840e:	bf00      	nop
 8008410:	20000c04 	.word	0x20000c04
 8008414:	200010e0 	.word	0x200010e0
 8008418:	20000c08 	.word	0x20000c08

0800841c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b084      	sub	sp, #16
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
 8008424:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008426:	4b21      	ldr	r3, [pc, #132]	@ (80084ac <prvAddCurrentTaskToDelayedList+0x90>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800842c:	4b20      	ldr	r3, [pc, #128]	@ (80084b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	3304      	adds	r3, #4
 8008432:	4618      	mov	r0, r3
 8008434:	f7fe fb2a 	bl	8006a8c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800843e:	d10a      	bne.n	8008456 <prvAddCurrentTaskToDelayedList+0x3a>
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d007      	beq.n	8008456 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008446:	4b1a      	ldr	r3, [pc, #104]	@ (80084b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	3304      	adds	r3, #4
 800844c:	4619      	mov	r1, r3
 800844e:	4819      	ldr	r0, [pc, #100]	@ (80084b4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008450:	f7fe fabf 	bl	80069d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008454:	e026      	b.n	80084a4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008456:	68fa      	ldr	r2, [r7, #12]
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	4413      	add	r3, r2
 800845c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800845e:	4b14      	ldr	r3, [pc, #80]	@ (80084b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	68ba      	ldr	r2, [r7, #8]
 8008464:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008466:	68ba      	ldr	r2, [r7, #8]
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	429a      	cmp	r2, r3
 800846c:	d209      	bcs.n	8008482 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800846e:	4b12      	ldr	r3, [pc, #72]	@ (80084b8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	4b0f      	ldr	r3, [pc, #60]	@ (80084b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	3304      	adds	r3, #4
 8008478:	4619      	mov	r1, r3
 800847a:	4610      	mov	r0, r2
 800847c:	f7fe facd 	bl	8006a1a <vListInsert>
}
 8008480:	e010      	b.n	80084a4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008482:	4b0e      	ldr	r3, [pc, #56]	@ (80084bc <prvAddCurrentTaskToDelayedList+0xa0>)
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	4b0a      	ldr	r3, [pc, #40]	@ (80084b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	3304      	adds	r3, #4
 800848c:	4619      	mov	r1, r3
 800848e:	4610      	mov	r0, r2
 8008490:	f7fe fac3 	bl	8006a1a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008494:	4b0a      	ldr	r3, [pc, #40]	@ (80084c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	68ba      	ldr	r2, [r7, #8]
 800849a:	429a      	cmp	r2, r3
 800849c:	d202      	bcs.n	80084a4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800849e:	4a08      	ldr	r2, [pc, #32]	@ (80084c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	6013      	str	r3, [r2, #0]
}
 80084a4:	bf00      	nop
 80084a6:	3710      	adds	r7, #16
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}
 80084ac:	200010dc 	.word	0x200010dc
 80084b0:	20000c04 	.word	0x20000c04
 80084b4:	200010c4 	.word	0x200010c4
 80084b8:	20001094 	.word	0x20001094
 80084bc:	20001090 	.word	0x20001090
 80084c0:	200010f8 	.word	0x200010f8

080084c4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b08a      	sub	sp, #40	@ 0x28
 80084c8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80084ca:	2300      	movs	r3, #0
 80084cc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80084ce:	f000 fb13 	bl	8008af8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80084d2:	4b1d      	ldr	r3, [pc, #116]	@ (8008548 <xTimerCreateTimerTask+0x84>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d021      	beq.n	800851e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80084da:	2300      	movs	r3, #0
 80084dc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80084de:	2300      	movs	r3, #0
 80084e0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80084e2:	1d3a      	adds	r2, r7, #4
 80084e4:	f107 0108 	add.w	r1, r7, #8
 80084e8:	f107 030c 	add.w	r3, r7, #12
 80084ec:	4618      	mov	r0, r3
 80084ee:	f7fe fa29 	bl	8006944 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80084f2:	6879      	ldr	r1, [r7, #4]
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	68fa      	ldr	r2, [r7, #12]
 80084f8:	9202      	str	r2, [sp, #8]
 80084fa:	9301      	str	r3, [sp, #4]
 80084fc:	2302      	movs	r3, #2
 80084fe:	9300      	str	r3, [sp, #0]
 8008500:	2300      	movs	r3, #0
 8008502:	460a      	mov	r2, r1
 8008504:	4911      	ldr	r1, [pc, #68]	@ (800854c <xTimerCreateTimerTask+0x88>)
 8008506:	4812      	ldr	r0, [pc, #72]	@ (8008550 <xTimerCreateTimerTask+0x8c>)
 8008508:	f7ff f8a2 	bl	8007650 <xTaskCreateStatic>
 800850c:	4603      	mov	r3, r0
 800850e:	4a11      	ldr	r2, [pc, #68]	@ (8008554 <xTimerCreateTimerTask+0x90>)
 8008510:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008512:	4b10      	ldr	r3, [pc, #64]	@ (8008554 <xTimerCreateTimerTask+0x90>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d001      	beq.n	800851e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800851a:	2301      	movs	r3, #1
 800851c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d10b      	bne.n	800853c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008528:	f383 8811 	msr	BASEPRI, r3
 800852c:	f3bf 8f6f 	isb	sy
 8008530:	f3bf 8f4f 	dsb	sy
 8008534:	613b      	str	r3, [r7, #16]
}
 8008536:	bf00      	nop
 8008538:	bf00      	nop
 800853a:	e7fd      	b.n	8008538 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800853c:	697b      	ldr	r3, [r7, #20]
}
 800853e:	4618      	mov	r0, r3
 8008540:	3718      	adds	r7, #24
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	20001134 	.word	0x20001134
 800854c:	0800a600 	.word	0x0800a600
 8008550:	08008691 	.word	0x08008691
 8008554:	20001138 	.word	0x20001138

08008558 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b08a      	sub	sp, #40	@ 0x28
 800855c:	af00      	add	r7, sp, #0
 800855e:	60f8      	str	r0, [r7, #12]
 8008560:	60b9      	str	r1, [r7, #8]
 8008562:	607a      	str	r2, [r7, #4]
 8008564:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008566:	2300      	movs	r3, #0
 8008568:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d10b      	bne.n	8008588 <xTimerGenericCommand+0x30>
	__asm volatile
 8008570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008574:	f383 8811 	msr	BASEPRI, r3
 8008578:	f3bf 8f6f 	isb	sy
 800857c:	f3bf 8f4f 	dsb	sy
 8008580:	623b      	str	r3, [r7, #32]
}
 8008582:	bf00      	nop
 8008584:	bf00      	nop
 8008586:	e7fd      	b.n	8008584 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008588:	4b19      	ldr	r3, [pc, #100]	@ (80085f0 <xTimerGenericCommand+0x98>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d02a      	beq.n	80085e6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	2b05      	cmp	r3, #5
 80085a0:	dc18      	bgt.n	80085d4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80085a2:	f7ff fead 	bl	8008300 <xTaskGetSchedulerState>
 80085a6:	4603      	mov	r3, r0
 80085a8:	2b02      	cmp	r3, #2
 80085aa:	d109      	bne.n	80085c0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80085ac:	4b10      	ldr	r3, [pc, #64]	@ (80085f0 <xTimerGenericCommand+0x98>)
 80085ae:	6818      	ldr	r0, [r3, #0]
 80085b0:	f107 0110 	add.w	r1, r7, #16
 80085b4:	2300      	movs	r3, #0
 80085b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085b8:	f7fe fbd8 	bl	8006d6c <xQueueGenericSend>
 80085bc:	6278      	str	r0, [r7, #36]	@ 0x24
 80085be:	e012      	b.n	80085e6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80085c0:	4b0b      	ldr	r3, [pc, #44]	@ (80085f0 <xTimerGenericCommand+0x98>)
 80085c2:	6818      	ldr	r0, [r3, #0]
 80085c4:	f107 0110 	add.w	r1, r7, #16
 80085c8:	2300      	movs	r3, #0
 80085ca:	2200      	movs	r2, #0
 80085cc:	f7fe fbce 	bl	8006d6c <xQueueGenericSend>
 80085d0:	6278      	str	r0, [r7, #36]	@ 0x24
 80085d2:	e008      	b.n	80085e6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80085d4:	4b06      	ldr	r3, [pc, #24]	@ (80085f0 <xTimerGenericCommand+0x98>)
 80085d6:	6818      	ldr	r0, [r3, #0]
 80085d8:	f107 0110 	add.w	r1, r7, #16
 80085dc:	2300      	movs	r3, #0
 80085de:	683a      	ldr	r2, [r7, #0]
 80085e0:	f7fe fcc6 	bl	8006f70 <xQueueGenericSendFromISR>
 80085e4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80085e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3728      	adds	r7, #40	@ 0x28
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}
 80085f0:	20001134 	.word	0x20001134

080085f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b088      	sub	sp, #32
 80085f8:	af02      	add	r7, sp, #8
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085fe:	4b23      	ldr	r3, [pc, #140]	@ (800868c <prvProcessExpiredTimer+0x98>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	68db      	ldr	r3, [r3, #12]
 8008604:	68db      	ldr	r3, [r3, #12]
 8008606:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	3304      	adds	r3, #4
 800860c:	4618      	mov	r0, r3
 800860e:	f7fe fa3d 	bl	8006a8c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008618:	f003 0304 	and.w	r3, r3, #4
 800861c:	2b00      	cmp	r3, #0
 800861e:	d023      	beq.n	8008668 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	699a      	ldr	r2, [r3, #24]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	18d1      	adds	r1, r2, r3
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	683a      	ldr	r2, [r7, #0]
 800862c:	6978      	ldr	r0, [r7, #20]
 800862e:	f000 f8d5 	bl	80087dc <prvInsertTimerInActiveList>
 8008632:	4603      	mov	r3, r0
 8008634:	2b00      	cmp	r3, #0
 8008636:	d020      	beq.n	800867a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008638:	2300      	movs	r3, #0
 800863a:	9300      	str	r3, [sp, #0]
 800863c:	2300      	movs	r3, #0
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	2100      	movs	r1, #0
 8008642:	6978      	ldr	r0, [r7, #20]
 8008644:	f7ff ff88 	bl	8008558 <xTimerGenericCommand>
 8008648:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d114      	bne.n	800867a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008654:	f383 8811 	msr	BASEPRI, r3
 8008658:	f3bf 8f6f 	isb	sy
 800865c:	f3bf 8f4f 	dsb	sy
 8008660:	60fb      	str	r3, [r7, #12]
}
 8008662:	bf00      	nop
 8008664:	bf00      	nop
 8008666:	e7fd      	b.n	8008664 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800866e:	f023 0301 	bic.w	r3, r3, #1
 8008672:	b2da      	uxtb	r2, r3
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	6a1b      	ldr	r3, [r3, #32]
 800867e:	6978      	ldr	r0, [r7, #20]
 8008680:	4798      	blx	r3
}
 8008682:	bf00      	nop
 8008684:	3718      	adds	r7, #24
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}
 800868a:	bf00      	nop
 800868c:	2000112c 	.word	0x2000112c

08008690 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008698:	f107 0308 	add.w	r3, r7, #8
 800869c:	4618      	mov	r0, r3
 800869e:	f000 f859 	bl	8008754 <prvGetNextExpireTime>
 80086a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	4619      	mov	r1, r3
 80086a8:	68f8      	ldr	r0, [r7, #12]
 80086aa:	f000 f805 	bl	80086b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80086ae:	f000 f8d7 	bl	8008860 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80086b2:	bf00      	nop
 80086b4:	e7f0      	b.n	8008698 <prvTimerTask+0x8>
	...

080086b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b084      	sub	sp, #16
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80086c2:	f7ff fa29 	bl	8007b18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80086c6:	f107 0308 	add.w	r3, r7, #8
 80086ca:	4618      	mov	r0, r3
 80086cc:	f000 f866 	bl	800879c <prvSampleTimeNow>
 80086d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d130      	bne.n	800873a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d10a      	bne.n	80086f4 <prvProcessTimerOrBlockTask+0x3c>
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d806      	bhi.n	80086f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80086e6:	f7ff fa25 	bl	8007b34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80086ea:	68f9      	ldr	r1, [r7, #12]
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f7ff ff81 	bl	80085f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80086f2:	e024      	b.n	800873e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d008      	beq.n	800870c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80086fa:	4b13      	ldr	r3, [pc, #76]	@ (8008748 <prvProcessTimerOrBlockTask+0x90>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d101      	bne.n	8008708 <prvProcessTimerOrBlockTask+0x50>
 8008704:	2301      	movs	r3, #1
 8008706:	e000      	b.n	800870a <prvProcessTimerOrBlockTask+0x52>
 8008708:	2300      	movs	r3, #0
 800870a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800870c:	4b0f      	ldr	r3, [pc, #60]	@ (800874c <prvProcessTimerOrBlockTask+0x94>)
 800870e:	6818      	ldr	r0, [r3, #0]
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	1ad3      	subs	r3, r2, r3
 8008716:	683a      	ldr	r2, [r7, #0]
 8008718:	4619      	mov	r1, r3
 800871a:	f7fe ff65 	bl	80075e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800871e:	f7ff fa09 	bl	8007b34 <xTaskResumeAll>
 8008722:	4603      	mov	r3, r0
 8008724:	2b00      	cmp	r3, #0
 8008726:	d10a      	bne.n	800873e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008728:	4b09      	ldr	r3, [pc, #36]	@ (8008750 <prvProcessTimerOrBlockTask+0x98>)
 800872a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800872e:	601a      	str	r2, [r3, #0]
 8008730:	f3bf 8f4f 	dsb	sy
 8008734:	f3bf 8f6f 	isb	sy
}
 8008738:	e001      	b.n	800873e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800873a:	f7ff f9fb 	bl	8007b34 <xTaskResumeAll>
}
 800873e:	bf00      	nop
 8008740:	3710      	adds	r7, #16
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	20001130 	.word	0x20001130
 800874c:	20001134 	.word	0x20001134
 8008750:	e000ed04 	.word	0xe000ed04

08008754 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008754:	b480      	push	{r7}
 8008756:	b085      	sub	sp, #20
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800875c:	4b0e      	ldr	r3, [pc, #56]	@ (8008798 <prvGetNextExpireTime+0x44>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d101      	bne.n	800876a <prvGetNextExpireTime+0x16>
 8008766:	2201      	movs	r2, #1
 8008768:	e000      	b.n	800876c <prvGetNextExpireTime+0x18>
 800876a:	2200      	movs	r2, #0
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d105      	bne.n	8008784 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008778:	4b07      	ldr	r3, [pc, #28]	@ (8008798 <prvGetNextExpireTime+0x44>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	68db      	ldr	r3, [r3, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	60fb      	str	r3, [r7, #12]
 8008782:	e001      	b.n	8008788 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008784:	2300      	movs	r3, #0
 8008786:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008788:	68fb      	ldr	r3, [r7, #12]
}
 800878a:	4618      	mov	r0, r3
 800878c:	3714      	adds	r7, #20
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr
 8008796:	bf00      	nop
 8008798:	2000112c 	.word	0x2000112c

0800879c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80087a4:	f7ff fa64 	bl	8007c70 <xTaskGetTickCount>
 80087a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80087aa:	4b0b      	ldr	r3, [pc, #44]	@ (80087d8 <prvSampleTimeNow+0x3c>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	68fa      	ldr	r2, [r7, #12]
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d205      	bcs.n	80087c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80087b4:	f000 f93a 	bl	8008a2c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2201      	movs	r2, #1
 80087bc:	601a      	str	r2, [r3, #0]
 80087be:	e002      	b.n	80087c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80087c6:	4a04      	ldr	r2, [pc, #16]	@ (80087d8 <prvSampleTimeNow+0x3c>)
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80087cc:	68fb      	ldr	r3, [r7, #12]
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3710      	adds	r7, #16
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
 80087d6:	bf00      	nop
 80087d8:	2000113c 	.word	0x2000113c

080087dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b086      	sub	sp, #24
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	60f8      	str	r0, [r7, #12]
 80087e4:	60b9      	str	r1, [r7, #8]
 80087e6:	607a      	str	r2, [r7, #4]
 80087e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80087ea:	2300      	movs	r3, #0
 80087ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	68ba      	ldr	r2, [r7, #8]
 80087f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	68fa      	ldr	r2, [r7, #12]
 80087f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80087fa:	68ba      	ldr	r2, [r7, #8]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	429a      	cmp	r2, r3
 8008800:	d812      	bhi.n	8008828 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	1ad2      	subs	r2, r2, r3
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	699b      	ldr	r3, [r3, #24]
 800880c:	429a      	cmp	r2, r3
 800880e:	d302      	bcc.n	8008816 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008810:	2301      	movs	r3, #1
 8008812:	617b      	str	r3, [r7, #20]
 8008814:	e01b      	b.n	800884e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008816:	4b10      	ldr	r3, [pc, #64]	@ (8008858 <prvInsertTimerInActiveList+0x7c>)
 8008818:	681a      	ldr	r2, [r3, #0]
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	3304      	adds	r3, #4
 800881e:	4619      	mov	r1, r3
 8008820:	4610      	mov	r0, r2
 8008822:	f7fe f8fa 	bl	8006a1a <vListInsert>
 8008826:	e012      	b.n	800884e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008828:	687a      	ldr	r2, [r7, #4]
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	429a      	cmp	r2, r3
 800882e:	d206      	bcs.n	800883e <prvInsertTimerInActiveList+0x62>
 8008830:	68ba      	ldr	r2, [r7, #8]
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	429a      	cmp	r2, r3
 8008836:	d302      	bcc.n	800883e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008838:	2301      	movs	r3, #1
 800883a:	617b      	str	r3, [r7, #20]
 800883c:	e007      	b.n	800884e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800883e:	4b07      	ldr	r3, [pc, #28]	@ (800885c <prvInsertTimerInActiveList+0x80>)
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	3304      	adds	r3, #4
 8008846:	4619      	mov	r1, r3
 8008848:	4610      	mov	r0, r2
 800884a:	f7fe f8e6 	bl	8006a1a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800884e:	697b      	ldr	r3, [r7, #20]
}
 8008850:	4618      	mov	r0, r3
 8008852:	3718      	adds	r7, #24
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}
 8008858:	20001130 	.word	0x20001130
 800885c:	2000112c 	.word	0x2000112c

08008860 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b08e      	sub	sp, #56	@ 0x38
 8008864:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008866:	e0ce      	b.n	8008a06 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2b00      	cmp	r3, #0
 800886c:	da19      	bge.n	80088a2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800886e:	1d3b      	adds	r3, r7, #4
 8008870:	3304      	adds	r3, #4
 8008872:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008876:	2b00      	cmp	r3, #0
 8008878:	d10b      	bne.n	8008892 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800887a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800887e:	f383 8811 	msr	BASEPRI, r3
 8008882:	f3bf 8f6f 	isb	sy
 8008886:	f3bf 8f4f 	dsb	sy
 800888a:	61fb      	str	r3, [r7, #28]
}
 800888c:	bf00      	nop
 800888e:	bf00      	nop
 8008890:	e7fd      	b.n	800888e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008898:	6850      	ldr	r0, [r2, #4]
 800889a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800889c:	6892      	ldr	r2, [r2, #8]
 800889e:	4611      	mov	r1, r2
 80088a0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	f2c0 80ae 	blt.w	8008a06 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80088ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b0:	695b      	ldr	r3, [r3, #20]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d004      	beq.n	80088c0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80088b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b8:	3304      	adds	r3, #4
 80088ba:	4618      	mov	r0, r3
 80088bc:	f7fe f8e6 	bl	8006a8c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80088c0:	463b      	mov	r3, r7
 80088c2:	4618      	mov	r0, r3
 80088c4:	f7ff ff6a 	bl	800879c <prvSampleTimeNow>
 80088c8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2b09      	cmp	r3, #9
 80088ce:	f200 8097 	bhi.w	8008a00 <prvProcessReceivedCommands+0x1a0>
 80088d2:	a201      	add	r2, pc, #4	@ (adr r2, 80088d8 <prvProcessReceivedCommands+0x78>)
 80088d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088d8:	08008901 	.word	0x08008901
 80088dc:	08008901 	.word	0x08008901
 80088e0:	08008901 	.word	0x08008901
 80088e4:	08008977 	.word	0x08008977
 80088e8:	0800898b 	.word	0x0800898b
 80088ec:	080089d7 	.word	0x080089d7
 80088f0:	08008901 	.word	0x08008901
 80088f4:	08008901 	.word	0x08008901
 80088f8:	08008977 	.word	0x08008977
 80088fc:	0800898b 	.word	0x0800898b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008902:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008906:	f043 0301 	orr.w	r3, r3, #1
 800890a:	b2da      	uxtb	r2, r3
 800890c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800890e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008912:	68ba      	ldr	r2, [r7, #8]
 8008914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008916:	699b      	ldr	r3, [r3, #24]
 8008918:	18d1      	adds	r1, r2, r3
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800891e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008920:	f7ff ff5c 	bl	80087dc <prvInsertTimerInActiveList>
 8008924:	4603      	mov	r3, r0
 8008926:	2b00      	cmp	r3, #0
 8008928:	d06c      	beq.n	8008a04 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800892a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800892c:	6a1b      	ldr	r3, [r3, #32]
 800892e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008930:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008934:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008938:	f003 0304 	and.w	r3, r3, #4
 800893c:	2b00      	cmp	r3, #0
 800893e:	d061      	beq.n	8008a04 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008940:	68ba      	ldr	r2, [r7, #8]
 8008942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008944:	699b      	ldr	r3, [r3, #24]
 8008946:	441a      	add	r2, r3
 8008948:	2300      	movs	r3, #0
 800894a:	9300      	str	r3, [sp, #0]
 800894c:	2300      	movs	r3, #0
 800894e:	2100      	movs	r1, #0
 8008950:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008952:	f7ff fe01 	bl	8008558 <xTimerGenericCommand>
 8008956:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008958:	6a3b      	ldr	r3, [r7, #32]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d152      	bne.n	8008a04 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800895e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008962:	f383 8811 	msr	BASEPRI, r3
 8008966:	f3bf 8f6f 	isb	sy
 800896a:	f3bf 8f4f 	dsb	sy
 800896e:	61bb      	str	r3, [r7, #24]
}
 8008970:	bf00      	nop
 8008972:	bf00      	nop
 8008974:	e7fd      	b.n	8008972 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008978:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800897c:	f023 0301 	bic.w	r3, r3, #1
 8008980:	b2da      	uxtb	r2, r3
 8008982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008984:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008988:	e03d      	b.n	8008a06 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800898a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800898c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008990:	f043 0301 	orr.w	r3, r3, #1
 8008994:	b2da      	uxtb	r2, r3
 8008996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008998:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800899c:	68ba      	ldr	r2, [r7, #8]
 800899e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80089a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a4:	699b      	ldr	r3, [r3, #24]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d10b      	bne.n	80089c2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80089aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ae:	f383 8811 	msr	BASEPRI, r3
 80089b2:	f3bf 8f6f 	isb	sy
 80089b6:	f3bf 8f4f 	dsb	sy
 80089ba:	617b      	str	r3, [r7, #20]
}
 80089bc:	bf00      	nop
 80089be:	bf00      	nop
 80089c0:	e7fd      	b.n	80089be <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80089c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089c4:	699a      	ldr	r2, [r3, #24]
 80089c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089c8:	18d1      	adds	r1, r2, r3
 80089ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089d0:	f7ff ff04 	bl	80087dc <prvInsertTimerInActiveList>
					break;
 80089d4:	e017      	b.n	8008a06 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80089d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089dc:	f003 0302 	and.w	r3, r3, #2
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d103      	bne.n	80089ec <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80089e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089e6:	f000 fbe7 	bl	80091b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80089ea:	e00c      	b.n	8008a06 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80089ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089f2:	f023 0301 	bic.w	r3, r3, #1
 80089f6:	b2da      	uxtb	r2, r3
 80089f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80089fe:	e002      	b.n	8008a06 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008a00:	bf00      	nop
 8008a02:	e000      	b.n	8008a06 <prvProcessReceivedCommands+0x1a6>
					break;
 8008a04:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008a06:	4b08      	ldr	r3, [pc, #32]	@ (8008a28 <prvProcessReceivedCommands+0x1c8>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	1d39      	adds	r1, r7, #4
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	4618      	mov	r0, r3
 8008a10:	f7fe fb4c 	bl	80070ac <xQueueReceive>
 8008a14:	4603      	mov	r3, r0
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	f47f af26 	bne.w	8008868 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008a1c:	bf00      	nop
 8008a1e:	bf00      	nop
 8008a20:	3730      	adds	r7, #48	@ 0x30
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	bf00      	nop
 8008a28:	20001134 	.word	0x20001134

08008a2c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b088      	sub	sp, #32
 8008a30:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008a32:	e049      	b.n	8008ac8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008a34:	4b2e      	ldr	r3, [pc, #184]	@ (8008af0 <prvSwitchTimerLists+0xc4>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	68db      	ldr	r3, [r3, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a3e:	4b2c      	ldr	r3, [pc, #176]	@ (8008af0 <prvSwitchTimerLists+0xc4>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	68db      	ldr	r3, [r3, #12]
 8008a46:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	3304      	adds	r3, #4
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7fe f81d 	bl	8006a8c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	6a1b      	ldr	r3, [r3, #32]
 8008a56:	68f8      	ldr	r0, [r7, #12]
 8008a58:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a60:	f003 0304 	and.w	r3, r3, #4
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d02f      	beq.n	8008ac8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	699b      	ldr	r3, [r3, #24]
 8008a6c:	693a      	ldr	r2, [r7, #16]
 8008a6e:	4413      	add	r3, r2
 8008a70:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008a72:	68ba      	ldr	r2, [r7, #8]
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d90e      	bls.n	8008a98 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	68ba      	ldr	r2, [r7, #8]
 8008a7e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	68fa      	ldr	r2, [r7, #12]
 8008a84:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008a86:	4b1a      	ldr	r3, [pc, #104]	@ (8008af0 <prvSwitchTimerLists+0xc4>)
 8008a88:	681a      	ldr	r2, [r3, #0]
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	3304      	adds	r3, #4
 8008a8e:	4619      	mov	r1, r3
 8008a90:	4610      	mov	r0, r2
 8008a92:	f7fd ffc2 	bl	8006a1a <vListInsert>
 8008a96:	e017      	b.n	8008ac8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008a98:	2300      	movs	r3, #0
 8008a9a:	9300      	str	r3, [sp, #0]
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	693a      	ldr	r2, [r7, #16]
 8008aa0:	2100      	movs	r1, #0
 8008aa2:	68f8      	ldr	r0, [r7, #12]
 8008aa4:	f7ff fd58 	bl	8008558 <xTimerGenericCommand>
 8008aa8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d10b      	bne.n	8008ac8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ab4:	f383 8811 	msr	BASEPRI, r3
 8008ab8:	f3bf 8f6f 	isb	sy
 8008abc:	f3bf 8f4f 	dsb	sy
 8008ac0:	603b      	str	r3, [r7, #0]
}
 8008ac2:	bf00      	nop
 8008ac4:	bf00      	nop
 8008ac6:	e7fd      	b.n	8008ac4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008ac8:	4b09      	ldr	r3, [pc, #36]	@ (8008af0 <prvSwitchTimerLists+0xc4>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d1b0      	bne.n	8008a34 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008ad2:	4b07      	ldr	r3, [pc, #28]	@ (8008af0 <prvSwitchTimerLists+0xc4>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008ad8:	4b06      	ldr	r3, [pc, #24]	@ (8008af4 <prvSwitchTimerLists+0xc8>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a04      	ldr	r2, [pc, #16]	@ (8008af0 <prvSwitchTimerLists+0xc4>)
 8008ade:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008ae0:	4a04      	ldr	r2, [pc, #16]	@ (8008af4 <prvSwitchTimerLists+0xc8>)
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	6013      	str	r3, [r2, #0]
}
 8008ae6:	bf00      	nop
 8008ae8:	3718      	adds	r7, #24
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	2000112c 	.word	0x2000112c
 8008af4:	20001130 	.word	0x20001130

08008af8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b082      	sub	sp, #8
 8008afc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008afe:	f000 f96b 	bl	8008dd8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008b02:	4b15      	ldr	r3, [pc, #84]	@ (8008b58 <prvCheckForValidListAndQueue+0x60>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d120      	bne.n	8008b4c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008b0a:	4814      	ldr	r0, [pc, #80]	@ (8008b5c <prvCheckForValidListAndQueue+0x64>)
 8008b0c:	f7fd ff34 	bl	8006978 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008b10:	4813      	ldr	r0, [pc, #76]	@ (8008b60 <prvCheckForValidListAndQueue+0x68>)
 8008b12:	f7fd ff31 	bl	8006978 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008b16:	4b13      	ldr	r3, [pc, #76]	@ (8008b64 <prvCheckForValidListAndQueue+0x6c>)
 8008b18:	4a10      	ldr	r2, [pc, #64]	@ (8008b5c <prvCheckForValidListAndQueue+0x64>)
 8008b1a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008b1c:	4b12      	ldr	r3, [pc, #72]	@ (8008b68 <prvCheckForValidListAndQueue+0x70>)
 8008b1e:	4a10      	ldr	r2, [pc, #64]	@ (8008b60 <prvCheckForValidListAndQueue+0x68>)
 8008b20:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008b22:	2300      	movs	r3, #0
 8008b24:	9300      	str	r3, [sp, #0]
 8008b26:	4b11      	ldr	r3, [pc, #68]	@ (8008b6c <prvCheckForValidListAndQueue+0x74>)
 8008b28:	4a11      	ldr	r2, [pc, #68]	@ (8008b70 <prvCheckForValidListAndQueue+0x78>)
 8008b2a:	2110      	movs	r1, #16
 8008b2c:	200a      	movs	r0, #10
 8008b2e:	f7fe f841 	bl	8006bb4 <xQueueGenericCreateStatic>
 8008b32:	4603      	mov	r3, r0
 8008b34:	4a08      	ldr	r2, [pc, #32]	@ (8008b58 <prvCheckForValidListAndQueue+0x60>)
 8008b36:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008b38:	4b07      	ldr	r3, [pc, #28]	@ (8008b58 <prvCheckForValidListAndQueue+0x60>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d005      	beq.n	8008b4c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008b40:	4b05      	ldr	r3, [pc, #20]	@ (8008b58 <prvCheckForValidListAndQueue+0x60>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	490b      	ldr	r1, [pc, #44]	@ (8008b74 <prvCheckForValidListAndQueue+0x7c>)
 8008b46:	4618      	mov	r0, r3
 8008b48:	f7fe fd24 	bl	8007594 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008b4c:	f000 f976 	bl	8008e3c <vPortExitCritical>
}
 8008b50:	bf00      	nop
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}
 8008b56:	bf00      	nop
 8008b58:	20001134 	.word	0x20001134
 8008b5c:	20001104 	.word	0x20001104
 8008b60:	20001118 	.word	0x20001118
 8008b64:	2000112c 	.word	0x2000112c
 8008b68:	20001130 	.word	0x20001130
 8008b6c:	200011e0 	.word	0x200011e0
 8008b70:	20001140 	.word	0x20001140
 8008b74:	0800a608 	.word	0x0800a608

08008b78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b085      	sub	sp, #20
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	60f8      	str	r0, [r7, #12]
 8008b80:	60b9      	str	r1, [r7, #8]
 8008b82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	3b04      	subs	r3, #4
 8008b88:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008b90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	3b04      	subs	r3, #4
 8008b96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	f023 0201 	bic.w	r2, r3, #1
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	3b04      	subs	r3, #4
 8008ba6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8008bdc <pxPortInitialiseStack+0x64>)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	3b14      	subs	r3, #20
 8008bb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008bb4:	687a      	ldr	r2, [r7, #4]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	3b04      	subs	r3, #4
 8008bbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f06f 0202 	mvn.w	r2, #2
 8008bc6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	3b20      	subs	r3, #32
 8008bcc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008bce:	68fb      	ldr	r3, [r7, #12]
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3714      	adds	r7, #20
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr
 8008bdc:	08008be1 	.word	0x08008be1

08008be0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008be0:	b480      	push	{r7}
 8008be2:	b085      	sub	sp, #20
 8008be4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008be6:	2300      	movs	r3, #0
 8008be8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008bea:	4b13      	ldr	r3, [pc, #76]	@ (8008c38 <prvTaskExitError+0x58>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bf2:	d00b      	beq.n	8008c0c <prvTaskExitError+0x2c>
	__asm volatile
 8008bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf8:	f383 8811 	msr	BASEPRI, r3
 8008bfc:	f3bf 8f6f 	isb	sy
 8008c00:	f3bf 8f4f 	dsb	sy
 8008c04:	60fb      	str	r3, [r7, #12]
}
 8008c06:	bf00      	nop
 8008c08:	bf00      	nop
 8008c0a:	e7fd      	b.n	8008c08 <prvTaskExitError+0x28>
	__asm volatile
 8008c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c10:	f383 8811 	msr	BASEPRI, r3
 8008c14:	f3bf 8f6f 	isb	sy
 8008c18:	f3bf 8f4f 	dsb	sy
 8008c1c:	60bb      	str	r3, [r7, #8]
}
 8008c1e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008c20:	bf00      	nop
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d0fc      	beq.n	8008c22 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008c28:	bf00      	nop
 8008c2a:	bf00      	nop
 8008c2c:	3714      	adds	r7, #20
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr
 8008c36:	bf00      	nop
 8008c38:	20000010 	.word	0x20000010
 8008c3c:	00000000 	.word	0x00000000

08008c40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008c40:	4b07      	ldr	r3, [pc, #28]	@ (8008c60 <pxCurrentTCBConst2>)
 8008c42:	6819      	ldr	r1, [r3, #0]
 8008c44:	6808      	ldr	r0, [r1, #0]
 8008c46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c4a:	f380 8809 	msr	PSP, r0
 8008c4e:	f3bf 8f6f 	isb	sy
 8008c52:	f04f 0000 	mov.w	r0, #0
 8008c56:	f380 8811 	msr	BASEPRI, r0
 8008c5a:	4770      	bx	lr
 8008c5c:	f3af 8000 	nop.w

08008c60 <pxCurrentTCBConst2>:
 8008c60:	20000c04 	.word	0x20000c04
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008c64:	bf00      	nop
 8008c66:	bf00      	nop

08008c68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008c68:	4808      	ldr	r0, [pc, #32]	@ (8008c8c <prvPortStartFirstTask+0x24>)
 8008c6a:	6800      	ldr	r0, [r0, #0]
 8008c6c:	6800      	ldr	r0, [r0, #0]
 8008c6e:	f380 8808 	msr	MSP, r0
 8008c72:	f04f 0000 	mov.w	r0, #0
 8008c76:	f380 8814 	msr	CONTROL, r0
 8008c7a:	b662      	cpsie	i
 8008c7c:	b661      	cpsie	f
 8008c7e:	f3bf 8f4f 	dsb	sy
 8008c82:	f3bf 8f6f 	isb	sy
 8008c86:	df00      	svc	0
 8008c88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008c8a:	bf00      	nop
 8008c8c:	e000ed08 	.word	0xe000ed08

08008c90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b086      	sub	sp, #24
 8008c94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008c96:	4b47      	ldr	r3, [pc, #284]	@ (8008db4 <xPortStartScheduler+0x124>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a47      	ldr	r2, [pc, #284]	@ (8008db8 <xPortStartScheduler+0x128>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d10b      	bne.n	8008cb8 <xPortStartScheduler+0x28>
	__asm volatile
 8008ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca4:	f383 8811 	msr	BASEPRI, r3
 8008ca8:	f3bf 8f6f 	isb	sy
 8008cac:	f3bf 8f4f 	dsb	sy
 8008cb0:	60fb      	str	r3, [r7, #12]
}
 8008cb2:	bf00      	nop
 8008cb4:	bf00      	nop
 8008cb6:	e7fd      	b.n	8008cb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008cb8:	4b3e      	ldr	r3, [pc, #248]	@ (8008db4 <xPortStartScheduler+0x124>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a3f      	ldr	r2, [pc, #252]	@ (8008dbc <xPortStartScheduler+0x12c>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d10b      	bne.n	8008cda <xPortStartScheduler+0x4a>
	__asm volatile
 8008cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc6:	f383 8811 	msr	BASEPRI, r3
 8008cca:	f3bf 8f6f 	isb	sy
 8008cce:	f3bf 8f4f 	dsb	sy
 8008cd2:	613b      	str	r3, [r7, #16]
}
 8008cd4:	bf00      	nop
 8008cd6:	bf00      	nop
 8008cd8:	e7fd      	b.n	8008cd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008cda:	4b39      	ldr	r3, [pc, #228]	@ (8008dc0 <xPortStartScheduler+0x130>)
 8008cdc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	b2db      	uxtb	r3, r3
 8008ce4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	22ff      	movs	r2, #255	@ 0xff
 8008cea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	781b      	ldrb	r3, [r3, #0]
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008cf4:	78fb      	ldrb	r3, [r7, #3]
 8008cf6:	b2db      	uxtb	r3, r3
 8008cf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008cfc:	b2da      	uxtb	r2, r3
 8008cfe:	4b31      	ldr	r3, [pc, #196]	@ (8008dc4 <xPortStartScheduler+0x134>)
 8008d00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008d02:	4b31      	ldr	r3, [pc, #196]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d04:	2207      	movs	r2, #7
 8008d06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d08:	e009      	b.n	8008d1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008d0a:	4b2f      	ldr	r3, [pc, #188]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	3b01      	subs	r3, #1
 8008d10:	4a2d      	ldr	r2, [pc, #180]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008d14:	78fb      	ldrb	r3, [r7, #3]
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	005b      	lsls	r3, r3, #1
 8008d1a:	b2db      	uxtb	r3, r3
 8008d1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d1e:	78fb      	ldrb	r3, [r7, #3]
 8008d20:	b2db      	uxtb	r3, r3
 8008d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d26:	2b80      	cmp	r3, #128	@ 0x80
 8008d28:	d0ef      	beq.n	8008d0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008d2a:	4b27      	ldr	r3, [pc, #156]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f1c3 0307 	rsb	r3, r3, #7
 8008d32:	2b04      	cmp	r3, #4
 8008d34:	d00b      	beq.n	8008d4e <xPortStartScheduler+0xbe>
	__asm volatile
 8008d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d3a:	f383 8811 	msr	BASEPRI, r3
 8008d3e:	f3bf 8f6f 	isb	sy
 8008d42:	f3bf 8f4f 	dsb	sy
 8008d46:	60bb      	str	r3, [r7, #8]
}
 8008d48:	bf00      	nop
 8008d4a:	bf00      	nop
 8008d4c:	e7fd      	b.n	8008d4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	021b      	lsls	r3, r3, #8
 8008d54:	4a1c      	ldr	r2, [pc, #112]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008d58:	4b1b      	ldr	r3, [pc, #108]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008d60:	4a19      	ldr	r2, [pc, #100]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	b2da      	uxtb	r2, r3
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008d6c:	4b17      	ldr	r3, [pc, #92]	@ (8008dcc <xPortStartScheduler+0x13c>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a16      	ldr	r2, [pc, #88]	@ (8008dcc <xPortStartScheduler+0x13c>)
 8008d72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008d76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008d78:	4b14      	ldr	r3, [pc, #80]	@ (8008dcc <xPortStartScheduler+0x13c>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a13      	ldr	r2, [pc, #76]	@ (8008dcc <xPortStartScheduler+0x13c>)
 8008d7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008d82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008d84:	f000 f8da 	bl	8008f3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008d88:	4b11      	ldr	r3, [pc, #68]	@ (8008dd0 <xPortStartScheduler+0x140>)
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008d8e:	f000 f8f9 	bl	8008f84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008d92:	4b10      	ldr	r3, [pc, #64]	@ (8008dd4 <xPortStartScheduler+0x144>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a0f      	ldr	r2, [pc, #60]	@ (8008dd4 <xPortStartScheduler+0x144>)
 8008d98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008d9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008d9e:	f7ff ff63 	bl	8008c68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008da2:	f7ff f82f 	bl	8007e04 <vTaskSwitchContext>
	prvTaskExitError();
 8008da6:	f7ff ff1b 	bl	8008be0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008daa:	2300      	movs	r3, #0
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3718      	adds	r7, #24
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}
 8008db4:	e000ed00 	.word	0xe000ed00
 8008db8:	410fc271 	.word	0x410fc271
 8008dbc:	410fc270 	.word	0x410fc270
 8008dc0:	e000e400 	.word	0xe000e400
 8008dc4:	20001230 	.word	0x20001230
 8008dc8:	20001234 	.word	0x20001234
 8008dcc:	e000ed20 	.word	0xe000ed20
 8008dd0:	20000010 	.word	0x20000010
 8008dd4:	e000ef34 	.word	0xe000ef34

08008dd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b083      	sub	sp, #12
 8008ddc:	af00      	add	r7, sp, #0
	__asm volatile
 8008dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de2:	f383 8811 	msr	BASEPRI, r3
 8008de6:	f3bf 8f6f 	isb	sy
 8008dea:	f3bf 8f4f 	dsb	sy
 8008dee:	607b      	str	r3, [r7, #4]
}
 8008df0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008df2:	4b10      	ldr	r3, [pc, #64]	@ (8008e34 <vPortEnterCritical+0x5c>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	3301      	adds	r3, #1
 8008df8:	4a0e      	ldr	r2, [pc, #56]	@ (8008e34 <vPortEnterCritical+0x5c>)
 8008dfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008dfc:	4b0d      	ldr	r3, [pc, #52]	@ (8008e34 <vPortEnterCritical+0x5c>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d110      	bne.n	8008e26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008e04:	4b0c      	ldr	r3, [pc, #48]	@ (8008e38 <vPortEnterCritical+0x60>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	b2db      	uxtb	r3, r3
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d00b      	beq.n	8008e26 <vPortEnterCritical+0x4e>
	__asm volatile
 8008e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e12:	f383 8811 	msr	BASEPRI, r3
 8008e16:	f3bf 8f6f 	isb	sy
 8008e1a:	f3bf 8f4f 	dsb	sy
 8008e1e:	603b      	str	r3, [r7, #0]
}
 8008e20:	bf00      	nop
 8008e22:	bf00      	nop
 8008e24:	e7fd      	b.n	8008e22 <vPortEnterCritical+0x4a>
	}
}
 8008e26:	bf00      	nop
 8008e28:	370c      	adds	r7, #12
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	20000010 	.word	0x20000010
 8008e38:	e000ed04 	.word	0xe000ed04

08008e3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b083      	sub	sp, #12
 8008e40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008e42:	4b12      	ldr	r3, [pc, #72]	@ (8008e8c <vPortExitCritical+0x50>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d10b      	bne.n	8008e62 <vPortExitCritical+0x26>
	__asm volatile
 8008e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e4e:	f383 8811 	msr	BASEPRI, r3
 8008e52:	f3bf 8f6f 	isb	sy
 8008e56:	f3bf 8f4f 	dsb	sy
 8008e5a:	607b      	str	r3, [r7, #4]
}
 8008e5c:	bf00      	nop
 8008e5e:	bf00      	nop
 8008e60:	e7fd      	b.n	8008e5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008e62:	4b0a      	ldr	r3, [pc, #40]	@ (8008e8c <vPortExitCritical+0x50>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	3b01      	subs	r3, #1
 8008e68:	4a08      	ldr	r2, [pc, #32]	@ (8008e8c <vPortExitCritical+0x50>)
 8008e6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008e6c:	4b07      	ldr	r3, [pc, #28]	@ (8008e8c <vPortExitCritical+0x50>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d105      	bne.n	8008e80 <vPortExitCritical+0x44>
 8008e74:	2300      	movs	r3, #0
 8008e76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	f383 8811 	msr	BASEPRI, r3
}
 8008e7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008e80:	bf00      	nop
 8008e82:	370c      	adds	r7, #12
 8008e84:	46bd      	mov	sp, r7
 8008e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8a:	4770      	bx	lr
 8008e8c:	20000010 	.word	0x20000010

08008e90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e90:	f3ef 8009 	mrs	r0, PSP
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	4b15      	ldr	r3, [pc, #84]	@ (8008ef0 <pxCurrentTCBConst>)
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	f01e 0f10 	tst.w	lr, #16
 8008ea0:	bf08      	it	eq
 8008ea2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008ea6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eaa:	6010      	str	r0, [r2, #0]
 8008eac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008eb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008eb4:	f380 8811 	msr	BASEPRI, r0
 8008eb8:	f3bf 8f4f 	dsb	sy
 8008ebc:	f3bf 8f6f 	isb	sy
 8008ec0:	f7fe ffa0 	bl	8007e04 <vTaskSwitchContext>
 8008ec4:	f04f 0000 	mov.w	r0, #0
 8008ec8:	f380 8811 	msr	BASEPRI, r0
 8008ecc:	bc09      	pop	{r0, r3}
 8008ece:	6819      	ldr	r1, [r3, #0]
 8008ed0:	6808      	ldr	r0, [r1, #0]
 8008ed2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed6:	f01e 0f10 	tst.w	lr, #16
 8008eda:	bf08      	it	eq
 8008edc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008ee0:	f380 8809 	msr	PSP, r0
 8008ee4:	f3bf 8f6f 	isb	sy
 8008ee8:	4770      	bx	lr
 8008eea:	bf00      	nop
 8008eec:	f3af 8000 	nop.w

08008ef0 <pxCurrentTCBConst>:
 8008ef0:	20000c04 	.word	0x20000c04
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ef4:	bf00      	nop
 8008ef6:	bf00      	nop

08008ef8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b082      	sub	sp, #8
 8008efc:	af00      	add	r7, sp, #0
	__asm volatile
 8008efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f02:	f383 8811 	msr	BASEPRI, r3
 8008f06:	f3bf 8f6f 	isb	sy
 8008f0a:	f3bf 8f4f 	dsb	sy
 8008f0e:	607b      	str	r3, [r7, #4]
}
 8008f10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008f12:	f7fe febd 	bl	8007c90 <xTaskIncrementTick>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d003      	beq.n	8008f24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008f1c:	4b06      	ldr	r3, [pc, #24]	@ (8008f38 <xPortSysTickHandler+0x40>)
 8008f1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f22:	601a      	str	r2, [r3, #0]
 8008f24:	2300      	movs	r3, #0
 8008f26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	f383 8811 	msr	BASEPRI, r3
}
 8008f2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008f30:	bf00      	nop
 8008f32:	3708      	adds	r7, #8
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}
 8008f38:	e000ed04 	.word	0xe000ed04

08008f3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008f40:	4b0b      	ldr	r3, [pc, #44]	@ (8008f70 <vPortSetupTimerInterrupt+0x34>)
 8008f42:	2200      	movs	r2, #0
 8008f44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008f46:	4b0b      	ldr	r3, [pc, #44]	@ (8008f74 <vPortSetupTimerInterrupt+0x38>)
 8008f48:	2200      	movs	r2, #0
 8008f4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8008f78 <vPortSetupTimerInterrupt+0x3c>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a0a      	ldr	r2, [pc, #40]	@ (8008f7c <vPortSetupTimerInterrupt+0x40>)
 8008f52:	fba2 2303 	umull	r2, r3, r2, r3
 8008f56:	099b      	lsrs	r3, r3, #6
 8008f58:	4a09      	ldr	r2, [pc, #36]	@ (8008f80 <vPortSetupTimerInterrupt+0x44>)
 8008f5a:	3b01      	subs	r3, #1
 8008f5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008f5e:	4b04      	ldr	r3, [pc, #16]	@ (8008f70 <vPortSetupTimerInterrupt+0x34>)
 8008f60:	2207      	movs	r2, #7
 8008f62:	601a      	str	r2, [r3, #0]
}
 8008f64:	bf00      	nop
 8008f66:	46bd      	mov	sp, r7
 8008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6c:	4770      	bx	lr
 8008f6e:	bf00      	nop
 8008f70:	e000e010 	.word	0xe000e010
 8008f74:	e000e018 	.word	0xe000e018
 8008f78:	20000004 	.word	0x20000004
 8008f7c:	10624dd3 	.word	0x10624dd3
 8008f80:	e000e014 	.word	0xe000e014

08008f84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008f84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008f94 <vPortEnableVFP+0x10>
 8008f88:	6801      	ldr	r1, [r0, #0]
 8008f8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008f8e:	6001      	str	r1, [r0, #0]
 8008f90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008f92:	bf00      	nop
 8008f94:	e000ed88 	.word	0xe000ed88

08008f98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008f98:	b480      	push	{r7}
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008f9e:	f3ef 8305 	mrs	r3, IPSR
 8008fa2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2b0f      	cmp	r3, #15
 8008fa8:	d915      	bls.n	8008fd6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008faa:	4a18      	ldr	r2, [pc, #96]	@ (800900c <vPortValidateInterruptPriority+0x74>)
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	4413      	add	r3, r2
 8008fb0:	781b      	ldrb	r3, [r3, #0]
 8008fb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008fb4:	4b16      	ldr	r3, [pc, #88]	@ (8009010 <vPortValidateInterruptPriority+0x78>)
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	7afa      	ldrb	r2, [r7, #11]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d20b      	bcs.n	8008fd6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc2:	f383 8811 	msr	BASEPRI, r3
 8008fc6:	f3bf 8f6f 	isb	sy
 8008fca:	f3bf 8f4f 	dsb	sy
 8008fce:	607b      	str	r3, [r7, #4]
}
 8008fd0:	bf00      	nop
 8008fd2:	bf00      	nop
 8008fd4:	e7fd      	b.n	8008fd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008fd6:	4b0f      	ldr	r3, [pc, #60]	@ (8009014 <vPortValidateInterruptPriority+0x7c>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008fde:	4b0e      	ldr	r3, [pc, #56]	@ (8009018 <vPortValidateInterruptPriority+0x80>)
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	d90b      	bls.n	8008ffe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fea:	f383 8811 	msr	BASEPRI, r3
 8008fee:	f3bf 8f6f 	isb	sy
 8008ff2:	f3bf 8f4f 	dsb	sy
 8008ff6:	603b      	str	r3, [r7, #0]
}
 8008ff8:	bf00      	nop
 8008ffa:	bf00      	nop
 8008ffc:	e7fd      	b.n	8008ffa <vPortValidateInterruptPriority+0x62>
	}
 8008ffe:	bf00      	nop
 8009000:	3714      	adds	r7, #20
 8009002:	46bd      	mov	sp, r7
 8009004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009008:	4770      	bx	lr
 800900a:	bf00      	nop
 800900c:	e000e3f0 	.word	0xe000e3f0
 8009010:	20001230 	.word	0x20001230
 8009014:	e000ed0c 	.word	0xe000ed0c
 8009018:	20001234 	.word	0x20001234

0800901c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b08a      	sub	sp, #40	@ 0x28
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009024:	2300      	movs	r3, #0
 8009026:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009028:	f7fe fd76 	bl	8007b18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800902c:	4b5c      	ldr	r3, [pc, #368]	@ (80091a0 <pvPortMalloc+0x184>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d101      	bne.n	8009038 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009034:	f000 f924 	bl	8009280 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009038:	4b5a      	ldr	r3, [pc, #360]	@ (80091a4 <pvPortMalloc+0x188>)
 800903a:	681a      	ldr	r2, [r3, #0]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	4013      	ands	r3, r2
 8009040:	2b00      	cmp	r3, #0
 8009042:	f040 8095 	bne.w	8009170 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d01e      	beq.n	800908a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800904c:	2208      	movs	r2, #8
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	4413      	add	r3, r2
 8009052:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f003 0307 	and.w	r3, r3, #7
 800905a:	2b00      	cmp	r3, #0
 800905c:	d015      	beq.n	800908a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	f023 0307 	bic.w	r3, r3, #7
 8009064:	3308      	adds	r3, #8
 8009066:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f003 0307 	and.w	r3, r3, #7
 800906e:	2b00      	cmp	r3, #0
 8009070:	d00b      	beq.n	800908a <pvPortMalloc+0x6e>
	__asm volatile
 8009072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009076:	f383 8811 	msr	BASEPRI, r3
 800907a:	f3bf 8f6f 	isb	sy
 800907e:	f3bf 8f4f 	dsb	sy
 8009082:	617b      	str	r3, [r7, #20]
}
 8009084:	bf00      	nop
 8009086:	bf00      	nop
 8009088:	e7fd      	b.n	8009086 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d06f      	beq.n	8009170 <pvPortMalloc+0x154>
 8009090:	4b45      	ldr	r3, [pc, #276]	@ (80091a8 <pvPortMalloc+0x18c>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	687a      	ldr	r2, [r7, #4]
 8009096:	429a      	cmp	r2, r3
 8009098:	d86a      	bhi.n	8009170 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800909a:	4b44      	ldr	r3, [pc, #272]	@ (80091ac <pvPortMalloc+0x190>)
 800909c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800909e:	4b43      	ldr	r3, [pc, #268]	@ (80091ac <pvPortMalloc+0x190>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80090a4:	e004      	b.n	80090b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80090a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80090aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80090b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	687a      	ldr	r2, [r7, #4]
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d903      	bls.n	80090c2 <pvPortMalloc+0xa6>
 80090ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d1f1      	bne.n	80090a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80090c2:	4b37      	ldr	r3, [pc, #220]	@ (80091a0 <pvPortMalloc+0x184>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090c8:	429a      	cmp	r2, r3
 80090ca:	d051      	beq.n	8009170 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80090cc:	6a3b      	ldr	r3, [r7, #32]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	2208      	movs	r2, #8
 80090d2:	4413      	add	r3, r2
 80090d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80090d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	6a3b      	ldr	r3, [r7, #32]
 80090dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80090de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e0:	685a      	ldr	r2, [r3, #4]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	1ad2      	subs	r2, r2, r3
 80090e6:	2308      	movs	r3, #8
 80090e8:	005b      	lsls	r3, r3, #1
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d920      	bls.n	8009130 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80090ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	4413      	add	r3, r2
 80090f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	f003 0307 	and.w	r3, r3, #7
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d00b      	beq.n	8009118 <pvPortMalloc+0xfc>
	__asm volatile
 8009100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009104:	f383 8811 	msr	BASEPRI, r3
 8009108:	f3bf 8f6f 	isb	sy
 800910c:	f3bf 8f4f 	dsb	sy
 8009110:	613b      	str	r3, [r7, #16]
}
 8009112:	bf00      	nop
 8009114:	bf00      	nop
 8009116:	e7fd      	b.n	8009114 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800911a:	685a      	ldr	r2, [r3, #4]
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	1ad2      	subs	r2, r2, r3
 8009120:	69bb      	ldr	r3, [r7, #24]
 8009122:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009126:	687a      	ldr	r2, [r7, #4]
 8009128:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800912a:	69b8      	ldr	r0, [r7, #24]
 800912c:	f000 f90a 	bl	8009344 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009130:	4b1d      	ldr	r3, [pc, #116]	@ (80091a8 <pvPortMalloc+0x18c>)
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009136:	685b      	ldr	r3, [r3, #4]
 8009138:	1ad3      	subs	r3, r2, r3
 800913a:	4a1b      	ldr	r2, [pc, #108]	@ (80091a8 <pvPortMalloc+0x18c>)
 800913c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800913e:	4b1a      	ldr	r3, [pc, #104]	@ (80091a8 <pvPortMalloc+0x18c>)
 8009140:	681a      	ldr	r2, [r3, #0]
 8009142:	4b1b      	ldr	r3, [pc, #108]	@ (80091b0 <pvPortMalloc+0x194>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	429a      	cmp	r2, r3
 8009148:	d203      	bcs.n	8009152 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800914a:	4b17      	ldr	r3, [pc, #92]	@ (80091a8 <pvPortMalloc+0x18c>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4a18      	ldr	r2, [pc, #96]	@ (80091b0 <pvPortMalloc+0x194>)
 8009150:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009154:	685a      	ldr	r2, [r3, #4]
 8009156:	4b13      	ldr	r3, [pc, #76]	@ (80091a4 <pvPortMalloc+0x188>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	431a      	orrs	r2, r3
 800915c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800915e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009162:	2200      	movs	r2, #0
 8009164:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009166:	4b13      	ldr	r3, [pc, #76]	@ (80091b4 <pvPortMalloc+0x198>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	3301      	adds	r3, #1
 800916c:	4a11      	ldr	r2, [pc, #68]	@ (80091b4 <pvPortMalloc+0x198>)
 800916e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009170:	f7fe fce0 	bl	8007b34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009174:	69fb      	ldr	r3, [r7, #28]
 8009176:	f003 0307 	and.w	r3, r3, #7
 800917a:	2b00      	cmp	r3, #0
 800917c:	d00b      	beq.n	8009196 <pvPortMalloc+0x17a>
	__asm volatile
 800917e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009182:	f383 8811 	msr	BASEPRI, r3
 8009186:	f3bf 8f6f 	isb	sy
 800918a:	f3bf 8f4f 	dsb	sy
 800918e:	60fb      	str	r3, [r7, #12]
}
 8009190:	bf00      	nop
 8009192:	bf00      	nop
 8009194:	e7fd      	b.n	8009192 <pvPortMalloc+0x176>
	return pvReturn;
 8009196:	69fb      	ldr	r3, [r7, #28]
}
 8009198:	4618      	mov	r0, r3
 800919a:	3728      	adds	r7, #40	@ 0x28
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}
 80091a0:	20006060 	.word	0x20006060
 80091a4:	20006074 	.word	0x20006074
 80091a8:	20006064 	.word	0x20006064
 80091ac:	20006058 	.word	0x20006058
 80091b0:	20006068 	.word	0x20006068
 80091b4:	2000606c 	.word	0x2000606c

080091b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b086      	sub	sp, #24
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d04f      	beq.n	800926a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80091ca:	2308      	movs	r3, #8
 80091cc:	425b      	negs	r3, r3
 80091ce:	697a      	ldr	r2, [r7, #20]
 80091d0:	4413      	add	r3, r2
 80091d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	685a      	ldr	r2, [r3, #4]
 80091dc:	4b25      	ldr	r3, [pc, #148]	@ (8009274 <vPortFree+0xbc>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4013      	ands	r3, r2
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d10b      	bne.n	80091fe <vPortFree+0x46>
	__asm volatile
 80091e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ea:	f383 8811 	msr	BASEPRI, r3
 80091ee:	f3bf 8f6f 	isb	sy
 80091f2:	f3bf 8f4f 	dsb	sy
 80091f6:	60fb      	str	r3, [r7, #12]
}
 80091f8:	bf00      	nop
 80091fa:	bf00      	nop
 80091fc:	e7fd      	b.n	80091fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d00b      	beq.n	800921e <vPortFree+0x66>
	__asm volatile
 8009206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800920a:	f383 8811 	msr	BASEPRI, r3
 800920e:	f3bf 8f6f 	isb	sy
 8009212:	f3bf 8f4f 	dsb	sy
 8009216:	60bb      	str	r3, [r7, #8]
}
 8009218:	bf00      	nop
 800921a:	bf00      	nop
 800921c:	e7fd      	b.n	800921a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	685a      	ldr	r2, [r3, #4]
 8009222:	4b14      	ldr	r3, [pc, #80]	@ (8009274 <vPortFree+0xbc>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	4013      	ands	r3, r2
 8009228:	2b00      	cmp	r3, #0
 800922a:	d01e      	beq.n	800926a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d11a      	bne.n	800926a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	685a      	ldr	r2, [r3, #4]
 8009238:	4b0e      	ldr	r3, [pc, #56]	@ (8009274 <vPortFree+0xbc>)
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	43db      	mvns	r3, r3
 800923e:	401a      	ands	r2, r3
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009244:	f7fe fc68 	bl	8007b18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	685a      	ldr	r2, [r3, #4]
 800924c:	4b0a      	ldr	r3, [pc, #40]	@ (8009278 <vPortFree+0xc0>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4413      	add	r3, r2
 8009252:	4a09      	ldr	r2, [pc, #36]	@ (8009278 <vPortFree+0xc0>)
 8009254:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009256:	6938      	ldr	r0, [r7, #16]
 8009258:	f000 f874 	bl	8009344 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800925c:	4b07      	ldr	r3, [pc, #28]	@ (800927c <vPortFree+0xc4>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	3301      	adds	r3, #1
 8009262:	4a06      	ldr	r2, [pc, #24]	@ (800927c <vPortFree+0xc4>)
 8009264:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009266:	f7fe fc65 	bl	8007b34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800926a:	bf00      	nop
 800926c:	3718      	adds	r7, #24
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}
 8009272:	bf00      	nop
 8009274:	20006074 	.word	0x20006074
 8009278:	20006064 	.word	0x20006064
 800927c:	20006070 	.word	0x20006070

08009280 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009280:	b480      	push	{r7}
 8009282:	b085      	sub	sp, #20
 8009284:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009286:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800928a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800928c:	4b27      	ldr	r3, [pc, #156]	@ (800932c <prvHeapInit+0xac>)
 800928e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f003 0307 	and.w	r3, r3, #7
 8009296:	2b00      	cmp	r3, #0
 8009298:	d00c      	beq.n	80092b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	3307      	adds	r3, #7
 800929e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	f023 0307 	bic.w	r3, r3, #7
 80092a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80092a8:	68ba      	ldr	r2, [r7, #8]
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	1ad3      	subs	r3, r2, r3
 80092ae:	4a1f      	ldr	r2, [pc, #124]	@ (800932c <prvHeapInit+0xac>)
 80092b0:	4413      	add	r3, r2
 80092b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80092b8:	4a1d      	ldr	r2, [pc, #116]	@ (8009330 <prvHeapInit+0xb0>)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80092be:	4b1c      	ldr	r3, [pc, #112]	@ (8009330 <prvHeapInit+0xb0>)
 80092c0:	2200      	movs	r2, #0
 80092c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	68ba      	ldr	r2, [r7, #8]
 80092c8:	4413      	add	r3, r2
 80092ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80092cc:	2208      	movs	r2, #8
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	1a9b      	subs	r3, r3, r2
 80092d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f023 0307 	bic.w	r3, r3, #7
 80092da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	4a15      	ldr	r2, [pc, #84]	@ (8009334 <prvHeapInit+0xb4>)
 80092e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80092e2:	4b14      	ldr	r3, [pc, #80]	@ (8009334 <prvHeapInit+0xb4>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	2200      	movs	r2, #0
 80092e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80092ea:	4b12      	ldr	r3, [pc, #72]	@ (8009334 <prvHeapInit+0xb4>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	2200      	movs	r2, #0
 80092f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	68fa      	ldr	r2, [r7, #12]
 80092fa:	1ad2      	subs	r2, r2, r3
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009300:	4b0c      	ldr	r3, [pc, #48]	@ (8009334 <prvHeapInit+0xb4>)
 8009302:	681a      	ldr	r2, [r3, #0]
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	4a0a      	ldr	r2, [pc, #40]	@ (8009338 <prvHeapInit+0xb8>)
 800930e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	685b      	ldr	r3, [r3, #4]
 8009314:	4a09      	ldr	r2, [pc, #36]	@ (800933c <prvHeapInit+0xbc>)
 8009316:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009318:	4b09      	ldr	r3, [pc, #36]	@ (8009340 <prvHeapInit+0xc0>)
 800931a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800931e:	601a      	str	r2, [r3, #0]
}
 8009320:	bf00      	nop
 8009322:	3714      	adds	r7, #20
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr
 800932c:	20001238 	.word	0x20001238
 8009330:	20006058 	.word	0x20006058
 8009334:	20006060 	.word	0x20006060
 8009338:	20006068 	.word	0x20006068
 800933c:	20006064 	.word	0x20006064
 8009340:	20006074 	.word	0x20006074

08009344 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009344:	b480      	push	{r7}
 8009346:	b085      	sub	sp, #20
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800934c:	4b28      	ldr	r3, [pc, #160]	@ (80093f0 <prvInsertBlockIntoFreeList+0xac>)
 800934e:	60fb      	str	r3, [r7, #12]
 8009350:	e002      	b.n	8009358 <prvInsertBlockIntoFreeList+0x14>
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	60fb      	str	r3, [r7, #12]
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	687a      	ldr	r2, [r7, #4]
 800935e:	429a      	cmp	r2, r3
 8009360:	d8f7      	bhi.n	8009352 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	685b      	ldr	r3, [r3, #4]
 800936a:	68ba      	ldr	r2, [r7, #8]
 800936c:	4413      	add	r3, r2
 800936e:	687a      	ldr	r2, [r7, #4]
 8009370:	429a      	cmp	r2, r3
 8009372:	d108      	bne.n	8009386 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	685a      	ldr	r2, [r3, #4]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	441a      	add	r2, r3
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	68ba      	ldr	r2, [r7, #8]
 8009390:	441a      	add	r2, r3
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	429a      	cmp	r2, r3
 8009398:	d118      	bne.n	80093cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681a      	ldr	r2, [r3, #0]
 800939e:	4b15      	ldr	r3, [pc, #84]	@ (80093f4 <prvInsertBlockIntoFreeList+0xb0>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d00d      	beq.n	80093c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	685a      	ldr	r2, [r3, #4]
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	441a      	add	r2, r3
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	601a      	str	r2, [r3, #0]
 80093c0:	e008      	b.n	80093d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80093c2:	4b0c      	ldr	r3, [pc, #48]	@ (80093f4 <prvInsertBlockIntoFreeList+0xb0>)
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	601a      	str	r2, [r3, #0]
 80093ca:	e003      	b.n	80093d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681a      	ldr	r2, [r3, #0]
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80093d4:	68fa      	ldr	r2, [r7, #12]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	429a      	cmp	r2, r3
 80093da:	d002      	beq.n	80093e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	687a      	ldr	r2, [r7, #4]
 80093e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80093e2:	bf00      	nop
 80093e4:	3714      	adds	r7, #20
 80093e6:	46bd      	mov	sp, r7
 80093e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ec:	4770      	bx	lr
 80093ee:	bf00      	nop
 80093f0:	20006058 	.word	0x20006058
 80093f4:	20006060 	.word	0x20006060

080093f8 <std>:
 80093f8:	2300      	movs	r3, #0
 80093fa:	b510      	push	{r4, lr}
 80093fc:	4604      	mov	r4, r0
 80093fe:	e9c0 3300 	strd	r3, r3, [r0]
 8009402:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009406:	6083      	str	r3, [r0, #8]
 8009408:	8181      	strh	r1, [r0, #12]
 800940a:	6643      	str	r3, [r0, #100]	@ 0x64
 800940c:	81c2      	strh	r2, [r0, #14]
 800940e:	6183      	str	r3, [r0, #24]
 8009410:	4619      	mov	r1, r3
 8009412:	2208      	movs	r2, #8
 8009414:	305c      	adds	r0, #92	@ 0x5c
 8009416:	f000 fa09 	bl	800982c <memset>
 800941a:	4b0d      	ldr	r3, [pc, #52]	@ (8009450 <std+0x58>)
 800941c:	6263      	str	r3, [r4, #36]	@ 0x24
 800941e:	4b0d      	ldr	r3, [pc, #52]	@ (8009454 <std+0x5c>)
 8009420:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009422:	4b0d      	ldr	r3, [pc, #52]	@ (8009458 <std+0x60>)
 8009424:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009426:	4b0d      	ldr	r3, [pc, #52]	@ (800945c <std+0x64>)
 8009428:	6323      	str	r3, [r4, #48]	@ 0x30
 800942a:	4b0d      	ldr	r3, [pc, #52]	@ (8009460 <std+0x68>)
 800942c:	6224      	str	r4, [r4, #32]
 800942e:	429c      	cmp	r4, r3
 8009430:	d006      	beq.n	8009440 <std+0x48>
 8009432:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009436:	4294      	cmp	r4, r2
 8009438:	d002      	beq.n	8009440 <std+0x48>
 800943a:	33d0      	adds	r3, #208	@ 0xd0
 800943c:	429c      	cmp	r4, r3
 800943e:	d105      	bne.n	800944c <std+0x54>
 8009440:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009448:	f000 bac6 	b.w	80099d8 <__retarget_lock_init_recursive>
 800944c:	bd10      	pop	{r4, pc}
 800944e:	bf00      	nop
 8009450:	0800967d 	.word	0x0800967d
 8009454:	0800969f 	.word	0x0800969f
 8009458:	080096d7 	.word	0x080096d7
 800945c:	080096fb 	.word	0x080096fb
 8009460:	20006078 	.word	0x20006078

08009464 <stdio_exit_handler>:
 8009464:	4a02      	ldr	r2, [pc, #8]	@ (8009470 <stdio_exit_handler+0xc>)
 8009466:	4903      	ldr	r1, [pc, #12]	@ (8009474 <stdio_exit_handler+0x10>)
 8009468:	4803      	ldr	r0, [pc, #12]	@ (8009478 <stdio_exit_handler+0x14>)
 800946a:	f000 b869 	b.w	8009540 <_fwalk_sglue>
 800946e:	bf00      	nop
 8009470:	20000014 	.word	0x20000014
 8009474:	0800a2bd 	.word	0x0800a2bd
 8009478:	20000024 	.word	0x20000024

0800947c <cleanup_stdio>:
 800947c:	6841      	ldr	r1, [r0, #4]
 800947e:	4b0c      	ldr	r3, [pc, #48]	@ (80094b0 <cleanup_stdio+0x34>)
 8009480:	4299      	cmp	r1, r3
 8009482:	b510      	push	{r4, lr}
 8009484:	4604      	mov	r4, r0
 8009486:	d001      	beq.n	800948c <cleanup_stdio+0x10>
 8009488:	f000 ff18 	bl	800a2bc <_fflush_r>
 800948c:	68a1      	ldr	r1, [r4, #8]
 800948e:	4b09      	ldr	r3, [pc, #36]	@ (80094b4 <cleanup_stdio+0x38>)
 8009490:	4299      	cmp	r1, r3
 8009492:	d002      	beq.n	800949a <cleanup_stdio+0x1e>
 8009494:	4620      	mov	r0, r4
 8009496:	f000 ff11 	bl	800a2bc <_fflush_r>
 800949a:	68e1      	ldr	r1, [r4, #12]
 800949c:	4b06      	ldr	r3, [pc, #24]	@ (80094b8 <cleanup_stdio+0x3c>)
 800949e:	4299      	cmp	r1, r3
 80094a0:	d004      	beq.n	80094ac <cleanup_stdio+0x30>
 80094a2:	4620      	mov	r0, r4
 80094a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094a8:	f000 bf08 	b.w	800a2bc <_fflush_r>
 80094ac:	bd10      	pop	{r4, pc}
 80094ae:	bf00      	nop
 80094b0:	20006078 	.word	0x20006078
 80094b4:	200060e0 	.word	0x200060e0
 80094b8:	20006148 	.word	0x20006148

080094bc <global_stdio_init.part.0>:
 80094bc:	b510      	push	{r4, lr}
 80094be:	4b0b      	ldr	r3, [pc, #44]	@ (80094ec <global_stdio_init.part.0+0x30>)
 80094c0:	4c0b      	ldr	r4, [pc, #44]	@ (80094f0 <global_stdio_init.part.0+0x34>)
 80094c2:	4a0c      	ldr	r2, [pc, #48]	@ (80094f4 <global_stdio_init.part.0+0x38>)
 80094c4:	601a      	str	r2, [r3, #0]
 80094c6:	4620      	mov	r0, r4
 80094c8:	2200      	movs	r2, #0
 80094ca:	2104      	movs	r1, #4
 80094cc:	f7ff ff94 	bl	80093f8 <std>
 80094d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80094d4:	2201      	movs	r2, #1
 80094d6:	2109      	movs	r1, #9
 80094d8:	f7ff ff8e 	bl	80093f8 <std>
 80094dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80094e0:	2202      	movs	r2, #2
 80094e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094e6:	2112      	movs	r1, #18
 80094e8:	f7ff bf86 	b.w	80093f8 <std>
 80094ec:	200061b0 	.word	0x200061b0
 80094f0:	20006078 	.word	0x20006078
 80094f4:	08009465 	.word	0x08009465

080094f8 <__sfp_lock_acquire>:
 80094f8:	4801      	ldr	r0, [pc, #4]	@ (8009500 <__sfp_lock_acquire+0x8>)
 80094fa:	f000 ba6e 	b.w	80099da <__retarget_lock_acquire_recursive>
 80094fe:	bf00      	nop
 8009500:	200061b9 	.word	0x200061b9

08009504 <__sfp_lock_release>:
 8009504:	4801      	ldr	r0, [pc, #4]	@ (800950c <__sfp_lock_release+0x8>)
 8009506:	f000 ba69 	b.w	80099dc <__retarget_lock_release_recursive>
 800950a:	bf00      	nop
 800950c:	200061b9 	.word	0x200061b9

08009510 <__sinit>:
 8009510:	b510      	push	{r4, lr}
 8009512:	4604      	mov	r4, r0
 8009514:	f7ff fff0 	bl	80094f8 <__sfp_lock_acquire>
 8009518:	6a23      	ldr	r3, [r4, #32]
 800951a:	b11b      	cbz	r3, 8009524 <__sinit+0x14>
 800951c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009520:	f7ff bff0 	b.w	8009504 <__sfp_lock_release>
 8009524:	4b04      	ldr	r3, [pc, #16]	@ (8009538 <__sinit+0x28>)
 8009526:	6223      	str	r3, [r4, #32]
 8009528:	4b04      	ldr	r3, [pc, #16]	@ (800953c <__sinit+0x2c>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d1f5      	bne.n	800951c <__sinit+0xc>
 8009530:	f7ff ffc4 	bl	80094bc <global_stdio_init.part.0>
 8009534:	e7f2      	b.n	800951c <__sinit+0xc>
 8009536:	bf00      	nop
 8009538:	0800947d 	.word	0x0800947d
 800953c:	200061b0 	.word	0x200061b0

08009540 <_fwalk_sglue>:
 8009540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009544:	4607      	mov	r7, r0
 8009546:	4688      	mov	r8, r1
 8009548:	4614      	mov	r4, r2
 800954a:	2600      	movs	r6, #0
 800954c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009550:	f1b9 0901 	subs.w	r9, r9, #1
 8009554:	d505      	bpl.n	8009562 <_fwalk_sglue+0x22>
 8009556:	6824      	ldr	r4, [r4, #0]
 8009558:	2c00      	cmp	r4, #0
 800955a:	d1f7      	bne.n	800954c <_fwalk_sglue+0xc>
 800955c:	4630      	mov	r0, r6
 800955e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009562:	89ab      	ldrh	r3, [r5, #12]
 8009564:	2b01      	cmp	r3, #1
 8009566:	d907      	bls.n	8009578 <_fwalk_sglue+0x38>
 8009568:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800956c:	3301      	adds	r3, #1
 800956e:	d003      	beq.n	8009578 <_fwalk_sglue+0x38>
 8009570:	4629      	mov	r1, r5
 8009572:	4638      	mov	r0, r7
 8009574:	47c0      	blx	r8
 8009576:	4306      	orrs	r6, r0
 8009578:	3568      	adds	r5, #104	@ 0x68
 800957a:	e7e9      	b.n	8009550 <_fwalk_sglue+0x10>

0800957c <_puts_r>:
 800957c:	6a03      	ldr	r3, [r0, #32]
 800957e:	b570      	push	{r4, r5, r6, lr}
 8009580:	6884      	ldr	r4, [r0, #8]
 8009582:	4605      	mov	r5, r0
 8009584:	460e      	mov	r6, r1
 8009586:	b90b      	cbnz	r3, 800958c <_puts_r+0x10>
 8009588:	f7ff ffc2 	bl	8009510 <__sinit>
 800958c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800958e:	07db      	lsls	r3, r3, #31
 8009590:	d405      	bmi.n	800959e <_puts_r+0x22>
 8009592:	89a3      	ldrh	r3, [r4, #12]
 8009594:	0598      	lsls	r0, r3, #22
 8009596:	d402      	bmi.n	800959e <_puts_r+0x22>
 8009598:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800959a:	f000 fa1e 	bl	80099da <__retarget_lock_acquire_recursive>
 800959e:	89a3      	ldrh	r3, [r4, #12]
 80095a0:	0719      	lsls	r1, r3, #28
 80095a2:	d502      	bpl.n	80095aa <_puts_r+0x2e>
 80095a4:	6923      	ldr	r3, [r4, #16]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d135      	bne.n	8009616 <_puts_r+0x9a>
 80095aa:	4621      	mov	r1, r4
 80095ac:	4628      	mov	r0, r5
 80095ae:	f000 f8e7 	bl	8009780 <__swsetup_r>
 80095b2:	b380      	cbz	r0, 8009616 <_puts_r+0x9a>
 80095b4:	f04f 35ff 	mov.w	r5, #4294967295
 80095b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095ba:	07da      	lsls	r2, r3, #31
 80095bc:	d405      	bmi.n	80095ca <_puts_r+0x4e>
 80095be:	89a3      	ldrh	r3, [r4, #12]
 80095c0:	059b      	lsls	r3, r3, #22
 80095c2:	d402      	bmi.n	80095ca <_puts_r+0x4e>
 80095c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095c6:	f000 fa09 	bl	80099dc <__retarget_lock_release_recursive>
 80095ca:	4628      	mov	r0, r5
 80095cc:	bd70      	pop	{r4, r5, r6, pc}
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	da04      	bge.n	80095dc <_puts_r+0x60>
 80095d2:	69a2      	ldr	r2, [r4, #24]
 80095d4:	429a      	cmp	r2, r3
 80095d6:	dc17      	bgt.n	8009608 <_puts_r+0x8c>
 80095d8:	290a      	cmp	r1, #10
 80095da:	d015      	beq.n	8009608 <_puts_r+0x8c>
 80095dc:	6823      	ldr	r3, [r4, #0]
 80095de:	1c5a      	adds	r2, r3, #1
 80095e0:	6022      	str	r2, [r4, #0]
 80095e2:	7019      	strb	r1, [r3, #0]
 80095e4:	68a3      	ldr	r3, [r4, #8]
 80095e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80095ea:	3b01      	subs	r3, #1
 80095ec:	60a3      	str	r3, [r4, #8]
 80095ee:	2900      	cmp	r1, #0
 80095f0:	d1ed      	bne.n	80095ce <_puts_r+0x52>
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	da11      	bge.n	800961a <_puts_r+0x9e>
 80095f6:	4622      	mov	r2, r4
 80095f8:	210a      	movs	r1, #10
 80095fa:	4628      	mov	r0, r5
 80095fc:	f000 f881 	bl	8009702 <__swbuf_r>
 8009600:	3001      	adds	r0, #1
 8009602:	d0d7      	beq.n	80095b4 <_puts_r+0x38>
 8009604:	250a      	movs	r5, #10
 8009606:	e7d7      	b.n	80095b8 <_puts_r+0x3c>
 8009608:	4622      	mov	r2, r4
 800960a:	4628      	mov	r0, r5
 800960c:	f000 f879 	bl	8009702 <__swbuf_r>
 8009610:	3001      	adds	r0, #1
 8009612:	d1e7      	bne.n	80095e4 <_puts_r+0x68>
 8009614:	e7ce      	b.n	80095b4 <_puts_r+0x38>
 8009616:	3e01      	subs	r6, #1
 8009618:	e7e4      	b.n	80095e4 <_puts_r+0x68>
 800961a:	6823      	ldr	r3, [r4, #0]
 800961c:	1c5a      	adds	r2, r3, #1
 800961e:	6022      	str	r2, [r4, #0]
 8009620:	220a      	movs	r2, #10
 8009622:	701a      	strb	r2, [r3, #0]
 8009624:	e7ee      	b.n	8009604 <_puts_r+0x88>
	...

08009628 <puts>:
 8009628:	4b02      	ldr	r3, [pc, #8]	@ (8009634 <puts+0xc>)
 800962a:	4601      	mov	r1, r0
 800962c:	6818      	ldr	r0, [r3, #0]
 800962e:	f7ff bfa5 	b.w	800957c <_puts_r>
 8009632:	bf00      	nop
 8009634:	20000020 	.word	0x20000020

08009638 <siprintf>:
 8009638:	b40e      	push	{r1, r2, r3}
 800963a:	b510      	push	{r4, lr}
 800963c:	b09d      	sub	sp, #116	@ 0x74
 800963e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009640:	9002      	str	r0, [sp, #8]
 8009642:	9006      	str	r0, [sp, #24]
 8009644:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009648:	480a      	ldr	r0, [pc, #40]	@ (8009674 <siprintf+0x3c>)
 800964a:	9107      	str	r1, [sp, #28]
 800964c:	9104      	str	r1, [sp, #16]
 800964e:	490a      	ldr	r1, [pc, #40]	@ (8009678 <siprintf+0x40>)
 8009650:	f853 2b04 	ldr.w	r2, [r3], #4
 8009654:	9105      	str	r1, [sp, #20]
 8009656:	2400      	movs	r4, #0
 8009658:	a902      	add	r1, sp, #8
 800965a:	6800      	ldr	r0, [r0, #0]
 800965c:	9301      	str	r3, [sp, #4]
 800965e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009660:	f000 fb20 	bl	8009ca4 <_svfiprintf_r>
 8009664:	9b02      	ldr	r3, [sp, #8]
 8009666:	701c      	strb	r4, [r3, #0]
 8009668:	b01d      	add	sp, #116	@ 0x74
 800966a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800966e:	b003      	add	sp, #12
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	20000020 	.word	0x20000020
 8009678:	ffff0208 	.word	0xffff0208

0800967c <__sread>:
 800967c:	b510      	push	{r4, lr}
 800967e:	460c      	mov	r4, r1
 8009680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009684:	f000 f95a 	bl	800993c <_read_r>
 8009688:	2800      	cmp	r0, #0
 800968a:	bfab      	itete	ge
 800968c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800968e:	89a3      	ldrhlt	r3, [r4, #12]
 8009690:	181b      	addge	r3, r3, r0
 8009692:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009696:	bfac      	ite	ge
 8009698:	6563      	strge	r3, [r4, #84]	@ 0x54
 800969a:	81a3      	strhlt	r3, [r4, #12]
 800969c:	bd10      	pop	{r4, pc}

0800969e <__swrite>:
 800969e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096a2:	461f      	mov	r7, r3
 80096a4:	898b      	ldrh	r3, [r1, #12]
 80096a6:	05db      	lsls	r3, r3, #23
 80096a8:	4605      	mov	r5, r0
 80096aa:	460c      	mov	r4, r1
 80096ac:	4616      	mov	r6, r2
 80096ae:	d505      	bpl.n	80096bc <__swrite+0x1e>
 80096b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096b4:	2302      	movs	r3, #2
 80096b6:	2200      	movs	r2, #0
 80096b8:	f000 f92e 	bl	8009918 <_lseek_r>
 80096bc:	89a3      	ldrh	r3, [r4, #12]
 80096be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80096c6:	81a3      	strh	r3, [r4, #12]
 80096c8:	4632      	mov	r2, r6
 80096ca:	463b      	mov	r3, r7
 80096cc:	4628      	mov	r0, r5
 80096ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096d2:	f000 b945 	b.w	8009960 <_write_r>

080096d6 <__sseek>:
 80096d6:	b510      	push	{r4, lr}
 80096d8:	460c      	mov	r4, r1
 80096da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096de:	f000 f91b 	bl	8009918 <_lseek_r>
 80096e2:	1c43      	adds	r3, r0, #1
 80096e4:	89a3      	ldrh	r3, [r4, #12]
 80096e6:	bf15      	itete	ne
 80096e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80096ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80096ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80096f2:	81a3      	strheq	r3, [r4, #12]
 80096f4:	bf18      	it	ne
 80096f6:	81a3      	strhne	r3, [r4, #12]
 80096f8:	bd10      	pop	{r4, pc}

080096fa <__sclose>:
 80096fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096fe:	f000 b89d 	b.w	800983c <_close_r>

08009702 <__swbuf_r>:
 8009702:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009704:	460e      	mov	r6, r1
 8009706:	4614      	mov	r4, r2
 8009708:	4605      	mov	r5, r0
 800970a:	b118      	cbz	r0, 8009714 <__swbuf_r+0x12>
 800970c:	6a03      	ldr	r3, [r0, #32]
 800970e:	b90b      	cbnz	r3, 8009714 <__swbuf_r+0x12>
 8009710:	f7ff fefe 	bl	8009510 <__sinit>
 8009714:	69a3      	ldr	r3, [r4, #24]
 8009716:	60a3      	str	r3, [r4, #8]
 8009718:	89a3      	ldrh	r3, [r4, #12]
 800971a:	071a      	lsls	r2, r3, #28
 800971c:	d501      	bpl.n	8009722 <__swbuf_r+0x20>
 800971e:	6923      	ldr	r3, [r4, #16]
 8009720:	b943      	cbnz	r3, 8009734 <__swbuf_r+0x32>
 8009722:	4621      	mov	r1, r4
 8009724:	4628      	mov	r0, r5
 8009726:	f000 f82b 	bl	8009780 <__swsetup_r>
 800972a:	b118      	cbz	r0, 8009734 <__swbuf_r+0x32>
 800972c:	f04f 37ff 	mov.w	r7, #4294967295
 8009730:	4638      	mov	r0, r7
 8009732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009734:	6823      	ldr	r3, [r4, #0]
 8009736:	6922      	ldr	r2, [r4, #16]
 8009738:	1a98      	subs	r0, r3, r2
 800973a:	6963      	ldr	r3, [r4, #20]
 800973c:	b2f6      	uxtb	r6, r6
 800973e:	4283      	cmp	r3, r0
 8009740:	4637      	mov	r7, r6
 8009742:	dc05      	bgt.n	8009750 <__swbuf_r+0x4e>
 8009744:	4621      	mov	r1, r4
 8009746:	4628      	mov	r0, r5
 8009748:	f000 fdb8 	bl	800a2bc <_fflush_r>
 800974c:	2800      	cmp	r0, #0
 800974e:	d1ed      	bne.n	800972c <__swbuf_r+0x2a>
 8009750:	68a3      	ldr	r3, [r4, #8]
 8009752:	3b01      	subs	r3, #1
 8009754:	60a3      	str	r3, [r4, #8]
 8009756:	6823      	ldr	r3, [r4, #0]
 8009758:	1c5a      	adds	r2, r3, #1
 800975a:	6022      	str	r2, [r4, #0]
 800975c:	701e      	strb	r6, [r3, #0]
 800975e:	6962      	ldr	r2, [r4, #20]
 8009760:	1c43      	adds	r3, r0, #1
 8009762:	429a      	cmp	r2, r3
 8009764:	d004      	beq.n	8009770 <__swbuf_r+0x6e>
 8009766:	89a3      	ldrh	r3, [r4, #12]
 8009768:	07db      	lsls	r3, r3, #31
 800976a:	d5e1      	bpl.n	8009730 <__swbuf_r+0x2e>
 800976c:	2e0a      	cmp	r6, #10
 800976e:	d1df      	bne.n	8009730 <__swbuf_r+0x2e>
 8009770:	4621      	mov	r1, r4
 8009772:	4628      	mov	r0, r5
 8009774:	f000 fda2 	bl	800a2bc <_fflush_r>
 8009778:	2800      	cmp	r0, #0
 800977a:	d0d9      	beq.n	8009730 <__swbuf_r+0x2e>
 800977c:	e7d6      	b.n	800972c <__swbuf_r+0x2a>
	...

08009780 <__swsetup_r>:
 8009780:	b538      	push	{r3, r4, r5, lr}
 8009782:	4b29      	ldr	r3, [pc, #164]	@ (8009828 <__swsetup_r+0xa8>)
 8009784:	4605      	mov	r5, r0
 8009786:	6818      	ldr	r0, [r3, #0]
 8009788:	460c      	mov	r4, r1
 800978a:	b118      	cbz	r0, 8009794 <__swsetup_r+0x14>
 800978c:	6a03      	ldr	r3, [r0, #32]
 800978e:	b90b      	cbnz	r3, 8009794 <__swsetup_r+0x14>
 8009790:	f7ff febe 	bl	8009510 <__sinit>
 8009794:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009798:	0719      	lsls	r1, r3, #28
 800979a:	d422      	bmi.n	80097e2 <__swsetup_r+0x62>
 800979c:	06da      	lsls	r2, r3, #27
 800979e:	d407      	bmi.n	80097b0 <__swsetup_r+0x30>
 80097a0:	2209      	movs	r2, #9
 80097a2:	602a      	str	r2, [r5, #0]
 80097a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097a8:	81a3      	strh	r3, [r4, #12]
 80097aa:	f04f 30ff 	mov.w	r0, #4294967295
 80097ae:	e033      	b.n	8009818 <__swsetup_r+0x98>
 80097b0:	0758      	lsls	r0, r3, #29
 80097b2:	d512      	bpl.n	80097da <__swsetup_r+0x5a>
 80097b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097b6:	b141      	cbz	r1, 80097ca <__swsetup_r+0x4a>
 80097b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097bc:	4299      	cmp	r1, r3
 80097be:	d002      	beq.n	80097c6 <__swsetup_r+0x46>
 80097c0:	4628      	mov	r0, r5
 80097c2:	f000 f91b 	bl	80099fc <_free_r>
 80097c6:	2300      	movs	r3, #0
 80097c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80097ca:	89a3      	ldrh	r3, [r4, #12]
 80097cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80097d0:	81a3      	strh	r3, [r4, #12]
 80097d2:	2300      	movs	r3, #0
 80097d4:	6063      	str	r3, [r4, #4]
 80097d6:	6923      	ldr	r3, [r4, #16]
 80097d8:	6023      	str	r3, [r4, #0]
 80097da:	89a3      	ldrh	r3, [r4, #12]
 80097dc:	f043 0308 	orr.w	r3, r3, #8
 80097e0:	81a3      	strh	r3, [r4, #12]
 80097e2:	6923      	ldr	r3, [r4, #16]
 80097e4:	b94b      	cbnz	r3, 80097fa <__swsetup_r+0x7a>
 80097e6:	89a3      	ldrh	r3, [r4, #12]
 80097e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80097ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097f0:	d003      	beq.n	80097fa <__swsetup_r+0x7a>
 80097f2:	4621      	mov	r1, r4
 80097f4:	4628      	mov	r0, r5
 80097f6:	f000 fdaf 	bl	800a358 <__smakebuf_r>
 80097fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097fe:	f013 0201 	ands.w	r2, r3, #1
 8009802:	d00a      	beq.n	800981a <__swsetup_r+0x9a>
 8009804:	2200      	movs	r2, #0
 8009806:	60a2      	str	r2, [r4, #8]
 8009808:	6962      	ldr	r2, [r4, #20]
 800980a:	4252      	negs	r2, r2
 800980c:	61a2      	str	r2, [r4, #24]
 800980e:	6922      	ldr	r2, [r4, #16]
 8009810:	b942      	cbnz	r2, 8009824 <__swsetup_r+0xa4>
 8009812:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009816:	d1c5      	bne.n	80097a4 <__swsetup_r+0x24>
 8009818:	bd38      	pop	{r3, r4, r5, pc}
 800981a:	0799      	lsls	r1, r3, #30
 800981c:	bf58      	it	pl
 800981e:	6962      	ldrpl	r2, [r4, #20]
 8009820:	60a2      	str	r2, [r4, #8]
 8009822:	e7f4      	b.n	800980e <__swsetup_r+0x8e>
 8009824:	2000      	movs	r0, #0
 8009826:	e7f7      	b.n	8009818 <__swsetup_r+0x98>
 8009828:	20000020 	.word	0x20000020

0800982c <memset>:
 800982c:	4402      	add	r2, r0
 800982e:	4603      	mov	r3, r0
 8009830:	4293      	cmp	r3, r2
 8009832:	d100      	bne.n	8009836 <memset+0xa>
 8009834:	4770      	bx	lr
 8009836:	f803 1b01 	strb.w	r1, [r3], #1
 800983a:	e7f9      	b.n	8009830 <memset+0x4>

0800983c <_close_r>:
 800983c:	b538      	push	{r3, r4, r5, lr}
 800983e:	4d06      	ldr	r5, [pc, #24]	@ (8009858 <_close_r+0x1c>)
 8009840:	2300      	movs	r3, #0
 8009842:	4604      	mov	r4, r0
 8009844:	4608      	mov	r0, r1
 8009846:	602b      	str	r3, [r5, #0]
 8009848:	f7f8 ff4f 	bl	80026ea <_close>
 800984c:	1c43      	adds	r3, r0, #1
 800984e:	d102      	bne.n	8009856 <_close_r+0x1a>
 8009850:	682b      	ldr	r3, [r5, #0]
 8009852:	b103      	cbz	r3, 8009856 <_close_r+0x1a>
 8009854:	6023      	str	r3, [r4, #0]
 8009856:	bd38      	pop	{r3, r4, r5, pc}
 8009858:	200061b4 	.word	0x200061b4

0800985c <_reclaim_reent>:
 800985c:	4b2d      	ldr	r3, [pc, #180]	@ (8009914 <_reclaim_reent+0xb8>)
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4283      	cmp	r3, r0
 8009862:	b570      	push	{r4, r5, r6, lr}
 8009864:	4604      	mov	r4, r0
 8009866:	d053      	beq.n	8009910 <_reclaim_reent+0xb4>
 8009868:	69c3      	ldr	r3, [r0, #28]
 800986a:	b31b      	cbz	r3, 80098b4 <_reclaim_reent+0x58>
 800986c:	68db      	ldr	r3, [r3, #12]
 800986e:	b163      	cbz	r3, 800988a <_reclaim_reent+0x2e>
 8009870:	2500      	movs	r5, #0
 8009872:	69e3      	ldr	r3, [r4, #28]
 8009874:	68db      	ldr	r3, [r3, #12]
 8009876:	5959      	ldr	r1, [r3, r5]
 8009878:	b9b1      	cbnz	r1, 80098a8 <_reclaim_reent+0x4c>
 800987a:	3504      	adds	r5, #4
 800987c:	2d80      	cmp	r5, #128	@ 0x80
 800987e:	d1f8      	bne.n	8009872 <_reclaim_reent+0x16>
 8009880:	69e3      	ldr	r3, [r4, #28]
 8009882:	4620      	mov	r0, r4
 8009884:	68d9      	ldr	r1, [r3, #12]
 8009886:	f000 f8b9 	bl	80099fc <_free_r>
 800988a:	69e3      	ldr	r3, [r4, #28]
 800988c:	6819      	ldr	r1, [r3, #0]
 800988e:	b111      	cbz	r1, 8009896 <_reclaim_reent+0x3a>
 8009890:	4620      	mov	r0, r4
 8009892:	f000 f8b3 	bl	80099fc <_free_r>
 8009896:	69e3      	ldr	r3, [r4, #28]
 8009898:	689d      	ldr	r5, [r3, #8]
 800989a:	b15d      	cbz	r5, 80098b4 <_reclaim_reent+0x58>
 800989c:	4629      	mov	r1, r5
 800989e:	4620      	mov	r0, r4
 80098a0:	682d      	ldr	r5, [r5, #0]
 80098a2:	f000 f8ab 	bl	80099fc <_free_r>
 80098a6:	e7f8      	b.n	800989a <_reclaim_reent+0x3e>
 80098a8:	680e      	ldr	r6, [r1, #0]
 80098aa:	4620      	mov	r0, r4
 80098ac:	f000 f8a6 	bl	80099fc <_free_r>
 80098b0:	4631      	mov	r1, r6
 80098b2:	e7e1      	b.n	8009878 <_reclaim_reent+0x1c>
 80098b4:	6961      	ldr	r1, [r4, #20]
 80098b6:	b111      	cbz	r1, 80098be <_reclaim_reent+0x62>
 80098b8:	4620      	mov	r0, r4
 80098ba:	f000 f89f 	bl	80099fc <_free_r>
 80098be:	69e1      	ldr	r1, [r4, #28]
 80098c0:	b111      	cbz	r1, 80098c8 <_reclaim_reent+0x6c>
 80098c2:	4620      	mov	r0, r4
 80098c4:	f000 f89a 	bl	80099fc <_free_r>
 80098c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80098ca:	b111      	cbz	r1, 80098d2 <_reclaim_reent+0x76>
 80098cc:	4620      	mov	r0, r4
 80098ce:	f000 f895 	bl	80099fc <_free_r>
 80098d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098d4:	b111      	cbz	r1, 80098dc <_reclaim_reent+0x80>
 80098d6:	4620      	mov	r0, r4
 80098d8:	f000 f890 	bl	80099fc <_free_r>
 80098dc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80098de:	b111      	cbz	r1, 80098e6 <_reclaim_reent+0x8a>
 80098e0:	4620      	mov	r0, r4
 80098e2:	f000 f88b 	bl	80099fc <_free_r>
 80098e6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80098e8:	b111      	cbz	r1, 80098f0 <_reclaim_reent+0x94>
 80098ea:	4620      	mov	r0, r4
 80098ec:	f000 f886 	bl	80099fc <_free_r>
 80098f0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80098f2:	b111      	cbz	r1, 80098fa <_reclaim_reent+0x9e>
 80098f4:	4620      	mov	r0, r4
 80098f6:	f000 f881 	bl	80099fc <_free_r>
 80098fa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80098fc:	b111      	cbz	r1, 8009904 <_reclaim_reent+0xa8>
 80098fe:	4620      	mov	r0, r4
 8009900:	f000 f87c 	bl	80099fc <_free_r>
 8009904:	6a23      	ldr	r3, [r4, #32]
 8009906:	b11b      	cbz	r3, 8009910 <_reclaim_reent+0xb4>
 8009908:	4620      	mov	r0, r4
 800990a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800990e:	4718      	bx	r3
 8009910:	bd70      	pop	{r4, r5, r6, pc}
 8009912:	bf00      	nop
 8009914:	20000020 	.word	0x20000020

08009918 <_lseek_r>:
 8009918:	b538      	push	{r3, r4, r5, lr}
 800991a:	4d07      	ldr	r5, [pc, #28]	@ (8009938 <_lseek_r+0x20>)
 800991c:	4604      	mov	r4, r0
 800991e:	4608      	mov	r0, r1
 8009920:	4611      	mov	r1, r2
 8009922:	2200      	movs	r2, #0
 8009924:	602a      	str	r2, [r5, #0]
 8009926:	461a      	mov	r2, r3
 8009928:	f7f8 ff06 	bl	8002738 <_lseek>
 800992c:	1c43      	adds	r3, r0, #1
 800992e:	d102      	bne.n	8009936 <_lseek_r+0x1e>
 8009930:	682b      	ldr	r3, [r5, #0]
 8009932:	b103      	cbz	r3, 8009936 <_lseek_r+0x1e>
 8009934:	6023      	str	r3, [r4, #0]
 8009936:	bd38      	pop	{r3, r4, r5, pc}
 8009938:	200061b4 	.word	0x200061b4

0800993c <_read_r>:
 800993c:	b538      	push	{r3, r4, r5, lr}
 800993e:	4d07      	ldr	r5, [pc, #28]	@ (800995c <_read_r+0x20>)
 8009940:	4604      	mov	r4, r0
 8009942:	4608      	mov	r0, r1
 8009944:	4611      	mov	r1, r2
 8009946:	2200      	movs	r2, #0
 8009948:	602a      	str	r2, [r5, #0]
 800994a:	461a      	mov	r2, r3
 800994c:	f7f8 feb0 	bl	80026b0 <_read>
 8009950:	1c43      	adds	r3, r0, #1
 8009952:	d102      	bne.n	800995a <_read_r+0x1e>
 8009954:	682b      	ldr	r3, [r5, #0]
 8009956:	b103      	cbz	r3, 800995a <_read_r+0x1e>
 8009958:	6023      	str	r3, [r4, #0]
 800995a:	bd38      	pop	{r3, r4, r5, pc}
 800995c:	200061b4 	.word	0x200061b4

08009960 <_write_r>:
 8009960:	b538      	push	{r3, r4, r5, lr}
 8009962:	4d07      	ldr	r5, [pc, #28]	@ (8009980 <_write_r+0x20>)
 8009964:	4604      	mov	r4, r0
 8009966:	4608      	mov	r0, r1
 8009968:	4611      	mov	r1, r2
 800996a:	2200      	movs	r2, #0
 800996c:	602a      	str	r2, [r5, #0]
 800996e:	461a      	mov	r2, r3
 8009970:	f7f8 f864 	bl	8001a3c <_write>
 8009974:	1c43      	adds	r3, r0, #1
 8009976:	d102      	bne.n	800997e <_write_r+0x1e>
 8009978:	682b      	ldr	r3, [r5, #0]
 800997a:	b103      	cbz	r3, 800997e <_write_r+0x1e>
 800997c:	6023      	str	r3, [r4, #0]
 800997e:	bd38      	pop	{r3, r4, r5, pc}
 8009980:	200061b4 	.word	0x200061b4

08009984 <__errno>:
 8009984:	4b01      	ldr	r3, [pc, #4]	@ (800998c <__errno+0x8>)
 8009986:	6818      	ldr	r0, [r3, #0]
 8009988:	4770      	bx	lr
 800998a:	bf00      	nop
 800998c:	20000020 	.word	0x20000020

08009990 <__libc_init_array>:
 8009990:	b570      	push	{r4, r5, r6, lr}
 8009992:	4d0d      	ldr	r5, [pc, #52]	@ (80099c8 <__libc_init_array+0x38>)
 8009994:	4c0d      	ldr	r4, [pc, #52]	@ (80099cc <__libc_init_array+0x3c>)
 8009996:	1b64      	subs	r4, r4, r5
 8009998:	10a4      	asrs	r4, r4, #2
 800999a:	2600      	movs	r6, #0
 800999c:	42a6      	cmp	r6, r4
 800999e:	d109      	bne.n	80099b4 <__libc_init_array+0x24>
 80099a0:	4d0b      	ldr	r5, [pc, #44]	@ (80099d0 <__libc_init_array+0x40>)
 80099a2:	4c0c      	ldr	r4, [pc, #48]	@ (80099d4 <__libc_init_array+0x44>)
 80099a4:	f000 fd96 	bl	800a4d4 <_init>
 80099a8:	1b64      	subs	r4, r4, r5
 80099aa:	10a4      	asrs	r4, r4, #2
 80099ac:	2600      	movs	r6, #0
 80099ae:	42a6      	cmp	r6, r4
 80099b0:	d105      	bne.n	80099be <__libc_init_array+0x2e>
 80099b2:	bd70      	pop	{r4, r5, r6, pc}
 80099b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80099b8:	4798      	blx	r3
 80099ba:	3601      	adds	r6, #1
 80099bc:	e7ee      	b.n	800999c <__libc_init_array+0xc>
 80099be:	f855 3b04 	ldr.w	r3, [r5], #4
 80099c2:	4798      	blx	r3
 80099c4:	3601      	adds	r6, #1
 80099c6:	e7f2      	b.n	80099ae <__libc_init_array+0x1e>
 80099c8:	0800a6d8 	.word	0x0800a6d8
 80099cc:	0800a6d8 	.word	0x0800a6d8
 80099d0:	0800a6d8 	.word	0x0800a6d8
 80099d4:	0800a6dc 	.word	0x0800a6dc

080099d8 <__retarget_lock_init_recursive>:
 80099d8:	4770      	bx	lr

080099da <__retarget_lock_acquire_recursive>:
 80099da:	4770      	bx	lr

080099dc <__retarget_lock_release_recursive>:
 80099dc:	4770      	bx	lr

080099de <memcpy>:
 80099de:	440a      	add	r2, r1
 80099e0:	4291      	cmp	r1, r2
 80099e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80099e6:	d100      	bne.n	80099ea <memcpy+0xc>
 80099e8:	4770      	bx	lr
 80099ea:	b510      	push	{r4, lr}
 80099ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80099f4:	4291      	cmp	r1, r2
 80099f6:	d1f9      	bne.n	80099ec <memcpy+0xe>
 80099f8:	bd10      	pop	{r4, pc}
	...

080099fc <_free_r>:
 80099fc:	b538      	push	{r3, r4, r5, lr}
 80099fe:	4605      	mov	r5, r0
 8009a00:	2900      	cmp	r1, #0
 8009a02:	d041      	beq.n	8009a88 <_free_r+0x8c>
 8009a04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a08:	1f0c      	subs	r4, r1, #4
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	bfb8      	it	lt
 8009a0e:	18e4      	addlt	r4, r4, r3
 8009a10:	f000 f8e0 	bl	8009bd4 <__malloc_lock>
 8009a14:	4a1d      	ldr	r2, [pc, #116]	@ (8009a8c <_free_r+0x90>)
 8009a16:	6813      	ldr	r3, [r2, #0]
 8009a18:	b933      	cbnz	r3, 8009a28 <_free_r+0x2c>
 8009a1a:	6063      	str	r3, [r4, #4]
 8009a1c:	6014      	str	r4, [r2, #0]
 8009a1e:	4628      	mov	r0, r5
 8009a20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a24:	f000 b8dc 	b.w	8009be0 <__malloc_unlock>
 8009a28:	42a3      	cmp	r3, r4
 8009a2a:	d908      	bls.n	8009a3e <_free_r+0x42>
 8009a2c:	6820      	ldr	r0, [r4, #0]
 8009a2e:	1821      	adds	r1, r4, r0
 8009a30:	428b      	cmp	r3, r1
 8009a32:	bf01      	itttt	eq
 8009a34:	6819      	ldreq	r1, [r3, #0]
 8009a36:	685b      	ldreq	r3, [r3, #4]
 8009a38:	1809      	addeq	r1, r1, r0
 8009a3a:	6021      	streq	r1, [r4, #0]
 8009a3c:	e7ed      	b.n	8009a1a <_free_r+0x1e>
 8009a3e:	461a      	mov	r2, r3
 8009a40:	685b      	ldr	r3, [r3, #4]
 8009a42:	b10b      	cbz	r3, 8009a48 <_free_r+0x4c>
 8009a44:	42a3      	cmp	r3, r4
 8009a46:	d9fa      	bls.n	8009a3e <_free_r+0x42>
 8009a48:	6811      	ldr	r1, [r2, #0]
 8009a4a:	1850      	adds	r0, r2, r1
 8009a4c:	42a0      	cmp	r0, r4
 8009a4e:	d10b      	bne.n	8009a68 <_free_r+0x6c>
 8009a50:	6820      	ldr	r0, [r4, #0]
 8009a52:	4401      	add	r1, r0
 8009a54:	1850      	adds	r0, r2, r1
 8009a56:	4283      	cmp	r3, r0
 8009a58:	6011      	str	r1, [r2, #0]
 8009a5a:	d1e0      	bne.n	8009a1e <_free_r+0x22>
 8009a5c:	6818      	ldr	r0, [r3, #0]
 8009a5e:	685b      	ldr	r3, [r3, #4]
 8009a60:	6053      	str	r3, [r2, #4]
 8009a62:	4408      	add	r0, r1
 8009a64:	6010      	str	r0, [r2, #0]
 8009a66:	e7da      	b.n	8009a1e <_free_r+0x22>
 8009a68:	d902      	bls.n	8009a70 <_free_r+0x74>
 8009a6a:	230c      	movs	r3, #12
 8009a6c:	602b      	str	r3, [r5, #0]
 8009a6e:	e7d6      	b.n	8009a1e <_free_r+0x22>
 8009a70:	6820      	ldr	r0, [r4, #0]
 8009a72:	1821      	adds	r1, r4, r0
 8009a74:	428b      	cmp	r3, r1
 8009a76:	bf04      	itt	eq
 8009a78:	6819      	ldreq	r1, [r3, #0]
 8009a7a:	685b      	ldreq	r3, [r3, #4]
 8009a7c:	6063      	str	r3, [r4, #4]
 8009a7e:	bf04      	itt	eq
 8009a80:	1809      	addeq	r1, r1, r0
 8009a82:	6021      	streq	r1, [r4, #0]
 8009a84:	6054      	str	r4, [r2, #4]
 8009a86:	e7ca      	b.n	8009a1e <_free_r+0x22>
 8009a88:	bd38      	pop	{r3, r4, r5, pc}
 8009a8a:	bf00      	nop
 8009a8c:	200061c0 	.word	0x200061c0

08009a90 <sbrk_aligned>:
 8009a90:	b570      	push	{r4, r5, r6, lr}
 8009a92:	4e0f      	ldr	r6, [pc, #60]	@ (8009ad0 <sbrk_aligned+0x40>)
 8009a94:	460c      	mov	r4, r1
 8009a96:	6831      	ldr	r1, [r6, #0]
 8009a98:	4605      	mov	r5, r0
 8009a9a:	b911      	cbnz	r1, 8009aa2 <sbrk_aligned+0x12>
 8009a9c:	f000 fcd4 	bl	800a448 <_sbrk_r>
 8009aa0:	6030      	str	r0, [r6, #0]
 8009aa2:	4621      	mov	r1, r4
 8009aa4:	4628      	mov	r0, r5
 8009aa6:	f000 fccf 	bl	800a448 <_sbrk_r>
 8009aaa:	1c43      	adds	r3, r0, #1
 8009aac:	d103      	bne.n	8009ab6 <sbrk_aligned+0x26>
 8009aae:	f04f 34ff 	mov.w	r4, #4294967295
 8009ab2:	4620      	mov	r0, r4
 8009ab4:	bd70      	pop	{r4, r5, r6, pc}
 8009ab6:	1cc4      	adds	r4, r0, #3
 8009ab8:	f024 0403 	bic.w	r4, r4, #3
 8009abc:	42a0      	cmp	r0, r4
 8009abe:	d0f8      	beq.n	8009ab2 <sbrk_aligned+0x22>
 8009ac0:	1a21      	subs	r1, r4, r0
 8009ac2:	4628      	mov	r0, r5
 8009ac4:	f000 fcc0 	bl	800a448 <_sbrk_r>
 8009ac8:	3001      	adds	r0, #1
 8009aca:	d1f2      	bne.n	8009ab2 <sbrk_aligned+0x22>
 8009acc:	e7ef      	b.n	8009aae <sbrk_aligned+0x1e>
 8009ace:	bf00      	nop
 8009ad0:	200061bc 	.word	0x200061bc

08009ad4 <_malloc_r>:
 8009ad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ad8:	1ccd      	adds	r5, r1, #3
 8009ada:	f025 0503 	bic.w	r5, r5, #3
 8009ade:	3508      	adds	r5, #8
 8009ae0:	2d0c      	cmp	r5, #12
 8009ae2:	bf38      	it	cc
 8009ae4:	250c      	movcc	r5, #12
 8009ae6:	2d00      	cmp	r5, #0
 8009ae8:	4606      	mov	r6, r0
 8009aea:	db01      	blt.n	8009af0 <_malloc_r+0x1c>
 8009aec:	42a9      	cmp	r1, r5
 8009aee:	d904      	bls.n	8009afa <_malloc_r+0x26>
 8009af0:	230c      	movs	r3, #12
 8009af2:	6033      	str	r3, [r6, #0]
 8009af4:	2000      	movs	r0, #0
 8009af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009afa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009bd0 <_malloc_r+0xfc>
 8009afe:	f000 f869 	bl	8009bd4 <__malloc_lock>
 8009b02:	f8d8 3000 	ldr.w	r3, [r8]
 8009b06:	461c      	mov	r4, r3
 8009b08:	bb44      	cbnz	r4, 8009b5c <_malloc_r+0x88>
 8009b0a:	4629      	mov	r1, r5
 8009b0c:	4630      	mov	r0, r6
 8009b0e:	f7ff ffbf 	bl	8009a90 <sbrk_aligned>
 8009b12:	1c43      	adds	r3, r0, #1
 8009b14:	4604      	mov	r4, r0
 8009b16:	d158      	bne.n	8009bca <_malloc_r+0xf6>
 8009b18:	f8d8 4000 	ldr.w	r4, [r8]
 8009b1c:	4627      	mov	r7, r4
 8009b1e:	2f00      	cmp	r7, #0
 8009b20:	d143      	bne.n	8009baa <_malloc_r+0xd6>
 8009b22:	2c00      	cmp	r4, #0
 8009b24:	d04b      	beq.n	8009bbe <_malloc_r+0xea>
 8009b26:	6823      	ldr	r3, [r4, #0]
 8009b28:	4639      	mov	r1, r7
 8009b2a:	4630      	mov	r0, r6
 8009b2c:	eb04 0903 	add.w	r9, r4, r3
 8009b30:	f000 fc8a 	bl	800a448 <_sbrk_r>
 8009b34:	4581      	cmp	r9, r0
 8009b36:	d142      	bne.n	8009bbe <_malloc_r+0xea>
 8009b38:	6821      	ldr	r1, [r4, #0]
 8009b3a:	1a6d      	subs	r5, r5, r1
 8009b3c:	4629      	mov	r1, r5
 8009b3e:	4630      	mov	r0, r6
 8009b40:	f7ff ffa6 	bl	8009a90 <sbrk_aligned>
 8009b44:	3001      	adds	r0, #1
 8009b46:	d03a      	beq.n	8009bbe <_malloc_r+0xea>
 8009b48:	6823      	ldr	r3, [r4, #0]
 8009b4a:	442b      	add	r3, r5
 8009b4c:	6023      	str	r3, [r4, #0]
 8009b4e:	f8d8 3000 	ldr.w	r3, [r8]
 8009b52:	685a      	ldr	r2, [r3, #4]
 8009b54:	bb62      	cbnz	r2, 8009bb0 <_malloc_r+0xdc>
 8009b56:	f8c8 7000 	str.w	r7, [r8]
 8009b5a:	e00f      	b.n	8009b7c <_malloc_r+0xa8>
 8009b5c:	6822      	ldr	r2, [r4, #0]
 8009b5e:	1b52      	subs	r2, r2, r5
 8009b60:	d420      	bmi.n	8009ba4 <_malloc_r+0xd0>
 8009b62:	2a0b      	cmp	r2, #11
 8009b64:	d917      	bls.n	8009b96 <_malloc_r+0xc2>
 8009b66:	1961      	adds	r1, r4, r5
 8009b68:	42a3      	cmp	r3, r4
 8009b6a:	6025      	str	r5, [r4, #0]
 8009b6c:	bf18      	it	ne
 8009b6e:	6059      	strne	r1, [r3, #4]
 8009b70:	6863      	ldr	r3, [r4, #4]
 8009b72:	bf08      	it	eq
 8009b74:	f8c8 1000 	streq.w	r1, [r8]
 8009b78:	5162      	str	r2, [r4, r5]
 8009b7a:	604b      	str	r3, [r1, #4]
 8009b7c:	4630      	mov	r0, r6
 8009b7e:	f000 f82f 	bl	8009be0 <__malloc_unlock>
 8009b82:	f104 000b 	add.w	r0, r4, #11
 8009b86:	1d23      	adds	r3, r4, #4
 8009b88:	f020 0007 	bic.w	r0, r0, #7
 8009b8c:	1ac2      	subs	r2, r0, r3
 8009b8e:	bf1c      	itt	ne
 8009b90:	1a1b      	subne	r3, r3, r0
 8009b92:	50a3      	strne	r3, [r4, r2]
 8009b94:	e7af      	b.n	8009af6 <_malloc_r+0x22>
 8009b96:	6862      	ldr	r2, [r4, #4]
 8009b98:	42a3      	cmp	r3, r4
 8009b9a:	bf0c      	ite	eq
 8009b9c:	f8c8 2000 	streq.w	r2, [r8]
 8009ba0:	605a      	strne	r2, [r3, #4]
 8009ba2:	e7eb      	b.n	8009b7c <_malloc_r+0xa8>
 8009ba4:	4623      	mov	r3, r4
 8009ba6:	6864      	ldr	r4, [r4, #4]
 8009ba8:	e7ae      	b.n	8009b08 <_malloc_r+0x34>
 8009baa:	463c      	mov	r4, r7
 8009bac:	687f      	ldr	r7, [r7, #4]
 8009bae:	e7b6      	b.n	8009b1e <_malloc_r+0x4a>
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	685b      	ldr	r3, [r3, #4]
 8009bb4:	42a3      	cmp	r3, r4
 8009bb6:	d1fb      	bne.n	8009bb0 <_malloc_r+0xdc>
 8009bb8:	2300      	movs	r3, #0
 8009bba:	6053      	str	r3, [r2, #4]
 8009bbc:	e7de      	b.n	8009b7c <_malloc_r+0xa8>
 8009bbe:	230c      	movs	r3, #12
 8009bc0:	6033      	str	r3, [r6, #0]
 8009bc2:	4630      	mov	r0, r6
 8009bc4:	f000 f80c 	bl	8009be0 <__malloc_unlock>
 8009bc8:	e794      	b.n	8009af4 <_malloc_r+0x20>
 8009bca:	6005      	str	r5, [r0, #0]
 8009bcc:	e7d6      	b.n	8009b7c <_malloc_r+0xa8>
 8009bce:	bf00      	nop
 8009bd0:	200061c0 	.word	0x200061c0

08009bd4 <__malloc_lock>:
 8009bd4:	4801      	ldr	r0, [pc, #4]	@ (8009bdc <__malloc_lock+0x8>)
 8009bd6:	f7ff bf00 	b.w	80099da <__retarget_lock_acquire_recursive>
 8009bda:	bf00      	nop
 8009bdc:	200061b8 	.word	0x200061b8

08009be0 <__malloc_unlock>:
 8009be0:	4801      	ldr	r0, [pc, #4]	@ (8009be8 <__malloc_unlock+0x8>)
 8009be2:	f7ff befb 	b.w	80099dc <__retarget_lock_release_recursive>
 8009be6:	bf00      	nop
 8009be8:	200061b8 	.word	0x200061b8

08009bec <__ssputs_r>:
 8009bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bf0:	688e      	ldr	r6, [r1, #8]
 8009bf2:	461f      	mov	r7, r3
 8009bf4:	42be      	cmp	r6, r7
 8009bf6:	680b      	ldr	r3, [r1, #0]
 8009bf8:	4682      	mov	sl, r0
 8009bfa:	460c      	mov	r4, r1
 8009bfc:	4690      	mov	r8, r2
 8009bfe:	d82d      	bhi.n	8009c5c <__ssputs_r+0x70>
 8009c00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009c08:	d026      	beq.n	8009c58 <__ssputs_r+0x6c>
 8009c0a:	6965      	ldr	r5, [r4, #20]
 8009c0c:	6909      	ldr	r1, [r1, #16]
 8009c0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c12:	eba3 0901 	sub.w	r9, r3, r1
 8009c16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c1a:	1c7b      	adds	r3, r7, #1
 8009c1c:	444b      	add	r3, r9
 8009c1e:	106d      	asrs	r5, r5, #1
 8009c20:	429d      	cmp	r5, r3
 8009c22:	bf38      	it	cc
 8009c24:	461d      	movcc	r5, r3
 8009c26:	0553      	lsls	r3, r2, #21
 8009c28:	d527      	bpl.n	8009c7a <__ssputs_r+0x8e>
 8009c2a:	4629      	mov	r1, r5
 8009c2c:	f7ff ff52 	bl	8009ad4 <_malloc_r>
 8009c30:	4606      	mov	r6, r0
 8009c32:	b360      	cbz	r0, 8009c8e <__ssputs_r+0xa2>
 8009c34:	6921      	ldr	r1, [r4, #16]
 8009c36:	464a      	mov	r2, r9
 8009c38:	f7ff fed1 	bl	80099de <memcpy>
 8009c3c:	89a3      	ldrh	r3, [r4, #12]
 8009c3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c46:	81a3      	strh	r3, [r4, #12]
 8009c48:	6126      	str	r6, [r4, #16]
 8009c4a:	6165      	str	r5, [r4, #20]
 8009c4c:	444e      	add	r6, r9
 8009c4e:	eba5 0509 	sub.w	r5, r5, r9
 8009c52:	6026      	str	r6, [r4, #0]
 8009c54:	60a5      	str	r5, [r4, #8]
 8009c56:	463e      	mov	r6, r7
 8009c58:	42be      	cmp	r6, r7
 8009c5a:	d900      	bls.n	8009c5e <__ssputs_r+0x72>
 8009c5c:	463e      	mov	r6, r7
 8009c5e:	6820      	ldr	r0, [r4, #0]
 8009c60:	4632      	mov	r2, r6
 8009c62:	4641      	mov	r1, r8
 8009c64:	f000 fbb4 	bl	800a3d0 <memmove>
 8009c68:	68a3      	ldr	r3, [r4, #8]
 8009c6a:	1b9b      	subs	r3, r3, r6
 8009c6c:	60a3      	str	r3, [r4, #8]
 8009c6e:	6823      	ldr	r3, [r4, #0]
 8009c70:	4433      	add	r3, r6
 8009c72:	6023      	str	r3, [r4, #0]
 8009c74:	2000      	movs	r0, #0
 8009c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c7a:	462a      	mov	r2, r5
 8009c7c:	f000 fbf4 	bl	800a468 <_realloc_r>
 8009c80:	4606      	mov	r6, r0
 8009c82:	2800      	cmp	r0, #0
 8009c84:	d1e0      	bne.n	8009c48 <__ssputs_r+0x5c>
 8009c86:	6921      	ldr	r1, [r4, #16]
 8009c88:	4650      	mov	r0, sl
 8009c8a:	f7ff feb7 	bl	80099fc <_free_r>
 8009c8e:	230c      	movs	r3, #12
 8009c90:	f8ca 3000 	str.w	r3, [sl]
 8009c94:	89a3      	ldrh	r3, [r4, #12]
 8009c96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c9a:	81a3      	strh	r3, [r4, #12]
 8009c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009ca0:	e7e9      	b.n	8009c76 <__ssputs_r+0x8a>
	...

08009ca4 <_svfiprintf_r>:
 8009ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca8:	4698      	mov	r8, r3
 8009caa:	898b      	ldrh	r3, [r1, #12]
 8009cac:	061b      	lsls	r3, r3, #24
 8009cae:	b09d      	sub	sp, #116	@ 0x74
 8009cb0:	4607      	mov	r7, r0
 8009cb2:	460d      	mov	r5, r1
 8009cb4:	4614      	mov	r4, r2
 8009cb6:	d510      	bpl.n	8009cda <_svfiprintf_r+0x36>
 8009cb8:	690b      	ldr	r3, [r1, #16]
 8009cba:	b973      	cbnz	r3, 8009cda <_svfiprintf_r+0x36>
 8009cbc:	2140      	movs	r1, #64	@ 0x40
 8009cbe:	f7ff ff09 	bl	8009ad4 <_malloc_r>
 8009cc2:	6028      	str	r0, [r5, #0]
 8009cc4:	6128      	str	r0, [r5, #16]
 8009cc6:	b930      	cbnz	r0, 8009cd6 <_svfiprintf_r+0x32>
 8009cc8:	230c      	movs	r3, #12
 8009cca:	603b      	str	r3, [r7, #0]
 8009ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8009cd0:	b01d      	add	sp, #116	@ 0x74
 8009cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cd6:	2340      	movs	r3, #64	@ 0x40
 8009cd8:	616b      	str	r3, [r5, #20]
 8009cda:	2300      	movs	r3, #0
 8009cdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cde:	2320      	movs	r3, #32
 8009ce0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ce4:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ce8:	2330      	movs	r3, #48	@ 0x30
 8009cea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009e88 <_svfiprintf_r+0x1e4>
 8009cee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009cf2:	f04f 0901 	mov.w	r9, #1
 8009cf6:	4623      	mov	r3, r4
 8009cf8:	469a      	mov	sl, r3
 8009cfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cfe:	b10a      	cbz	r2, 8009d04 <_svfiprintf_r+0x60>
 8009d00:	2a25      	cmp	r2, #37	@ 0x25
 8009d02:	d1f9      	bne.n	8009cf8 <_svfiprintf_r+0x54>
 8009d04:	ebba 0b04 	subs.w	fp, sl, r4
 8009d08:	d00b      	beq.n	8009d22 <_svfiprintf_r+0x7e>
 8009d0a:	465b      	mov	r3, fp
 8009d0c:	4622      	mov	r2, r4
 8009d0e:	4629      	mov	r1, r5
 8009d10:	4638      	mov	r0, r7
 8009d12:	f7ff ff6b 	bl	8009bec <__ssputs_r>
 8009d16:	3001      	adds	r0, #1
 8009d18:	f000 80a7 	beq.w	8009e6a <_svfiprintf_r+0x1c6>
 8009d1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d1e:	445a      	add	r2, fp
 8009d20:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d22:	f89a 3000 	ldrb.w	r3, [sl]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	f000 809f 	beq.w	8009e6a <_svfiprintf_r+0x1c6>
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d36:	f10a 0a01 	add.w	sl, sl, #1
 8009d3a:	9304      	str	r3, [sp, #16]
 8009d3c:	9307      	str	r3, [sp, #28]
 8009d3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d42:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d44:	4654      	mov	r4, sl
 8009d46:	2205      	movs	r2, #5
 8009d48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d4c:	484e      	ldr	r0, [pc, #312]	@ (8009e88 <_svfiprintf_r+0x1e4>)
 8009d4e:	f7f6 fa3f 	bl	80001d0 <memchr>
 8009d52:	9a04      	ldr	r2, [sp, #16]
 8009d54:	b9d8      	cbnz	r0, 8009d8e <_svfiprintf_r+0xea>
 8009d56:	06d0      	lsls	r0, r2, #27
 8009d58:	bf44      	itt	mi
 8009d5a:	2320      	movmi	r3, #32
 8009d5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d60:	0711      	lsls	r1, r2, #28
 8009d62:	bf44      	itt	mi
 8009d64:	232b      	movmi	r3, #43	@ 0x2b
 8009d66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d6a:	f89a 3000 	ldrb.w	r3, [sl]
 8009d6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d70:	d015      	beq.n	8009d9e <_svfiprintf_r+0xfa>
 8009d72:	9a07      	ldr	r2, [sp, #28]
 8009d74:	4654      	mov	r4, sl
 8009d76:	2000      	movs	r0, #0
 8009d78:	f04f 0c0a 	mov.w	ip, #10
 8009d7c:	4621      	mov	r1, r4
 8009d7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d82:	3b30      	subs	r3, #48	@ 0x30
 8009d84:	2b09      	cmp	r3, #9
 8009d86:	d94b      	bls.n	8009e20 <_svfiprintf_r+0x17c>
 8009d88:	b1b0      	cbz	r0, 8009db8 <_svfiprintf_r+0x114>
 8009d8a:	9207      	str	r2, [sp, #28]
 8009d8c:	e014      	b.n	8009db8 <_svfiprintf_r+0x114>
 8009d8e:	eba0 0308 	sub.w	r3, r0, r8
 8009d92:	fa09 f303 	lsl.w	r3, r9, r3
 8009d96:	4313      	orrs	r3, r2
 8009d98:	9304      	str	r3, [sp, #16]
 8009d9a:	46a2      	mov	sl, r4
 8009d9c:	e7d2      	b.n	8009d44 <_svfiprintf_r+0xa0>
 8009d9e:	9b03      	ldr	r3, [sp, #12]
 8009da0:	1d19      	adds	r1, r3, #4
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	9103      	str	r1, [sp, #12]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	bfbb      	ittet	lt
 8009daa:	425b      	neglt	r3, r3
 8009dac:	f042 0202 	orrlt.w	r2, r2, #2
 8009db0:	9307      	strge	r3, [sp, #28]
 8009db2:	9307      	strlt	r3, [sp, #28]
 8009db4:	bfb8      	it	lt
 8009db6:	9204      	strlt	r2, [sp, #16]
 8009db8:	7823      	ldrb	r3, [r4, #0]
 8009dba:	2b2e      	cmp	r3, #46	@ 0x2e
 8009dbc:	d10a      	bne.n	8009dd4 <_svfiprintf_r+0x130>
 8009dbe:	7863      	ldrb	r3, [r4, #1]
 8009dc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dc2:	d132      	bne.n	8009e2a <_svfiprintf_r+0x186>
 8009dc4:	9b03      	ldr	r3, [sp, #12]
 8009dc6:	1d1a      	adds	r2, r3, #4
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	9203      	str	r2, [sp, #12]
 8009dcc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009dd0:	3402      	adds	r4, #2
 8009dd2:	9305      	str	r3, [sp, #20]
 8009dd4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009e98 <_svfiprintf_r+0x1f4>
 8009dd8:	7821      	ldrb	r1, [r4, #0]
 8009dda:	2203      	movs	r2, #3
 8009ddc:	4650      	mov	r0, sl
 8009dde:	f7f6 f9f7 	bl	80001d0 <memchr>
 8009de2:	b138      	cbz	r0, 8009df4 <_svfiprintf_r+0x150>
 8009de4:	9b04      	ldr	r3, [sp, #16]
 8009de6:	eba0 000a 	sub.w	r0, r0, sl
 8009dea:	2240      	movs	r2, #64	@ 0x40
 8009dec:	4082      	lsls	r2, r0
 8009dee:	4313      	orrs	r3, r2
 8009df0:	3401      	adds	r4, #1
 8009df2:	9304      	str	r3, [sp, #16]
 8009df4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009df8:	4824      	ldr	r0, [pc, #144]	@ (8009e8c <_svfiprintf_r+0x1e8>)
 8009dfa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009dfe:	2206      	movs	r2, #6
 8009e00:	f7f6 f9e6 	bl	80001d0 <memchr>
 8009e04:	2800      	cmp	r0, #0
 8009e06:	d036      	beq.n	8009e76 <_svfiprintf_r+0x1d2>
 8009e08:	4b21      	ldr	r3, [pc, #132]	@ (8009e90 <_svfiprintf_r+0x1ec>)
 8009e0a:	bb1b      	cbnz	r3, 8009e54 <_svfiprintf_r+0x1b0>
 8009e0c:	9b03      	ldr	r3, [sp, #12]
 8009e0e:	3307      	adds	r3, #7
 8009e10:	f023 0307 	bic.w	r3, r3, #7
 8009e14:	3308      	adds	r3, #8
 8009e16:	9303      	str	r3, [sp, #12]
 8009e18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e1a:	4433      	add	r3, r6
 8009e1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e1e:	e76a      	b.n	8009cf6 <_svfiprintf_r+0x52>
 8009e20:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e24:	460c      	mov	r4, r1
 8009e26:	2001      	movs	r0, #1
 8009e28:	e7a8      	b.n	8009d7c <_svfiprintf_r+0xd8>
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	3401      	adds	r4, #1
 8009e2e:	9305      	str	r3, [sp, #20]
 8009e30:	4619      	mov	r1, r3
 8009e32:	f04f 0c0a 	mov.w	ip, #10
 8009e36:	4620      	mov	r0, r4
 8009e38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e3c:	3a30      	subs	r2, #48	@ 0x30
 8009e3e:	2a09      	cmp	r2, #9
 8009e40:	d903      	bls.n	8009e4a <_svfiprintf_r+0x1a6>
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d0c6      	beq.n	8009dd4 <_svfiprintf_r+0x130>
 8009e46:	9105      	str	r1, [sp, #20]
 8009e48:	e7c4      	b.n	8009dd4 <_svfiprintf_r+0x130>
 8009e4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e4e:	4604      	mov	r4, r0
 8009e50:	2301      	movs	r3, #1
 8009e52:	e7f0      	b.n	8009e36 <_svfiprintf_r+0x192>
 8009e54:	ab03      	add	r3, sp, #12
 8009e56:	9300      	str	r3, [sp, #0]
 8009e58:	462a      	mov	r2, r5
 8009e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8009e94 <_svfiprintf_r+0x1f0>)
 8009e5c:	a904      	add	r1, sp, #16
 8009e5e:	4638      	mov	r0, r7
 8009e60:	f3af 8000 	nop.w
 8009e64:	1c42      	adds	r2, r0, #1
 8009e66:	4606      	mov	r6, r0
 8009e68:	d1d6      	bne.n	8009e18 <_svfiprintf_r+0x174>
 8009e6a:	89ab      	ldrh	r3, [r5, #12]
 8009e6c:	065b      	lsls	r3, r3, #25
 8009e6e:	f53f af2d 	bmi.w	8009ccc <_svfiprintf_r+0x28>
 8009e72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e74:	e72c      	b.n	8009cd0 <_svfiprintf_r+0x2c>
 8009e76:	ab03      	add	r3, sp, #12
 8009e78:	9300      	str	r3, [sp, #0]
 8009e7a:	462a      	mov	r2, r5
 8009e7c:	4b05      	ldr	r3, [pc, #20]	@ (8009e94 <_svfiprintf_r+0x1f0>)
 8009e7e:	a904      	add	r1, sp, #16
 8009e80:	4638      	mov	r0, r7
 8009e82:	f000 f879 	bl	8009f78 <_printf_i>
 8009e86:	e7ed      	b.n	8009e64 <_svfiprintf_r+0x1c0>
 8009e88:	0800a69c 	.word	0x0800a69c
 8009e8c:	0800a6a6 	.word	0x0800a6a6
 8009e90:	00000000 	.word	0x00000000
 8009e94:	08009bed 	.word	0x08009bed
 8009e98:	0800a6a2 	.word	0x0800a6a2

08009e9c <_printf_common>:
 8009e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ea0:	4616      	mov	r6, r2
 8009ea2:	4698      	mov	r8, r3
 8009ea4:	688a      	ldr	r2, [r1, #8]
 8009ea6:	690b      	ldr	r3, [r1, #16]
 8009ea8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009eac:	4293      	cmp	r3, r2
 8009eae:	bfb8      	it	lt
 8009eb0:	4613      	movlt	r3, r2
 8009eb2:	6033      	str	r3, [r6, #0]
 8009eb4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009eb8:	4607      	mov	r7, r0
 8009eba:	460c      	mov	r4, r1
 8009ebc:	b10a      	cbz	r2, 8009ec2 <_printf_common+0x26>
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	6033      	str	r3, [r6, #0]
 8009ec2:	6823      	ldr	r3, [r4, #0]
 8009ec4:	0699      	lsls	r1, r3, #26
 8009ec6:	bf42      	ittt	mi
 8009ec8:	6833      	ldrmi	r3, [r6, #0]
 8009eca:	3302      	addmi	r3, #2
 8009ecc:	6033      	strmi	r3, [r6, #0]
 8009ece:	6825      	ldr	r5, [r4, #0]
 8009ed0:	f015 0506 	ands.w	r5, r5, #6
 8009ed4:	d106      	bne.n	8009ee4 <_printf_common+0x48>
 8009ed6:	f104 0a19 	add.w	sl, r4, #25
 8009eda:	68e3      	ldr	r3, [r4, #12]
 8009edc:	6832      	ldr	r2, [r6, #0]
 8009ede:	1a9b      	subs	r3, r3, r2
 8009ee0:	42ab      	cmp	r3, r5
 8009ee2:	dc26      	bgt.n	8009f32 <_printf_common+0x96>
 8009ee4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ee8:	6822      	ldr	r2, [r4, #0]
 8009eea:	3b00      	subs	r3, #0
 8009eec:	bf18      	it	ne
 8009eee:	2301      	movne	r3, #1
 8009ef0:	0692      	lsls	r2, r2, #26
 8009ef2:	d42b      	bmi.n	8009f4c <_printf_common+0xb0>
 8009ef4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009ef8:	4641      	mov	r1, r8
 8009efa:	4638      	mov	r0, r7
 8009efc:	47c8      	blx	r9
 8009efe:	3001      	adds	r0, #1
 8009f00:	d01e      	beq.n	8009f40 <_printf_common+0xa4>
 8009f02:	6823      	ldr	r3, [r4, #0]
 8009f04:	6922      	ldr	r2, [r4, #16]
 8009f06:	f003 0306 	and.w	r3, r3, #6
 8009f0a:	2b04      	cmp	r3, #4
 8009f0c:	bf02      	ittt	eq
 8009f0e:	68e5      	ldreq	r5, [r4, #12]
 8009f10:	6833      	ldreq	r3, [r6, #0]
 8009f12:	1aed      	subeq	r5, r5, r3
 8009f14:	68a3      	ldr	r3, [r4, #8]
 8009f16:	bf0c      	ite	eq
 8009f18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f1c:	2500      	movne	r5, #0
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	bfc4      	itt	gt
 8009f22:	1a9b      	subgt	r3, r3, r2
 8009f24:	18ed      	addgt	r5, r5, r3
 8009f26:	2600      	movs	r6, #0
 8009f28:	341a      	adds	r4, #26
 8009f2a:	42b5      	cmp	r5, r6
 8009f2c:	d11a      	bne.n	8009f64 <_printf_common+0xc8>
 8009f2e:	2000      	movs	r0, #0
 8009f30:	e008      	b.n	8009f44 <_printf_common+0xa8>
 8009f32:	2301      	movs	r3, #1
 8009f34:	4652      	mov	r2, sl
 8009f36:	4641      	mov	r1, r8
 8009f38:	4638      	mov	r0, r7
 8009f3a:	47c8      	blx	r9
 8009f3c:	3001      	adds	r0, #1
 8009f3e:	d103      	bne.n	8009f48 <_printf_common+0xac>
 8009f40:	f04f 30ff 	mov.w	r0, #4294967295
 8009f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f48:	3501      	adds	r5, #1
 8009f4a:	e7c6      	b.n	8009eda <_printf_common+0x3e>
 8009f4c:	18e1      	adds	r1, r4, r3
 8009f4e:	1c5a      	adds	r2, r3, #1
 8009f50:	2030      	movs	r0, #48	@ 0x30
 8009f52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009f56:	4422      	add	r2, r4
 8009f58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f60:	3302      	adds	r3, #2
 8009f62:	e7c7      	b.n	8009ef4 <_printf_common+0x58>
 8009f64:	2301      	movs	r3, #1
 8009f66:	4622      	mov	r2, r4
 8009f68:	4641      	mov	r1, r8
 8009f6a:	4638      	mov	r0, r7
 8009f6c:	47c8      	blx	r9
 8009f6e:	3001      	adds	r0, #1
 8009f70:	d0e6      	beq.n	8009f40 <_printf_common+0xa4>
 8009f72:	3601      	adds	r6, #1
 8009f74:	e7d9      	b.n	8009f2a <_printf_common+0x8e>
	...

08009f78 <_printf_i>:
 8009f78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f7c:	7e0f      	ldrb	r7, [r1, #24]
 8009f7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f80:	2f78      	cmp	r7, #120	@ 0x78
 8009f82:	4691      	mov	r9, r2
 8009f84:	4680      	mov	r8, r0
 8009f86:	460c      	mov	r4, r1
 8009f88:	469a      	mov	sl, r3
 8009f8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f8e:	d807      	bhi.n	8009fa0 <_printf_i+0x28>
 8009f90:	2f62      	cmp	r7, #98	@ 0x62
 8009f92:	d80a      	bhi.n	8009faa <_printf_i+0x32>
 8009f94:	2f00      	cmp	r7, #0
 8009f96:	f000 80d1 	beq.w	800a13c <_printf_i+0x1c4>
 8009f9a:	2f58      	cmp	r7, #88	@ 0x58
 8009f9c:	f000 80b8 	beq.w	800a110 <_printf_i+0x198>
 8009fa0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fa4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009fa8:	e03a      	b.n	800a020 <_printf_i+0xa8>
 8009faa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009fae:	2b15      	cmp	r3, #21
 8009fb0:	d8f6      	bhi.n	8009fa0 <_printf_i+0x28>
 8009fb2:	a101      	add	r1, pc, #4	@ (adr r1, 8009fb8 <_printf_i+0x40>)
 8009fb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009fb8:	0800a011 	.word	0x0800a011
 8009fbc:	0800a025 	.word	0x0800a025
 8009fc0:	08009fa1 	.word	0x08009fa1
 8009fc4:	08009fa1 	.word	0x08009fa1
 8009fc8:	08009fa1 	.word	0x08009fa1
 8009fcc:	08009fa1 	.word	0x08009fa1
 8009fd0:	0800a025 	.word	0x0800a025
 8009fd4:	08009fa1 	.word	0x08009fa1
 8009fd8:	08009fa1 	.word	0x08009fa1
 8009fdc:	08009fa1 	.word	0x08009fa1
 8009fe0:	08009fa1 	.word	0x08009fa1
 8009fe4:	0800a123 	.word	0x0800a123
 8009fe8:	0800a04f 	.word	0x0800a04f
 8009fec:	0800a0dd 	.word	0x0800a0dd
 8009ff0:	08009fa1 	.word	0x08009fa1
 8009ff4:	08009fa1 	.word	0x08009fa1
 8009ff8:	0800a145 	.word	0x0800a145
 8009ffc:	08009fa1 	.word	0x08009fa1
 800a000:	0800a04f 	.word	0x0800a04f
 800a004:	08009fa1 	.word	0x08009fa1
 800a008:	08009fa1 	.word	0x08009fa1
 800a00c:	0800a0e5 	.word	0x0800a0e5
 800a010:	6833      	ldr	r3, [r6, #0]
 800a012:	1d1a      	adds	r2, r3, #4
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	6032      	str	r2, [r6, #0]
 800a018:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a01c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a020:	2301      	movs	r3, #1
 800a022:	e09c      	b.n	800a15e <_printf_i+0x1e6>
 800a024:	6833      	ldr	r3, [r6, #0]
 800a026:	6820      	ldr	r0, [r4, #0]
 800a028:	1d19      	adds	r1, r3, #4
 800a02a:	6031      	str	r1, [r6, #0]
 800a02c:	0606      	lsls	r6, r0, #24
 800a02e:	d501      	bpl.n	800a034 <_printf_i+0xbc>
 800a030:	681d      	ldr	r5, [r3, #0]
 800a032:	e003      	b.n	800a03c <_printf_i+0xc4>
 800a034:	0645      	lsls	r5, r0, #25
 800a036:	d5fb      	bpl.n	800a030 <_printf_i+0xb8>
 800a038:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a03c:	2d00      	cmp	r5, #0
 800a03e:	da03      	bge.n	800a048 <_printf_i+0xd0>
 800a040:	232d      	movs	r3, #45	@ 0x2d
 800a042:	426d      	negs	r5, r5
 800a044:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a048:	4858      	ldr	r0, [pc, #352]	@ (800a1ac <_printf_i+0x234>)
 800a04a:	230a      	movs	r3, #10
 800a04c:	e011      	b.n	800a072 <_printf_i+0xfa>
 800a04e:	6821      	ldr	r1, [r4, #0]
 800a050:	6833      	ldr	r3, [r6, #0]
 800a052:	0608      	lsls	r0, r1, #24
 800a054:	f853 5b04 	ldr.w	r5, [r3], #4
 800a058:	d402      	bmi.n	800a060 <_printf_i+0xe8>
 800a05a:	0649      	lsls	r1, r1, #25
 800a05c:	bf48      	it	mi
 800a05e:	b2ad      	uxthmi	r5, r5
 800a060:	2f6f      	cmp	r7, #111	@ 0x6f
 800a062:	4852      	ldr	r0, [pc, #328]	@ (800a1ac <_printf_i+0x234>)
 800a064:	6033      	str	r3, [r6, #0]
 800a066:	bf14      	ite	ne
 800a068:	230a      	movne	r3, #10
 800a06a:	2308      	moveq	r3, #8
 800a06c:	2100      	movs	r1, #0
 800a06e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a072:	6866      	ldr	r6, [r4, #4]
 800a074:	60a6      	str	r6, [r4, #8]
 800a076:	2e00      	cmp	r6, #0
 800a078:	db05      	blt.n	800a086 <_printf_i+0x10e>
 800a07a:	6821      	ldr	r1, [r4, #0]
 800a07c:	432e      	orrs	r6, r5
 800a07e:	f021 0104 	bic.w	r1, r1, #4
 800a082:	6021      	str	r1, [r4, #0]
 800a084:	d04b      	beq.n	800a11e <_printf_i+0x1a6>
 800a086:	4616      	mov	r6, r2
 800a088:	fbb5 f1f3 	udiv	r1, r5, r3
 800a08c:	fb03 5711 	mls	r7, r3, r1, r5
 800a090:	5dc7      	ldrb	r7, [r0, r7]
 800a092:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a096:	462f      	mov	r7, r5
 800a098:	42bb      	cmp	r3, r7
 800a09a:	460d      	mov	r5, r1
 800a09c:	d9f4      	bls.n	800a088 <_printf_i+0x110>
 800a09e:	2b08      	cmp	r3, #8
 800a0a0:	d10b      	bne.n	800a0ba <_printf_i+0x142>
 800a0a2:	6823      	ldr	r3, [r4, #0]
 800a0a4:	07df      	lsls	r7, r3, #31
 800a0a6:	d508      	bpl.n	800a0ba <_printf_i+0x142>
 800a0a8:	6923      	ldr	r3, [r4, #16]
 800a0aa:	6861      	ldr	r1, [r4, #4]
 800a0ac:	4299      	cmp	r1, r3
 800a0ae:	bfde      	ittt	le
 800a0b0:	2330      	movle	r3, #48	@ 0x30
 800a0b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a0b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a0ba:	1b92      	subs	r2, r2, r6
 800a0bc:	6122      	str	r2, [r4, #16]
 800a0be:	f8cd a000 	str.w	sl, [sp]
 800a0c2:	464b      	mov	r3, r9
 800a0c4:	aa03      	add	r2, sp, #12
 800a0c6:	4621      	mov	r1, r4
 800a0c8:	4640      	mov	r0, r8
 800a0ca:	f7ff fee7 	bl	8009e9c <_printf_common>
 800a0ce:	3001      	adds	r0, #1
 800a0d0:	d14a      	bne.n	800a168 <_printf_i+0x1f0>
 800a0d2:	f04f 30ff 	mov.w	r0, #4294967295
 800a0d6:	b004      	add	sp, #16
 800a0d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0dc:	6823      	ldr	r3, [r4, #0]
 800a0de:	f043 0320 	orr.w	r3, r3, #32
 800a0e2:	6023      	str	r3, [r4, #0]
 800a0e4:	4832      	ldr	r0, [pc, #200]	@ (800a1b0 <_printf_i+0x238>)
 800a0e6:	2778      	movs	r7, #120	@ 0x78
 800a0e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a0ec:	6823      	ldr	r3, [r4, #0]
 800a0ee:	6831      	ldr	r1, [r6, #0]
 800a0f0:	061f      	lsls	r7, r3, #24
 800a0f2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a0f6:	d402      	bmi.n	800a0fe <_printf_i+0x186>
 800a0f8:	065f      	lsls	r7, r3, #25
 800a0fa:	bf48      	it	mi
 800a0fc:	b2ad      	uxthmi	r5, r5
 800a0fe:	6031      	str	r1, [r6, #0]
 800a100:	07d9      	lsls	r1, r3, #31
 800a102:	bf44      	itt	mi
 800a104:	f043 0320 	orrmi.w	r3, r3, #32
 800a108:	6023      	strmi	r3, [r4, #0]
 800a10a:	b11d      	cbz	r5, 800a114 <_printf_i+0x19c>
 800a10c:	2310      	movs	r3, #16
 800a10e:	e7ad      	b.n	800a06c <_printf_i+0xf4>
 800a110:	4826      	ldr	r0, [pc, #152]	@ (800a1ac <_printf_i+0x234>)
 800a112:	e7e9      	b.n	800a0e8 <_printf_i+0x170>
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	f023 0320 	bic.w	r3, r3, #32
 800a11a:	6023      	str	r3, [r4, #0]
 800a11c:	e7f6      	b.n	800a10c <_printf_i+0x194>
 800a11e:	4616      	mov	r6, r2
 800a120:	e7bd      	b.n	800a09e <_printf_i+0x126>
 800a122:	6833      	ldr	r3, [r6, #0]
 800a124:	6825      	ldr	r5, [r4, #0]
 800a126:	6961      	ldr	r1, [r4, #20]
 800a128:	1d18      	adds	r0, r3, #4
 800a12a:	6030      	str	r0, [r6, #0]
 800a12c:	062e      	lsls	r6, r5, #24
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	d501      	bpl.n	800a136 <_printf_i+0x1be>
 800a132:	6019      	str	r1, [r3, #0]
 800a134:	e002      	b.n	800a13c <_printf_i+0x1c4>
 800a136:	0668      	lsls	r0, r5, #25
 800a138:	d5fb      	bpl.n	800a132 <_printf_i+0x1ba>
 800a13a:	8019      	strh	r1, [r3, #0]
 800a13c:	2300      	movs	r3, #0
 800a13e:	6123      	str	r3, [r4, #16]
 800a140:	4616      	mov	r6, r2
 800a142:	e7bc      	b.n	800a0be <_printf_i+0x146>
 800a144:	6833      	ldr	r3, [r6, #0]
 800a146:	1d1a      	adds	r2, r3, #4
 800a148:	6032      	str	r2, [r6, #0]
 800a14a:	681e      	ldr	r6, [r3, #0]
 800a14c:	6862      	ldr	r2, [r4, #4]
 800a14e:	2100      	movs	r1, #0
 800a150:	4630      	mov	r0, r6
 800a152:	f7f6 f83d 	bl	80001d0 <memchr>
 800a156:	b108      	cbz	r0, 800a15c <_printf_i+0x1e4>
 800a158:	1b80      	subs	r0, r0, r6
 800a15a:	6060      	str	r0, [r4, #4]
 800a15c:	6863      	ldr	r3, [r4, #4]
 800a15e:	6123      	str	r3, [r4, #16]
 800a160:	2300      	movs	r3, #0
 800a162:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a166:	e7aa      	b.n	800a0be <_printf_i+0x146>
 800a168:	6923      	ldr	r3, [r4, #16]
 800a16a:	4632      	mov	r2, r6
 800a16c:	4649      	mov	r1, r9
 800a16e:	4640      	mov	r0, r8
 800a170:	47d0      	blx	sl
 800a172:	3001      	adds	r0, #1
 800a174:	d0ad      	beq.n	800a0d2 <_printf_i+0x15a>
 800a176:	6823      	ldr	r3, [r4, #0]
 800a178:	079b      	lsls	r3, r3, #30
 800a17a:	d413      	bmi.n	800a1a4 <_printf_i+0x22c>
 800a17c:	68e0      	ldr	r0, [r4, #12]
 800a17e:	9b03      	ldr	r3, [sp, #12]
 800a180:	4298      	cmp	r0, r3
 800a182:	bfb8      	it	lt
 800a184:	4618      	movlt	r0, r3
 800a186:	e7a6      	b.n	800a0d6 <_printf_i+0x15e>
 800a188:	2301      	movs	r3, #1
 800a18a:	4632      	mov	r2, r6
 800a18c:	4649      	mov	r1, r9
 800a18e:	4640      	mov	r0, r8
 800a190:	47d0      	blx	sl
 800a192:	3001      	adds	r0, #1
 800a194:	d09d      	beq.n	800a0d2 <_printf_i+0x15a>
 800a196:	3501      	adds	r5, #1
 800a198:	68e3      	ldr	r3, [r4, #12]
 800a19a:	9903      	ldr	r1, [sp, #12]
 800a19c:	1a5b      	subs	r3, r3, r1
 800a19e:	42ab      	cmp	r3, r5
 800a1a0:	dcf2      	bgt.n	800a188 <_printf_i+0x210>
 800a1a2:	e7eb      	b.n	800a17c <_printf_i+0x204>
 800a1a4:	2500      	movs	r5, #0
 800a1a6:	f104 0619 	add.w	r6, r4, #25
 800a1aa:	e7f5      	b.n	800a198 <_printf_i+0x220>
 800a1ac:	0800a6ad 	.word	0x0800a6ad
 800a1b0:	0800a6be 	.word	0x0800a6be

0800a1b4 <__sflush_r>:
 800a1b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1bc:	0716      	lsls	r6, r2, #28
 800a1be:	4605      	mov	r5, r0
 800a1c0:	460c      	mov	r4, r1
 800a1c2:	d454      	bmi.n	800a26e <__sflush_r+0xba>
 800a1c4:	684b      	ldr	r3, [r1, #4]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	dc02      	bgt.n	800a1d0 <__sflush_r+0x1c>
 800a1ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	dd48      	ble.n	800a262 <__sflush_r+0xae>
 800a1d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a1d2:	2e00      	cmp	r6, #0
 800a1d4:	d045      	beq.n	800a262 <__sflush_r+0xae>
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a1dc:	682f      	ldr	r7, [r5, #0]
 800a1de:	6a21      	ldr	r1, [r4, #32]
 800a1e0:	602b      	str	r3, [r5, #0]
 800a1e2:	d030      	beq.n	800a246 <__sflush_r+0x92>
 800a1e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a1e6:	89a3      	ldrh	r3, [r4, #12]
 800a1e8:	0759      	lsls	r1, r3, #29
 800a1ea:	d505      	bpl.n	800a1f8 <__sflush_r+0x44>
 800a1ec:	6863      	ldr	r3, [r4, #4]
 800a1ee:	1ad2      	subs	r2, r2, r3
 800a1f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a1f2:	b10b      	cbz	r3, 800a1f8 <__sflush_r+0x44>
 800a1f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a1f6:	1ad2      	subs	r2, r2, r3
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a1fc:	6a21      	ldr	r1, [r4, #32]
 800a1fe:	4628      	mov	r0, r5
 800a200:	47b0      	blx	r6
 800a202:	1c43      	adds	r3, r0, #1
 800a204:	89a3      	ldrh	r3, [r4, #12]
 800a206:	d106      	bne.n	800a216 <__sflush_r+0x62>
 800a208:	6829      	ldr	r1, [r5, #0]
 800a20a:	291d      	cmp	r1, #29
 800a20c:	d82b      	bhi.n	800a266 <__sflush_r+0xb2>
 800a20e:	4a2a      	ldr	r2, [pc, #168]	@ (800a2b8 <__sflush_r+0x104>)
 800a210:	40ca      	lsrs	r2, r1
 800a212:	07d6      	lsls	r6, r2, #31
 800a214:	d527      	bpl.n	800a266 <__sflush_r+0xb2>
 800a216:	2200      	movs	r2, #0
 800a218:	6062      	str	r2, [r4, #4]
 800a21a:	04d9      	lsls	r1, r3, #19
 800a21c:	6922      	ldr	r2, [r4, #16]
 800a21e:	6022      	str	r2, [r4, #0]
 800a220:	d504      	bpl.n	800a22c <__sflush_r+0x78>
 800a222:	1c42      	adds	r2, r0, #1
 800a224:	d101      	bne.n	800a22a <__sflush_r+0x76>
 800a226:	682b      	ldr	r3, [r5, #0]
 800a228:	b903      	cbnz	r3, 800a22c <__sflush_r+0x78>
 800a22a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a22c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a22e:	602f      	str	r7, [r5, #0]
 800a230:	b1b9      	cbz	r1, 800a262 <__sflush_r+0xae>
 800a232:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a236:	4299      	cmp	r1, r3
 800a238:	d002      	beq.n	800a240 <__sflush_r+0x8c>
 800a23a:	4628      	mov	r0, r5
 800a23c:	f7ff fbde 	bl	80099fc <_free_r>
 800a240:	2300      	movs	r3, #0
 800a242:	6363      	str	r3, [r4, #52]	@ 0x34
 800a244:	e00d      	b.n	800a262 <__sflush_r+0xae>
 800a246:	2301      	movs	r3, #1
 800a248:	4628      	mov	r0, r5
 800a24a:	47b0      	blx	r6
 800a24c:	4602      	mov	r2, r0
 800a24e:	1c50      	adds	r0, r2, #1
 800a250:	d1c9      	bne.n	800a1e6 <__sflush_r+0x32>
 800a252:	682b      	ldr	r3, [r5, #0]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d0c6      	beq.n	800a1e6 <__sflush_r+0x32>
 800a258:	2b1d      	cmp	r3, #29
 800a25a:	d001      	beq.n	800a260 <__sflush_r+0xac>
 800a25c:	2b16      	cmp	r3, #22
 800a25e:	d11e      	bne.n	800a29e <__sflush_r+0xea>
 800a260:	602f      	str	r7, [r5, #0]
 800a262:	2000      	movs	r0, #0
 800a264:	e022      	b.n	800a2ac <__sflush_r+0xf8>
 800a266:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a26a:	b21b      	sxth	r3, r3
 800a26c:	e01b      	b.n	800a2a6 <__sflush_r+0xf2>
 800a26e:	690f      	ldr	r7, [r1, #16]
 800a270:	2f00      	cmp	r7, #0
 800a272:	d0f6      	beq.n	800a262 <__sflush_r+0xae>
 800a274:	0793      	lsls	r3, r2, #30
 800a276:	680e      	ldr	r6, [r1, #0]
 800a278:	bf08      	it	eq
 800a27a:	694b      	ldreq	r3, [r1, #20]
 800a27c:	600f      	str	r7, [r1, #0]
 800a27e:	bf18      	it	ne
 800a280:	2300      	movne	r3, #0
 800a282:	eba6 0807 	sub.w	r8, r6, r7
 800a286:	608b      	str	r3, [r1, #8]
 800a288:	f1b8 0f00 	cmp.w	r8, #0
 800a28c:	dde9      	ble.n	800a262 <__sflush_r+0xae>
 800a28e:	6a21      	ldr	r1, [r4, #32]
 800a290:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a292:	4643      	mov	r3, r8
 800a294:	463a      	mov	r2, r7
 800a296:	4628      	mov	r0, r5
 800a298:	47b0      	blx	r6
 800a29a:	2800      	cmp	r0, #0
 800a29c:	dc08      	bgt.n	800a2b0 <__sflush_r+0xfc>
 800a29e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2a6:	81a3      	strh	r3, [r4, #12]
 800a2a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a2ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2b0:	4407      	add	r7, r0
 800a2b2:	eba8 0800 	sub.w	r8, r8, r0
 800a2b6:	e7e7      	b.n	800a288 <__sflush_r+0xd4>
 800a2b8:	20400001 	.word	0x20400001

0800a2bc <_fflush_r>:
 800a2bc:	b538      	push	{r3, r4, r5, lr}
 800a2be:	690b      	ldr	r3, [r1, #16]
 800a2c0:	4605      	mov	r5, r0
 800a2c2:	460c      	mov	r4, r1
 800a2c4:	b913      	cbnz	r3, 800a2cc <_fflush_r+0x10>
 800a2c6:	2500      	movs	r5, #0
 800a2c8:	4628      	mov	r0, r5
 800a2ca:	bd38      	pop	{r3, r4, r5, pc}
 800a2cc:	b118      	cbz	r0, 800a2d6 <_fflush_r+0x1a>
 800a2ce:	6a03      	ldr	r3, [r0, #32]
 800a2d0:	b90b      	cbnz	r3, 800a2d6 <_fflush_r+0x1a>
 800a2d2:	f7ff f91d 	bl	8009510 <__sinit>
 800a2d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d0f3      	beq.n	800a2c6 <_fflush_r+0xa>
 800a2de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a2e0:	07d0      	lsls	r0, r2, #31
 800a2e2:	d404      	bmi.n	800a2ee <_fflush_r+0x32>
 800a2e4:	0599      	lsls	r1, r3, #22
 800a2e6:	d402      	bmi.n	800a2ee <_fflush_r+0x32>
 800a2e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a2ea:	f7ff fb76 	bl	80099da <__retarget_lock_acquire_recursive>
 800a2ee:	4628      	mov	r0, r5
 800a2f0:	4621      	mov	r1, r4
 800a2f2:	f7ff ff5f 	bl	800a1b4 <__sflush_r>
 800a2f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a2f8:	07da      	lsls	r2, r3, #31
 800a2fa:	4605      	mov	r5, r0
 800a2fc:	d4e4      	bmi.n	800a2c8 <_fflush_r+0xc>
 800a2fe:	89a3      	ldrh	r3, [r4, #12]
 800a300:	059b      	lsls	r3, r3, #22
 800a302:	d4e1      	bmi.n	800a2c8 <_fflush_r+0xc>
 800a304:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a306:	f7ff fb69 	bl	80099dc <__retarget_lock_release_recursive>
 800a30a:	e7dd      	b.n	800a2c8 <_fflush_r+0xc>

0800a30c <__swhatbuf_r>:
 800a30c:	b570      	push	{r4, r5, r6, lr}
 800a30e:	460c      	mov	r4, r1
 800a310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a314:	2900      	cmp	r1, #0
 800a316:	b096      	sub	sp, #88	@ 0x58
 800a318:	4615      	mov	r5, r2
 800a31a:	461e      	mov	r6, r3
 800a31c:	da0d      	bge.n	800a33a <__swhatbuf_r+0x2e>
 800a31e:	89a3      	ldrh	r3, [r4, #12]
 800a320:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a324:	f04f 0100 	mov.w	r1, #0
 800a328:	bf14      	ite	ne
 800a32a:	2340      	movne	r3, #64	@ 0x40
 800a32c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a330:	2000      	movs	r0, #0
 800a332:	6031      	str	r1, [r6, #0]
 800a334:	602b      	str	r3, [r5, #0]
 800a336:	b016      	add	sp, #88	@ 0x58
 800a338:	bd70      	pop	{r4, r5, r6, pc}
 800a33a:	466a      	mov	r2, sp
 800a33c:	f000 f862 	bl	800a404 <_fstat_r>
 800a340:	2800      	cmp	r0, #0
 800a342:	dbec      	blt.n	800a31e <__swhatbuf_r+0x12>
 800a344:	9901      	ldr	r1, [sp, #4]
 800a346:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a34a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a34e:	4259      	negs	r1, r3
 800a350:	4159      	adcs	r1, r3
 800a352:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a356:	e7eb      	b.n	800a330 <__swhatbuf_r+0x24>

0800a358 <__smakebuf_r>:
 800a358:	898b      	ldrh	r3, [r1, #12]
 800a35a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a35c:	079d      	lsls	r5, r3, #30
 800a35e:	4606      	mov	r6, r0
 800a360:	460c      	mov	r4, r1
 800a362:	d507      	bpl.n	800a374 <__smakebuf_r+0x1c>
 800a364:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a368:	6023      	str	r3, [r4, #0]
 800a36a:	6123      	str	r3, [r4, #16]
 800a36c:	2301      	movs	r3, #1
 800a36e:	6163      	str	r3, [r4, #20]
 800a370:	b003      	add	sp, #12
 800a372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a374:	ab01      	add	r3, sp, #4
 800a376:	466a      	mov	r2, sp
 800a378:	f7ff ffc8 	bl	800a30c <__swhatbuf_r>
 800a37c:	9f00      	ldr	r7, [sp, #0]
 800a37e:	4605      	mov	r5, r0
 800a380:	4639      	mov	r1, r7
 800a382:	4630      	mov	r0, r6
 800a384:	f7ff fba6 	bl	8009ad4 <_malloc_r>
 800a388:	b948      	cbnz	r0, 800a39e <__smakebuf_r+0x46>
 800a38a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a38e:	059a      	lsls	r2, r3, #22
 800a390:	d4ee      	bmi.n	800a370 <__smakebuf_r+0x18>
 800a392:	f023 0303 	bic.w	r3, r3, #3
 800a396:	f043 0302 	orr.w	r3, r3, #2
 800a39a:	81a3      	strh	r3, [r4, #12]
 800a39c:	e7e2      	b.n	800a364 <__smakebuf_r+0xc>
 800a39e:	89a3      	ldrh	r3, [r4, #12]
 800a3a0:	6020      	str	r0, [r4, #0]
 800a3a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3a6:	81a3      	strh	r3, [r4, #12]
 800a3a8:	9b01      	ldr	r3, [sp, #4]
 800a3aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a3ae:	b15b      	cbz	r3, 800a3c8 <__smakebuf_r+0x70>
 800a3b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3b4:	4630      	mov	r0, r6
 800a3b6:	f000 f837 	bl	800a428 <_isatty_r>
 800a3ba:	b128      	cbz	r0, 800a3c8 <__smakebuf_r+0x70>
 800a3bc:	89a3      	ldrh	r3, [r4, #12]
 800a3be:	f023 0303 	bic.w	r3, r3, #3
 800a3c2:	f043 0301 	orr.w	r3, r3, #1
 800a3c6:	81a3      	strh	r3, [r4, #12]
 800a3c8:	89a3      	ldrh	r3, [r4, #12]
 800a3ca:	431d      	orrs	r5, r3
 800a3cc:	81a5      	strh	r5, [r4, #12]
 800a3ce:	e7cf      	b.n	800a370 <__smakebuf_r+0x18>

0800a3d0 <memmove>:
 800a3d0:	4288      	cmp	r0, r1
 800a3d2:	b510      	push	{r4, lr}
 800a3d4:	eb01 0402 	add.w	r4, r1, r2
 800a3d8:	d902      	bls.n	800a3e0 <memmove+0x10>
 800a3da:	4284      	cmp	r4, r0
 800a3dc:	4623      	mov	r3, r4
 800a3de:	d807      	bhi.n	800a3f0 <memmove+0x20>
 800a3e0:	1e43      	subs	r3, r0, #1
 800a3e2:	42a1      	cmp	r1, r4
 800a3e4:	d008      	beq.n	800a3f8 <memmove+0x28>
 800a3e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a3ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a3ee:	e7f8      	b.n	800a3e2 <memmove+0x12>
 800a3f0:	4402      	add	r2, r0
 800a3f2:	4601      	mov	r1, r0
 800a3f4:	428a      	cmp	r2, r1
 800a3f6:	d100      	bne.n	800a3fa <memmove+0x2a>
 800a3f8:	bd10      	pop	{r4, pc}
 800a3fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a3fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a402:	e7f7      	b.n	800a3f4 <memmove+0x24>

0800a404 <_fstat_r>:
 800a404:	b538      	push	{r3, r4, r5, lr}
 800a406:	4d07      	ldr	r5, [pc, #28]	@ (800a424 <_fstat_r+0x20>)
 800a408:	2300      	movs	r3, #0
 800a40a:	4604      	mov	r4, r0
 800a40c:	4608      	mov	r0, r1
 800a40e:	4611      	mov	r1, r2
 800a410:	602b      	str	r3, [r5, #0]
 800a412:	f7f8 f976 	bl	8002702 <_fstat>
 800a416:	1c43      	adds	r3, r0, #1
 800a418:	d102      	bne.n	800a420 <_fstat_r+0x1c>
 800a41a:	682b      	ldr	r3, [r5, #0]
 800a41c:	b103      	cbz	r3, 800a420 <_fstat_r+0x1c>
 800a41e:	6023      	str	r3, [r4, #0]
 800a420:	bd38      	pop	{r3, r4, r5, pc}
 800a422:	bf00      	nop
 800a424:	200061b4 	.word	0x200061b4

0800a428 <_isatty_r>:
 800a428:	b538      	push	{r3, r4, r5, lr}
 800a42a:	4d06      	ldr	r5, [pc, #24]	@ (800a444 <_isatty_r+0x1c>)
 800a42c:	2300      	movs	r3, #0
 800a42e:	4604      	mov	r4, r0
 800a430:	4608      	mov	r0, r1
 800a432:	602b      	str	r3, [r5, #0]
 800a434:	f7f8 f975 	bl	8002722 <_isatty>
 800a438:	1c43      	adds	r3, r0, #1
 800a43a:	d102      	bne.n	800a442 <_isatty_r+0x1a>
 800a43c:	682b      	ldr	r3, [r5, #0]
 800a43e:	b103      	cbz	r3, 800a442 <_isatty_r+0x1a>
 800a440:	6023      	str	r3, [r4, #0]
 800a442:	bd38      	pop	{r3, r4, r5, pc}
 800a444:	200061b4 	.word	0x200061b4

0800a448 <_sbrk_r>:
 800a448:	b538      	push	{r3, r4, r5, lr}
 800a44a:	4d06      	ldr	r5, [pc, #24]	@ (800a464 <_sbrk_r+0x1c>)
 800a44c:	2300      	movs	r3, #0
 800a44e:	4604      	mov	r4, r0
 800a450:	4608      	mov	r0, r1
 800a452:	602b      	str	r3, [r5, #0]
 800a454:	f7f8 f97e 	bl	8002754 <_sbrk>
 800a458:	1c43      	adds	r3, r0, #1
 800a45a:	d102      	bne.n	800a462 <_sbrk_r+0x1a>
 800a45c:	682b      	ldr	r3, [r5, #0]
 800a45e:	b103      	cbz	r3, 800a462 <_sbrk_r+0x1a>
 800a460:	6023      	str	r3, [r4, #0]
 800a462:	bd38      	pop	{r3, r4, r5, pc}
 800a464:	200061b4 	.word	0x200061b4

0800a468 <_realloc_r>:
 800a468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a46c:	4607      	mov	r7, r0
 800a46e:	4614      	mov	r4, r2
 800a470:	460d      	mov	r5, r1
 800a472:	b921      	cbnz	r1, 800a47e <_realloc_r+0x16>
 800a474:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a478:	4611      	mov	r1, r2
 800a47a:	f7ff bb2b 	b.w	8009ad4 <_malloc_r>
 800a47e:	b92a      	cbnz	r2, 800a48c <_realloc_r+0x24>
 800a480:	f7ff fabc 	bl	80099fc <_free_r>
 800a484:	4625      	mov	r5, r4
 800a486:	4628      	mov	r0, r5
 800a488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a48c:	f000 f81a 	bl	800a4c4 <_malloc_usable_size_r>
 800a490:	4284      	cmp	r4, r0
 800a492:	4606      	mov	r6, r0
 800a494:	d802      	bhi.n	800a49c <_realloc_r+0x34>
 800a496:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a49a:	d8f4      	bhi.n	800a486 <_realloc_r+0x1e>
 800a49c:	4621      	mov	r1, r4
 800a49e:	4638      	mov	r0, r7
 800a4a0:	f7ff fb18 	bl	8009ad4 <_malloc_r>
 800a4a4:	4680      	mov	r8, r0
 800a4a6:	b908      	cbnz	r0, 800a4ac <_realloc_r+0x44>
 800a4a8:	4645      	mov	r5, r8
 800a4aa:	e7ec      	b.n	800a486 <_realloc_r+0x1e>
 800a4ac:	42b4      	cmp	r4, r6
 800a4ae:	4622      	mov	r2, r4
 800a4b0:	4629      	mov	r1, r5
 800a4b2:	bf28      	it	cs
 800a4b4:	4632      	movcs	r2, r6
 800a4b6:	f7ff fa92 	bl	80099de <memcpy>
 800a4ba:	4629      	mov	r1, r5
 800a4bc:	4638      	mov	r0, r7
 800a4be:	f7ff fa9d 	bl	80099fc <_free_r>
 800a4c2:	e7f1      	b.n	800a4a8 <_realloc_r+0x40>

0800a4c4 <_malloc_usable_size_r>:
 800a4c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4c8:	1f18      	subs	r0, r3, #4
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	bfbc      	itt	lt
 800a4ce:	580b      	ldrlt	r3, [r1, r0]
 800a4d0:	18c0      	addlt	r0, r0, r3
 800a4d2:	4770      	bx	lr

0800a4d4 <_init>:
 800a4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4d6:	bf00      	nop
 800a4d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4da:	bc08      	pop	{r3}
 800a4dc:	469e      	mov	lr, r3
 800a4de:	4770      	bx	lr

0800a4e0 <_fini>:
 800a4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4e2:	bf00      	nop
 800a4e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4e6:	bc08      	pop	{r3}
 800a4e8:	469e      	mov	lr, r3
 800a4ea:	4770      	bx	lr
