

================================================================
== Vitis HLS Report for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'
================================================================
* Date:           Sun Nov  3 13:42:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      510|      510|  5.100 us|  5.100 us|  510|  510|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_1_VITIS_LOOP_79_2  |      508|      508|        10|          1|          1|   500|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    197|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|      99|     88|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    179|    -|
|Register         |        -|    -|     182|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     281|    528|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------+--------------------+---------+----+----+----+-----+
    |mul_5ns_7ns_11_1_1_U87  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  33|    0|
    |urem_5ns_4ns_3_9_1_U88  |urem_5ns_4ns_3_9_1  |        0|   0|  99|  55|    0|
    +------------------------+--------------------+---------+----+----+----+-----+
    |Total                   |                    |        0|   0|  99|  88|    0|
    +------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln78_2_fu_290_p2               |         +|   0|  0|  14|           9|           1|
    |add_ln78_fu_368_p2                 |         +|   0|  0|  13|           5|           1|
    |add_ln79_fu_349_p2                 |         +|   0|  0|  13|           5|           1|
    |add_ln84_fu_407_p2                 |         +|   0|  0|  14|           7|           7|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_477                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_480                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_483                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_486                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_489                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_492                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_284_p2                |      icmp|   0|  0|  14|           9|           5|
    |icmp_ln79_fu_299_p2                |      icmp|   0|  0|  13|           5|           4|
    |icmp_ln82_fu_343_p2                |      icmp|   0|  0|  39|          32|          32|
    |ult_fu_393_p2                      |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state10_pp0_stage0_iter9  |        or|   0|  0|   2|           1|           1|
    |ap_condition_318                   |        or|   0|  0|   2|           1|           1|
    |ap_condition_323                   |        or|   0|  0|   2|           1|           1|
    |or_ln82_fu_418_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln78_2_fu_374_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln78_fu_305_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |rev_fu_398_p2                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln82_fu_413_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 197|         120|         106|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                   | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load                                      |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load                                                   |   9|          2|    5|         10|
    |connect_1_blk_n                                                           |   9|          2|    1|          2|
    |connect_2_blk_n                                                           |   9|          2|    1|          2|
    |i_6_fu_106                                                                |   9|          2|    5|         10|
    |indvar_flatten_fu_110                                                     |   9|          2|    9|         18|
    |j_fu_102                                                                  |   9|          2|    5|         10|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1  |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1  |  14|          3|    8|         24|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                     | 179|         39|   93|        242|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln84_reg_504                  |   7|   0|    7|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_6_fu_106                        |   5|   0|    5|          0|
    |icmp_ln79_reg_484                 |   1|   0|    1|          0|
    |icmp_ln82_reg_499                 |   1|   0|    1|          0|
    |indvar_flatten_fu_110             |   9|   0|    9|          0|
    |j_fu_102                          |   5|   0|    5|          0|
    |or_ln82_reg_509                   |   1|   0|    1|          0|
    |tmp_reg_494                       |   3|   0|    3|          0|
    |trunc_ln79_reg_513                |   3|   0|    3|          0|
    |add_ln84_reg_504                  |  64|  32|    7|          0|
    |or_ln82_reg_509                   |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 182|  64|   62|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|                                    RTL Ports                                   | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                                                                          |   in|    1|  ap_ctrl_hs|             SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_rst                                                                          |   in|    1|  ap_ctrl_hs|             SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_start                                                                        |   in|    1|  ap_ctrl_hs|             SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_done                                                                         |  out|    1|  ap_ctrl_hs|             SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_idle                                                                         |  out|    1|  ap_ctrl_hs|             SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|ap_ready                                                                        |  out|    1|  ap_ctrl_hs|             SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2|  return value|
|connect_1_dout                                                                  |   in|   32|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_num_data_valid                                                        |   in|    7|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_fifo_cap                                                              |   in|    7|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_empty_n                                                               |   in|    1|     ap_fifo|                                                              connect_1|       pointer|
|connect_1_read                                                                  |  out|    1|     ap_fifo|                                                              connect_1|       pointer|
|connect_2_din                                                                   |  out|   32|     ap_fifo|                                                              connect_2|       pointer|
|connect_2_num_data_valid                                                        |   in|    3|     ap_fifo|                                                              connect_2|       pointer|
|connect_2_fifo_cap                                                              |   in|    3|     ap_fifo|                                                              connect_2|       pointer|
|connect_2_full_n                                                                |   in|    1|     ap_fifo|                                                              connect_2|       pointer|
|connect_2_write                                                                 |  out|    1|     ap_fifo|                                                              connect_2|       pointer|
|valIn_a_29                                                                      |   in|   32|     ap_none|                                                             valIn_a_29|        scalar|
|mul_ln75_2                                                                      |   in|   32|     ap_none|                                                             mul_ln75_2|        scalar|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1  |  out|    7|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1       |  out|    1|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1        |  out|    8|   ap_memory|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10|         array|
+--------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

