{
  "name": "adolph-align",
  "displayName": "Adolph-Align",
  "description": "code align",
  "publisher": "AdolphWang",
  "version": "1.1.0",
  "engines": {
    "vscode": "^1.50.0"
  },
  "categories": [
    "Formatters"
  ],
  "icon": "icon.png",
  "activationEvents": [
    "workspaceContains:**/*.v",
    "onView:adolphAlignView",
    "onLanguage:verilog",
    "onLanguage:vhdl",
    "onCommand:extension.alignVerilogCode",
    "onCommand:adolph-align.generateInstance"
  ],
  "main": "./out/extension.js",
  "contributes": {
    "commands": [
      {
        "command": "adolph-align.left",
        "title": "Align Left (parentheses content)"
      },
      {
        "command": "adolph-align.center",
        "title": "Align Center (parentheses content)"
      },
      {
        "command": "adolph-align.right",
        "title": "Align Right (parentheses content)"
      },
      {
        "command": "adolph-align.align",
        "title": "Align Verilog Code"
      },
      {
        "command": "verilogFileTree.refresh",
        "title": "Refresh Verilog File Tree"
      },
      {
        "command": "verilogTree.openContainingFolder",
        "title": "在文件夹中显示"
      }
    ],
    "languages": [
      {
        "id": "verilog",
        "extensions": [".v"]
      },
      {
        "id": "vhdl",
        "extensions": [".vhd", ".vhdl"]
      }
    ],
    "keybindings": [
      {
        "command": "adolph-align.left",
        "key": "alt+l",
        "when": "editorTextFocus"
      },
      {
        "command": "adolph-align.center",
        "key": "alt+c",
        "when": "editorTextFocus"
      },
      {
        "command": "adolph-align.right",
        "key": "alt+r",
        "when": "editorTextFocus"
      },
      {
        "command": "adolph-align.align",
        "key": "alt+a",
        "when": "editorTextFocus"
      }
    ],
    "snippets": [
      {
        "language": "verilog",
        "path": "./snippets/verilog.json"
      },
      {
        "language": "vhdl",
        "path": "./snippets/vhdl.json"
      }
    ],
    "configuration": {
      "title": "Adolph-Verilog-Align",
      "properties": {
        "adolphAlign.port_num2": {
          "type": "number",
          "default": 16,
          "description": "Port: 行首到 signed/unsigned 左侧的距离"
        },
        "adolphAlign.port_num3": {
          "type": "number",
          "default": 25,
          "description": "Port: 行首到 位宽左侧“[”之间的距离"
        },
        "adolphAlign.port_num4": {
          "type": "number",
          "default": 50,
          "description": "Port: 行首到 信号左侧的距离"
        },
        "adolphAlign.port_num5": {
          "type": "number",
          "default": 80,
          "description": "Port: 行首到  , ; 的长度"
        },
        "adolphAlign.signal_num2": {
          "type": "number",
          "default": 16,
          "description": "变量: 行首到 signed/unsigned 左侧的距离"
        },
        "adolphAlign.signal_num3": {
          "type": "number",
          "default": 25,
          "description": "变量: 行首到 位宽左侧的距离"
        },
        "adolphAlign.signal_num4": {
          "type": "number",
          "default": 50,
          "description": "变量: 行首到 变量左侧的距离"
        },
        "adolphAlign.signal_num5": {
          "type": "number",
          "default": 80,
          "description": "变量: 行首到 ; 的距离"
        },
        "adolphAlign.param_num2": {
          "type": "number",
          "default": 40,
          "description": "参数: 行首到 参数信号左侧的距离"
        },
        "adolphAlign.param_num3": {
          "type": "number",
          "default": 55,
          "description": "参数: 行首到 = 的距离"
        },
        "adolphAlign.param_num4": {
          "type": "number",
          "default": 80,
          "description": "参数: 行首到 行首到 ; 或 , 或 // 的距离"
        },
        "adolphAlign.assign_num2": {
          "type": "number",
          "default": 12,
          "description": "assign: 行首到 变量左侧的距离"
        },
        "adolphAlign.assign_num3": {
          "type": "number",
          "default": 30,
          "description": "assign: 行首到  “=” 的距离"
        },
        "adolphAlign.assign_num4": {
          "type": "number",
          "default": 80,
          "description": "assign: 行首到 “;” 的距离"
        },
        "adolphAlign.inst_num2": {
          "type": "number",
          "default": 40,
          "description": "实例化: 行首到“（”的距离"
        },
        "adolphAlign.inst_num3": {
          "type": "number",
          "default": 80,
          "description": "实例化: 行首到“）”的距离"
        },
        "adolphAlign.upbound": {
          "type": "number",
          "default": 2,
          "description": "位宽 [:] 内的上限空格数"
        },
        "adolphAlign.lowbound": {
          "type": "number",
          "default": 2,
          "description": "位宽 [:] 内的下限空格数"
        },
        "adolphAlign.preprocessor_col1": {
          "type": "number",
          "default": 12,
          "description": "预编译指令 信号名对齐位置"
        },
        "adolphAlign.preprocessor_col2": {
          "type": "number",
          "default": 24,
          "description": "预编译指令 字符串对齐位置"
        },
        "adolphAlign.always_lvalue_align": {
          "type": "number",
          "default": 28,
          "description": "always进程块 变量左值对齐位置"
        },
        "adolphAlign.always_op_align": {
          "type": "number",
          "default": 32,
          "description": "always进程块 赋值符号对齐位置"
        },
        "adolphAlign.always_comment_align": {
          "type": "number",
          "default": 80,
          "description": "always进程块 行尾注释对齐位置"
        },        
        "adolphAlign.case_colon_align": {
          "type": "number",
          "default": 20,
          "description": "case 条件变量到“:”列对齐位置"
        },
        "adolphAlign.fallbackIndentSize": {
          "type": "number",
          "default": 4,
          "description": "回退缩进大小"
        },
        "adolphAlign.alignPorts": {
          "type": "boolean",
          "default": true,
          "description": "Whether to align port declarations."
        },
        "adolphAlign.alignParameters": {
          "type": "boolean",
          "default": true,
          "description": "Whether to align parameter declarations."
        },
        "adolphAlign.alignVariables": {
          "type": "boolean",
          "default": true,
          "description": "Whether to align variable declarations."
        },
        "adolphAlign.alignSpaces": {
          "type": "number",
          "default": 4,
          "description": "Number of spaces to use for alignment."
        }
      }
    },
    "files": [
      "src",
      "resources"
    ],
    "viewsContainers": {
      "activitybar": [
        {
          "id": "verilogFileTreeContainer",
          "title": "Verilog File Tree",
          "icon": "./container.png"
        }
      ]
    },
    "views": {
      "verilogFileTreeContainer": [
        {
          "icon": "./container.png",
          "id": "verilogFileTree",
          "name": "Verilog File Tree"
        }
      ]
    },
    "menus": {
      "view/title": [
        {
          "command": "verilogFileTree.refresh",
          "group": "navigation",
          "when": "view == verilogFileTree"
        }
      ],
      "view/item/context": [
        {
          "command": "verilogTree.openContainingFolder",
          "when": "viewItem == normalModule",
          "group": "navigation"
        }
      ]
    }
  },
  "repository": {
    "type": "github 仓库",
    "url": "https://github.com/Qingling996/adolph-align"
  },
  "scripts": {
    "vscode:prepublish": "npm run compile",
    "compile": "tsc -p ./",
    "watch": "tsc -watch -p ./",
    "pretest": "npm run compile",
    "test": "node ./out/test/runTest.js"
  },
  "devDependencies": {
    "@types/mocha": "^10.0.10",
    "@types/node": "^22.15.18",
    "@types/vscode": "^1.50.0",
    "typescript": "^4.9.5",
    "vscode-test": "^1.4.0"
  }
}
