<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="avalon_split_multibit_conduit_10/sim/sp_cstart_avalon_split_multibit_conduit_10_dlmo3na.sv"
   type="SYSTEM_VERILOG"
   library="avalon_split_multibit_conduit_10" />
 <file
   path="sim/sp_cstart.v"
   type="VERILOG"
   library="sp_cstart"
   hasInlineConfiguration="true" />
 <topLevel name="sp_cstart.sp_cstart" />
 <deviceFamily name="cyclone10gx" />
 <device name="10CX220YF780I5G" />
</simPackage>
