# Info: [9566]: Logging session transcript to file /home/rsawhney/ece327/ece327/lab3/precision.log
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux rsawhney@eceLinux2.uwaterloo.ca #1 SMP Tue Jun 10 17:49:56 EDT 2014 2.6.18-371.9.1.el5 x86_64
//  
//  Start time Sun Jun 15 01:06:11 2014
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /home/rsawhney/ece327/ece327/lab3/precision.log
# Info: [9575]: Results directory: /home/rsawhney/ece327/ece327/lab3/uw_tmp/
# Info: [9569]: Moving session transcript to file /home/rsawhney/ece327/ece327/lab3/uw_tmp/precision.log
# Info: [15291]:  Setting up the design to use synthesis library "cycloneii.syn"
# Info: [566]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info:  Setting Part to: "EP2C35F672C"
# Info:  Setting Process to: "7"
# Info: USING DESIGN ARCH
# Info: [3021]: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [618]: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2008a.22
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2008a.22
# Info: [42502]: Analyzing input file "/home/rsawhney/ece327/ece327/lab3/mem.vhd" ...
# Info: [42502]: Analyzing input file "/home/rsawhney/ece327/ece327/lab3/lab3.vhd" ...
# Info: [641]: Current working directory: /home/rsawhney/ece327/ece327/lab3/uw_tmp/.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:40:04
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:46:53
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.lab3(main): Pre-processing...
# Info: [44506]: Module work.mem(main){generic map (data_width => 8 addr_width => 4)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': mem.mem depth = 16, width = 8'.
# Info: [44508]: Module work.mem(main){generic map (data_width => 8 addr_width => 4)}: Compiling...
# Info: [44523]: Root Module work.lab3(main): Compiling...
# Warning: [45668]: "/home/rsawhney/ece327/ece327/lab3/lab3.vhd", line 98: The comparison operator has been optimized to constant.
# Info: [44838]: "/home/rsawhney/ece327/ece327/lab3/lab3.vhd", line 99: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "p_counter".
# Info: [44838]: "/home/rsawhney/ece327/ece327/lab3/lab3.vhd", line 114: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_9" inferred for node "counter".
# Info: [44838]: "/home/rsawhney/ece327/ece327/lab3/lab3.vhd", line 118: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_cnt_en_0_4" inferred for node "col".
# Warning: [45732]: "/home/rsawhney/ece327/ece327/lab3/lab3.vhd", line 28: Net p[8:0] is unused after optimization
# Warning: [45732]: "/home/rsawhney/ece327/ece327/lab3/lab3.vhd", line 10: Net i_data[7:0] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 4, Inferred (Modgen/Selcounter/AddSub) : 4 (3 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44835]: Total CPU time taken for compilation: 0.0 secs.
# Info: [44856]: Total lines of RTL compiled: 261.
# Info: [44513]: Overall running time 0.0 secs.
# Info: [641]: Current working directory: /home/rsawhney/ece327/ece327/lab3/uw_tmp/.
# Info: [644]: Finished compiling design.
# Info: -- Saving the design database in uw_tmp/lab3_gate.xdb
# Info: [3026]: Writing file: uw_tmp/lab3_gate.vhd.
# Info: Info, Command 'auto_write' finished successfully
# Info: [641]: Current working directory: /home/rsawhney/ece327/ece327/lab3/uw_tmp/.
# Info: [15002]: Optimizing design view:.work.lab3.main
# Info: [12041]: -- Running timing characterization...
# Info: [15112]: 8 DFFs were moved to top level for I/O mapping.
# Info: [15111]: 8 I/O registers on critical path unpacked.
# Info: -- Saving the design database in /home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3.xdb
# Info: [3026]: Writing file: /home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3.edf.
# Info: Info, Writing xrf file '/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3.xrf'
# Info: [3026]: Writing file: /home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3.xrf.
# Info: -- Writing file /home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3.tcl
# Info: exq_pr_compile_project gen_vcf lab3 1
# Info: [644]: Finished synthesizing design.
# Info: [11019]: Total CPU time taken for synthesis: 0.3 secs.
# Info: [11020]: Overall running time 0.5 secs.
# Info: /home/rsawhney/ece327/ece327/lab3/uw_tmp/precision_tech.sdc
# Info: -- Saving the design database in uw_tmp/lab3_logic.xdb
# Info: [3026]: Writing file: uw_tmp/lab3_logic.vhd.
# Info: Info, Writing xrf file 'uw_tmp/lab3_logic.xrf'
# Info: [3026]: Writing file: uw_tmp/lab3_logic.xrf.
# Info: Info, Command 'auto_write' finished successfully
# Info: clk
# Info: -- Saving the design database in uw_tmp/lab3_logic.xdb
# Info: [3026]: Writing file: uw_tmp/lab3_logic.v.
# Info: Warning, Moving uw_tmp/lab3_logic.xrf to uw_tmp/mgc_old_lab3_logic.xrf as uw_tmp/lab3_logic.xrf exists
# Info: [3026]: Writing file: uw_tmp/lab3_logic.xrf.
# Info: Info, Command 'auto_write' finished successfully
# Info: *** logic synthesis succeeded ***
