
# APB-Based SPI Project â€“ UVM Verification

---

## 1.Project Description (Design + Verification)

### APB-Based SPI Controller â€“ RTL Design & UVM Verification

This project implements a **Serial Peripheral Interface (SPI) Controller integrated with an AMBA APB (Advanced Peripheral Bus) slave interface**. It enables a processor or host to communicate with SPI-based peripherals using memory-mapped register access.

The project demonstrates a **complete IP development and verification flow**, including:

* Verilog RTL design
* SystemVerilog UVM-based verification
* Register Abstraction Layer (RAL)
* Functional, code, and assertion coverage closure
* Linting and synthesis validation

---

## ðŸ§± Block Architecture

```
   +------------------+
   |   APB Master     |
   +------------------+
           |
      APB Bus (PSEL, PENABLE, PADDR, PWDATA...)
           |
   +-----------------------------+
   |    APB-Based SPI Controller |
   |  -------------------------  |
   |  | APB Interface FSM     |  |
   |  | Control Registers     |  |
   |  | Baud Rate Generator   |  |
   |  | slave controller      |  |
   |  -------------------------  |
   +-----------------------------+
           |
   SPI Signals --> MOSI | MISO | SCLK | SS
```

## ðŸ›  Tools & Technologies

| Purpose | Tools Used |
|---------|------------|
| RTL Coding | Verilog HDL |
| Simulation | Xilinx ISE / QuestaSim / VCS simulator|
| Linting | Synopsys VCS spyglass |
| Synthesis | Synopsys Design Compiler |
| coverage anlaysis | VCS verdi / Questasim |

---

## 2. Key FeaturesÂ 

| Feature                    | Description                                    |
| -------------------------- | ---------------------------------------------- |
| APB Slave Interface        | Processor-style register read/write access     |
| SPI Mode Support           | CPOL & CPHA configurable (Modes 0â€“3)           |
| Master / Slave Support     | Configurable SPI operation                     |
| Programmable SCLK          | Baud rate derived from divider registers       |
| Interrupt Support          | Interrupts based on transmit/receive events    |
| Modular RTL Design         | Clean separation of APB, SPI, and clock logic  |
| **UVM-Based Verification** | Reusable, scalable SystemVerilog UVM testbench |
| **RAL Model**              | Register abstraction with frontdoor APB access |
| **Coverage Closure**       | 100% Functional, 100% Code & Assertion coverage |

---


## 3. Verification Folder Structure (UVM)

```
APB_based_SPI_Project/
â”‚
|   â”œâ”€â”€ rtl/
â”‚      â”œâ”€â”€ spi_core.v         //core DUT
â”‚      â”œâ”€â”€ baud_generator.v
â”‚      â”œâ”€â”€ spi_slave_select.v
â”‚      â”œâ”€â”€ shifter.v
â”‚      â”œâ”€â”€ apb_slave.v
â”‚      â”œâ”€â”€ apb_intf.sv
â”‚      â”œâ”€â”€ spi_intf.sv
â”‚      â”œâ”€â”€ apb_defs.v
â”‚      â””â”€â”€ timescale.v
â”‚
â”‚   â”œâ”€â”€ test/         //test class
â”‚      â”œâ”€â”€ test_lib.sv        
â”‚      â””â”€â”€ spi_pkg.sv           
â”‚   
â”‚   â”œâ”€â”€ apb_control/         //apb agent
â”‚      â”œâ”€â”€ apb_xtn.sv
â”‚      â”œâ”€â”€ apb_config.sv         
â”‚      â”œâ”€â”€ apb_seqs.sv
â”‚      â”œâ”€â”€ apb_driver.sv
â”‚      â”œâ”€â”€ apb_monitor.sv
â”‚      â”œâ”€â”€ apb_sequencer.sv
â”‚      â””â”€â”€ apb_agent.sv
â”‚      â””â”€â”€ apb_agent_top.svâ”‚
â”‚   
â”‚   â”œâ”€â”€ spi_control/         //spi agent
â”‚      â”œâ”€â”€ spi_xtn.sv
â”‚      â”œâ”€â”€ spi_config.sv         
â”‚      â”œâ”€â”€ spi_seqs.sv
â”‚      â”œâ”€â”€ spi_driver.sv
â”‚      â”œâ”€â”€ spi_monitor.sv
â”‚      â”œâ”€â”€ spi_sequencer.sv
â”‚      â””â”€â”€ spi_agent.sv
â”‚      â””â”€â”€ spi_agent_top.svâ”‚
â”‚   
â”‚   â”œâ”€â”€ tb/                  //environment
â”‚      â”œâ”€â”€ env_config.sv
â”‚      â”œâ”€â”€ virtual_sequence.sv
â”‚      â”œâ”€â”€ virtual_sequencer.sv
â”‚      â”œâ”€â”€ scoreboard.sv
â”‚      â””â”€â”€ environment.sv
â”‚      â””â”€â”€ top.sv
â”‚   
â”‚   â”œâ”€â”€ ral_control/            // RAL model
â”‚      â”œâ”€â”€ spi_registers.sv     
â”‚      â””â”€â”€ spi_registers_block.sv
â”‚   
â”‚   â””â”€â”€ sim/
â”‚       â”œâ”€â”€ Makefile          //all related simulation files
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ block_diagram.png
â”‚   â”œâ”€â”€ register_map.pdf
â”‚   â””â”€â”€ coverage_results.png
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE


      rtl2 is logically same as rtl but code is different...
```

---

## 4. UVM Verification Environment â€“ Block Diagram

```
                           +----------------------+
                           |      UVM Test        |
                           |  (apb_spi_test)     |
                           +----------+-----------+
                                      |
                                      v
                           +----------------------+
                           |   UVM Environment    |
                           |  (apb_spi_env)       |
                           +----------+-----------+
                                      |
        ----------------------------------------------------------------
        |                              |                               |
        v                              v                               v
+-------------------+        +-------------------+          +----------------------+
|   APB Agent       |        |    SPI Agent      |          |     Scoreboard       |
|                   |        |                   |          |                      |
| +---------------+ |        | +---------------+ |          |  APB vs SPI Data     |
| | APB Sequencer | |        | | SPI Sequencer | |          |  Comparison          |
| +-------+-------+ |        | +-------+-------+ |          |                      |
|         |         |        |         |         |          +----------------------+
| +-------v-------+ |        | +-------v-------+ |
| | APB Driver    | |        | | SPI Driver    | |
| +-------+-------+ |        | +-------+-------+ |
|         |         |        |         |         |
| +-------v-------+ |        | +-------v-------+ |
| | APB Monitor   | |        | | SPI Monitor   | |
| +-------+-------+ |        | +-------+-------+ |
+---------|---------+        +---------|---------+
          |                            |
          |                            |
          v                            v
   +-------------+              +-------------+
   |   APB IF    |              |   SPI IF    |
   +------+------+              +------+------+
          |                            |
          v                            v
   +-------------------------------------------+
   |              DUT (APB SPI)                |
   |                                           |
   |  APB Interface | SPI Core | Clock Gen     |
   +-------------------------------------------+

        ------------------------------------------------------------
        |                                                          |
        v                                                          v
+----------------------+                              +----------------------+
|   RAL (Reg Model)    |                              | Functional Coverage  |
|  (apb_spi_reg_block)|                              |  & Assertions        |
+----------------------+                              +----------------------+
```

---

## 5. Coverage Summary

| Coverage Type       | Achieved |
| ------------------- | -------- |
| Functional Coverage | 100%     |
| Code Coverage       | 100%     |
| Assertion Coverage  | 100%     |

---

```
## ðŸ§ª Verification

The APB-based SPI controller is verified using a SystemVerilog UVM testbench. The environment includes APB and SPI agents, RAL-based register modeling, scoreboarding, functional coverage, and protocol assertions. High coverage closure ensures correctness across normal, corner, and error scenarios. Regarding to testplan and the verification plan those are included in docs folder
```

---

**Author:** --->  MaheswarReddy-21

If you like this project or want to collaborate â€” feel free to connect!


