#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov 14 00:48:21 2022
# Process ID: 2252
# Current directory: C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent584 C:\Users\doinc\Desktop\其它文件\my_ldpc\ldpc_fifo\ldpc_fifo.xpr
# Log file: C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/vivado.log
# Journal file: C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/users/doinc/desktop/my_ldpc/component.xml', nor could it be found using path 'C:/users/doinc/desktop/my_ldpc/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/users/doinc/desktop/my_ldpc', nor could it be found using path 'C:/users/doinc/desktop/my_ldpc'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/users/doinc/desktop/my_ldpc'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/fpga/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 873.469 ; gain = 141.438
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/fpga/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/H1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/rom1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/H2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/rom2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/H4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/rom4.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/h3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/rom3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H4/H4_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H4
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/h3/h3_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h3
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H2/H2_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H1/H1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray__1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_single
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_single__1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst__1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_1_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_as
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/Desktop/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/new/fifo_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ldpc_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2421] module glbl is previously defined, ignoring this definition [C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/fpga/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 61357b3e9e6d41d5baa79e4decdad265 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=18,CLKIN...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_gray
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_gray__1
Compiling module xil_defaultlib.fifo_generator_0_clk_x_pntrs
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.fifo_generator_0_compare_1
Compiling module xil_defaultlib.fifo_generator_0_compare_2
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.fifo_generator_0_rd_status_flags...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.fifo_generator_0_rd_bin_cntr
Compiling module xil_defaultlib.fifo_generator_0_rd_logic
Compiling module xil_defaultlib.fifo_generator_0_compare
Compiling module xil_defaultlib.fifo_generator_0_compare_0
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.fifo_generator_0_wr_status_flags...
Compiling module xil_defaultlib.fifo_generator_0_wr_bin_cntr
Compiling module xil_defaultlib.fifo_generator_0_wr_logic
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_pri...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_pri...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_pri...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_pri...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_gen...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_top
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_v8_...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_v8_...
Compiling module xil_defaultlib.fifo_generator_0_memory
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_single
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_single_...
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0_reset_blk_ramfi...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_control
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010000001...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000100...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000010...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100000...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000100...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000010...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000100...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000010...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H1_blk_mem_gen_prim_width__param...
Compiling module xil_defaultlib.H1_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.H1_blk_mem_gen_top
Compiling module xil_defaultlib.H1_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.H1_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.H1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010000001...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010010000...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000001...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110000...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000101...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000010...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100000...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010010000...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000100...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100010...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100100...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100010...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H2_blk_mem_gen_prim_width__param...
Compiling module xil_defaultlib.H2_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.H2_blk_mem_gen_top
Compiling module xil_defaultlib.H2_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.H2_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.H2
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000010...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000100...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000100...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101001100...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000010...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000001...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000100...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.h3_blk_mem_gen_prim_width__param...
Compiling module xil_defaultlib.h3_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.h3_blk_mem_gen_top
Compiling module xil_defaultlib.h3_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.h3_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.h3
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b011000101...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000100...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010001000...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000010...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000010...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100010...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000010...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100000...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000100...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000010...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_wrapper_init...
Compiling module xil_defaultlib.H4_blk_mem_gen_prim_width__param...
Compiling module xil_defaultlib.H4_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.H4_blk_mem_gen_top
Compiling module xil_defaultlib.H4_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.H4_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.H4
Compiling module xil_defaultlib.encode
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.ldpc_control
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 14 00:50:24 2022...
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:01:08 . Memory (MB): peak = 1066.262 ; gain = 23.820
INFO: [USF-XSim-69] 'elaborate' step finished in '67' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/doinc/Desktop/my_ldpc/my_code/code/data.dat referenced on C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sim_1/new/top_tb.v at line 56 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1069.730 ; gain = 35.191
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200us
WARNING: File C:/Users/doinc/Desktop/my_ldpc/my_code/code/data.dat referenced on C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sim_1/new/top_tb.v at line 56 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1077.297 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 00:51:56 2022...
