<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="tools.cpp:17:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="A_BUS" VarName="Conv_MM_A" LoopLoc="tools.cpp:17:19" LoopName="VITIS_LOOP_17_4" ParentFunc="top(ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.i.load.5" OrigAccess-DebugLoc="tools.cpp:21:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="tools.cpp:36:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="A_BUS" VarName="Conv_MM_A" LoopLoc="tools.cpp:36:19" LoopName="VITIS_LOOP_36_7" ParentFunc="top(ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" Length="variable" Direction="read" AccessID="scevgep259seq" OrigID="for.inc49.i.load.7" OrigAccess-DebugLoc="tools.cpp:40:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="tools.cpp:14:19" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="A_BUS" VarName="Conv_MM_A" LoopLoc="tools.cpp:14:19" LoopName="VITIS_LOOP_14_3" ParentFunc="top(ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="scevgepseq" OrigAccess-DebugLoc="tools.cpp:17:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="tools.cpp:33:19" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="A_BUS" VarName="Conv_MM_A" LoopLoc="tools.cpp:33:19" LoopName="VITIS_LOOP_33_6" ParentFunc="top(ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="scevgep259seq" OrigAccess-DebugLoc="tools.cpp:36:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="tools.cpp:229:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="CONV_BUS" VarName="Conv_Weight" LoopLoc="tools.cpp:229:20" LoopName="VITIS_LOOP_229_4" ParentFunc="ConvertWeightToStream(ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, unsigned int, unsigned int, unsigned int, unsigned int, bool)" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="tools.cpp:233:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="tools.cpp:249:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="MM_BUS" VarName="MM_Weight" LoopLoc="tools.cpp:249:20" LoopName="VITIS_LOOP_249_7" ParentFunc="ConvertWeightToStream(ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, unsigned int, unsigned int, unsigned int, unsigned int, bool)" Length="variable" Direction="read" AccessID="scevgep1seq" OrigID="for.inc61.load.7" OrigAccess-DebugLoc="tools.cpp:253:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="tools.cpp:226:35" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="CONV_BUS" VarName="Conv_Weight" LoopLoc="tools.cpp:226:35" LoopName="VITIS_LOOP_226_3" ParentFunc="ConvertWeightToStream(ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="scevgepseq" OrigAccess-DebugLoc="tools.cpp:229:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="tools.cpp:246:20" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="MM_BUS" VarName="MM_Weight" LoopLoc="tools.cpp:246:20" LoopName="VITIS_LOOP_246_6" ParentFunc="ConvertWeightToStream(ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="scevgep1seq" OrigAccess-DebugLoc="tools.cpp:249:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="tools.cpp:17:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="A_BUS" VarName="Conv_MM_A" LoopLoc="tools.cpp:17:19" LoopName="VITIS_LOOP_17_4" ParentFunc="top(ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="scevgepseq" OrigAccess-DebugLoc="tools.cpp:17:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="tools.cpp:36:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="A_BUS" VarName="Conv_MM_A" LoopLoc="tools.cpp:36:19" LoopName="VITIS_LOOP_36_7" ParentFunc="top(ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="scevgep259seq" OrigAccess-DebugLoc="tools.cpp:36:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="tools.cpp:229:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="CONV_BUS" VarName="Conv_Weight" LoopLoc="tools.cpp:229:20" LoopName="VITIS_LOOP_229_4" ParentFunc="ConvertWeightToStream(ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="scevgepseq" OrigAccess-DebugLoc="tools.cpp:229:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="tools.cpp:249:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="MM_BUS" VarName="MM_Weight" LoopLoc="tools.cpp:249:20" LoopName="VITIS_LOOP_249_7" ParentFunc="ConvertWeightToStream(ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="scevgep1seq" OrigAccess-DebugLoc="tools.cpp:249:20" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="tools.cpp:229:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_229_4' has been inferred on bundle 'CONV_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="CONV_BUS" LoopLoc="tools.cpp:229:20" LoopName="VITIS_LOOP_229_4" Length="variable" Width="128" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="tools.cpp:249:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_249_7' has been inferred on bundle 'MM_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="MM_BUS" LoopLoc="tools.cpp:249:20" LoopName="VITIS_LOOP_249_7" Length="variable" Width="128" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="tools.cpp:17:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_17_4' has been inferred on bundle 'A_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="A_BUS" LoopLoc="tools.cpp:17:19" LoopName="VITIS_LOOP_17_4" Length="variable" Width="128" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="tools.cpp:36:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_36_7' has been inferred on bundle 'A_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="A_BUS" LoopLoc="tools.cpp:36:19" LoopName="VITIS_LOOP_36_7" Length="variable" Width="128" Direction="read"/>
</VitisHLS:BurstInfo>

