{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570411401564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570411401577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 19:23:21 2019 " "Processing started: Sun Oct 06 19:23:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570411401577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411401577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off designblock3 -c designblock3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off designblock3 -c designblock3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411401578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570411402831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570411402832 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../Verilog/print7seg.v " "Can't analyze file -- file ../../Verilog/print7seg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570411423339 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "designblock3.v(36) " "Verilog HDL Event Control warning at designblock3.v(36): event expression contains \"\|\" or \"\|\|\"" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 36 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1570411423352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/design_block_3/verilog/designblock3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/design_block_3/verilog/designblock3.v" { { "Info" "ISGN_ENTITY_NAME" "1 designblock3 " "Found entity 1: designblock3" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570411423356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411423356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "designblock3 " "Elaborating entity \"designblock3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570411423425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(14) " "Verilog HDL assignment warning at designblock3.v(14): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411423427 "|designblock3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 designblock3.v(25) " "Verilog HDL assignment warning at designblock3.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411423427 "|designblock3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 designblock3.v(27) " "Verilog HDL assignment warning at designblock3.v(27): truncated value with size 32 to match size of target (4)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411423428 "|designblock3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(49) " "Verilog HDL assignment warning at designblock3.v(49): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411423428 "|designblock3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(50) " "Verilog HDL assignment warning at designblock3.v(50): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411423429 "|designblock3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(51) " "Verilog HDL assignment warning at designblock3.v(51): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411423429 "|designblock3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(54) " "Verilog HDL assignment warning at designblock3.v(54): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411423429 "|designblock3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(55) " "Verilog HDL assignment warning at designblock3.v(55): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411423429 "|designblock3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(56) " "Verilog HDL assignment warning at designblock3.v(56): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411423429 "|designblock3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(60) " "Verilog HDL assignment warning at designblock3.v(60): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411423429 "|designblock3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(61) " "Verilog HDL assignment warning at designblock3.v(61): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411423430 "|designblock3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 designblock3.v(62) " "Verilog HDL assignment warning at designblock3.v(62): truncated value with size 32 to match size of target (1)" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570411423430 "|designblock3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] designblock3.v(4) " "Output port \"LEDR\[9..3\]\" at designblock3.v(4) has no driver" {  } { { "../../Verilog/designblock3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570411423430 "|designblock3"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U0 print7seg3 " "Node instance \"U0\" instantiates undefined entity \"print7seg3\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../Verilog/designblock3.v" "U0" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 21 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570411423631 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U1 print7seg3 " "Node instance \"U1\" instantiates undefined entity \"print7seg3\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../Verilog/designblock3.v" "U1" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570411423631 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U2 print7seg3 " "Node instance \"U2\" instantiates undefined entity \"print7seg3\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../Verilog/designblock3.v" "U2" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 31 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570411423631 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U3 print7seg3 " "Node instance \"U3\" instantiates undefined entity \"print7seg3\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../Verilog/designblock3.v" "U3" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 32 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570411423631 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U4 print7seg3 " "Node instance \"U4\" instantiates undefined entity \"print7seg3\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../Verilog/designblock3.v" "U4" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 33 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570411423631 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U5 print7seg3 " "Node instance \"U5\" instantiates undefined entity \"print7seg3\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../Verilog/designblock3.v" "U5" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_3/Verilog/designblock3.v" 34 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570411423632 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570411423735 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 06 19:23:43 2019 " "Processing ended: Sun Oct 06 19:23:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570411423735 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570411423735 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570411423735 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411423735 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411426138 ""}
