<stg><name>calc</name>


<trans_list>

<trans id="510" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="49" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="59" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="60" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="68" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="69" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="70" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:7  %maxIter_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %maxIter)

]]></Node>
<StgValue><ssdm name="maxIter_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:8  %width_V_read = call i12 @_ssdm_op_Read.s_axilite.i12(i12 %width_V)

]]></Node>
<StgValue><ssdm name="width_V_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:9  %X1_V_read = call i40 @_ssdm_op_Read.s_axilite.i40(i40 %X1_V)

]]></Node>
<StgValue><ssdm name="X1_V_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:10  %Y0_V_read = call i40 @_ssdm_op_Read.s_axilite.i40(i40 %Y0_V)

]]></Node>
<StgValue><ssdm name="Y0_V_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:11  %X0_V_read = call i40 @_ssdm_op_Read.s_axilite.i40(i40 %X0_V)

]]></Node>
<StgValue><ssdm name="X0_V_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:12  %mem_0 = alloca [240 x i16], align 2

]]></Node>
<StgValue><ssdm name="mem_0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:13  %mem_1 = alloca [240 x i16], align 2

]]></Node>
<StgValue><ssdm name="mem_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:14  %mem_2 = alloca [240 x i16], align 2

]]></Node>
<StgValue><ssdm name="mem_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:15  %mem_3 = alloca [240 x i16], align 2

]]></Node>
<StgValue><ssdm name="mem_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:16  %mem_4 = alloca [240 x i16], align 2

]]></Node>
<StgValue><ssdm name="mem_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:17  %mem_5 = alloca [240 x i16], align 2

]]></Node>
<StgValue><ssdm name="mem_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:18  %mem_6 = alloca [240 x i16], align 2

]]></Node>
<StgValue><ssdm name="mem_6"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:19  %mem_7 = alloca [240 x i16], align 2

]]></Node>
<StgValue><ssdm name="mem_7"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="41" op_0_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:27  %lhs_V = sext i40 %X1_V_read to i41

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="41" op_0_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:28  %rhs_V = sext i40 %X0_V_read to i41

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:29  %ret_V_14 = sub nsw i41 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="41" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:30  %tmp_s = zext i12 %width_V_read to i41

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="45" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="44" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="43" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="42" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="41" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="40" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="39" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="38" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="37" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="36" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="35" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="98" st_id="13" stage="34" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="99" st_id="14" stage="33" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="100" st_id="15" stage="32" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="101" st_id="16" stage="31" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="102" st_id="17" stage="30" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="103" st_id="18" stage="29" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="104" st_id="19" stage="28" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="105" st_id="20" stage="27" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="106" st_id="21" stage="26" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="107" st_id="22" stage="25" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="108" st_id="23" stage="24" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="109" st_id="24" stage="23" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="110" st_id="25" stage="22" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="111" st_id="26" stage="21" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="112" st_id="27" stage="20" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="113" st_id="28" stage="19" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="114" st_id="29" stage="18" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="115" st_id="30" stage="17" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="116" st_id="31" stage="16" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="117" st_id="32" stage="15" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="118" st_id="33" stage="14" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="119" st_id="34" stage="13" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="120" st_id="35" stage="12" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="121" st_id="36" stage="11" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="122" st_id="37" stage="10" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="123" st_id="38" stage="9" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="124" st_id="39" stage="8" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="125" st_id="40" stage="7" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="126" st_id="41" stage="6" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="127" st_id="42" stage="5" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="128" st_id="43" stage="4" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="129" st_id="44" stage="3" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="130" st_id="45" stage="2" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="131" st_id="46" stage="1" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:31  %r_V_20 = sdiv i41 %ret_V_14, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="132" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:32  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %r_V_20, i32 40)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="133" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="40" op_0_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:33  %p_Val2_28 = trunc i41 %r_V_20 to i40

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="134" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:34  %p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %r_V_20, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="135" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i40 %X0_V), !map !190

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i40 %Y0_V), !map !196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i40 %X1_V), !map !200

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i12 %width_V), !map !204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i16 %maxIter), !map !208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %buf_r), !map !212

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:6  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @calc_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:20  call void (...)* @_ssdm_op_SpecInterface(i16* %buf_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 7500, [1 x i8]* @p_str2, [4 x i8]* @p_str45, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:21  call void (...)* @_ssdm_op_SpecInterface(i40 %X0_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:22  call void (...)* @_ssdm_op_SpecInterface(i40 %X1_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:23  call void (...)* @_ssdm_op_SpecInterface(i40 %Y0_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:24  call void (...)* @_ssdm_op_SpecInterface(i16 %maxIter, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:25  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:26  call void (...)* @_ssdm_op_SpecInterface(i12 %width_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:35  %tmp_30 = xor i1 %p_Result_21, true

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="150" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:36  %underflow = and i1 %p_Result_s, %tmp_30

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="151" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:37  %brmerge = xor i1 %p_Result_s, %p_Result_21

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="152" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:38  %signbit_i_i_i_i27_0_s = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="signbit_i_i_i_i27_0_s"/></StgValue>
</operation>

<operation id="153" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:39  %brmerge9 = or i1 %p_Result_21, %signbit_i_i_i_i27_0_s

]]></Node>
<StgValue><ssdm name="brmerge9"/></StgValue>
</operation>

<operation id="154" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:40  %p_mux = select i1 %brmerge, i40 549755813887, i40 %p_Val2_28

]]></Node>
<StgValue><ssdm name="p_mux"/></StgValue>
</operation>

<operation id="155" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:41  %p_s = select i1 %underflow, i40 -549755813888, i40 %p_Val2_28

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="156" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:42  %delta_V = select i1 %brmerge9, i40 %p_mux, i40 %p_s

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>

<operation id="157" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:43  %lhs_V_7_cast = zext i12 %width_V_read to i14

]]></Node>
<StgValue><ssdm name="lhs_V_7_cast"/></StgValue>
</operation>

<operation id="158" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:44  %p_shl = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %width_V_read, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="159" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:45  %ret_V = sub i14 %p_shl, %lhs_V_7_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="160" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:46  %height_V = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %ret_V, i32 2, i32 13)

]]></Node>
<StgValue><ssdm name="height_V"/></StgValue>
</operation>

<operation id="161" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:47  %tmp_cast = zext i12 %width_V_read to i24

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="162" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="52" op_0_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:48  %tmp_31 = sext i40 %delta_V to i52

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="163" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="52" op_0_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:49  %lhs_V_8_cast = sext i40 %X0_V_read to i52

]]></Node>
<StgValue><ssdm name="lhs_V_8_cast"/></StgValue>
</operation>

<operation id="164" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="41" op_0_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:50  %rhs_V_4 = sext i40 %delta_V to i41

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="165" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv:51  br label %_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi41ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="166" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi41ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:0  %indvars_iv = phi i24 [ %tmp_cast, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ %indvars_iv_next, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="167" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi41ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1  %p_Val2_29 = phi i40 [ %Y0_V_read, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ %p_0285_2, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="168" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi41ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:2  %t_V_1 = phi i12 [ 0, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ %line_V, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ]

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="169" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi41ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:3  %index = phi i24 [ 0, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ %index_3, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ]

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="170" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi41ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:4  %exitcond = icmp eq i12 %t_V_1, %height_V

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="171" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi41ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1440, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi41ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:6  %line_V = add i12 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="line_V"/></StgValue>
</operation>

<operation id="173" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi41ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:7  br i1 %exitcond, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="176" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2  br label %._crit_edge713.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="178" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge713.0:0  %tmp_V_1 = phi i12 [ %pix_x_V_7, %_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv ], [ 0, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="179" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge713.0:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 240, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge713.0:2  %exitcond3 = icmp eq i12 %tmp_V_1, %width_V_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="181" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge713.0:3  br i1 %exitcond3, label %._crit_edge714.preheader, label %_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="52" op_0_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:1  %r_V = zext i12 %tmp_V_1 to i52

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="183" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:2  %r_V_s = mul nsw i52 %r_V, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="184" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:24  %newIndex2 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %tmp_V_1, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="185" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:28  %pix_x_V_s = or i12 %tmp_V_1, 1

]]></Node>
<StgValue><ssdm name="pix_x_V_s"/></StgValue>
</operation>

<operation id="186" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="52" op_0_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:29  %r_V_1 = zext i12 %pix_x_V_s to i52

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="187" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:30  %r_V_25_1 = mul nsw i52 %r_V_1, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_1"/></StgValue>
</operation>

<operation id="188" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:54  %pix_x_V_1 = or i12 %tmp_V_1, 2

]]></Node>
<StgValue><ssdm name="pix_x_V_1"/></StgValue>
</operation>

<operation id="189" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="52" op_0_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:55  %r_V_2 = zext i12 %pix_x_V_1 to i52

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="190" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:56  %r_V_25_2 = mul nsw i52 %r_V_2, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_2"/></StgValue>
</operation>

<operation id="191" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:80  %pix_x_V_2 = or i12 %tmp_V_1, 3

]]></Node>
<StgValue><ssdm name="pix_x_V_2"/></StgValue>
</operation>

<operation id="192" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="52" op_0_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:81  %r_V_3 = zext i12 %pix_x_V_2 to i52

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="193" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:82  %r_V_25_3 = mul nsw i52 %r_V_3, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_3"/></StgValue>
</operation>

<operation id="194" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:106  %pix_x_V_3 = or i12 %tmp_V_1, 4

]]></Node>
<StgValue><ssdm name="pix_x_V_3"/></StgValue>
</operation>

<operation id="195" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="52" op_0_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:107  %r_V_4 = zext i12 %pix_x_V_3 to i52

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="196" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:108  %r_V_25_4 = mul nsw i52 %r_V_4, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_4"/></StgValue>
</operation>

<operation id="197" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:132  %pix_x_V_4 = or i12 %tmp_V_1, 5

]]></Node>
<StgValue><ssdm name="pix_x_V_4"/></StgValue>
</operation>

<operation id="198" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="52" op_0_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:133  %r_V_5 = zext i12 %pix_x_V_4 to i52

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="199" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:134  %r_V_25_5 = mul nsw i52 %r_V_5, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_5"/></StgValue>
</operation>

<operation id="200" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:158  %pix_x_V_5 = or i12 %tmp_V_1, 6

]]></Node>
<StgValue><ssdm name="pix_x_V_5"/></StgValue>
</operation>

<operation id="201" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="52" op_0_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:159  %r_V_6 = zext i12 %pix_x_V_5 to i52

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="202" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:160  %r_V_25_6 = mul nsw i52 %r_V_6, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_6"/></StgValue>
</operation>

<operation id="203" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:184  %pix_x_V_6 = or i12 %tmp_V_1, 7

]]></Node>
<StgValue><ssdm name="pix_x_V_6"/></StgValue>
</operation>

<operation id="204" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="52" op_0_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:185  %r_V_7 = zext i12 %pix_x_V_6 to i52

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="205" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:186  %r_V_25_7 = mul nsw i52 %r_V_7, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_7"/></StgValue>
</operation>

<operation id="206" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:210  %pix_x_V_7 = add i12 8, %tmp_V_1

]]></Node>
<StgValue><ssdm name="pix_x_V_7"/></StgValue>
</operation>

<operation id="207" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge714.preheader:0  %index_3 = add i24 %tmp_cast, %index

]]></Node>
<StgValue><ssdm name="index_3"/></StgValue>
</operation>

<operation id="208" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge714.preheader:1  br label %._crit_edge714

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="209" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:2  %r_V_s = mul nsw i52 %r_V, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="210" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:30  %r_V_25_1 = mul nsw i52 %r_V_1, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_1"/></StgValue>
</operation>

<operation id="211" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:56  %r_V_25_2 = mul nsw i52 %r_V_2, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_2"/></StgValue>
</operation>

<operation id="212" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:82  %r_V_25_3 = mul nsw i52 %r_V_3, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_3"/></StgValue>
</operation>

<operation id="213" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:108  %r_V_25_4 = mul nsw i52 %r_V_4, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_4"/></StgValue>
</operation>

<operation id="214" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:134  %r_V_25_5 = mul nsw i52 %r_V_5, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_5"/></StgValue>
</operation>

<operation id="215" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:160  %r_V_25_6 = mul nsw i52 %r_V_6, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_6"/></StgValue>
</operation>

<operation id="216" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:186  %r_V_25_7 = mul nsw i52 %r_V_7, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="217" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:2  %r_V_s = mul nsw i52 %r_V, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="218" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:30  %r_V_25_1 = mul nsw i52 %r_V_1, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_1"/></StgValue>
</operation>

<operation id="219" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:56  %r_V_25_2 = mul nsw i52 %r_V_2, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_2"/></StgValue>
</operation>

<operation id="220" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:82  %r_V_25_3 = mul nsw i52 %r_V_3, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_3"/></StgValue>
</operation>

<operation id="221" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:108  %r_V_25_4 = mul nsw i52 %r_V_4, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_4"/></StgValue>
</operation>

<operation id="222" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:134  %r_V_25_5 = mul nsw i52 %r_V_5, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_5"/></StgValue>
</operation>

<operation id="223" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:160  %r_V_25_6 = mul nsw i52 %r_V_6, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_6"/></StgValue>
</operation>

<operation id="224" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:186  %r_V_25_7 = mul nsw i52 %r_V_7, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="225" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:2  %r_V_s = mul nsw i52 %r_V, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="226" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:30  %r_V_25_1 = mul nsw i52 %r_V_1, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_1"/></StgValue>
</operation>

<operation id="227" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:56  %r_V_25_2 = mul nsw i52 %r_V_2, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_2"/></StgValue>
</operation>

<operation id="228" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:82  %r_V_25_3 = mul nsw i52 %r_V_3, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_3"/></StgValue>
</operation>

<operation id="229" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:108  %r_V_25_4 = mul nsw i52 %r_V_4, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_4"/></StgValue>
</operation>

<operation id="230" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:134  %r_V_25_5 = mul nsw i52 %r_V_5, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_5"/></StgValue>
</operation>

<operation id="231" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:160  %r_V_25_6 = mul nsw i52 %r_V_6, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_6"/></StgValue>
</operation>

<operation id="232" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:186  %r_V_25_7 = mul nsw i52 %r_V_7, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="233" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:2  %r_V_s = mul nsw i52 %r_V, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="234" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:30  %r_V_25_1 = mul nsw i52 %r_V_1, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_1"/></StgValue>
</operation>

<operation id="235" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:56  %r_V_25_2 = mul nsw i52 %r_V_2, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_2"/></StgValue>
</operation>

<operation id="236" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:82  %r_V_25_3 = mul nsw i52 %r_V_3, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_3"/></StgValue>
</operation>

<operation id="237" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:108  %r_V_25_4 = mul nsw i52 %r_V_4, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_4"/></StgValue>
</operation>

<operation id="238" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:134  %r_V_25_5 = mul nsw i52 %r_V_5, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_5"/></StgValue>
</operation>

<operation id="239" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:160  %r_V_25_6 = mul nsw i52 %r_V_6, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_6"/></StgValue>
</operation>

<operation id="240" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:186  %r_V_25_7 = mul nsw i52 %r_V_7, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="241" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:2  %r_V_s = mul nsw i52 %r_V, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="242" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="40" op_0_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:3  %tmp_66 = trunc i52 %r_V_s to i40

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="243" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:30  %r_V_25_1 = mul nsw i52 %r_V_1, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_1"/></StgValue>
</operation>

<operation id="244" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="40" op_0_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:31  %tmp_69 = trunc i52 %r_V_25_1 to i40

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="245" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:56  %r_V_25_2 = mul nsw i52 %r_V_2, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_2"/></StgValue>
</operation>

<operation id="246" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="40" op_0_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:57  %tmp_72 = trunc i52 %r_V_25_2 to i40

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="247" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:82  %r_V_25_3 = mul nsw i52 %r_V_3, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_3"/></StgValue>
</operation>

<operation id="248" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="40" op_0_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:83  %tmp_75 = trunc i52 %r_V_25_3 to i40

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="249" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:108  %r_V_25_4 = mul nsw i52 %r_V_4, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_4"/></StgValue>
</operation>

<operation id="250" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="40" op_0_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:109  %tmp_78 = trunc i52 %r_V_25_4 to i40

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="251" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:134  %r_V_25_5 = mul nsw i52 %r_V_5, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_5"/></StgValue>
</operation>

<operation id="252" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="40" op_0_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:135  %tmp_81 = trunc i52 %r_V_25_5 to i40

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="253" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:160  %r_V_25_6 = mul nsw i52 %r_V_6, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_6"/></StgValue>
</operation>

<operation id="254" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="40" op_0_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:161  %tmp_84 = trunc i52 %r_V_25_6 to i40

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="255" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:186  %r_V_25_7 = mul nsw i52 %r_V_7, %tmp_31

]]></Node>
<StgValue><ssdm name="r_V_25_7"/></StgValue>
</operation>

<operation id="256" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="40" op_0_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:187  %tmp_87 = trunc i52 %r_V_25_7 to i40

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="257" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:4  %ret_V_s = add i52 %lhs_V_8_cast, %r_V_s

]]></Node>
<StgValue><ssdm name="ret_V_s"/></StgValue>
</operation>

<operation id="258" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:5  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_s, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="259" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:6  %p_Val2_12 = add i40 %X0_V_read, %tmp_66

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="260" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:7  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_12, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="261" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:8  %tmp = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_s, i32 40, i32 51)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="262" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:9  %p_not = icmp ne i12 %tmp, 0

]]></Node>
<StgValue><ssdm name="p_not"/></StgValue>
</operation>

<operation id="263" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:14  %p_not4 = icmp ne i12 %tmp, -1

]]></Node>
<StgValue><ssdm name="p_not4"/></StgValue>
</operation>

<operation id="264" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:32  %ret_V_21_1 = add i52 %lhs_V_8_cast, %r_V_25_1

]]></Node>
<StgValue><ssdm name="ret_V_21_1"/></StgValue>
</operation>

<operation id="265" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:33  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_1, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="266" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:34  %p_Val2_13_1 = add i40 %X0_V_read, %tmp_69

]]></Node>
<StgValue><ssdm name="p_Val2_13_1"/></StgValue>
</operation>

<operation id="267" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:35  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_1, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="268" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:36  %tmp_34 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_1, i32 40, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="269" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:37  %p_not_1 = icmp ne i12 %tmp_34, 0

]]></Node>
<StgValue><ssdm name="p_not_1"/></StgValue>
</operation>

<operation id="270" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:42  %p_not4_1 = icmp ne i12 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="p_not4_1"/></StgValue>
</operation>

<operation id="271" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:58  %ret_V_21_2 = add i52 %lhs_V_8_cast, %r_V_25_2

]]></Node>
<StgValue><ssdm name="ret_V_21_2"/></StgValue>
</operation>

<operation id="272" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:59  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_2, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="273" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:60  %p_Val2_13_2 = add i40 %X0_V_read, %tmp_72

]]></Node>
<StgValue><ssdm name="p_Val2_13_2"/></StgValue>
</operation>

<operation id="274" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:61  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_2, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="275" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:62  %tmp_35 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_2, i32 40, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="276" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:63  %p_not_2 = icmp ne i12 %tmp_35, 0

]]></Node>
<StgValue><ssdm name="p_not_2"/></StgValue>
</operation>

<operation id="277" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:68  %p_not4_2 = icmp ne i12 %tmp_35, -1

]]></Node>
<StgValue><ssdm name="p_not4_2"/></StgValue>
</operation>

<operation id="278" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:84  %ret_V_21_3 = add i52 %lhs_V_8_cast, %r_V_25_3

]]></Node>
<StgValue><ssdm name="ret_V_21_3"/></StgValue>
</operation>

<operation id="279" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:85  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_3, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="280" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:86  %p_Val2_13_3 = add i40 %X0_V_read, %tmp_75

]]></Node>
<StgValue><ssdm name="p_Val2_13_3"/></StgValue>
</operation>

<operation id="281" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:87  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_3, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="282" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:88  %tmp_36 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_3, i32 40, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="283" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:89  %p_not_3 = icmp ne i12 %tmp_36, 0

]]></Node>
<StgValue><ssdm name="p_not_3"/></StgValue>
</operation>

<operation id="284" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:94  %p_not4_3 = icmp ne i12 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="p_not4_3"/></StgValue>
</operation>

<operation id="285" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:110  %ret_V_21_4 = add i52 %lhs_V_8_cast, %r_V_25_4

]]></Node>
<StgValue><ssdm name="ret_V_21_4"/></StgValue>
</operation>

<operation id="286" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:111  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_4, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="287" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:112  %p_Val2_13_4 = add i40 %X0_V_read, %tmp_78

]]></Node>
<StgValue><ssdm name="p_Val2_13_4"/></StgValue>
</operation>

<operation id="288" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:113  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_4, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="289" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:114  %tmp_37 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_4, i32 40, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="290" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:115  %p_not_4 = icmp ne i12 %tmp_37, 0

]]></Node>
<StgValue><ssdm name="p_not_4"/></StgValue>
</operation>

<operation id="291" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:120  %p_not4_4 = icmp ne i12 %tmp_37, -1

]]></Node>
<StgValue><ssdm name="p_not4_4"/></StgValue>
</operation>

<operation id="292" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:136  %ret_V_21_5 = add i52 %lhs_V_8_cast, %r_V_25_5

]]></Node>
<StgValue><ssdm name="ret_V_21_5"/></StgValue>
</operation>

<operation id="293" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:137  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_5, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="294" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:138  %p_Val2_13_5 = add i40 %X0_V_read, %tmp_81

]]></Node>
<StgValue><ssdm name="p_Val2_13_5"/></StgValue>
</operation>

<operation id="295" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:139  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_5, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="296" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:140  %tmp_38 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_5, i32 40, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="297" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:141  %p_not_5 = icmp ne i12 %tmp_38, 0

]]></Node>
<StgValue><ssdm name="p_not_5"/></StgValue>
</operation>

<operation id="298" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:146  %p_not4_5 = icmp ne i12 %tmp_38, -1

]]></Node>
<StgValue><ssdm name="p_not4_5"/></StgValue>
</operation>

<operation id="299" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:162  %ret_V_21_6 = add i52 %lhs_V_8_cast, %r_V_25_6

]]></Node>
<StgValue><ssdm name="ret_V_21_6"/></StgValue>
</operation>

<operation id="300" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:163  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_6, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="301" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:164  %p_Val2_13_6 = add i40 %X0_V_read, %tmp_84

]]></Node>
<StgValue><ssdm name="p_Val2_13_6"/></StgValue>
</operation>

<operation id="302" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:165  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_6, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="303" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="12" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:166  %tmp_39 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_6, i32 40, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="304" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:167  %p_not_6 = icmp ne i12 %tmp_39, 0

]]></Node>
<StgValue><ssdm name="p_not_6"/></StgValue>
</operation>

<operation id="305" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:172  %p_not4_6 = icmp ne i12 %tmp_39, -1

]]></Node>
<StgValue><ssdm name="p_not4_6"/></StgValue>
</operation>

<operation id="306" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:188  %ret_V_21_7 = add i52 %lhs_V_8_cast, %r_V_25_7

]]></Node>
<StgValue><ssdm name="ret_V_21_7"/></StgValue>
</operation>

<operation id="307" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:189  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_7, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="308" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:190  %p_Val2_13_7 = add i40 %X0_V_read, %tmp_87

]]></Node>
<StgValue><ssdm name="p_Val2_13_7"/></StgValue>
</operation>

<operation id="309" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:191  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_7, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="310" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:192  %tmp_40 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_7, i32 40, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="311" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:193  %p_not_7 = icmp ne i12 %tmp_40, 0

]]></Node>
<StgValue><ssdm name="p_not_7"/></StgValue>
</operation>

<operation id="312" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:198  %p_not4_7 = icmp ne i12 %tmp_40, -1

]]></Node>
<StgValue><ssdm name="p_not4_7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="313" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:10  %brmerge1 = or i1 %tmp_68, %p_not

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="314" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:11  %tmp_32 = xor i1 %tmp_67, true

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="315" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:12  %overflow_7 = and i1 %brmerge1, %tmp_32

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="316" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:13  %newsignbit_i_i_i_i = xor i1 %tmp_68, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i"/></StgValue>
</operation>

<operation id="317" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:15  %brmerge2 = or i1 %p_not4, %newsignbit_i_i_i_i

]]></Node>
<StgValue><ssdm name="brmerge2"/></StgValue>
</operation>

<operation id="318" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:16  %underflow_7 = and i1 %brmerge2, %tmp_67

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="319" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:17  %brmerge3 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge3"/></StgValue>
</operation>

<operation id="320" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:18  %p_707_not = xor i1 %underflow_7, true

]]></Node>
<StgValue><ssdm name="p_707_not"/></StgValue>
</operation>

<operation id="321" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:19  %brmerge4 = or i1 %overflow_7, %p_707_not

]]></Node>
<StgValue><ssdm name="brmerge4"/></StgValue>
</operation>

<operation id="322" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:20  %p_mux7 = select i1 %brmerge3, i40 549755813887, i40 %p_Val2_12

]]></Node>
<StgValue><ssdm name="p_mux7"/></StgValue>
</operation>

<operation id="323" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:21  %p_1 = select i1 %underflow_7, i40 -549755813888, i40 %p_Val2_12

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="324" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:22  %p_0 = select i1 %brmerge4, i40 %p_mux7, i40 %p_1

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="325" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:38  %brmerge32_1 = or i1 %tmp_71, %p_not_1

]]></Node>
<StgValue><ssdm name="brmerge32_1"/></StgValue>
</operation>

<operation id="326" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:39  %tmp_76_1 = xor i1 %tmp_70, true

]]></Node>
<StgValue><ssdm name="tmp_76_1"/></StgValue>
</operation>

<operation id="327" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:40  %overflow_7_1 = and i1 %brmerge32_1, %tmp_76_1

]]></Node>
<StgValue><ssdm name="overflow_7_1"/></StgValue>
</operation>

<operation id="328" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:41  %newsignbit_i_i_i_i_0_1 = xor i1 %tmp_71, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i_0_1"/></StgValue>
</operation>

<operation id="329" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:43  %brmerge33_1 = or i1 %p_not4_1, %newsignbit_i_i_i_i_0_1

]]></Node>
<StgValue><ssdm name="brmerge33_1"/></StgValue>
</operation>

<operation id="330" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:44  %underflow_7_1 = and i1 %brmerge33_1, %tmp_70

]]></Node>
<StgValue><ssdm name="underflow_7_1"/></StgValue>
</operation>

<operation id="331" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:45  %brmerge34_1 = or i1 %underflow_7_1, %overflow_7_1

]]></Node>
<StgValue><ssdm name="brmerge34_1"/></StgValue>
</operation>

<operation id="332" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:46  %p_707_not_1 = xor i1 %underflow_7_1, true

]]></Node>
<StgValue><ssdm name="p_707_not_1"/></StgValue>
</operation>

<operation id="333" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:47  %brmerge35_1 = or i1 %overflow_7_1, %p_707_not_1

]]></Node>
<StgValue><ssdm name="brmerge35_1"/></StgValue>
</operation>

<operation id="334" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:48  %p_mux7_1 = select i1 %brmerge34_1, i40 549755813887, i40 %p_Val2_13_1

]]></Node>
<StgValue><ssdm name="p_mux7_1"/></StgValue>
</operation>

<operation id="335" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:49  %p_11_1 = select i1 %underflow_7_1, i40 -549755813888, i40 %p_Val2_13_1

]]></Node>
<StgValue><ssdm name="p_11_1"/></StgValue>
</operation>

<operation id="336" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:50  %p_0_1 = select i1 %brmerge35_1, i40 %p_mux7_1, i40 %p_11_1

]]></Node>
<StgValue><ssdm name="p_0_1"/></StgValue>
</operation>

<operation id="337" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:64  %brmerge32_2 = or i1 %tmp_74, %p_not_2

]]></Node>
<StgValue><ssdm name="brmerge32_2"/></StgValue>
</operation>

<operation id="338" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:65  %tmp_76_2 = xor i1 %tmp_73, true

]]></Node>
<StgValue><ssdm name="tmp_76_2"/></StgValue>
</operation>

<operation id="339" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:66  %overflow_7_2 = and i1 %brmerge32_2, %tmp_76_2

]]></Node>
<StgValue><ssdm name="overflow_7_2"/></StgValue>
</operation>

<operation id="340" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:67  %newsignbit_i_i_i_i_0_2 = xor i1 %tmp_74, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i_0_2"/></StgValue>
</operation>

<operation id="341" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:69  %brmerge33_2 = or i1 %p_not4_2, %newsignbit_i_i_i_i_0_2

]]></Node>
<StgValue><ssdm name="brmerge33_2"/></StgValue>
</operation>

<operation id="342" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:70  %underflow_7_2 = and i1 %brmerge33_2, %tmp_73

]]></Node>
<StgValue><ssdm name="underflow_7_2"/></StgValue>
</operation>

<operation id="343" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:71  %brmerge34_2 = or i1 %underflow_7_2, %overflow_7_2

]]></Node>
<StgValue><ssdm name="brmerge34_2"/></StgValue>
</operation>

<operation id="344" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:72  %p_707_not_2 = xor i1 %underflow_7_2, true

]]></Node>
<StgValue><ssdm name="p_707_not_2"/></StgValue>
</operation>

<operation id="345" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:73  %brmerge35_2 = or i1 %overflow_7_2, %p_707_not_2

]]></Node>
<StgValue><ssdm name="brmerge35_2"/></StgValue>
</operation>

<operation id="346" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:74  %p_mux7_2 = select i1 %brmerge34_2, i40 549755813887, i40 %p_Val2_13_2

]]></Node>
<StgValue><ssdm name="p_mux7_2"/></StgValue>
</operation>

<operation id="347" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:75  %p_11_2 = select i1 %underflow_7_2, i40 -549755813888, i40 %p_Val2_13_2

]]></Node>
<StgValue><ssdm name="p_11_2"/></StgValue>
</operation>

<operation id="348" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:76  %p_0_2 = select i1 %brmerge35_2, i40 %p_mux7_2, i40 %p_11_2

]]></Node>
<StgValue><ssdm name="p_0_2"/></StgValue>
</operation>

<operation id="349" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:90  %brmerge32_3 = or i1 %tmp_77, %p_not_3

]]></Node>
<StgValue><ssdm name="brmerge32_3"/></StgValue>
</operation>

<operation id="350" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:91  %tmp_76_3 = xor i1 %tmp_76, true

]]></Node>
<StgValue><ssdm name="tmp_76_3"/></StgValue>
</operation>

<operation id="351" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:92  %overflow_7_3 = and i1 %brmerge32_3, %tmp_76_3

]]></Node>
<StgValue><ssdm name="overflow_7_3"/></StgValue>
</operation>

<operation id="352" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:93  %newsignbit_i_i_i_i_0_3 = xor i1 %tmp_77, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i_0_3"/></StgValue>
</operation>

<operation id="353" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:95  %brmerge33_3 = or i1 %p_not4_3, %newsignbit_i_i_i_i_0_3

]]></Node>
<StgValue><ssdm name="brmerge33_3"/></StgValue>
</operation>

<operation id="354" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:96  %underflow_7_3 = and i1 %brmerge33_3, %tmp_76

]]></Node>
<StgValue><ssdm name="underflow_7_3"/></StgValue>
</operation>

<operation id="355" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:97  %brmerge34_3 = or i1 %underflow_7_3, %overflow_7_3

]]></Node>
<StgValue><ssdm name="brmerge34_3"/></StgValue>
</operation>

<operation id="356" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:98  %p_707_not_3 = xor i1 %underflow_7_3, true

]]></Node>
<StgValue><ssdm name="p_707_not_3"/></StgValue>
</operation>

<operation id="357" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:99  %brmerge35_3 = or i1 %overflow_7_3, %p_707_not_3

]]></Node>
<StgValue><ssdm name="brmerge35_3"/></StgValue>
</operation>

<operation id="358" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:100  %p_mux7_3 = select i1 %brmerge34_3, i40 549755813887, i40 %p_Val2_13_3

]]></Node>
<StgValue><ssdm name="p_mux7_3"/></StgValue>
</operation>

<operation id="359" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:101  %p_11_3 = select i1 %underflow_7_3, i40 -549755813888, i40 %p_Val2_13_3

]]></Node>
<StgValue><ssdm name="p_11_3"/></StgValue>
</operation>

<operation id="360" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:102  %p_0_3 = select i1 %brmerge35_3, i40 %p_mux7_3, i40 %p_11_3

]]></Node>
<StgValue><ssdm name="p_0_3"/></StgValue>
</operation>

<operation id="361" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:116  %brmerge32_4 = or i1 %tmp_80, %p_not_4

]]></Node>
<StgValue><ssdm name="brmerge32_4"/></StgValue>
</operation>

<operation id="362" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:117  %tmp_76_4 = xor i1 %tmp_79, true

]]></Node>
<StgValue><ssdm name="tmp_76_4"/></StgValue>
</operation>

<operation id="363" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:118  %overflow_7_4 = and i1 %brmerge32_4, %tmp_76_4

]]></Node>
<StgValue><ssdm name="overflow_7_4"/></StgValue>
</operation>

<operation id="364" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:119  %newsignbit_i_i_i_i_0_4 = xor i1 %tmp_80, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i_0_4"/></StgValue>
</operation>

<operation id="365" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:121  %brmerge33_4 = or i1 %p_not4_4, %newsignbit_i_i_i_i_0_4

]]></Node>
<StgValue><ssdm name="brmerge33_4"/></StgValue>
</operation>

<operation id="366" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:122  %underflow_7_4 = and i1 %brmerge33_4, %tmp_79

]]></Node>
<StgValue><ssdm name="underflow_7_4"/></StgValue>
</operation>

<operation id="367" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:123  %brmerge34_4 = or i1 %underflow_7_4, %overflow_7_4

]]></Node>
<StgValue><ssdm name="brmerge34_4"/></StgValue>
</operation>

<operation id="368" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:124  %p_707_not_4 = xor i1 %underflow_7_4, true

]]></Node>
<StgValue><ssdm name="p_707_not_4"/></StgValue>
</operation>

<operation id="369" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:125  %brmerge35_4 = or i1 %overflow_7_4, %p_707_not_4

]]></Node>
<StgValue><ssdm name="brmerge35_4"/></StgValue>
</operation>

<operation id="370" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:126  %p_mux7_4 = select i1 %brmerge34_4, i40 549755813887, i40 %p_Val2_13_4

]]></Node>
<StgValue><ssdm name="p_mux7_4"/></StgValue>
</operation>

<operation id="371" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:127  %p_11_4 = select i1 %underflow_7_4, i40 -549755813888, i40 %p_Val2_13_4

]]></Node>
<StgValue><ssdm name="p_11_4"/></StgValue>
</operation>

<operation id="372" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:128  %p_0_4 = select i1 %brmerge35_4, i40 %p_mux7_4, i40 %p_11_4

]]></Node>
<StgValue><ssdm name="p_0_4"/></StgValue>
</operation>

<operation id="373" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:142  %brmerge32_5 = or i1 %tmp_83, %p_not_5

]]></Node>
<StgValue><ssdm name="brmerge32_5"/></StgValue>
</operation>

<operation id="374" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:143  %tmp_76_5 = xor i1 %tmp_82, true

]]></Node>
<StgValue><ssdm name="tmp_76_5"/></StgValue>
</operation>

<operation id="375" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:144  %overflow_7_5 = and i1 %brmerge32_5, %tmp_76_5

]]></Node>
<StgValue><ssdm name="overflow_7_5"/></StgValue>
</operation>

<operation id="376" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:145  %newsignbit_i_i_i_i_0_5 = xor i1 %tmp_83, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i_0_5"/></StgValue>
</operation>

<operation id="377" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:147  %brmerge33_5 = or i1 %p_not4_5, %newsignbit_i_i_i_i_0_5

]]></Node>
<StgValue><ssdm name="brmerge33_5"/></StgValue>
</operation>

<operation id="378" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:148  %underflow_7_5 = and i1 %brmerge33_5, %tmp_82

]]></Node>
<StgValue><ssdm name="underflow_7_5"/></StgValue>
</operation>

<operation id="379" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:149  %brmerge34_5 = or i1 %underflow_7_5, %overflow_7_5

]]></Node>
<StgValue><ssdm name="brmerge34_5"/></StgValue>
</operation>

<operation id="380" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:150  %p_707_not_5 = xor i1 %underflow_7_5, true

]]></Node>
<StgValue><ssdm name="p_707_not_5"/></StgValue>
</operation>

<operation id="381" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:151  %brmerge35_5 = or i1 %overflow_7_5, %p_707_not_5

]]></Node>
<StgValue><ssdm name="brmerge35_5"/></StgValue>
</operation>

<operation id="382" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:152  %p_mux7_5 = select i1 %brmerge34_5, i40 549755813887, i40 %p_Val2_13_5

]]></Node>
<StgValue><ssdm name="p_mux7_5"/></StgValue>
</operation>

<operation id="383" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:153  %p_11_5 = select i1 %underflow_7_5, i40 -549755813888, i40 %p_Val2_13_5

]]></Node>
<StgValue><ssdm name="p_11_5"/></StgValue>
</operation>

<operation id="384" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:154  %p_0_5 = select i1 %brmerge35_5, i40 %p_mux7_5, i40 %p_11_5

]]></Node>
<StgValue><ssdm name="p_0_5"/></StgValue>
</operation>

<operation id="385" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:168  %brmerge32_6 = or i1 %tmp_86, %p_not_6

]]></Node>
<StgValue><ssdm name="brmerge32_6"/></StgValue>
</operation>

<operation id="386" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:169  %tmp_76_6 = xor i1 %tmp_85, true

]]></Node>
<StgValue><ssdm name="tmp_76_6"/></StgValue>
</operation>

<operation id="387" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:170  %overflow_7_6 = and i1 %brmerge32_6, %tmp_76_6

]]></Node>
<StgValue><ssdm name="overflow_7_6"/></StgValue>
</operation>

<operation id="388" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:171  %newsignbit_i_i_i_i_0_6 = xor i1 %tmp_86, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i_0_6"/></StgValue>
</operation>

<operation id="389" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:173  %brmerge33_6 = or i1 %p_not4_6, %newsignbit_i_i_i_i_0_6

]]></Node>
<StgValue><ssdm name="brmerge33_6"/></StgValue>
</operation>

<operation id="390" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:174  %underflow_7_6 = and i1 %brmerge33_6, %tmp_85

]]></Node>
<StgValue><ssdm name="underflow_7_6"/></StgValue>
</operation>

<operation id="391" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:175  %brmerge34_6 = or i1 %underflow_7_6, %overflow_7_6

]]></Node>
<StgValue><ssdm name="brmerge34_6"/></StgValue>
</operation>

<operation id="392" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:176  %p_707_not_6 = xor i1 %underflow_7_6, true

]]></Node>
<StgValue><ssdm name="p_707_not_6"/></StgValue>
</operation>

<operation id="393" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:177  %brmerge35_6 = or i1 %overflow_7_6, %p_707_not_6

]]></Node>
<StgValue><ssdm name="brmerge35_6"/></StgValue>
</operation>

<operation id="394" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:178  %p_mux7_6 = select i1 %brmerge34_6, i40 549755813887, i40 %p_Val2_13_6

]]></Node>
<StgValue><ssdm name="p_mux7_6"/></StgValue>
</operation>

<operation id="395" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:179  %p_11_6 = select i1 %underflow_7_6, i40 -549755813888, i40 %p_Val2_13_6

]]></Node>
<StgValue><ssdm name="p_11_6"/></StgValue>
</operation>

<operation id="396" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:180  %p_0_6 = select i1 %brmerge35_6, i40 %p_mux7_6, i40 %p_11_6

]]></Node>
<StgValue><ssdm name="p_0_6"/></StgValue>
</operation>

<operation id="397" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:194  %brmerge32_7 = or i1 %tmp_89, %p_not_7

]]></Node>
<StgValue><ssdm name="brmerge32_7"/></StgValue>
</operation>

<operation id="398" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:195  %tmp_76_7 = xor i1 %tmp_88, true

]]></Node>
<StgValue><ssdm name="tmp_76_7"/></StgValue>
</operation>

<operation id="399" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:196  %overflow_7_7 = and i1 %brmerge32_7, %tmp_76_7

]]></Node>
<StgValue><ssdm name="overflow_7_7"/></StgValue>
</operation>

<operation id="400" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:197  %newsignbit_i_i_i_i_0_7 = xor i1 %tmp_89, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i_0_7"/></StgValue>
</operation>

<operation id="401" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:199  %brmerge33_7 = or i1 %p_not4_7, %newsignbit_i_i_i_i_0_7

]]></Node>
<StgValue><ssdm name="brmerge33_7"/></StgValue>
</operation>

<operation id="402" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:200  %underflow_7_7 = and i1 %brmerge33_7, %tmp_88

]]></Node>
<StgValue><ssdm name="underflow_7_7"/></StgValue>
</operation>

<operation id="403" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:201  %brmerge34_7 = or i1 %underflow_7_7, %overflow_7_7

]]></Node>
<StgValue><ssdm name="brmerge34_7"/></StgValue>
</operation>

<operation id="404" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:202  %p_707_not_7 = xor i1 %underflow_7_7, true

]]></Node>
<StgValue><ssdm name="p_707_not_7"/></StgValue>
</operation>

<operation id="405" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:203  %brmerge35_7 = or i1 %overflow_7_7, %p_707_not_7

]]></Node>
<StgValue><ssdm name="brmerge35_7"/></StgValue>
</operation>

<operation id="406" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:204  %p_mux7_7 = select i1 %brmerge34_7, i40 549755813887, i40 %p_Val2_13_7

]]></Node>
<StgValue><ssdm name="p_mux7_7"/></StgValue>
</operation>

<operation id="407" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:205  %p_11_7 = select i1 %underflow_7_7, i40 -549755813888, i40 %p_Val2_13_7

]]></Node>
<StgValue><ssdm name="p_11_7"/></StgValue>
</operation>

<operation id="408" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:206  %p_0_7 = select i1 %brmerge35_7, i40 %p_mux7_7, i40 %p_11_7

]]></Node>
<StgValue><ssdm name="p_0_7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="409" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:23  %tmp_33 = call fastcc i16 @mandel_calc(i40 %p_0, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="410" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:51  %tmp_79_1 = call fastcc i16 @mandel_calc(i40 %p_0_1, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_1"/></StgValue>
</operation>

<operation id="411" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:77  %tmp_79_2 = call fastcc i16 @mandel_calc(i40 %p_0_2, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_2"/></StgValue>
</operation>

<operation id="412" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:103  %tmp_79_3 = call fastcc i16 @mandel_calc(i40 %p_0_3, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_3"/></StgValue>
</operation>

<operation id="413" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:129  %tmp_79_4 = call fastcc i16 @mandel_calc(i40 %p_0_4, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_4"/></StgValue>
</operation>

<operation id="414" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:155  %tmp_79_5 = call fastcc i16 @mandel_calc(i40 %p_0_5, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_5"/></StgValue>
</operation>

<operation id="415" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:181  %tmp_79_6 = call fastcc i16 @mandel_calc(i40 %p_0_6, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_6"/></StgValue>
</operation>

<operation id="416" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:207  %tmp_79_7 = call fastcc i16 @mandel_calc(i40 %p_0_7, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="417" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:23  %tmp_33 = call fastcc i16 @mandel_calc(i40 %p_0, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="418" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:51  %tmp_79_1 = call fastcc i16 @mandel_calc(i40 %p_0_1, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_1"/></StgValue>
</operation>

<operation id="419" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:77  %tmp_79_2 = call fastcc i16 @mandel_calc(i40 %p_0_2, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_2"/></StgValue>
</operation>

<operation id="420" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:103  %tmp_79_3 = call fastcc i16 @mandel_calc(i40 %p_0_3, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_3"/></StgValue>
</operation>

<operation id="421" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:129  %tmp_79_4 = call fastcc i16 @mandel_calc(i40 %p_0_4, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_4"/></StgValue>
</operation>

<operation id="422" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:155  %tmp_79_5 = call fastcc i16 @mandel_calc(i40 %p_0_5, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_5"/></StgValue>
</operation>

<operation id="423" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:181  %tmp_79_6 = call fastcc i16 @mandel_calc(i40 %p_0_6, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_6"/></StgValue>
</operation>

<operation id="424" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="40" op_3_bw="16">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:207  %tmp_79_7 = call fastcc i16 @mandel_calc(i40 %p_0_7, i40 %p_Val2_29, i16 %maxIter_read)

]]></Node>
<StgValue><ssdm name="tmp_79_7"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="425" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="9">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:25  %newIndex3 = zext i9 %newIndex2 to i64

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="427" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:26  %mem_0_addr = getelementptr [240 x i16]* %mem_0, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="mem_0_addr"/></StgValue>
</operation>

<operation id="428" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:27  store i16 %tmp_33, i16* %mem_0_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:52  %mem_1_addr = getelementptr [240 x i16]* %mem_1, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="mem_1_addr"/></StgValue>
</operation>

<operation id="430" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:53  store i16 %tmp_79_1, i16* %mem_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:78  %mem_2_addr = getelementptr [240 x i16]* %mem_2, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="mem_2_addr"/></StgValue>
</operation>

<operation id="432" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:79  store i16 %tmp_79_2, i16* %mem_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:104  %mem_3_addr = getelementptr [240 x i16]* %mem_3, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="mem_3_addr"/></StgValue>
</operation>

<operation id="434" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:105  store i16 %tmp_79_3, i16* %mem_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:130  %mem_4_addr = getelementptr [240 x i16]* %mem_4, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="mem_4_addr"/></StgValue>
</operation>

<operation id="436" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:131  store i16 %tmp_79_4, i16* %mem_4_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:156  %mem_5_addr = getelementptr [240 x i16]* %mem_5, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="mem_5_addr"/></StgValue>
</operation>

<operation id="438" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:157  store i16 %tmp_79_5, i16* %mem_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:182  %mem_6_addr = getelementptr [240 x i16]* %mem_6, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="mem_6_addr"/></StgValue>
</operation>

<operation id="440" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:183  store i16 %tmp_79_6, i16* %mem_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:208  %mem_7_addr = getelementptr [240 x i16]* %mem_7, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="mem_7_addr"/></StgValue>
</operation>

<operation id="442" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:209  store i16 %tmp_79_7, i16* %mem_7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:211  br label %._crit_edge713.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="444" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
._crit_edge714:0  %index_1 = phi i24 [ %index_2, %0 ], [ %index, %._crit_edge714.preheader ]

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="445" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge714:1  %i_op_assign = phi i12 [ %i, %0 ], [ 0, %._crit_edge714.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="446" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge714:2  %exitcond2 = icmp eq i24 %index_1, %indvars_iv

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="447" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge714:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge714:4  %i = add i12 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="449" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge714:5  br i1 %exitcond2, label %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="12">
<![CDATA[
:3  %tmp_93 = trunc i12 %i_op_assign to i3

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="451" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %newIndex = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %i_op_assign, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="452" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="9">
<![CDATA[
:6  %newIndex1 = zext i9 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="453" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %mem_0_addr_1 = getelementptr [240 x i16]* %mem_0, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="mem_0_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="8">
<![CDATA[
:8  %mem_0_load = load i16* %mem_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_0_load"/></StgValue>
</operation>

<operation id="455" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %mem_1_addr_1 = getelementptr [240 x i16]* %mem_1, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="mem_1_addr_1"/></StgValue>
</operation>

<operation id="456" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="8">
<![CDATA[
:10  %mem_1_load = load i16* %mem_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_1_load"/></StgValue>
</operation>

<operation id="457" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %mem_2_addr_1 = getelementptr [240 x i16]* %mem_2, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="mem_2_addr_1"/></StgValue>
</operation>

<operation id="458" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="8">
<![CDATA[
:12  %mem_2_load = load i16* %mem_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_2_load"/></StgValue>
</operation>

<operation id="459" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %mem_3_addr_1 = getelementptr [240 x i16]* %mem_3, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="mem_3_addr_1"/></StgValue>
</operation>

<operation id="460" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="8">
<![CDATA[
:14  %mem_3_load = load i16* %mem_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_3_load"/></StgValue>
</operation>

<operation id="461" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %mem_4_addr_1 = getelementptr [240 x i16]* %mem_4, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="mem_4_addr_1"/></StgValue>
</operation>

<operation id="462" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="8">
<![CDATA[
:16  %mem_4_load = load i16* %mem_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_4_load"/></StgValue>
</operation>

<operation id="463" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %mem_5_addr_1 = getelementptr [240 x i16]* %mem_5, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="mem_5_addr_1"/></StgValue>
</operation>

<operation id="464" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="8">
<![CDATA[
:18  %mem_5_load = load i16* %mem_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_5_load"/></StgValue>
</operation>

<operation id="465" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %mem_6_addr_1 = getelementptr [240 x i16]* %mem_6, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="mem_6_addr_1"/></StgValue>
</operation>

<operation id="466" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="8">
<![CDATA[
:20  %mem_6_load = load i16* %mem_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_6_load"/></StgValue>
</operation>

<operation id="467" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %mem_7_addr_1 = getelementptr [240 x i16]* %mem_7, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="mem_7_addr_1"/></StgValue>
</operation>

<operation id="468" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="8">
<![CDATA[
:22  %mem_7_load = load i16* %mem_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_7_load"/></StgValue>
</operation>

<operation id="469" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:24  %index_2 = add i24 1, %index_1

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="470" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="24">
<![CDATA[
:25  %tmp_43 = zext i24 %index_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="471" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:26  %buf_addr = getelementptr inbounds i16* %buf_r, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="472" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="8">
<![CDATA[
:8  %mem_0_load = load i16* %mem_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_0_load"/></StgValue>
</operation>

<operation id="473" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="8">
<![CDATA[
:10  %mem_1_load = load i16* %mem_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_1_load"/></StgValue>
</operation>

<operation id="474" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="8">
<![CDATA[
:12  %mem_2_load = load i16* %mem_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_2_load"/></StgValue>
</operation>

<operation id="475" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="8">
<![CDATA[
:14  %mem_3_load = load i16* %mem_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_3_load"/></StgValue>
</operation>

<operation id="476" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="8">
<![CDATA[
:16  %mem_4_load = load i16* %mem_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_4_load"/></StgValue>
</operation>

<operation id="477" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="8">
<![CDATA[
:18  %mem_5_load = load i16* %mem_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_5_load"/></StgValue>
</operation>

<operation id="478" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="8">
<![CDATA[
:20  %mem_6_load = load i16* %mem_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_6_load"/></StgValue>
</operation>

<operation id="479" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="8">
<![CDATA[
:22  %mem_7_load = load i16* %mem_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mem_7_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="480" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="3">
<![CDATA[
:4  %arrayNo = zext i3 %tmp_93 to i32

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="481" st_id="62" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="32">
<![CDATA[
:23  %tmp_42 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %mem_0_load, i16 %mem_1_load, i16 %mem_2_load, i16 %mem_3_load, i16 %mem_4_load, i16 %mem_5_load, i16 %mem_6_load, i16 %mem_7_load, i32 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="482" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:27  %buf_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %buf_addr, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="483" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:28  call void @_ssdm_op_Write.m_axi.i16P(i16* %buf_addr, i16 %tmp_42, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="484" st_id="64" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:29  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)

]]></Node>
<StgValue><ssdm name="buf_addr_resp"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="485" st_id="65" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:29  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)

]]></Node>
<StgValue><ssdm name="buf_addr_resp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="486" st_id="66" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:29  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)

]]></Node>
<StgValue><ssdm name="buf_addr_resp"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="487" st_id="67" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:29  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)

]]></Node>
<StgValue><ssdm name="buf_addr_resp"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="488" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="490" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="68" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:29  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)

]]></Node>
<StgValue><ssdm name="buf_addr_resp"/></StgValue>
</operation>

<operation id="492" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:30  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="493" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %._crit_edge714

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="494" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="41" op_0_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:0  %lhs_V_3 = sext i40 %p_Val2_29 to i41

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="495" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:1  %ret_V_15 = sub nsw i41 %lhs_V_3, %rhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="496" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_15, i32 40)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="497" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="40" op_0_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:3  %y_V = trunc i41 %ret_V_15 to i40

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="498" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:4  %p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_15, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="499" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:5  %tmp_41 = xor i1 %p_Result_23, true

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="500" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:6  %underflow_8 = and i1 %p_Result_22, %tmp_41

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="501" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:7  %brmerge5 = xor i1 %p_Result_22, %p_Result_23

]]></Node>
<StgValue><ssdm name="brmerge5"/></StgValue>
</operation>

<operation id="502" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:8  %signbit_i_i_0_not = xor i1 %p_Result_22, true

]]></Node>
<StgValue><ssdm name="signbit_i_i_0_not"/></StgValue>
</operation>

<operation id="503" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:9  %brmerge6 = or i1 %p_Result_23, %signbit_i_i_0_not

]]></Node>
<StgValue><ssdm name="brmerge6"/></StgValue>
</operation>

<operation id="504" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:10  %p_mux8 = select i1 %brmerge5, i40 549755813887, i40 %y_V

]]></Node>
<StgValue><ssdm name="p_mux8"/></StgValue>
</operation>

<operation id="505" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:11  %p_2 = select i1 %underflow_8, i40 -549755813888, i40 %y_V

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="506" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:12  %p_0285_2 = select i1 %brmerge6, i40 %p_mux8, i40 %p_2

]]></Node>
<StgValue><ssdm name="p_0285_2"/></StgValue>
</operation>

<operation id="507" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:13  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str10, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="508" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:14  %indvars_iv_next = add i24 %tmp_cast, %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="509" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:15  br label %_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi41ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
