$date
	Wed May 01 20:48:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module signext_tb $end
$var wire 32 ! out [31:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 32 # instruct [31:0] $end
$var reg 7 $ typ [6:0] $end
$scope module dut $end
$var wire 32 % instruct [31:0] $end
$var wire 7 & typ [6:0] $end
$var reg 12 ' in [11:0] $end
$var reg 12 ( inL [11:0] $end
$var reg 12 ) inS [11:0] $end
$var reg 32 * out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 *
b10000001111 )
b11111 (
b0 '
b10011 &
b1111111111111111 %
b10011 $
b1111111111111111 #
b0 !
$end
#10
b111111111111 !
b111111111111 *
b111111111111 '
b101111110000 )
b111111100000 (
b11111111111111110000000000000000 #
b11111111111111110000000000000000 %
#20
b11111 !
b11111 *
b0 '
b10000001111 )
b11111 (
b1111111111111111 #
b1111111111111111 %
b11 $
b11 &
#30
b111111100000 !
b111111100000 *
b111111111111 '
b101111110000 )
b111111100000 (
b11111111111111110000000000000000 #
b11111111111111110000000000000000 %
#40
b10000001111 !
b10000001111 *
b0 '
b10000001111 )
b11111 (
b1111111111111111 #
b1111111111111111 %
b100011 $
b100011 &
#50
b101111110000 !
b101111110000 *
b111111111111 '
b101111110000 )
b111111100000 (
b11111111111111110000000000000000 #
b11111111111111110000000000000000 %
#70
