Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/WorkTools/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 67dfb85f33bd4760ba495444a464c221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simtop_nodelay_behav xil_defaultlib.simtop_nodelay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sw' [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/simtop_nodelay.sv:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
