<stg><name>compute</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:5 %store_ln132 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln132 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln132 = icmp_eq  i7 %i_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:4 %add_ln132 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln132 = br i1 %icmp_ln132, void %fpga_resource_limit_hint.for.inc.1_begin, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:1 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:2 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:3 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_7, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:4 %zext_ln137 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:5 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:6 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:7 %trunc_ln137 = trunc i7 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:8 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:9 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:11 %reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:12 %reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:13 %br_ln138 = br i1 %trunc_ln137, void %arrayidx522.case.0, void %arrayidx522.case.1

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.2_end:0 %specresourcelimit_ln139 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_12, void @empty_6, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln139"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.2_end:1 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.2_end:2 %specresourcelimit_ln139 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_8, void @empty_6, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln139"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.2_end:3 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.2_end:4 %store_ln132 = store i7 %add_ln132, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.2_end:5 %br_ln132 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.end:0 %ret_ln140 = ret

]]></Node>
<StgValue><ssdm name="ret_ln140"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:0 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:8 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:9 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:10 %val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln137

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx522.case.0:0 %store_ln138 = store i16 %val1, i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.case.0:1 %br_ln138 = br void %fpga_resource_limit_hint.for.inc.2_end

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx522.case.1:0 %store_ln138 = store i16 %val1, i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.case.1:1 %br_ln138 = br void %fpga_resource_limit_hint.for.inc.2_end

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="54" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="reg_file_3_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="reg_file_3_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="StgValue_58" to="i" fromId="58" toId="5">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="62" from="reg_file_2_0" to="specmemcore_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="70" from="reg_file_2_1" to="specmemcore_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="75" from="reg_file_3_0" to="specmemcore_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="80" from="reg_file_3_1" to="specmemcore_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_84" to="store_ln132" fromId="84" toId="10">
</dataflow>
<dataflow id="86" from="i" to="store_ln132" fromId="5" toId="10">
</dataflow>
<dataflow id="87" from="i" to="i_7" fromId="5" toId="12">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="88" toId="13">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="94" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="13">
</dataflow>
<dataflow id="95" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="97" from="p_str" to="specpipeline_ln0" fromId="96" toId="13">
</dataflow>
<dataflow id="98" from="i_7" to="icmp_ln132" fromId="12" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_99" to="icmp_ln132" fromId="99" toId="14">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="101" toId="15">
</dataflow>
<dataflow id="104" from="StgValue_103" to="empty" fromId="103" toId="15">
</dataflow>
<dataflow id="105" from="StgValue_103" to="empty" fromId="103" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_103" to="empty" fromId="103" toId="15">
</dataflow>
<dataflow id="107" from="i_7" to="add_ln132" fromId="12" toId="16">
</dataflow>
<dataflow id="109" from="StgValue_108" to="add_ln132" fromId="108" toId="16">
</dataflow>
<dataflow id="110" from="icmp_ln132" to="br_ln132" fromId="14" toId="17">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="111" toId="18">
</dataflow>
<dataflow id="114" from="empty_7" to="rbegin" fromId="113" toId="18">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="111" toId="19">
</dataflow>
<dataflow id="117" from="empty_14" to="rbegin1" fromId="116" toId="19">
</dataflow>
<dataflow id="119" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="118" toId="20">
</dataflow>
<dataflow id="120" from="i_7" to="lshr_ln" fromId="12" toId="20">
</dataflow>
<dataflow id="121" from="StgValue_58" to="lshr_ln" fromId="58" toId="20">
</dataflow>
<dataflow id="123" from="StgValue_122" to="lshr_ln" fromId="122" toId="20">
</dataflow>
<dataflow id="124" from="lshr_ln" to="zext_ln137" fromId="20" toId="21">
</dataflow>
<dataflow id="125" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="54" toId="22">
</dataflow>
<dataflow id="127" from="StgValue_126" to="reg_file_2_0_addr" fromId="126" toId="22">
</dataflow>
<dataflow id="128" from="zext_ln137" to="reg_file_2_0_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="129" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="55" toId="23">
</dataflow>
<dataflow id="130" from="StgValue_126" to="reg_file_2_1_addr" fromId="126" toId="23">
</dataflow>
<dataflow id="131" from="zext_ln137" to="reg_file_2_1_addr" fromId="21" toId="23">
</dataflow>
<dataflow id="132" from="i_7" to="trunc_ln137" fromId="12" toId="24">
</dataflow>
<dataflow id="133" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="22" toId="25">
</dataflow>
<dataflow id="134" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="23" toId="26">
</dataflow>
<dataflow id="135" from="reg_file_3_0" to="reg_file_3_0_addr" fromId="56" toId="27">
</dataflow>
<dataflow id="136" from="StgValue_126" to="reg_file_3_0_addr" fromId="126" toId="27">
</dataflow>
<dataflow id="137" from="zext_ln137" to="reg_file_3_0_addr" fromId="21" toId="27">
</dataflow>
<dataflow id="138" from="reg_file_3_1" to="reg_file_3_1_addr" fromId="57" toId="28">
</dataflow>
<dataflow id="139" from="StgValue_126" to="reg_file_3_1_addr" fromId="126" toId="28">
</dataflow>
<dataflow id="140" from="zext_ln137" to="reg_file_3_1_addr" fromId="21" toId="28">
</dataflow>
<dataflow id="141" from="trunc_ln137" to="br_ln138" fromId="24" toId="29">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln139" fromId="142" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_144" to="specresourcelimit_ln139" fromId="144" toId="30">
</dataflow>
<dataflow id="147" from="empty_12" to="specresourcelimit_ln139" fromId="146" toId="30">
</dataflow>
<dataflow id="149" from="empty_6" to="specresourcelimit_ln139" fromId="148" toId="30">
</dataflow>
<dataflow id="150" from="empty_6" to="specresourcelimit_ln139" fromId="148" toId="30">
</dataflow>
<dataflow id="151" from="empty_6" to="specresourcelimit_ln139" fromId="148" toId="30">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="152" toId="31">
</dataflow>
<dataflow id="154" from="empty_14" to="rend2" fromId="116" toId="31">
</dataflow>
<dataflow id="155" from="rbegin1" to="rend2" fromId="19" toId="31">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln139" fromId="142" toId="32">
</dataflow>
<dataflow id="157" from="StgValue_144" to="specresourcelimit_ln139" fromId="144" toId="32">
</dataflow>
<dataflow id="159" from="empty_8" to="specresourcelimit_ln139" fromId="158" toId="32">
</dataflow>
<dataflow id="160" from="empty_6" to="specresourcelimit_ln139" fromId="148" toId="32">
</dataflow>
<dataflow id="161" from="empty_6" to="specresourcelimit_ln139" fromId="148" toId="32">
</dataflow>
<dataflow id="162" from="empty_6" to="specresourcelimit_ln139" fromId="148" toId="32">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="152" toId="33">
</dataflow>
<dataflow id="164" from="empty_7" to="rend" fromId="113" toId="33">
</dataflow>
<dataflow id="165" from="rbegin" to="rend" fromId="18" toId="33">
</dataflow>
<dataflow id="166" from="add_ln132" to="store_ln132" fromId="16" toId="34">
</dataflow>
<dataflow id="167" from="i" to="store_ln132" fromId="5" toId="34">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="168" toId="36">
</dataflow>
<dataflow id="171" from="empty_17" to="specloopname_ln130" fromId="170" toId="36">
</dataflow>
<dataflow id="172" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="22" toId="37">
</dataflow>
<dataflow id="173" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="23" toId="38">
</dataflow>
<dataflow id="175" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val1" fromId="174" toId="39">
</dataflow>
<dataflow id="176" from="reg_file_2_0_load" to="val1" fromId="37" toId="39">
</dataflow>
<dataflow id="177" from="reg_file_2_1_load" to="val1" fromId="38" toId="39">
</dataflow>
<dataflow id="178" from="trunc_ln137" to="val1" fromId="24" toId="39">
</dataflow>
<dataflow id="179" from="val1" to="store_ln138" fromId="39" toId="40">
</dataflow>
<dataflow id="180" from="reg_file_3_0_addr" to="store_ln138" fromId="27" toId="40">
</dataflow>
<dataflow id="181" from="val1" to="store_ln138" fromId="39" toId="42">
</dataflow>
<dataflow id="182" from="reg_file_3_1_addr" to="store_ln138" fromId="28" toId="42">
</dataflow>
<dataflow id="183" from="icmp_ln132" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="184" from="trunc_ln137" to="StgValue_3" fromId="24" toId="3">
</dataflow>
</dataflows>


</stg>
