Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed May  7 18:56:09 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 9 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   reset_IBUF
   sw_in<0>_IBUF
   sw_in<1>_IBUF
   sw_in<2>_IBUF
   sw_in<3>_IBUF
   sw_in<4>_IBUF
   sw_in<5>_IBUF
   sw_in<6>_IBUF
   sw_in<7>_IBUF


