// Seed: 2841582869
module module_0 (
    output tri id_0
    , id_19,
    input wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    output uwire id_9,
    input tri1 id_10,
    input wand id_11,
    input supply1 id_12,
    input tri1 id_13,
    input uwire id_14,
    input supply1 id_15,
    input wand id_16,
    output tri id_17
);
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6,
    input wire id_7,
    output uwire id_8,
    input wire id_9,
    output wand id_10,
    output tri id_11,
    input uwire id_12,
    input uwire id_13,
    input tri1 id_14,
    input wor id_15,
    input tri0 id_16,
    input uwire id_17,
    output tri1 id_18,
    output uwire id_19,
    input tri1 id_20
);
  assign id_2 = id_5;
  wire id_22;
  module_0(
      id_2,
      id_16,
      id_4,
      id_4,
      id_9,
      id_20,
      id_4,
      id_12,
      id_18,
      id_11,
      id_9,
      id_15,
      id_9,
      id_5,
      id_4,
      id_15,
      id_4,
      id_10
  );
endmodule
