
ProcessAV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce24  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f28  0800cfac  0800cfac  0000dfac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ded4  0800ded4  0000f068  2**0
                  CONTENTS
  4 .ARM          00000008  0800ded4  0800ded4  0000eed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dedc  0800dedc  0000f068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dedc  0800dedc  0000eedc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dee0  0800dee0  0000eee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800dee4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f068  2**0
                  CONTENTS
 10 .bss          000006fc  20000068  20000068  0000f068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000764  20000764  0000f068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019eff  00000000  00000000  0000f098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a71  00000000  00000000  00028f97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001770  00000000  00000000  0002ca08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004ce2  00000000  00000000  0002e178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e56e  00000000  00000000  00032e5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6ad2  00000000  00000000  000513c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00127e9a  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 00001233  00000000  00000000  00127edd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006750  00000000  00000000  00129110  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0012f860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800cf94 	.word	0x0800cf94

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	0800cf94 	.word	0x0800cf94

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96a 	b.w	80004c4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	460c      	mov	r4, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14e      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000214:	4694      	mov	ip, r2
 8000216:	458c      	cmp	ip, r1
 8000218:	4686      	mov	lr, r0
 800021a:	fab2 f282 	clz	r2, r2
 800021e:	d962      	bls.n	80002e6 <__udivmoddi4+0xde>
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0320 	rsb	r3, r2, #32
 8000226:	4091      	lsls	r1, r2
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000230:	4319      	orrs	r1, r3
 8000232:	fa00 fe02 	lsl.w	lr, r0, r2
 8000236:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800023a:	fa1f f68c 	uxth.w	r6, ip
 800023e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000242:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000246:	fb07 1114 	mls	r1, r7, r4, r1
 800024a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024e:	fb04 f106 	mul.w	r1, r4, r6
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f104 30ff 	add.w	r0, r4, #4294967295
 800025e:	f080 8112 	bcs.w	8000486 <__udivmoddi4+0x27e>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 810f 	bls.w	8000486 <__udivmoddi4+0x27e>
 8000268:	3c02      	subs	r4, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a59      	subs	r1, r3, r1
 800026e:	fa1f f38e 	uxth.w	r3, lr
 8000272:	fbb1 f0f7 	udiv	r0, r1, r7
 8000276:	fb07 1110 	mls	r1, r7, r0, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb00 f606 	mul.w	r6, r0, r6
 8000282:	429e      	cmp	r6, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x94>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f100 31ff 	add.w	r1, r0, #4294967295
 800028e:	f080 80fc 	bcs.w	800048a <__udivmoddi4+0x282>
 8000292:	429e      	cmp	r6, r3
 8000294:	f240 80f9 	bls.w	800048a <__udivmoddi4+0x282>
 8000298:	4463      	add	r3, ip
 800029a:	3802      	subs	r0, #2
 800029c:	1b9b      	subs	r3, r3, r6
 800029e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa6>
 80002a6:	40d3      	lsrs	r3, r2
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xba>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb4>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa6>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x150>
 80002ca:	42a3      	cmp	r3, r4
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xcc>
 80002ce:	4290      	cmp	r0, r2
 80002d0:	f0c0 80f0 	bcc.w	80004b4 <__udivmoddi4+0x2ac>
 80002d4:	1a86      	subs	r6, r0, r2
 80002d6:	eb64 0303 	sbc.w	r3, r4, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	2d00      	cmp	r5, #0
 80002de:	d0e6      	beq.n	80002ae <__udivmoddi4+0xa6>
 80002e0:	e9c5 6300 	strd	r6, r3, [r5]
 80002e4:	e7e3      	b.n	80002ae <__udivmoddi4+0xa6>
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	f040 8090 	bne.w	800040c <__udivmoddi4+0x204>
 80002ec:	eba1 040c 	sub.w	r4, r1, ip
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	fa1f f78c 	uxth.w	r7, ip
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000302:	fb08 4416 	mls	r4, r8, r6, r4
 8000306:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800030a:	fb07 f006 	mul.w	r0, r7, r6
 800030e:	4298      	cmp	r0, r3
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x11c>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f106 34ff 	add.w	r4, r6, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x11a>
 800031c:	4298      	cmp	r0, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 8000322:	4626      	mov	r6, r4
 8000324:	1a1c      	subs	r4, r3, r0
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb4 f0f8 	udiv	r0, r4, r8
 800032e:	fb08 4410 	mls	r4, r8, r0, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb00 f707 	mul.w	r7, r0, r7
 800033a:	429f      	cmp	r7, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x148>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 34ff 	add.w	r4, r0, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x146>
 8000348:	429f      	cmp	r7, r3
 800034a:	f200 80b0 	bhi.w	80004ae <__udivmoddi4+0x2a6>
 800034e:	4620      	mov	r0, r4
 8000350:	1bdb      	subs	r3, r3, r7
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x9c>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa20 fc06 	lsr.w	ip, r0, r6
 8000368:	fa04 f301 	lsl.w	r3, r4, r1
 800036c:	ea43 030c 	orr.w	r3, r3, ip
 8000370:	40f4      	lsrs	r4, r6
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	0c38      	lsrs	r0, r7, #16
 8000378:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800037c:	fbb4 fef0 	udiv	lr, r4, r0
 8000380:	fa1f fc87 	uxth.w	ip, r7
 8000384:	fb00 441e 	mls	r4, r0, lr, r4
 8000388:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800038c:	fb0e f90c 	mul.w	r9, lr, ip
 8000390:	45a1      	cmp	r9, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d90a      	bls.n	80003ae <__udivmoddi4+0x1a6>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800039e:	f080 8084 	bcs.w	80004aa <__udivmoddi4+0x2a2>
 80003a2:	45a1      	cmp	r9, r4
 80003a4:	f240 8081 	bls.w	80004aa <__udivmoddi4+0x2a2>
 80003a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ac:	443c      	add	r4, r7
 80003ae:	eba4 0409 	sub.w	r4, r4, r9
 80003b2:	fa1f f983 	uxth.w	r9, r3
 80003b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ba:	fb00 4413 	mls	r4, r0, r3, r4
 80003be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d907      	bls.n	80003da <__udivmoddi4+0x1d2>
 80003ca:	193c      	adds	r4, r7, r4
 80003cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d0:	d267      	bcs.n	80004a2 <__udivmoddi4+0x29a>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0x29a>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003de:	fba0 9302 	umull	r9, r3, r0, r2
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	429c      	cmp	r4, r3
 80003e8:	46ce      	mov	lr, r9
 80003ea:	469c      	mov	ip, r3
 80003ec:	d351      	bcc.n	8000492 <__udivmoddi4+0x28a>
 80003ee:	d04e      	beq.n	800048e <__udivmoddi4+0x286>
 80003f0:	b155      	cbz	r5, 8000408 <__udivmoddi4+0x200>
 80003f2:	ebb8 030e 	subs.w	r3, r8, lr
 80003f6:	eb64 040c 	sbc.w	r4, r4, ip
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	40cb      	lsrs	r3, r1
 8000400:	431e      	orrs	r6, r3
 8000402:	40cc      	lsrs	r4, r1
 8000404:	e9c5 6400 	strd	r6, r4, [r5]
 8000408:	2100      	movs	r1, #0
 800040a:	e750      	b.n	80002ae <__udivmoddi4+0xa6>
 800040c:	f1c2 0320 	rsb	r3, r2, #32
 8000410:	fa20 f103 	lsr.w	r1, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	fa24 f303 	lsr.w	r3, r4, r3
 800041c:	4094      	lsls	r4, r2
 800041e:	430c      	orrs	r4, r1
 8000420:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000424:	fa00 fe02 	lsl.w	lr, r0, r2
 8000428:	fa1f f78c 	uxth.w	r7, ip
 800042c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000430:	fb08 3110 	mls	r1, r8, r0, r3
 8000434:	0c23      	lsrs	r3, r4, #16
 8000436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043a:	fb00 f107 	mul.w	r1, r0, r7
 800043e:	4299      	cmp	r1, r3
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x24c>
 8000442:	eb1c 0303 	adds.w	r3, ip, r3
 8000446:	f100 36ff 	add.w	r6, r0, #4294967295
 800044a:	d22c      	bcs.n	80004a6 <__udivmoddi4+0x29e>
 800044c:	4299      	cmp	r1, r3
 800044e:	d92a      	bls.n	80004a6 <__udivmoddi4+0x29e>
 8000450:	3802      	subs	r0, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a5b      	subs	r3, r3, r1
 8000456:	b2a4      	uxth	r4, r4
 8000458:	fbb3 f1f8 	udiv	r1, r3, r8
 800045c:	fb08 3311 	mls	r3, r8, r1, r3
 8000460:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000464:	fb01 f307 	mul.w	r3, r1, r7
 8000468:	42a3      	cmp	r3, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x276>
 800046c:	eb1c 0404 	adds.w	r4, ip, r4
 8000470:	f101 36ff 	add.w	r6, r1, #4294967295
 8000474:	d213      	bcs.n	800049e <__udivmoddi4+0x296>
 8000476:	42a3      	cmp	r3, r4
 8000478:	d911      	bls.n	800049e <__udivmoddi4+0x296>
 800047a:	3902      	subs	r1, #2
 800047c:	4464      	add	r4, ip
 800047e:	1ae4      	subs	r4, r4, r3
 8000480:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000484:	e739      	b.n	80002fa <__udivmoddi4+0xf2>
 8000486:	4604      	mov	r4, r0
 8000488:	e6f0      	b.n	800026c <__udivmoddi4+0x64>
 800048a:	4608      	mov	r0, r1
 800048c:	e706      	b.n	800029c <__udivmoddi4+0x94>
 800048e:	45c8      	cmp	r8, r9
 8000490:	d2ae      	bcs.n	80003f0 <__udivmoddi4+0x1e8>
 8000492:	ebb9 0e02 	subs.w	lr, r9, r2
 8000496:	eb63 0c07 	sbc.w	ip, r3, r7
 800049a:	3801      	subs	r0, #1
 800049c:	e7a8      	b.n	80003f0 <__udivmoddi4+0x1e8>
 800049e:	4631      	mov	r1, r6
 80004a0:	e7ed      	b.n	800047e <__udivmoddi4+0x276>
 80004a2:	4603      	mov	r3, r0
 80004a4:	e799      	b.n	80003da <__udivmoddi4+0x1d2>
 80004a6:	4630      	mov	r0, r6
 80004a8:	e7d4      	b.n	8000454 <__udivmoddi4+0x24c>
 80004aa:	46d6      	mov	lr, sl
 80004ac:	e77f      	b.n	80003ae <__udivmoddi4+0x1a6>
 80004ae:	4463      	add	r3, ip
 80004b0:	3802      	subs	r0, #2
 80004b2:	e74d      	b.n	8000350 <__udivmoddi4+0x148>
 80004b4:	4606      	mov	r6, r0
 80004b6:	4623      	mov	r3, r4
 80004b8:	4608      	mov	r0, r1
 80004ba:	e70f      	b.n	80002dc <__udivmoddi4+0xd4>
 80004bc:	3e02      	subs	r6, #2
 80004be:	4463      	add	r3, ip
 80004c0:	e730      	b.n	8000324 <__udivmoddi4+0x11c>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <convert_color_16_to_18>:

uint16_t BackGroundColor = 0xFFFF; /*Variabila globala pentru culoarea de fundal curenta*/


void convert_color_16_to_18(uint16_t color, uint8_t *const pixel)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b085      	sub	sp, #20
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	4603      	mov	r3, r0
 80004d0:	6039      	str	r1, [r7, #0]
 80004d2:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */

	uint8_t r,g,b;

	r = (color & 0xF800) >> 11;
 80004d4:	88fb      	ldrh	r3, [r7, #6]
 80004d6:	0adb      	lsrs	r3, r3, #11
 80004d8:	b29b      	uxth	r3, r3
 80004da:	73fb      	strb	r3, [r7, #15]
	g = (color & 0x07E0) >> 5;
 80004dc:	88fb      	ldrh	r3, [r7, #6]
 80004de:	115b      	asrs	r3, r3, #5
 80004e0:	b2db      	uxtb	r3, r3
 80004e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80004e6:	73bb      	strb	r3, [r7, #14]
	b = color & 0x001F;
 80004e8:	88fb      	ldrh	r3, [r7, #6]
 80004ea:	b2db      	uxtb	r3, r3
 80004ec:	f003 031f 	and.w	r3, r3, #31
 80004f0:	737b      	strb	r3, [r7, #13]

	//16bit->18bit extindere respectand forma de transmisie

	r = (63*r)/31 << 2;
 80004f2:	7bfa      	ldrb	r2, [r7, #15]
 80004f4:	4613      	mov	r3, r2
 80004f6:	019b      	lsls	r3, r3, #6
 80004f8:	1a9b      	subs	r3, r3, r2
 80004fa:	4a16      	ldr	r2, [pc, #88]	@ (8000554 <convert_color_16_to_18+0x8c>)
 80004fc:	fb82 1203 	smull	r1, r2, r2, r3
 8000500:	441a      	add	r2, r3
 8000502:	1112      	asrs	r2, r2, #4
 8000504:	17db      	asrs	r3, r3, #31
 8000506:	1ad3      	subs	r3, r2, r3
 8000508:	b2db      	uxtb	r3, r3
 800050a:	009b      	lsls	r3, r3, #2
 800050c:	73fb      	strb	r3, [r7, #15]
	g = (63*g)/63 << 2;
 800050e:	7bbb      	ldrb	r3, [r7, #14]
 8000510:	009b      	lsls	r3, r3, #2
 8000512:	73bb      	strb	r3, [r7, #14]
	b = (63*b)/31 << 2;
 8000514:	7b7a      	ldrb	r2, [r7, #13]
 8000516:	4613      	mov	r3, r2
 8000518:	019b      	lsls	r3, r3, #6
 800051a:	1a9b      	subs	r3, r3, r2
 800051c:	4a0d      	ldr	r2, [pc, #52]	@ (8000554 <convert_color_16_to_18+0x8c>)
 800051e:	fb82 1203 	smull	r1, r2, r2, r3
 8000522:	441a      	add	r2, r3
 8000524:	1112      	asrs	r2, r2, #4
 8000526:	17db      	asrs	r3, r3, #31
 8000528:	1ad3      	subs	r3, r2, r3
 800052a:	b2db      	uxtb	r3, r3
 800052c:	009b      	lsls	r3, r3, #2
 800052e:	737b      	strb	r3, [r7, #13]

	pixel[0] = r;
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	7bfa      	ldrb	r2, [r7, #15]
 8000534:	701a      	strb	r2, [r3, #0]
	pixel[1] = g;
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	3301      	adds	r3, #1
 800053a:	7bba      	ldrb	r2, [r7, #14]
 800053c:	701a      	strb	r2, [r3, #0]
	pixel[2] = b;
 800053e:	683b      	ldr	r3, [r7, #0]
 8000540:	3302      	adds	r3, #2
 8000542:	7b7a      	ldrb	r2, [r7, #13]
 8000544:	701a      	strb	r2, [r3, #0]

}
 8000546:	bf00      	nop
 8000548:	3714      	adds	r7, #20
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	84210843 	.word	0x84210843

08000558 <write_color>:


void write_color(uint16_t color)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b084      	sub	sp, #16
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */


	uint8_t data[3];
	convert_color_16_to_18(color, data);
 8000562:	f107 020c 	add.w	r2, r7, #12
 8000566:	88fb      	ldrh	r3, [r7, #6]
 8000568:	4611      	mov	r1, r2
 800056a:	4618      	mov	r0, r3
 800056c:	f7ff ffac 	bl	80004c8 <convert_color_16_to_18>
	//flagDmaSpiTx = 0;

	//HAL_SPI_Transmit_DMA(&hspi1, data, 3);

	//while(flagDmaSpiTx == 0);
	HAL_SPI_Transmit(&hspi1, data, 3, HAL_MAX_DELAY);
 8000570:	f107 010c 	add.w	r1, r7, #12
 8000574:	f04f 33ff 	mov.w	r3, #4294967295
 8000578:	2203      	movs	r2, #3
 800057a:	4803      	ldr	r0, [pc, #12]	@ (8000588 <write_color+0x30>)
 800057c:	f005 fdf7 	bl	800616e <HAL_SPI_Transmit>


}
 8000580:	bf00      	nop
 8000582:	3710      	adds	r7, #16
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	2000017c 	.word	0x2000017c

0800058c <draw_pixel>:


void draw_pixel(uint16_t x, uint16_t y, uint16_t color)
{
 800058c:	b590      	push	{r4, r7, lr}
 800058e:	b085      	sub	sp, #20
 8000590:	af02      	add	r7, sp, #8
 8000592:	4603      	mov	r3, r0
 8000594:	80fb      	strh	r3, [r7, #6]
 8000596:	460b      	mov	r3, r1
 8000598:	80bb      	strh	r3, [r7, #4]
 800059a:	4613      	mov	r3, r2
 800059c:	807b      	strh	r3, [r7, #2]
	 * Functie pentru afisarea unui pixel pe ecran.
	 * Parametrii: Coordonatele (x,y) si culoarea
	 * Output: Void
	 */

	set_adress_window(x,y,x,y, 'w');
 800059e:	88bb      	ldrh	r3, [r7, #4]
 80005a0:	88fa      	ldrh	r2, [r7, #6]
 80005a2:	88b9      	ldrh	r1, [r7, #4]
 80005a4:	88f8      	ldrh	r0, [r7, #6]
 80005a6:	2477      	movs	r4, #119	@ 0x77
 80005a8:	9400      	str	r4, [sp, #0]
 80005aa:	f001 f983 	bl	80018b4 <set_adress_window>

	DC_DATA();
 80005ae:	2201      	movs	r2, #1
 80005b0:	2108      	movs	r1, #8
 80005b2:	480a      	ldr	r0, [pc, #40]	@ (80005dc <draw_pixel+0x50>)
 80005b4:	f004 f908 	bl	80047c8 <HAL_GPIO_WritePin>
	CS_A();
 80005b8:	2200      	movs	r2, #0
 80005ba:	2110      	movs	r1, #16
 80005bc:	4807      	ldr	r0, [pc, #28]	@ (80005dc <draw_pixel+0x50>)
 80005be:	f004 f903 	bl	80047c8 <HAL_GPIO_WritePin>

	write_color(color);
 80005c2:	887b      	ldrh	r3, [r7, #2]
 80005c4:	4618      	mov	r0, r3
 80005c6:	f7ff ffc7 	bl	8000558 <write_color>

	CS_D();
 80005ca:	2201      	movs	r2, #1
 80005cc:	2110      	movs	r1, #16
 80005ce:	4803      	ldr	r0, [pc, #12]	@ (80005dc <draw_pixel+0x50>)
 80005d0:	f004 f8fa 	bl	80047c8 <HAL_GPIO_WritePin>

}
 80005d4:	bf00      	nop
 80005d6:	370c      	adds	r7, #12
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd90      	pop	{r4, r7, pc}
 80005dc:	40020c00 	.word	0x40020c00

080005e0 <draw_pixel_data>:


static inline void draw_pixel_data(uint16_t x, uint16_t y, uint8_t *data)
{
 80005e0:	b590      	push	{r4, r7, lr}
 80005e2:	b085      	sub	sp, #20
 80005e4:	af02      	add	r7, sp, #8
 80005e6:	4603      	mov	r3, r0
 80005e8:	603a      	str	r2, [r7, #0]
 80005ea:	80fb      	strh	r3, [r7, #6]
 80005ec:	460b      	mov	r3, r1
 80005ee:	80bb      	strh	r3, [r7, #4]
	set_adress_window(x,y,x,y, 'w');
 80005f0:	88bb      	ldrh	r3, [r7, #4]
 80005f2:	88fa      	ldrh	r2, [r7, #6]
 80005f4:	88b9      	ldrh	r1, [r7, #4]
 80005f6:	88f8      	ldrh	r0, [r7, #6]
 80005f8:	2477      	movs	r4, #119	@ 0x77
 80005fa:	9400      	str	r4, [sp, #0]
 80005fc:	f001 f95a 	bl	80018b4 <set_adress_window>

	DC_DATA();
 8000600:	2201      	movs	r2, #1
 8000602:	2108      	movs	r1, #8
 8000604:	480b      	ldr	r0, [pc, #44]	@ (8000634 <draw_pixel_data+0x54>)
 8000606:	f004 f8df 	bl	80047c8 <HAL_GPIO_WritePin>
	CS_A();
 800060a:	2200      	movs	r2, #0
 800060c:	2110      	movs	r1, #16
 800060e:	4809      	ldr	r0, [pc, #36]	@ (8000634 <draw_pixel_data+0x54>)
 8000610:	f004 f8da 	bl	80047c8 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, data, 3, HAL_MAX_DELAY);
 8000614:	f04f 33ff 	mov.w	r3, #4294967295
 8000618:	2203      	movs	r2, #3
 800061a:	6839      	ldr	r1, [r7, #0]
 800061c:	4806      	ldr	r0, [pc, #24]	@ (8000638 <draw_pixel_data+0x58>)
 800061e:	f005 fda6 	bl	800616e <HAL_SPI_Transmit>

	CS_D();
 8000622:	2201      	movs	r2, #1
 8000624:	2110      	movs	r1, #16
 8000626:	4803      	ldr	r0, [pc, #12]	@ (8000634 <draw_pixel_data+0x54>)
 8000628:	f004 f8ce 	bl	80047c8 <HAL_GPIO_WritePin>

}
 800062c:	bf00      	nop
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	bd90      	pop	{r4, r7, pc}
 8000634:	40020c00 	.word	0x40020c00
 8000638:	2000017c 	.word	0x2000017c

0800063c <fill_screen1>:



void fill_screen1(uint16_t color)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b088      	sub	sp, #32
 8000640:	af02      	add	r7, sp, #8
 8000642:	4603      	mov	r3, r0
 8000644:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */


	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000646:	f107 020c 	add.w	r2, r7, #12
 800064a:	88fb      	ldrh	r3, [r7, #6]
 800064c:	4611      	mov	r1, r2
 800064e:	4618      	mov	r0, r3
 8000650:	f7ff ff3a 	bl	80004c8 <convert_color_16_to_18>

	uint8_t *line = malloc(320*sizeof(pixel));
 8000654:	f44f 7070 	mov.w	r0, #960	@ 0x3c0
 8000658:	f00c fac8 	bl	800cbec <malloc>
 800065c:	4603      	mov	r3, r0
 800065e:	613b      	str	r3, [r7, #16]

	set_adress_window(0, 0, LCD_Width-1, LCD_Length-1, 'w');
 8000660:	2377      	movs	r3, #119	@ 0x77
 8000662:	9300      	str	r3, [sp, #0]
 8000664:	f240 13df 	movw	r3, #479	@ 0x1df
 8000668:	f240 123f 	movw	r2, #319	@ 0x13f
 800066c:	2100      	movs	r1, #0
 800066e:	2000      	movs	r0, #0
 8000670:	f001 f920 	bl	80018b4 <set_adress_window>

	DC_DATA();
 8000674:	2201      	movs	r2, #1
 8000676:	2108      	movs	r1, #8
 8000678:	481e      	ldr	r0, [pc, #120]	@ (80006f4 <fill_screen1+0xb8>)
 800067a:	f004 f8a5 	bl	80047c8 <HAL_GPIO_WritePin>
	CS_A();
 800067e:	2200      	movs	r2, #0
 8000680:	2110      	movs	r1, #16
 8000682:	481c      	ldr	r0, [pc, #112]	@ (80006f4 <fill_screen1+0xb8>)
 8000684:	f004 f8a0 	bl	80047c8 <HAL_GPIO_WritePin>

	for(uint16_t x=0; x<320; x++)
 8000688:	2300      	movs	r3, #0
 800068a:	82fb      	strh	r3, [r7, #22]
 800068c:	e00f      	b.n	80006ae <fill_screen1+0x72>
	{
		memcpy(line + x*sizeof(pixel), pixel, sizeof(pixel));
 800068e:	8afa      	ldrh	r2, [r7, #22]
 8000690:	4613      	mov	r3, r2
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	4413      	add	r3, r2
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	4413      	add	r3, r2
 800069a:	461a      	mov	r2, r3
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	8819      	ldrh	r1, [r3, #0]
 80006a2:	789b      	ldrb	r3, [r3, #2]
 80006a4:	8011      	strh	r1, [r2, #0]
 80006a6:	7093      	strb	r3, [r2, #2]
	for(uint16_t x=0; x<320; x++)
 80006a8:	8afb      	ldrh	r3, [r7, #22]
 80006aa:	3301      	adds	r3, #1
 80006ac:	82fb      	strh	r3, [r7, #22]
 80006ae:	8afb      	ldrh	r3, [r7, #22]
 80006b0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80006b4:	d3eb      	bcc.n	800068e <fill_screen1+0x52>
	}

	for(uint16_t y=0; y<480; y++)
 80006b6:	2300      	movs	r3, #0
 80006b8:	82bb      	strh	r3, [r7, #20]
 80006ba:	e00a      	b.n	80006d2 <fill_screen1+0x96>
	{

		HAL_SPI_Transmit(&hspi1, line, 320*sizeof(pixel), HAL_MAX_DELAY);
 80006bc:	f04f 33ff 	mov.w	r3, #4294967295
 80006c0:	f44f 7270 	mov.w	r2, #960	@ 0x3c0
 80006c4:	6939      	ldr	r1, [r7, #16]
 80006c6:	480c      	ldr	r0, [pc, #48]	@ (80006f8 <fill_screen1+0xbc>)
 80006c8:	f005 fd51 	bl	800616e <HAL_SPI_Transmit>
	for(uint16_t y=0; y<480; y++)
 80006cc:	8abb      	ldrh	r3, [r7, #20]
 80006ce:	3301      	adds	r3, #1
 80006d0:	82bb      	strh	r3, [r7, #20]
 80006d2:	8abb      	ldrh	r3, [r7, #20]
 80006d4:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80006d8:	d3f0      	bcc.n	80006bc <fill_screen1+0x80>

	}

	free(line);
 80006da:	6938      	ldr	r0, [r7, #16]
 80006dc:	f00c fa8e 	bl	800cbfc <free>

	CS_D();
 80006e0:	2201      	movs	r2, #1
 80006e2:	2110      	movs	r1, #16
 80006e4:	4803      	ldr	r0, [pc, #12]	@ (80006f4 <fill_screen1+0xb8>)
 80006e6:	f004 f86f 	bl	80047c8 <HAL_GPIO_WritePin>

}
 80006ea:	bf00      	nop
 80006ec:	3718      	adds	r7, #24
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	40020c00 	.word	0x40020c00
 80006f8:	2000017c 	.word	0x2000017c

080006fc <fill_screen2>:


void fill_screen2(uint16_t color)
{
 80006fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000700:	b08f      	sub	sp, #60	@ 0x3c
 8000702:	af02      	add	r7, sp, #8
 8000704:	4603      	mov	r3, r0
 8000706:	80fb      	strh	r3, [r7, #6]
 8000708:	466b      	mov	r3, sp
 800070a:	461e      	mov	r6, r3
	set_adress_window(0, 0, LCD_Width-1, LCD_Length-1, 'w');
 800070c:	2377      	movs	r3, #119	@ 0x77
 800070e:	9300      	str	r3, [sp, #0]
 8000710:	f240 13df 	movw	r3, #479	@ 0x1df
 8000714:	f240 123f 	movw	r2, #319	@ 0x13f
 8000718:	2100      	movs	r1, #0
 800071a:	2000      	movs	r0, #0
 800071c:	f001 f8ca 	bl	80018b4 <set_adress_window>

	uint32_t frameSize = 1200; //numarul de octeti dintr-un frame
 8000720:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8000724:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t nrPixel = 320*480;
 8000726:	f44f 3316 	mov.w	r3, #153600	@ 0x25800
 800072a:	623b      	str	r3, [r7, #32]

	uint8_t r,g,b;

	r = (color & 0xF800) >> 11;
 800072c:	88fb      	ldrh	r3, [r7, #6]
 800072e:	0adb      	lsrs	r3, r3, #11
 8000730:	b29b      	uxth	r3, r3
 8000732:	77fb      	strb	r3, [r7, #31]
	g = (color & 0x07E0) >> 5;
 8000734:	88fb      	ldrh	r3, [r7, #6]
 8000736:	115b      	asrs	r3, r3, #5
 8000738:	b2db      	uxtb	r3, r3
 800073a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800073e:	77bb      	strb	r3, [r7, #30]
	b = color & 0x001F;
 8000740:	88fb      	ldrh	r3, [r7, #6]
 8000742:	b2db      	uxtb	r3, r3
 8000744:	f003 031f 	and.w	r3, r3, #31
 8000748:	777b      	strb	r3, [r7, #29]

	r = (255*r)/31;
 800074a:	7ffa      	ldrb	r2, [r7, #31]
 800074c:	4613      	mov	r3, r2
 800074e:	021b      	lsls	r3, r3, #8
 8000750:	1a9b      	subs	r3, r3, r2
 8000752:	4a4f      	ldr	r2, [pc, #316]	@ (8000890 <fill_screen2+0x194>)
 8000754:	fb82 1203 	smull	r1, r2, r2, r3
 8000758:	441a      	add	r2, r3
 800075a:	1112      	asrs	r2, r2, #4
 800075c:	17db      	asrs	r3, r3, #31
 800075e:	1ad3      	subs	r3, r2, r3
 8000760:	77fb      	strb	r3, [r7, #31]
	g = (255*g)/63;
 8000762:	7fba      	ldrb	r2, [r7, #30]
 8000764:	4613      	mov	r3, r2
 8000766:	021b      	lsls	r3, r3, #8
 8000768:	1a9b      	subs	r3, r3, r2
 800076a:	4a4a      	ldr	r2, [pc, #296]	@ (8000894 <fill_screen2+0x198>)
 800076c:	fb82 1203 	smull	r1, r2, r2, r3
 8000770:	441a      	add	r2, r3
 8000772:	1152      	asrs	r2, r2, #5
 8000774:	17db      	asrs	r3, r3, #31
 8000776:	1ad3      	subs	r3, r2, r3
 8000778:	77bb      	strb	r3, [r7, #30]
	b = (255*b)/31;
 800077a:	7f7a      	ldrb	r2, [r7, #29]
 800077c:	4613      	mov	r3, r2
 800077e:	021b      	lsls	r3, r3, #8
 8000780:	1a9b      	subs	r3, r3, r2
 8000782:	4a43      	ldr	r2, [pc, #268]	@ (8000890 <fill_screen2+0x194>)
 8000784:	fb82 1203 	smull	r1, r2, r2, r3
 8000788:	441a      	add	r2, r3
 800078a:	1112      	asrs	r2, r2, #4
 800078c:	17db      	asrs	r3, r3, #31
 800078e:	1ad3      	subs	r3, r2, r3
 8000790:	777b      	strb	r3, [r7, #29]

	DC_DATA();
 8000792:	2201      	movs	r2, #1
 8000794:	2108      	movs	r1, #8
 8000796:	4840      	ldr	r0, [pc, #256]	@ (8000898 <fill_screen2+0x19c>)
 8000798:	f004 f816 	bl	80047c8 <HAL_GPIO_WritePin>
	CS_A();
 800079c:	2200      	movs	r2, #0
 800079e:	2110      	movs	r1, #16
 80007a0:	483d      	ldr	r0, [pc, #244]	@ (8000898 <fill_screen2+0x19c>)
 80007a2:	f004 f811 	bl	80047c8 <HAL_GPIO_WritePin>

	uint8_t frame[frameSize]; //nr de octeti de trimis intr-o tranmsisiune
 80007a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80007a8:	460b      	mov	r3, r1
 80007aa:	3b01      	subs	r3, #1
 80007ac:	61bb      	str	r3, [r7, #24]
 80007ae:	2300      	movs	r3, #0
 80007b0:	4688      	mov	r8, r1
 80007b2:	4699      	mov	r9, r3
 80007b4:	f04f 0200 	mov.w	r2, #0
 80007b8:	f04f 0300 	mov.w	r3, #0
 80007bc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80007c0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80007c4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80007c8:	2300      	movs	r3, #0
 80007ca:	460c      	mov	r4, r1
 80007cc:	461d      	mov	r5, r3
 80007ce:	f04f 0200 	mov.w	r2, #0
 80007d2:	f04f 0300 	mov.w	r3, #0
 80007d6:	00eb      	lsls	r3, r5, #3
 80007d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80007dc:	00e2      	lsls	r2, r4, #3
 80007de:	1dcb      	adds	r3, r1, #7
 80007e0:	08db      	lsrs	r3, r3, #3
 80007e2:	00db      	lsls	r3, r3, #3
 80007e4:	ebad 0d03 	sub.w	sp, sp, r3
 80007e8:	ab02      	add	r3, sp, #8
 80007ea:	3300      	adds	r3, #0
 80007ec:	617b      	str	r3, [r7, #20]

	for(uint32_t j=0; j<frameSize; j=j+3)
 80007ee:	2300      	movs	r3, #0
 80007f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80007f2:	e011      	b.n	8000818 <fill_screen2+0x11c>
	{
		frame[j] = r;
 80007f4:	697a      	ldr	r2, [r7, #20]
 80007f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007f8:	4413      	add	r3, r2
 80007fa:	7ffa      	ldrb	r2, [r7, #31]
 80007fc:	701a      	strb	r2, [r3, #0]
		frame[j+1] = g;
 80007fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000800:	3301      	adds	r3, #1
 8000802:	697a      	ldr	r2, [r7, #20]
 8000804:	7fb9      	ldrb	r1, [r7, #30]
 8000806:	54d1      	strb	r1, [r2, r3]
		frame[j+2] = b;
 8000808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800080a:	3302      	adds	r3, #2
 800080c:	697a      	ldr	r2, [r7, #20]
 800080e:	7f79      	ldrb	r1, [r7, #29]
 8000810:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j=0; j<frameSize; j=j+3)
 8000812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000814:	3303      	adds	r3, #3
 8000816:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000818:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800081a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800081c:	429a      	cmp	r2, r3
 800081e:	d3e9      	bcc.n	80007f4 <fill_screen2+0xf8>
	}

	uint32_t data = nrPixel * 3; //nr de octeti de trimis
 8000820:	6a3a      	ldr	r2, [r7, #32]
 8000822:	4613      	mov	r3, r2
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	4413      	add	r3, r2
 8000828:	613b      	str	r3, [r7, #16]
	uint32_t nrFrames = data / frameSize;
 800082a:	693a      	ldr	r2, [r7, #16]
 800082c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800082e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000832:	60fb      	str	r3, [r7, #12]

	flagDmaSpiTx = 1;
 8000834:	4b19      	ldr	r3, [pc, #100]	@ (800089c <fill_screen2+0x1a0>)
 8000836:	2201      	movs	r2, #1
 8000838:	701a      	strb	r2, [r3, #0]

	for(uint32_t j = 0; j < (nrFrames); j++)
 800083a:	2300      	movs	r3, #0
 800083c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800083e:	e012      	b.n	8000866 <fill_screen2+0x16a>
	{
		//HAL_SPI_Transmit(&hspi1, frame, frameSize, 10);

		while(flagDmaSpiTx == 0); //asteapta cat timp este 0
 8000840:	bf00      	nop
 8000842:	4b16      	ldr	r3, [pc, #88]	@ (800089c <fill_screen2+0x1a0>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	2b00      	cmp	r3, #0
 800084a:	d0fa      	beq.n	8000842 <fill_screen2+0x146>
		flagDmaSpiTx = 0;
 800084c:	4b13      	ldr	r3, [pc, #76]	@ (800089c <fill_screen2+0x1a0>)
 800084e:	2200      	movs	r2, #0
 8000850:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_DMA(&hspi1, frame, frameSize);
 8000852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000854:	b29b      	uxth	r3, r3
 8000856:	461a      	mov	r2, r3
 8000858:	6979      	ldr	r1, [r7, #20]
 800085a:	4811      	ldr	r0, [pc, #68]	@ (80008a0 <fill_screen2+0x1a4>)
 800085c:	f006 f9b4 	bl	8006bc8 <HAL_SPI_Transmit_DMA>
	for(uint32_t j = 0; j < (nrFrames); j++)
 8000860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000862:	3301      	adds	r3, #1
 8000864:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000866:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	429a      	cmp	r2, r3
 800086c:	d3e8      	bcc.n	8000840 <fill_screen2+0x144>

	}

	//asteptam sa se finalizeze ultimul transfer -> asteptam flag1

	while(flagDmaSpiTx == 0);
 800086e:	bf00      	nop
 8000870:	4b0a      	ldr	r3, [pc, #40]	@ (800089c <fill_screen2+0x1a0>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	b2db      	uxtb	r3, r3
 8000876:	2b00      	cmp	r3, #0
 8000878:	d0fa      	beq.n	8000870 <fill_screen2+0x174>
	CS_D();
 800087a:	2201      	movs	r2, #1
 800087c:	2110      	movs	r1, #16
 800087e:	4806      	ldr	r0, [pc, #24]	@ (8000898 <fill_screen2+0x19c>)
 8000880:	f003 ffa2 	bl	80047c8 <HAL_GPIO_WritePin>
 8000884:	46b5      	mov	sp, r6
}
 8000886:	bf00      	nop
 8000888:	3734      	adds	r7, #52	@ 0x34
 800088a:	46bd      	mov	sp, r7
 800088c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000890:	84210843 	.word	0x84210843
 8000894:	82082083 	.word	0x82082083
 8000898:	40020c00 	.word	0x40020c00
 800089c:	2000037c 	.word	0x2000037c
 80008a0:	2000017c 	.word	0x2000017c

080008a4 <print_character>:



void print_character(uint16_t x, uint16_t y, char c, uint16_t fontColor, uint16_t backColor)
{
 80008a4:	b590      	push	{r4, r7, lr}
 80008a6:	b089      	sub	sp, #36	@ 0x24
 80008a8:	af02      	add	r7, sp, #8
 80008aa:	4604      	mov	r4, r0
 80008ac:	4608      	mov	r0, r1
 80008ae:	4611      	mov	r1, r2
 80008b0:	461a      	mov	r2, r3
 80008b2:	4623      	mov	r3, r4
 80008b4:	80fb      	strh	r3, [r7, #6]
 80008b6:	4603      	mov	r3, r0
 80008b8:	80bb      	strh	r3, [r7, #4]
 80008ba:	460b      	mov	r3, r1
 80008bc:	70fb      	strb	r3, [r7, #3]
 80008be:	4613      	mov	r3, r2
 80008c0:	803b      	strh	r3, [r7, #0]
	set_adress_window(x, y, x+font.width-1, y+font.height-1, 'w');
 80008c2:	4b3a      	ldr	r3, [pc, #232]	@ (80009ac <print_character+0x108>)
 80008c4:	889a      	ldrh	r2, [r3, #4]
 80008c6:	88fb      	ldrh	r3, [r7, #6]
 80008c8:	4413      	add	r3, r2
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	3b01      	subs	r3, #1
 80008ce:	b29c      	uxth	r4, r3
 80008d0:	4b36      	ldr	r3, [pc, #216]	@ (80009ac <print_character+0x108>)
 80008d2:	88da      	ldrh	r2, [r3, #6]
 80008d4:	88bb      	ldrh	r3, [r7, #4]
 80008d6:	4413      	add	r3, r2
 80008d8:	b29b      	uxth	r3, r3
 80008da:	3b01      	subs	r3, #1
 80008dc:	b29b      	uxth	r3, r3
 80008de:	88b9      	ldrh	r1, [r7, #4]
 80008e0:	88f8      	ldrh	r0, [r7, #6]
 80008e2:	2277      	movs	r2, #119	@ 0x77
 80008e4:	9200      	str	r2, [sp, #0]
 80008e6:	4622      	mov	r2, r4
 80008e8:	f000 ffe4 	bl	80018b4 <set_adress_window>

	uint16_t mask = 0x8000;
 80008ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008f0:	82bb      	strh	r3, [r7, #20]

	uint8_t i,j;
	uint16_t line = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	827b      	strh	r3, [r7, #18]

	uint8_t dataFont[3];
	uint8_t dataBack[3];

	convert_color_16_to_18(fontColor, dataFont);
 80008f6:	f107 020c 	add.w	r2, r7, #12
 80008fa:	883b      	ldrh	r3, [r7, #0]
 80008fc:	4611      	mov	r1, r2
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff fde2 	bl	80004c8 <convert_color_16_to_18>
	convert_color_16_to_18(backColor, dataBack);
 8000904:	f107 0208 	add.w	r2, r7, #8
 8000908:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800090a:	4611      	mov	r1, r2
 800090c:	4618      	mov	r0, r3
 800090e:	f7ff fddb 	bl	80004c8 <convert_color_16_to_18>


	DC_DATA();
 8000912:	2201      	movs	r2, #1
 8000914:	2108      	movs	r1, #8
 8000916:	4826      	ldr	r0, [pc, #152]	@ (80009b0 <print_character+0x10c>)
 8000918:	f003 ff56 	bl	80047c8 <HAL_GPIO_WritePin>
	CS_A();
 800091c:	2200      	movs	r2, #0
 800091e:	2110      	movs	r1, #16
 8000920:	4823      	ldr	r0, [pc, #140]	@ (80009b0 <print_character+0x10c>)
 8000922:	f003 ff51 	bl	80047c8 <HAL_GPIO_WritePin>

	for(i=0; i<font.height; i++)
 8000926:	2300      	movs	r3, #0
 8000928:	75fb      	strb	r3, [r7, #23]
 800092a:	e030      	b.n	800098e <print_character+0xea>
	{
		line = font.data[((c-32)*font.height)+i];
 800092c:	4b1f      	ldr	r3, [pc, #124]	@ (80009ac <print_character+0x108>)
 800092e:	681a      	ldr	r2, [r3, #0]
 8000930:	78fb      	ldrb	r3, [r7, #3]
 8000932:	3b20      	subs	r3, #32
 8000934:	491d      	ldr	r1, [pc, #116]	@ (80009ac <print_character+0x108>)
 8000936:	88c9      	ldrh	r1, [r1, #6]
 8000938:	fb03 f101 	mul.w	r1, r3, r1
 800093c:	7dfb      	ldrb	r3, [r7, #23]
 800093e:	440b      	add	r3, r1
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	4413      	add	r3, r2
 8000944:	881b      	ldrh	r3, [r3, #0]
 8000946:	827b      	strh	r3, [r7, #18]

		for(j=0; j<font.width; j++)
 8000948:	2300      	movs	r3, #0
 800094a:	75bb      	strb	r3, [r7, #22]
 800094c:	e016      	b.n	800097c <print_character+0xd8>
		{
			if(((line<<j) & (mask)) != 0)
 800094e:	8a7a      	ldrh	r2, [r7, #18]
 8000950:	7dbb      	ldrb	r3, [r7, #22]
 8000952:	409a      	lsls	r2, r3
 8000954:	8abb      	ldrh	r3, [r7, #20]
 8000956:	4013      	ands	r3, r2
 8000958:	2b00      	cmp	r3, #0
 800095a:	d006      	beq.n	800096a <print_character+0xc6>
			{
				LCD_send_data_multi(dataFont,3);
 800095c:	f107 030c 	add.w	r3, r7, #12
 8000960:	2103      	movs	r1, #3
 8000962:	4618      	mov	r0, r3
 8000964:	f000 fe0e 	bl	8001584 <LCD_send_data_multi>
 8000968:	e005      	b.n	8000976 <print_character+0xd2>
			}

			else
			{
				LCD_send_data_multi(dataBack,3);
 800096a:	f107 0308 	add.w	r3, r7, #8
 800096e:	2103      	movs	r1, #3
 8000970:	4618      	mov	r0, r3
 8000972:	f000 fe07 	bl	8001584 <LCD_send_data_multi>
		for(j=0; j<font.width; j++)
 8000976:	7dbb      	ldrb	r3, [r7, #22]
 8000978:	3301      	adds	r3, #1
 800097a:	75bb      	strb	r3, [r7, #22]
 800097c:	7dbb      	ldrb	r3, [r7, #22]
 800097e:	b29a      	uxth	r2, r3
 8000980:	4b0a      	ldr	r3, [pc, #40]	@ (80009ac <print_character+0x108>)
 8000982:	889b      	ldrh	r3, [r3, #4]
 8000984:	429a      	cmp	r2, r3
 8000986:	d3e2      	bcc.n	800094e <print_character+0xaa>
	for(i=0; i<font.height; i++)
 8000988:	7dfb      	ldrb	r3, [r7, #23]
 800098a:	3301      	adds	r3, #1
 800098c:	75fb      	strb	r3, [r7, #23]
 800098e:	7dfb      	ldrb	r3, [r7, #23]
 8000990:	b29a      	uxth	r2, r3
 8000992:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <print_character+0x108>)
 8000994:	88db      	ldrh	r3, [r3, #6]
 8000996:	429a      	cmp	r2, r3
 8000998:	d3c8      	bcc.n	800092c <print_character+0x88>
			}
		}
	}

	CS_D();
 800099a:	2201      	movs	r2, #1
 800099c:	2110      	movs	r1, #16
 800099e:	4804      	ldr	r0, [pc, #16]	@ (80009b0 <print_character+0x10c>)
 80009a0:	f003 ff12 	bl	80047c8 <HAL_GPIO_WritePin>

}
 80009a4:	bf00      	nop
 80009a6:	371c      	adds	r7, #28
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd90      	pop	{r4, r7, pc}
 80009ac:	20000000 	.word	0x20000000
 80009b0:	40020c00 	.word	0x40020c00

080009b4 <print_string>:


void print_string(uint16_t x, uint16_t y, char* string, uint8_t n, uint16_t fontColor, uint16_t backColor)
{
 80009b4:	b590      	push	{r4, r7, lr}
 80009b6:	b089      	sub	sp, #36	@ 0x24
 80009b8:	af02      	add	r7, sp, #8
 80009ba:	60ba      	str	r2, [r7, #8]
 80009bc:	461a      	mov	r2, r3
 80009be:	4603      	mov	r3, r0
 80009c0:	81fb      	strh	r3, [r7, #14]
 80009c2:	460b      	mov	r3, r1
 80009c4:	81bb      	strh	r3, [r7, #12]
 80009c6:	4613      	mov	r3, r2
 80009c8:	71fb      	strb	r3, [r7, #7]

	char *temp = string;
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	617b      	str	r3, [r7, #20]

	while(string<(temp+n))
 80009ce:	e027      	b.n	8000a20 <print_string+0x6c>
	{
		if(x + font.width > 320)
 80009d0:	89fb      	ldrh	r3, [r7, #14]
 80009d2:	4a19      	ldr	r2, [pc, #100]	@ (8000a38 <print_string+0x84>)
 80009d4:	8892      	ldrh	r2, [r2, #4]
 80009d6:	4413      	add	r3, r2
 80009d8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80009dc:	dd07      	ble.n	80009ee <print_string+0x3a>
		{
			x = font.width;
 80009de:	4b16      	ldr	r3, [pc, #88]	@ (8000a38 <print_string+0x84>)
 80009e0:	889b      	ldrh	r3, [r3, #4]
 80009e2:	81fb      	strh	r3, [r7, #14]
			y = y + font.height;
 80009e4:	4b14      	ldr	r3, [pc, #80]	@ (8000a38 <print_string+0x84>)
 80009e6:	88da      	ldrh	r2, [r3, #6]
 80009e8:	89bb      	ldrh	r3, [r7, #12]
 80009ea:	4413      	add	r3, r2
 80009ec:	81bb      	strh	r3, [r7, #12]
		}

		if((y + font.height) > 480)
 80009ee:	89bb      	ldrh	r3, [r7, #12]
 80009f0:	4a11      	ldr	r2, [pc, #68]	@ (8000a38 <print_string+0x84>)
 80009f2:	88d2      	ldrh	r2, [r2, #6]
 80009f4:	4413      	add	r3, r2
 80009f6:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80009fa:	dc18      	bgt.n	8000a2e <print_string+0x7a>
		{
			return;
		}

		print_character(x, y, *string, fontColor, backColor);
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	781a      	ldrb	r2, [r3, #0]
 8000a00:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 8000a02:	89b9      	ldrh	r1, [r7, #12]
 8000a04:	89f8      	ldrh	r0, [r7, #14]
 8000a06:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a08:	9300      	str	r3, [sp, #0]
 8000a0a:	4623      	mov	r3, r4
 8000a0c:	f7ff ff4a 	bl	80008a4 <print_character>
		string++;
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	3301      	adds	r3, #1
 8000a14:	60bb      	str	r3, [r7, #8]
		x = x + font.width;
 8000a16:	4b08      	ldr	r3, [pc, #32]	@ (8000a38 <print_string+0x84>)
 8000a18:	889a      	ldrh	r2, [r3, #4]
 8000a1a:	89fb      	ldrh	r3, [r7, #14]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	81fb      	strh	r3, [r7, #14]
	while(string<(temp+n))
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	697a      	ldr	r2, [r7, #20]
 8000a24:	4413      	add	r3, r2
 8000a26:	68ba      	ldr	r2, [r7, #8]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d3d1      	bcc.n	80009d0 <print_string+0x1c>
 8000a2c:	e000      	b.n	8000a30 <print_string+0x7c>
			return;
 8000a2e:	bf00      	nop
	}

}
 8000a30:	371c      	adds	r7, #28
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd90      	pop	{r4, r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000000 	.word	0x20000000

08000a3c <draw_horizontal_line>:


void draw_horizontal_line(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t color)
{
 8000a3c:	b590      	push	{r4, r7, lr}
 8000a3e:	b087      	sub	sp, #28
 8000a40:	af02      	add	r7, sp, #8
 8000a42:	4604      	mov	r4, r0
 8000a44:	4608      	mov	r0, r1
 8000a46:	4611      	mov	r1, r2
 8000a48:	461a      	mov	r2, r3
 8000a4a:	4623      	mov	r3, r4
 8000a4c:	80fb      	strh	r3, [r7, #6]
 8000a4e:	4603      	mov	r3, r0
 8000a50:	80bb      	strh	r3, [r7, #4]
 8000a52:	460b      	mov	r3, r1
 8000a54:	807b      	strh	r3, [r7, #2]
 8000a56:	4613      	mov	r3, r2
 8000a58:	803b      	strh	r3, [r7, #0]
	 * Functie pentru desenarea grafica unei linii orizontale.
	 * Input: x0 si y0 coordonatele initiale, x1 lungimea relativa liniei, si culoarea
	 * Output: Void
	 */

	x1 = x0+x1; //aflam lungimea efectiva
 8000a5a:	88fa      	ldrh	r2, [r7, #6]
 8000a5c:	887b      	ldrh	r3, [r7, #2]
 8000a5e:	4413      	add	r3, r2
 8000a60:	807b      	strh	r3, [r7, #2]
	set_adress_window(x0, y0, x1-1, y0, 'w');
 8000a62:	887b      	ldrh	r3, [r7, #2]
 8000a64:	3b01      	subs	r3, #1
 8000a66:	b29a      	uxth	r2, r3
 8000a68:	88bb      	ldrh	r3, [r7, #4]
 8000a6a:	88b9      	ldrh	r1, [r7, #4]
 8000a6c:	88f8      	ldrh	r0, [r7, #6]
 8000a6e:	2477      	movs	r4, #119	@ 0x77
 8000a70:	9400      	str	r4, [sp, #0]
 8000a72:	f000 ff1f 	bl	80018b4 <set_adress_window>

	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000a76:	f107 0208 	add.w	r2, r7, #8
 8000a7a:	883b      	ldrh	r3, [r7, #0]
 8000a7c:	4611      	mov	r1, r2
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff fd22 	bl	80004c8 <convert_color_16_to_18>

	for(uint16_t i=0; i<x1-x0; i++)
 8000a84:	2300      	movs	r3, #0
 8000a86:	81fb      	strh	r3, [r7, #14]
 8000a88:	e008      	b.n	8000a9c <draw_horizontal_line+0x60>
	{
		LCD_send_data_multi(pixel,sizeof(pixel));
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	2103      	movs	r1, #3
 8000a90:	4618      	mov	r0, r3
 8000a92:	f000 fd77 	bl	8001584 <LCD_send_data_multi>
	for(uint16_t i=0; i<x1-x0; i++)
 8000a96:	89fb      	ldrh	r3, [r7, #14]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	81fb      	strh	r3, [r7, #14]
 8000a9c:	89fa      	ldrh	r2, [r7, #14]
 8000a9e:	8879      	ldrh	r1, [r7, #2]
 8000aa0:	88fb      	ldrh	r3, [r7, #6]
 8000aa2:	1acb      	subs	r3, r1, r3
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	dbf0      	blt.n	8000a8a <draw_horizontal_line+0x4e>
	}


}
 8000aa8:	bf00      	nop
 8000aaa:	bf00      	nop
 8000aac:	3714      	adds	r7, #20
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd90      	pop	{r4, r7, pc}

08000ab2 <draw_vertical_line>:


void draw_vertical_line(uint16_t x0, uint16_t y0, uint16_t y1, uint16_t color)
{
 8000ab2:	b590      	push	{r4, r7, lr}
 8000ab4:	b087      	sub	sp, #28
 8000ab6:	af02      	add	r7, sp, #8
 8000ab8:	4604      	mov	r4, r0
 8000aba:	4608      	mov	r0, r1
 8000abc:	4611      	mov	r1, r2
 8000abe:	461a      	mov	r2, r3
 8000ac0:	4623      	mov	r3, r4
 8000ac2:	80fb      	strh	r3, [r7, #6]
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	80bb      	strh	r3, [r7, #4]
 8000ac8:	460b      	mov	r3, r1
 8000aca:	807b      	strh	r3, [r7, #2]
 8000acc:	4613      	mov	r3, r2
 8000ace:	803b      	strh	r3, [r7, #0]
	 * Functie pentru desenarea grafica unei linii verticale.
	 * Input: x0 si y0 coordonatele initiale, y1 lungimea relativa liniei, si culoarea
	 * Output: Void
	 */

	y1 = y0+y1; //aflam lungimea efectiva
 8000ad0:	88ba      	ldrh	r2, [r7, #4]
 8000ad2:	887b      	ldrh	r3, [r7, #2]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	807b      	strh	r3, [r7, #2]
	set_adress_window(x0, y0, x0, y1-1, 'w');
 8000ad8:	887b      	ldrh	r3, [r7, #2]
 8000ada:	3b01      	subs	r3, #1
 8000adc:	b29b      	uxth	r3, r3
 8000ade:	88fa      	ldrh	r2, [r7, #6]
 8000ae0:	88b9      	ldrh	r1, [r7, #4]
 8000ae2:	88f8      	ldrh	r0, [r7, #6]
 8000ae4:	2477      	movs	r4, #119	@ 0x77
 8000ae6:	9400      	str	r4, [sp, #0]
 8000ae8:	f000 fee4 	bl	80018b4 <set_adress_window>

	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000aec:	f107 0208 	add.w	r2, r7, #8
 8000af0:	883b      	ldrh	r3, [r7, #0]
 8000af2:	4611      	mov	r1, r2
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff fce7 	bl	80004c8 <convert_color_16_to_18>

	for(uint16_t i=0; i<y1-y0; i++)
 8000afa:	2300      	movs	r3, #0
 8000afc:	81fb      	strh	r3, [r7, #14]
 8000afe:	e008      	b.n	8000b12 <draw_vertical_line+0x60>
	{
		LCD_send_data_multi(pixel,sizeof(pixel));
 8000b00:	f107 0308 	add.w	r3, r7, #8
 8000b04:	2103      	movs	r1, #3
 8000b06:	4618      	mov	r0, r3
 8000b08:	f000 fd3c 	bl	8001584 <LCD_send_data_multi>
	for(uint16_t i=0; i<y1-y0; i++)
 8000b0c:	89fb      	ldrh	r3, [r7, #14]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	81fb      	strh	r3, [r7, #14]
 8000b12:	89fa      	ldrh	r2, [r7, #14]
 8000b14:	8879      	ldrh	r1, [r7, #2]
 8000b16:	88bb      	ldrh	r3, [r7, #4]
 8000b18:	1acb      	subs	r3, r1, r3
 8000b1a:	429a      	cmp	r2, r3
 8000b1c:	dbf0      	blt.n	8000b00 <draw_vertical_line+0x4e>
	}


}
 8000b1e:	bf00      	nop
 8000b20:	bf00      	nop
 8000b22:	3714      	adds	r7, #20
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd90      	pop	{r4, r7, pc}

08000b28 <draw_rectangle>:


void draw_rectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8000b28:	b590      	push	{r4, r7, lr}
 8000b2a:	b089      	sub	sp, #36	@ 0x24
 8000b2c:	af02      	add	r7, sp, #8
 8000b2e:	4604      	mov	r4, r0
 8000b30:	4608      	mov	r0, r1
 8000b32:	4611      	mov	r1, r2
 8000b34:	461a      	mov	r2, r3
 8000b36:	4623      	mov	r3, r4
 8000b38:	80fb      	strh	r3, [r7, #6]
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	80bb      	strh	r3, [r7, #4]
 8000b3e:	460b      	mov	r3, r1
 8000b40:	807b      	strh	r3, [r7, #2]
 8000b42:	4613      	mov	r3, r2
 8000b44:	803b      	strh	r3, [r7, #0]
	 * Output: Void
	 */


	uint8_t pixel[3];
	uint16_t pixelNr = x1*y1;
 8000b46:	887a      	ldrh	r2, [r7, #2]
 8000b48:	883b      	ldrh	r3, [r7, #0]
 8000b4a:	fb12 f303 	smulbb	r3, r2, r3
 8000b4e:	82bb      	strh	r3, [r7, #20]
	convert_color_16_to_18(color, pixel);
 8000b50:	f107 020c 	add.w	r2, r7, #12
 8000b54:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000b56:	4611      	mov	r1, r2
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f7ff fcb5 	bl	80004c8 <convert_color_16_to_18>

	uint8_t *data = malloc(sizeof(pixel)*pixelNr);
 8000b5e:	8aba      	ldrh	r2, [r7, #20]
 8000b60:	4613      	mov	r3, r2
 8000b62:	005b      	lsls	r3, r3, #1
 8000b64:	4413      	add	r3, r2
 8000b66:	4618      	mov	r0, r3
 8000b68:	f00c f840 	bl	800cbec <malloc>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	613b      	str	r3, [r7, #16]

	for(uint16_t i=0; i<pixelNr; i++)
 8000b70:	2300      	movs	r3, #0
 8000b72:	82fb      	strh	r3, [r7, #22]
 8000b74:	e00f      	b.n	8000b96 <draw_rectangle+0x6e>
	{
		memcpy(data + i*sizeof(pixel), pixel, sizeof(pixel));
 8000b76:	8afa      	ldrh	r2, [r7, #22]
 8000b78:	4613      	mov	r3, r2
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	4413      	add	r3, r2
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	4413      	add	r3, r2
 8000b82:	461a      	mov	r2, r3
 8000b84:	f107 030c 	add.w	r3, r7, #12
 8000b88:	8819      	ldrh	r1, [r3, #0]
 8000b8a:	789b      	ldrb	r3, [r3, #2]
 8000b8c:	8011      	strh	r1, [r2, #0]
 8000b8e:	7093      	strb	r3, [r2, #2]
	for(uint16_t i=0; i<pixelNr; i++)
 8000b90:	8afb      	ldrh	r3, [r7, #22]
 8000b92:	3301      	adds	r3, #1
 8000b94:	82fb      	strh	r3, [r7, #22]
 8000b96:	8afa      	ldrh	r2, [r7, #22]
 8000b98:	8abb      	ldrh	r3, [r7, #20]
 8000b9a:	429a      	cmp	r2, r3
 8000b9c:	d3eb      	bcc.n	8000b76 <draw_rectangle+0x4e>
	}

	set_adress_window(x0, y0, x0+x1-1, y0+y1-1, 'w');
 8000b9e:	88fa      	ldrh	r2, [r7, #6]
 8000ba0:	887b      	ldrh	r3, [r7, #2]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	3b01      	subs	r3, #1
 8000ba8:	b29c      	uxth	r4, r3
 8000baa:	88ba      	ldrh	r2, [r7, #4]
 8000bac:	883b      	ldrh	r3, [r7, #0]
 8000bae:	4413      	add	r3, r2
 8000bb0:	b29b      	uxth	r3, r3
 8000bb2:	3b01      	subs	r3, #1
 8000bb4:	b29b      	uxth	r3, r3
 8000bb6:	88b9      	ldrh	r1, [r7, #4]
 8000bb8:	88f8      	ldrh	r0, [r7, #6]
 8000bba:	2277      	movs	r2, #119	@ 0x77
 8000bbc:	9200      	str	r2, [sp, #0]
 8000bbe:	4622      	mov	r2, r4
 8000bc0:	f000 fe78 	bl	80018b4 <set_adress_window>
	LCD_send_data_multi(data,pixelNr*sizeof(pixel));
 8000bc4:	8aba      	ldrh	r2, [r7, #20]
 8000bc6:	4613      	mov	r3, r2
 8000bc8:	005b      	lsls	r3, r3, #1
 8000bca:	4413      	add	r3, r2
 8000bcc:	4619      	mov	r1, r3
 8000bce:	6938      	ldr	r0, [r7, #16]
 8000bd0:	f000 fcd8 	bl	8001584 <LCD_send_data_multi>

	free(data);
 8000bd4:	6938      	ldr	r0, [r7, #16]
 8000bd6:	f00c f811 	bl	800cbfc <free>

}
 8000bda:	bf00      	nop
 8000bdc:	371c      	adds	r7, #28
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd90      	pop	{r4, r7, pc}

08000be2 <init_entity_sd>:


void init_entity_sd(ENTITY *entity)
{
 8000be2:	b580      	push	{r7, lr}
 8000be4:	b082      	sub	sp, #8
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	6078      	str	r0, [r7, #4]
	entity->x0 = 0;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2200      	movs	r2, #0
 8000bee:	805a      	strh	r2, [r3, #2]
	entity->y0 = 0;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	809a      	strh	r2, [r3, #4]
	entity->y1 = 0;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	811a      	strh	r2, [r3, #8]
	entity->x1 = 0;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2200      	movs	r2, #0
 8000c00:	80da      	strh	r2, [r3, #6]

	entity->ST.SD.filePathName = malloc(sizeof(char)*20);
 8000c02:	2014      	movs	r0, #20
 8000c04:	f00b fff2 	bl	800cbec <malloc>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	611a      	str	r2, [r3, #16]
}
 8000c10:	bf00      	nop
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <free_entity_sd>:


void free_entity_sd(ENTITY *entity)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
	free(entity->ST.SD.filePathName);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	691b      	ldr	r3, [r3, #16]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f00b ffe9 	bl	800cbfc <free>
	free(entity->ST.SD.data);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	68db      	ldr	r3, [r3, #12]
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f00b ffe4 	bl	800cbfc <free>
}
 8000c34:	bf00      	nop
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <draw_entity>:


void draw_entity(ENTITY *entity)
{
 8000c3c:	b590      	push	{r4, r7, lr}
 8000c3e:	b089      	sub	sp, #36	@ 0x24
 8000c40:	af02      	add	r7, sp, #8
 8000c42:	6078      	str	r0, [r7, #4]
	 * Feature: De dat ca parametru numele unui fisier ce contine datele imaginii
	 * de afisat si nu culoarea, parametrul color e doar de test
	 */

	uint8_t *data;
	bool flagImgDone = 0;
 8000c44:	2300      	movs	r3, #0
 8000c46:	73fb      	strb	r3, [r7, #15]

	if(((entity->id & 1<<7) != 0))
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	b25b      	sxtb	r3, r3
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	da72      	bge.n	8000d38 <draw_entity+0xfc>
	{
		/*Avem imagine monocolor <= 32x32 -> imagine nu se afla pe cardul SD!*/

		if((entity->id & (0xC0)) == 0xC0)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000c5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8000c5c:	d108      	bne.n	8000c70 <draw_entity+0x34>
		{
			/*
			 * Imagine stocata local in bufferul *data din afara structurii
			 */

			LCD_send_data_multi(entity->ST.LC.data, entity->ST.LC.size);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	68da      	ldr	r2, [r3, #12]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	691b      	ldr	r3, [r3, #16]
 8000c66:	4619      	mov	r1, r3
 8000c68:	4610      	mov	r0, r2
 8000c6a:	f000 fc8b 	bl	8001584 <LCD_send_data_multi>
 8000c6e:	e0e8      	b.n	8000e42 <draw_entity+0x206>
			return;

		}

		uint16_t pixelNr = (entity->x1)*(entity->y1);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000c76:	b29a      	uxth	r2, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000c7e:	b29b      	uxth	r3, r3
 8000c80:	fb12 f303 	smulbb	r3, r2, r3
 8000c84:	82bb      	strh	r3, [r7, #20]

		uint8_t pixel[3];
		convert_color_16_to_18(entity->ST.color, pixel);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	899b      	ldrh	r3, [r3, #12]
 8000c8a:	f107 020c 	add.w	r2, r7, #12
 8000c8e:	4611      	mov	r1, r2
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff fc19 	bl	80004c8 <convert_color_16_to_18>

		data = malloc(sizeof(pixel)*pixelNr);
 8000c96:	8aba      	ldrh	r2, [r7, #20]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	4413      	add	r3, r2
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f00b ffa4 	bl	800cbec <malloc>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	613b      	str	r3, [r7, #16]

		for(uint16_t i=0;i<pixelNr;i++ )
 8000ca8:	2300      	movs	r3, #0
 8000caa:	82fb      	strh	r3, [r7, #22]
 8000cac:	e00f      	b.n	8000cce <draw_entity+0x92>
		{
			memcpy(data + i*sizeof(pixel), pixel, sizeof(pixel));
 8000cae:	8afa      	ldrh	r2, [r7, #22]
 8000cb0:	4613      	mov	r3, r2
 8000cb2:	005b      	lsls	r3, r3, #1
 8000cb4:	4413      	add	r3, r2
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	4413      	add	r3, r2
 8000cba:	461a      	mov	r2, r3
 8000cbc:	f107 030c 	add.w	r3, r7, #12
 8000cc0:	8819      	ldrh	r1, [r3, #0]
 8000cc2:	789b      	ldrb	r3, [r3, #2]
 8000cc4:	8011      	strh	r1, [r2, #0]
 8000cc6:	7093      	strb	r3, [r2, #2]
		for(uint16_t i=0;i<pixelNr;i++ )
 8000cc8:	8afb      	ldrh	r3, [r7, #22]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	82fb      	strh	r3, [r7, #22]
 8000cce:	8afa      	ldrh	r2, [r7, #22]
 8000cd0:	8abb      	ldrh	r3, [r7, #20]
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d3eb      	bcc.n	8000cae <draw_entity+0x72>
		}

		set_adress_window(entity->x0, entity->y0, (entity->x1)+(entity->x0)-1, (entity->y1)+(entity->y0)-1, 'w');
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000cdc:	b298      	uxth	r0, r3
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000ce4:	b299      	uxth	r1, r3
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000cec:	b29a      	uxth	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	4413      	add	r3, r2
 8000cf8:	b29b      	uxth	r3, r3
 8000cfa:	3b01      	subs	r3, #1
 8000cfc:	b29c      	uxth	r4, r3
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000d04:	b29a      	uxth	r2, r3
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000d0c:	b29b      	uxth	r3, r3
 8000d0e:	4413      	add	r3, r2
 8000d10:	b29b      	uxth	r3, r3
 8000d12:	3b01      	subs	r3, #1
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	2277      	movs	r2, #119	@ 0x77
 8000d18:	9200      	str	r2, [sp, #0]
 8000d1a:	4622      	mov	r2, r4
 8000d1c:	f000 fdca 	bl	80018b4 <set_adress_window>
		LCD_send_data_multi(data,pixelNr*sizeof(pixel));
 8000d20:	8aba      	ldrh	r2, [r7, #20]
 8000d22:	4613      	mov	r3, r2
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	4413      	add	r3, r2
 8000d28:	4619      	mov	r1, r3
 8000d2a:	6938      	ldr	r0, [r7, #16]
 8000d2c:	f000 fc2a 	bl	8001584 <LCD_send_data_multi>

		free(data);
 8000d30:	6938      	ldr	r0, [r7, #16]
 8000d32:	f00b ff63 	bl	800cbfc <free>
 8000d36:	e084      	b.n	8000e42 <draw_entity+0x206>

	else
	{
		/*Imagine stocata in bufferul *data din cardul SD*/

		uint16_t byteNr = 0; /*index*/
 8000d38:	2300      	movs	r3, #0
 8000d3a:	817b      	strh	r3, [r7, #10]

		read_image_file(entity, &byteNr, &flagImgDone);
 8000d3c:	f107 020f 	add.w	r2, r7, #15
 8000d40:	f107 030a 	add.w	r3, r7, #10
 8000d44:	4619      	mov	r1, r3
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f001 fcf4 	bl	8002734 <read_image_file>

		set_adress_window(entity->x0, entity->y0, (entity->x1)+(entity->x0)-1, (entity->y1)+(entity->y0)-1, 'w');
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000d52:	b298      	uxth	r0, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000d5a:	b299      	uxth	r1, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	4413      	add	r3, r2
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	3b01      	subs	r3, #1
 8000d72:	b29c      	uxth	r4, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000d7a:	b29a      	uxth	r2, r3
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	4413      	add	r3, r2
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	3b01      	subs	r3, #1
 8000d8a:	b29b      	uxth	r3, r3
 8000d8c:	2277      	movs	r2, #119	@ 0x77
 8000d8e:	9200      	str	r2, [sp, #0]
 8000d90:	4622      	mov	r2, r4
 8000d92:	f000 fd8f 	bl	80018b4 <set_adress_window>

		DC_DATA();
 8000d96:	2201      	movs	r2, #1
 8000d98:	2108      	movs	r1, #8
 8000d9a:	482b      	ldr	r0, [pc, #172]	@ (8000e48 <draw_entity+0x20c>)
 8000d9c:	f003 fd14 	bl	80047c8 <HAL_GPIO_WritePin>
		CS_A();
 8000da0:	2200      	movs	r2, #0
 8000da2:	2110      	movs	r1, #16
 8000da4:	4828      	ldr	r0, [pc, #160]	@ (8000e48 <draw_entity+0x20c>)
 8000da6:	f003 fd0f 	bl	80047c8 <HAL_GPIO_WritePin>

		if(byteNr < 3072)
 8000daa:	897b      	ldrh	r3, [r7, #10]
 8000dac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8000db0:	d20c      	bcs.n	8000dcc <draw_entity+0x190>
		{
			/*
			 * Pentru cazul unui singur frame de transmis
			 */

			LCD_send_data_multi(entity->ST.SD.data, byteNr);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	68db      	ldr	r3, [r3, #12]
 8000db6:	897a      	ldrh	r2, [r7, #10]
 8000db8:	4611      	mov	r1, r2
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f000 fbe2 	bl	8001584 <LCD_send_data_multi>
			free(entity->ST.SD.data);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f00b ff19 	bl	800cbfc <free>
 8000dca:	e03a      	b.n	8000e42 <draw_entity+0x206>
		else
		{
			/*
			 * Pentru cazul mai multor frameuri
			 */
			flagDmaSpiTx = 0;
 8000dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8000e4c <draw_entity+0x210>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	701a      	strb	r2, [r3, #0]

			//LCD_send_data_multi(entity->data, byteNr);
			HAL_SPI_Transmit_DMA(&hspi1, entity->ST.SD.data, byteNr);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	68db      	ldr	r3, [r3, #12]
 8000dd6:	897a      	ldrh	r2, [r7, #10]
 8000dd8:	4619      	mov	r1, r3
 8000dda:	481d      	ldr	r0, [pc, #116]	@ (8000e50 <draw_entity+0x214>)
 8000ddc:	f005 fef4 	bl	8006bc8 <HAL_SPI_Transmit_DMA>

			do
			{
				if(flagImgDone == 1)
 8000de0:	7bfb      	ldrb	r3, [r7, #15]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d11c      	bne.n	8000e20 <draw_entity+0x1e4>
				{
					break;
				}

				read_image_file(entity, &byteNr, &flagImgDone);
 8000de6:	f107 020f 	add.w	r2, r7, #15
 8000dea:	f107 030a 	add.w	r3, r7, #10
 8000dee:	4619      	mov	r1, r3
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	f001 fc9f 	bl	8002734 <read_image_file>

				while(flagDmaSpiTx == 0);
 8000df6:	bf00      	nop
 8000df8:	4b14      	ldr	r3, [pc, #80]	@ (8000e4c <draw_entity+0x210>)
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d0fa      	beq.n	8000df8 <draw_entity+0x1bc>
				flagDmaSpiTx = 0;
 8000e02:	4b12      	ldr	r3, [pc, #72]	@ (8000e4c <draw_entity+0x210>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	701a      	strb	r2, [r3, #0]
				HAL_SPI_Transmit_DMA(&hspi1, entity->ST.SD.data, byteNr);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	897a      	ldrh	r2, [r7, #10]
 8000e0e:	4619      	mov	r1, r3
 8000e10:	480f      	ldr	r0, [pc, #60]	@ (8000e50 <draw_entity+0x214>)
 8000e12:	f005 fed9 	bl	8006bc8 <HAL_SPI_Transmit_DMA>

			}while(byteNr >= 3072);
 8000e16:	897b      	ldrh	r3, [r7, #10]
 8000e18:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8000e1c:	d2e0      	bcs.n	8000de0 <draw_entity+0x1a4>
 8000e1e:	e000      	b.n	8000e22 <draw_entity+0x1e6>
					break;
 8000e20:	bf00      	nop

		}

		while(flagDmaSpiTx == 0);
 8000e22:	bf00      	nop
 8000e24:	4b09      	ldr	r3, [pc, #36]	@ (8000e4c <draw_entity+0x210>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d0fa      	beq.n	8000e24 <draw_entity+0x1e8>
		free(entity->ST.SD.data);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	68db      	ldr	r3, [r3, #12]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f00b fee2 	bl	800cbfc <free>
		CS_D();
 8000e38:	2201      	movs	r2, #1
 8000e3a:	2110      	movs	r1, #16
 8000e3c:	4802      	ldr	r0, [pc, #8]	@ (8000e48 <draw_entity+0x20c>)
 8000e3e:	f003 fcc3 	bl	80047c8 <HAL_GPIO_WritePin>

	}


}
 8000e42:	371c      	adds	r7, #28
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd90      	pop	{r4, r7, pc}
 8000e48:	40020c00 	.word	0x40020c00
 8000e4c:	2000037c 	.word	0x2000037c
 8000e50:	2000017c 	.word	0x2000017c

08000e54 <translation_entity>:



void translation_entity(ENTITY *const restrict entity, int16_t x, int16_t y, bool TurnOnStep)
{
 8000e54:	b5b0      	push	{r4, r5, r7, lr}
 8000e56:	b08c      	sub	sp, #48	@ 0x30
 8000e58:	af02      	add	r7, sp, #8
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	4608      	mov	r0, r1
 8000e5e:	4611      	mov	r1, r2
 8000e60:	461a      	mov	r2, r3
 8000e62:	4603      	mov	r3, r0
 8000e64:	817b      	strh	r3, [r7, #10]
 8000e66:	460b      	mov	r3, r1
 8000e68:	813b      	strh	r3, [r7, #8]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	71fb      	strb	r3, [r7, #7]
	 * 		  Modul de Step activ 1, neactiv 0 (deplasare in interiorul ferestrei initiale)
	 * Output: Void
	 */


	if(x<0 || x>LCD_Width || y<0 || y> LCD_Length)
 8000e6e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	f2c0 80f1 	blt.w	800105a <translation_entity+0x206>
 8000e78:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e7c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000e80:	f300 80eb 	bgt.w	800105a <translation_entity+0x206>
 8000e84:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	f2c0 80e6 	blt.w	800105a <translation_entity+0x206>
 8000e8e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000e92:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000e96:	f300 80e0 	bgt.w	800105a <translation_entity+0x206>

		return;
	}


	ENTITY temp = *entity;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	f107 0414 	add.w	r4, r7, #20
 8000ea0:	461d      	mov	r5, r3
 8000ea2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ea4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ea6:	682b      	ldr	r3, [r5, #0]
 8000ea8:	6023      	str	r3, [r4, #0]

	entity->x0 = x;
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	897a      	ldrh	r2, [r7, #10]
 8000eae:	805a      	strh	r2, [r3, #2]
	entity->y0 = y;
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	893a      	ldrh	r2, [r7, #8]
 8000eb4:	809a      	strh	r2, [r3, #4]


	if((temp.y0 == y) && (TurnOnStep==1))
 8000eb6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000eba:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000ebe:	429a      	cmp	r2, r3
 8000ec0:	d157      	bne.n	8000f72 <translation_entity+0x11e>
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d054      	beq.n	8000f72 <translation_entity+0x11e>
	{
		/*Pentru cazul unui Step cuprins in cadrul anterior pe axa x*/

		if((x < (temp.x0+temp.x1)) && (x > (temp.x0)))
 8000ec8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000ecc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000ed6:	440b      	add	r3, r1
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	da1d      	bge.n	8000f18 <translation_entity+0xc4>
 8000edc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000ee0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	dd17      	ble.n	8000f18 <translation_entity+0xc4>
		{
			/*Pentru cazul deplasarii pe +x*/
			draw_entity(entity);
 8000ee8:	68f8      	ldr	r0, [r7, #12]
 8000eea:	f7ff fea7 	bl	8000c3c <draw_entity>
			draw_rectangle(temp.x0, temp.y0, x-temp.x0, temp.y1, BackGroundColor); /*Culoare background*/
 8000eee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000ef2:	b298      	uxth	r0, r3
 8000ef4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000ef8:	b299      	uxth	r1, r3
 8000efa:	897a      	ldrh	r2, [r7, #10]
 8000efc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	1ad3      	subs	r3, r2, r3
 8000f04:	b29a      	uxth	r2, r3
 8000f06:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000f0a:	b29c      	uxth	r4, r3
 8000f0c:	4b57      	ldr	r3, [pc, #348]	@ (800106c <translation_entity+0x218>)
 8000f0e:	881b      	ldrh	r3, [r3, #0]
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	4623      	mov	r3, r4
 8000f14:	f7ff fe08 	bl	8000b28 <draw_rectangle>
		}

		if((x+temp.x1 < (temp.x0+temp.x1)) && (x+temp.x1 > temp.x0))
 8000f18:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000f1c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	f280 809c 	bge.w	800105e <translation_entity+0x20a>
 8000f26:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f2a:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8000f2e:	4413      	add	r3, r2
 8000f30:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000f34:	4293      	cmp	r3, r2
 8000f36:	f340 8092 	ble.w	800105e <translation_entity+0x20a>
		{
			/*Pentru cazul deplasarii pe -x*/
			draw_entity(entity);
 8000f3a:	68f8      	ldr	r0, [r7, #12]
 8000f3c:	f7ff fe7e 	bl	8000c3c <draw_entity>
			draw_rectangle(temp.x0+temp.x1-(temp.x0-x), temp.y0, temp.x0-x, temp.y1, BackGroundColor); /*Culoare background*/
 8000f40:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000f44:	b29a      	uxth	r2, r3
 8000f46:	897b      	ldrh	r3, [r7, #10]
 8000f48:	4413      	add	r3, r2
 8000f4a:	b298      	uxth	r0, r3
 8000f4c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000f50:	b299      	uxth	r1, r3
 8000f52:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	897b      	ldrh	r3, [r7, #10]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	b29a      	uxth	r2, r3
 8000f5e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000f62:	b29c      	uxth	r4, r3
 8000f64:	4b41      	ldr	r3, [pc, #260]	@ (800106c <translation_entity+0x218>)
 8000f66:	881b      	ldrh	r3, [r3, #0]
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	4623      	mov	r3, r4
 8000f6c:	f7ff fddc 	bl	8000b28 <draw_rectangle>
		if((x+temp.x1 < (temp.x0+temp.x1)) && (x+temp.x1 > temp.x0))
 8000f70:	e075      	b.n	800105e <translation_entity+0x20a>

	}

	else

		if((temp.x0==x) && (TurnOnStep==1))
 8000f72:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000f76:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d157      	bne.n	800102e <translation_entity+0x1da>
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d054      	beq.n	800102e <translation_entity+0x1da>
		{
			if((y < (temp.y0+temp.y1)) && (y > (temp.y0)))
 8000f84:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000f88:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000f92:	440b      	add	r3, r1
 8000f94:	429a      	cmp	r2, r3
 8000f96:	da1e      	bge.n	8000fd6 <translation_entity+0x182>
 8000f98:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000f9c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	dd18      	ble.n	8000fd6 <translation_entity+0x182>
			{
				/*Pentru cazul deplasarii pe +y*/
				draw_entity(entity);
 8000fa4:	68f8      	ldr	r0, [r7, #12]
 8000fa6:	f7ff fe49 	bl	8000c3c <draw_entity>
				draw_rectangle(temp.x0, temp.y0, temp.x1, y-temp.y0, BackGroundColor);
 8000faa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000fae:	b298      	uxth	r0, r3
 8000fb0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000fb4:	b299      	uxth	r1, r3
 8000fb6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000fba:	b29c      	uxth	r4, r3
 8000fbc:	893a      	ldrh	r2, [r7, #8]
 8000fbe:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000fc2:	b29b      	uxth	r3, r3
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	4b28      	ldr	r3, [pc, #160]	@ (800106c <translation_entity+0x218>)
 8000fca:	881b      	ldrh	r3, [r3, #0]
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	4622      	mov	r2, r4
 8000fd2:	f7ff fda9 	bl	8000b28 <draw_rectangle>
			}

			if((y+temp.y1 < (temp.y0+temp.y1)) && (y+temp.y1 > temp.y0))
 8000fd6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000fda:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	da3f      	bge.n	8001062 <translation_entity+0x20e>
 8000fe2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000fe6:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8000fea:	4413      	add	r3, r2
 8000fec:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	dd36      	ble.n	8001062 <translation_entity+0x20e>
			{
				/*Pentru cazul deplasarii pe -y*/
				draw_entity(entity);
 8000ff4:	68f8      	ldr	r0, [r7, #12]
 8000ff6:	f7ff fe21 	bl	8000c3c <draw_entity>
				draw_rectangle(temp.x0, temp.y0+temp.y1-(temp.y0-y), temp.x1, temp.y0-y, BackGroundColor);
 8000ffa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000ffe:	b298      	uxth	r0, r3
 8001000:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001004:	b29a      	uxth	r2, r3
 8001006:	893b      	ldrh	r3, [r7, #8]
 8001008:	4413      	add	r3, r2
 800100a:	b299      	uxth	r1, r3
 800100c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001010:	b29c      	uxth	r4, r3
 8001012:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001016:	b29a      	uxth	r2, r3
 8001018:	893b      	ldrh	r3, [r7, #8]
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	b29a      	uxth	r2, r3
 800101e:	4b13      	ldr	r3, [pc, #76]	@ (800106c <translation_entity+0x218>)
 8001020:	881b      	ldrh	r3, [r3, #0]
 8001022:	9300      	str	r3, [sp, #0]
 8001024:	4613      	mov	r3, r2
 8001026:	4622      	mov	r2, r4
 8001028:	f7ff fd7e 	bl	8000b28 <draw_rectangle>
			if((y+temp.y1 < (temp.y0+temp.y1)) && (y+temp.y1 > temp.y0))
 800102c:	e019      	b.n	8001062 <translation_entity+0x20e>

		else
		{
			/*Pentru orice alt caz (deplasare pe diagonala sau aleatoriu)*/

			draw_entity(entity);
 800102e:	68f8      	ldr	r0, [r7, #12]
 8001030:	f7ff fe04 	bl	8000c3c <draw_entity>
			draw_rectangle(temp.x0, temp.y0, temp.x1, temp.y1, BackGroundColor);
 8001034:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001038:	b298      	uxth	r0, r3
 800103a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800103e:	b299      	uxth	r1, r3
 8001040:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001044:	b29a      	uxth	r2, r3
 8001046:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800104a:	b29c      	uxth	r4, r3
 800104c:	4b07      	ldr	r3, [pc, #28]	@ (800106c <translation_entity+0x218>)
 800104e:	881b      	ldrh	r3, [r3, #0]
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	4623      	mov	r3, r4
 8001054:	f7ff fd68 	bl	8000b28 <draw_rectangle>
 8001058:	e004      	b.n	8001064 <translation_entity+0x210>
		return;
 800105a:	bf00      	nop
 800105c:	e002      	b.n	8001064 <translation_entity+0x210>
		if((x+temp.x1 < (temp.x0+temp.x1)) && (x+temp.x1 > temp.x0))
 800105e:	bf00      	nop
 8001060:	e000      	b.n	8001064 <translation_entity+0x210>
			if((y+temp.y1 < (temp.y0+temp.y1)) && (y+temp.y1 > temp.y0))
 8001062:	bf00      	nop
		}


}
 8001064:	3728      	adds	r7, #40	@ 0x28
 8001066:	46bd      	mov	sp, r7
 8001068:	bdb0      	pop	{r4, r5, r7, pc}
 800106a:	bf00      	nop
 800106c:	20000008 	.word	0x20000008

08001070 <scaling_entity>:
	}
}


void scaling_entity(ENTITY *entity, const float factor)
{
 8001070:	b590      	push	{r4, r7, lr}
 8001072:	b093      	sub	sp, #76	@ 0x4c
 8001074:	af02      	add	r7, sp, #8
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	ed87 0a00 	vstr	s0, [r7]
	 * o referinta catre entitatea de scalat si factorul asociat
	 */

	/*Vom elimina din sfera vizuala imaginea de scalat*/

	draw_rectangle(entity->x0, entity->y0, entity->x1, entity->y1, BackGroundColor);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001082:	b298      	uxth	r0, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800108a:	b299      	uxth	r1, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001092:	b29a      	uxth	r2, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800109a:	b29c      	uxth	r4, r3
 800109c:	4bb2      	ldr	r3, [pc, #712]	@ (8001368 <scaling_entity+0x2f8>)
 800109e:	881b      	ldrh	r3, [r3, #0]
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	4623      	mov	r3, r4
 80010a4:	f7ff fd40 	bl	8000b28 <draw_rectangle>
	 * de scalat
	 */

	FRESULT res;
	char *scalFilePath;
	char *tempFile = "graphic/scalare/temp.bin";
 80010a8:	4bb0      	ldr	r3, [pc, #704]	@ (800136c <scaling_entity+0x2fc>)
 80010aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	char *fileName = return_file_name_current_path(entity->ST.SD.filePathName);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	691b      	ldr	r3, [r3, #16]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f001 fb09 	bl	80026c8 <return_file_name_current_path>
 80010b6:	62b8      	str	r0, [r7, #40]	@ 0x28

	scalFilePath = assign_filePath("graphic/scalare/");
 80010b8:	48ad      	ldr	r0, [pc, #692]	@ (8001370 <scaling_entity+0x300>)
 80010ba:	f001 fae1 	bl	8002680 <assign_filePath>
 80010be:	6278      	str	r0, [r7, #36]	@ 0x24
	scalFilePath = realloc(scalFilePath, strlen(scalFilePath)+ strlen(fileName) +1 );
 80010c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80010c2:	f7ff f881 	bl	80001c8 <strlen>
 80010c6:	4604      	mov	r4, r0
 80010c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80010ca:	f7ff f87d 	bl	80001c8 <strlen>
 80010ce:	4603      	mov	r3, r0
 80010d0:	4423      	add	r3, r4
 80010d2:	3301      	adds	r3, #1
 80010d4:	4619      	mov	r1, r3
 80010d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80010d8:	f00b fe46 	bl	800cd68 <realloc>
 80010dc:	6278      	str	r0, [r7, #36]	@ 0x24
	strcat(scalFilePath, fileName);
 80010de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80010e0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80010e2:	f00b fe7f 	bl	800cde4 <strcat>

	uint16_t x = 0; /*nr d elinii de prelucrat din M1 ai sa avem 32x32 pixeli de prelucrat in M2*/
 80010e6:	2300      	movs	r3, #0
 80010e8:	81fb      	strh	r3, [r7, #14]
	bool flagTerm = 0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	737b      	strb	r3, [r7, #13]

	int i = 0; /*indexi de referinta in M2*/
 80010ee:	2300      	movs	r3, #0
 80010f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	int j = 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	63bb      	str	r3, [r7, #56]	@ 0x38
	int ik = 0; /*indexi de referinta in M1*/
 80010f6:	2300      	movs	r3, #0
 80010f8:	623b      	str	r3, [r7, #32]
	int jk = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]

	bool flagPixel = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37


	uint8_t *data = malloc(sizeof(uint8_t)*3072);
 8001104:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8001108:	f00b fd70 	bl	800cbec <malloc>
 800110c:	4603      	mov	r3, r0
 800110e:	61bb      	str	r3, [r7, #24]
	int16_t x1 = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	82fb      	strh	r3, [r7, #22]
	int16_t y1 = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	82bb      	strh	r3, [r7, #20]
	int16_t index = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	827b      	strh	r3, [r7, #18]

	x1 = (int16_t)((entity->x1)*factor);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001122:	ee07 3a90 	vmov	s15, r3
 8001126:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800112a:	edd7 7a00 	vldr	s15, [r7]
 800112e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001132:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001136:	ee17 3a90 	vmov	r3, s15
 800113a:	82fb      	strh	r3, [r7, #22]
	y1 = (int16_t)((entity->y1)*factor);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001142:	ee07 3a90 	vmov	s15, r3
 8001146:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800114a:	edd7 7a00 	vldr	s15, [r7]
 800114e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001152:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001156:	ee17 3a90 	vmov	r3, s15
 800115a:	82bb      	strh	r3, [r7, #20]



	while(!flagTerm)
 800115c:	e0d2      	b.n	8001304 <scaling_entity+0x294>
	{
		read_image_file_scaling(entity->ST.SD.filePathName, entity, factor, &x, &flagTerm);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6918      	ldr	r0, [r3, #16]
 8001162:	f107 030d 	add.w	r3, r7, #13
 8001166:	f107 020e 	add.w	r2, r7, #14
 800116a:	ed97 0a00 	vldr	s0, [r7]
 800116e:	6879      	ldr	r1, [r7, #4]
 8001170:	f001 fd4c 	bl	8002c0c <read_image_file_scaling>

		i = 0;
 8001174:	2300      	movs	r3, #0
 8001176:	63fb      	str	r3, [r7, #60]	@ 0x3c
		j = 0;
 8001178:	2300      	movs	r3, #0
 800117a:	63bb      	str	r3, [r7, #56]	@ 0x38

		ik = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	623b      	str	r3, [r7, #32]
		jk = 0;
 8001180:	2300      	movs	r3, #0
 8001182:	61fb      	str	r3, [r7, #28]

		for(int k=0; k<((int)(factor*x*x1*3)) ;k++)
 8001184:	2300      	movs	r3, #0
 8001186:	633b      	str	r3, [r7, #48]	@ 0x30
 8001188:	e07d      	b.n	8001286 <scaling_entity+0x216>
		{
			/*
			 * Parcurgem frameul asociat matricei scalate M2
			 */

			if((k%(x1*3)==0) && (k!=0))
 800118a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800118e:	4613      	mov	r3, r2
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	441a      	add	r2, r3
 8001194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001196:	fb93 f1f2 	sdiv	r1, r3, r2
 800119a:	fb01 f202 	mul.w	r2, r1, r2
 800119e:	1a9b      	subs	r3, r3, r2
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d107      	bne.n	80011b4 <scaling_entity+0x144>
 80011a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d004      	beq.n	80011b4 <scaling_entity+0x144>
			{
				/*
				 * new line
				 */

				i++;
 80011aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011ac:	3301      	adds	r3, #1
 80011ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
				j = 0;
 80011b0:	2300      	movs	r3, #0
 80011b2:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			if(k%3 == 0)
 80011b4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80011b6:	4b6f      	ldr	r3, [pc, #444]	@ (8001374 <scaling_entity+0x304>)
 80011b8:	fb83 3201 	smull	r3, r2, r3, r1
 80011bc:	17cb      	asrs	r3, r1, #31
 80011be:	1ad2      	subs	r2, r2, r3
 80011c0:	4613      	mov	r3, r2
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	4413      	add	r3, r2
 80011c6:	1aca      	subs	r2, r1, r3
 80011c8:	2a00      	cmp	r2, #0
 80011ca:	d102      	bne.n	80011d2 <scaling_entity+0x162>
			{
				flagPixel = 1;
 80011cc:	2301      	movs	r3, #1
 80011ce:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			}

			if(flagPixel == 1)
 80011d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d052      	beq.n	8001280 <scaling_entity+0x210>
			{
				ik = (int)i/factor;
 80011da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011dc:	ee07 3a90 	vmov	s15, r3
 80011e0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011e4:	ed97 7a00 	vldr	s14, [r7]
 80011e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011f0:	ee17 3a90 	vmov	r3, s15
 80011f4:	623b      	str	r3, [r7, #32]
				jk = (int)j/factor;
 80011f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011f8:	ee07 3a90 	vmov	s15, r3
 80011fc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001200:	ed97 7a00 	vldr	s14, [r7]
 8001204:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001208:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800120c:	ee17 3a90 	vmov	r3, s15
 8001210:	61fb      	str	r3, [r7, #28]

				index = ik*(entity->x1)*3 + jk*3; /*index normat la M1*/
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001218:	461a      	mov	r2, r3
 800121a:	6a3b      	ldr	r3, [r7, #32]
 800121c:	fb03 f202 	mul.w	r2, r3, r2
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	4413      	add	r3, r2
 8001224:	b29b      	uxth	r3, r3
 8001226:	461a      	mov	r2, r3
 8001228:	0052      	lsls	r2, r2, #1
 800122a:	4413      	add	r3, r2
 800122c:	b29b      	uxth	r3, r3
 800122e:	827b      	strh	r3, [r7, #18]

				data[k] = entity->ST.SD.data[index];
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	68da      	ldr	r2, [r3, #12]
 8001234:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001238:	441a      	add	r2, r3
 800123a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800123c:	69b9      	ldr	r1, [r7, #24]
 800123e:	440b      	add	r3, r1
 8001240:	7812      	ldrb	r2, [r2, #0]
 8001242:	701a      	strb	r2, [r3, #0]
				data[k+1] = entity->ST.SD.data[index + 1];
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	68da      	ldr	r2, [r3, #12]
 8001248:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800124c:	3301      	adds	r3, #1
 800124e:	441a      	add	r2, r3
 8001250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001252:	3301      	adds	r3, #1
 8001254:	69b9      	ldr	r1, [r7, #24]
 8001256:	440b      	add	r3, r1
 8001258:	7812      	ldrb	r2, [r2, #0]
 800125a:	701a      	strb	r2, [r3, #0]
				data[k+2] = entity->ST.SD.data[index + 2];
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	68da      	ldr	r2, [r3, #12]
 8001260:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001264:	3302      	adds	r3, #2
 8001266:	441a      	add	r2, r3
 8001268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800126a:	3302      	adds	r3, #2
 800126c:	69b9      	ldr	r1, [r7, #24]
 800126e:	440b      	add	r3, r1
 8001270:	7812      	ldrb	r2, [r2, #0]
 8001272:	701a      	strb	r2, [r3, #0]

				j++;
 8001274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001276:	3301      	adds	r3, #1
 8001278:	63bb      	str	r3, [r7, #56]	@ 0x38
				flagPixel = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		for(int k=0; k<((int)(factor*x*x1*3)) ;k++)
 8001280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001282:	3301      	adds	r3, #1
 8001284:	633b      	str	r3, [r7, #48]	@ 0x30
 8001286:	89fb      	ldrh	r3, [r7, #14]
 8001288:	ee07 3a90 	vmov	s15, r3
 800128c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001290:	edd7 7a00 	vldr	s15, [r7]
 8001294:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001298:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800129c:	ee07 3a90 	vmov	s15, r3
 80012a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012a8:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80012ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012b4:	ee17 2a90 	vmov	r2, s15
 80012b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012ba:	4293      	cmp	r3, r2
 80012bc:	f6ff af65 	blt.w	800118a <scaling_entity+0x11a>
		/*
		 * Scriem in fisier datele obitnute din frame-ul curent in fisiserul aferent.
		 * Fisiserul va fi salvat in folderul de scalare
		 */

		write_image_file(tempFile, data, (int)(x1*factor)*x*3, x1, y1, flagTerm);
 80012c0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012c4:	ee07 3a90 	vmov	s15, r3
 80012c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012cc:	edd7 7a00 	vldr	s15, [r7]
 80012d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012d8:	ee17 2a90 	vmov	r2, s15
 80012dc:	89fb      	ldrh	r3, [r7, #14]
 80012de:	fb03 f202 	mul.w	r2, r3, r2
 80012e2:	4613      	mov	r3, r2
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	4413      	add	r3, r2
 80012e8:	4619      	mov	r1, r3
 80012ea:	7b7b      	ldrb	r3, [r7, #13]
 80012ec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80012f0:	9301      	str	r3, [sp, #4]
 80012f2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012f6:	9300      	str	r3, [sp, #0]
 80012f8:	4613      	mov	r3, r2
 80012fa:	460a      	mov	r2, r1
 80012fc:	69b9      	ldr	r1, [r7, #24]
 80012fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001300:	f001 fe82 	bl	8003008 <write_image_file>
	while(!flagTerm)
 8001304:	7b7b      	ldrb	r3, [r7, #13]
 8001306:	f083 0301 	eor.w	r3, r3, #1
 800130a:	b2db      	uxtb	r3, r3
 800130c:	2b00      	cmp	r3, #0
 800130e:	f47f af26 	bne.w	800115e <scaling_entity+0xee>
	 * renumind fisiserul tempFile in care ne-am scris datele din temp.bin in
	 * numele aferent acestuia stocat in scalFilePath
	 */


	res = f_unlink(scalFilePath);
 8001312:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001314:	f00b fa69 	bl	800c7ea <f_unlink>
 8001318:	4603      	mov	r3, r0
 800131a:	747b      	strb	r3, [r7, #17]

	if((res != FR_OK) && (res != FR_NO_FILE))
 800131c:	7c7b      	ldrb	r3, [r7, #17]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d002      	beq.n	8001328 <scaling_entity+0x2b8>
 8001322:	7c7b      	ldrb	r3, [r7, #17]
 8001324:	2b04      	cmp	r3, #4
 8001326:	d119      	bne.n	800135c <scaling_entity+0x2ec>
	{
		return;
	}

	res = f_rename(tempFile, scalFilePath);
 8001328:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800132a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800132c:	f00b fb08 	bl	800c940 <f_rename>
 8001330:	4603      	mov	r3, r0
 8001332:	747b      	strb	r3, [r7, #17]

	if(res != FR_OK)
 8001334:	7c7b      	ldrb	r3, [r7, #17]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d112      	bne.n	8001360 <scaling_entity+0x2f0>
	 * Atribuim noile valori entitatii prelucrate
	 */

	//free(entity->filePathName);

	entity->x1=x1;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	8afa      	ldrh	r2, [r7, #22]
 800133e:	80da      	strh	r2, [r3, #6]
	entity->y1=y1;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	8aba      	ldrh	r2, [r7, #20]
 8001344:	811a      	strh	r2, [r3, #8]
	assign_file_path_entity(entity, scalFilePath);
 8001346:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f001 f9e3 	bl	8002714 <assign_file_path_entity>

	free(data);
 800134e:	69b8      	ldr	r0, [r7, #24]
 8001350:	f00b fc54 	bl	800cbfc <free>
	free(scalFilePath);
 8001354:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001356:	f00b fc51 	bl	800cbfc <free>
 800135a:	e002      	b.n	8001362 <scaling_entity+0x2f2>
		return;
 800135c:	bf00      	nop
 800135e:	e000      	b.n	8001362 <scaling_entity+0x2f2>
		return;
 8001360:	bf00      	nop
	//free(entity->data);

}
 8001362:	3744      	adds	r7, #68	@ 0x44
 8001364:	46bd      	mov	sp, r7
 8001366:	bd90      	pop	{r4, r7, pc}
 8001368:	20000008 	.word	0x20000008
 800136c:	0800cfac 	.word	0x0800cfac
 8001370:	0800cfc8 	.word	0x0800cfc8
 8001374:	55555556 	.word	0x55555556

08001378 <rotate_entity>:


void rotate_entity(ENTITY *entity, int theta)
{
 8001378:	b590      	push	{r4, r7, lr}
 800137a:	b08b      	sub	sp, #44	@ 0x2c
 800137c:	af02      	add	r7, sp, #8
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
	 */


	/*Vom elimina din campul vizual imaginea curenta*/

	draw_rectangle(entity->x0, entity->y0, entity->x1, entity->y1, BackGroundColor);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001388:	b298      	uxth	r0, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001390:	b299      	uxth	r1, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001398:	b29a      	uxth	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80013a0:	b29c      	uxth	r4, r3
 80013a2:	4b64      	ldr	r3, [pc, #400]	@ (8001534 <rotate_entity+0x1bc>)
 80013a4:	881b      	ldrh	r3, [r3, #0]
 80013a6:	9300      	str	r3, [sp, #0]
 80013a8:	4623      	mov	r3, r4
 80013aa:	f7ff fbbd 	bl	8000b28 <draw_rectangle>

	/*Aflam initial coordonatele pivotului de referinta*/

	const int16_t pivotX = entity->x0 + (int16_t)(entity->x1/2);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80013bc:	0fd9      	lsrs	r1, r3, #31
 80013be:	440b      	add	r3, r1
 80013c0:	105b      	asrs	r3, r3, #1
 80013c2:	b21b      	sxth	r3, r3
 80013c4:	b29b      	uxth	r3, r3
 80013c6:	4413      	add	r3, r2
 80013c8:	b29b      	uxth	r3, r3
 80013ca:	82fb      	strh	r3, [r7, #22]
	const int16_t pivotY = entity->y0 + (int16_t)(entity->y1/2);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80013da:	0fd9      	lsrs	r1, r3, #31
 80013dc:	440b      	add	r3, r1
 80013de:	105b      	asrs	r3, r3, #1
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	4413      	add	r3, r2
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	82bb      	strh	r3, [r7, #20]

	int16_t i = (int16_t)(-(entity->y1/2));
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80013f0:	0fda      	lsrs	r2, r3, #31
 80013f2:	4413      	add	r3, r2
 80013f4:	105b      	asrs	r3, r3, #1
 80013f6:	b21b      	sxth	r3, r3
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	425b      	negs	r3, r3
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	83fb      	strh	r3, [r7, #30]
	int16_t j = (int16_t)(-(entity->x1/2));
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001406:	0fda      	lsrs	r2, r3, #31
 8001408:	4413      	add	r3, r2
 800140a:	105b      	asrs	r3, r3, #1
 800140c:	b21b      	sxth	r3, r3
 800140e:	b29b      	uxth	r3, r3
 8001410:	425b      	negs	r3, r3
 8001412:	b29b      	uxth	r3, r3
 8001414:	83bb      	strh	r3, [r7, #28]

	int16_t rotPosX = 0;
 8001416:	2300      	movs	r3, #0
 8001418:	827b      	strh	r3, [r7, #18]
	int16_t rotPosY = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	823b      	strh	r3, [r7, #16]

	bool flagImgDone = 0;
 800141e:	2300      	movs	r3, #0
 8001420:	73fb      	strb	r3, [r7, #15]
	bool flagPixel = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	76fb      	strb	r3, [r7, #27]
	uint16_t byteNr = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	81bb      	strh	r3, [r7, #12]

	uint8_t pixel[3];


	while(!flagImgDone)
 800142a:	e074      	b.n	8001516 <rotate_entity+0x19e>
	{
		read_image_file(entity, &byteNr, &flagImgDone);
 800142c:	f107 020f 	add.w	r2, r7, #15
 8001430:	f107 030c 	add.w	r3, r7, #12
 8001434:	4619      	mov	r1, r3
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f001 f97c 	bl	8002734 <read_image_file>


		for(int16_t k = 0; k<byteNr; k++)
 800143c:	2300      	movs	r3, #0
 800143e:	833b      	strh	r3, [r7, #24]
 8001440:	e064      	b.n	800150c <rotate_entity+0x194>
		{
			if(j == (entity->x1/2))
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001448:	0fda      	lsrs	r2, r3, #31
 800144a:	4413      	add	r3, r2
 800144c:	105b      	asrs	r3, r3, #1
 800144e:	b21b      	sxth	r3, r3
 8001450:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8001454:	429a      	cmp	r2, r3
 8001456:	d110      	bne.n	800147a <rotate_entity+0x102>
			{
				i++;
 8001458:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800145c:	b29b      	uxth	r3, r3
 800145e:	3301      	adds	r3, #1
 8001460:	b29b      	uxth	r3, r3
 8001462:	83fb      	strh	r3, [r7, #30]
				j = (int16_t)(-(entity->x1/2));
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800146a:	0fda      	lsrs	r2, r3, #31
 800146c:	4413      	add	r3, r2
 800146e:	105b      	asrs	r3, r3, #1
 8001470:	b21b      	sxth	r3, r3
 8001472:	b29b      	uxth	r3, r3
 8001474:	425b      	negs	r3, r3
 8001476:	b29b      	uxth	r3, r3
 8001478:	83bb      	strh	r3, [r7, #28]

			}

			if(k%3 == 0)
 800147a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800147e:	4b2e      	ldr	r3, [pc, #184]	@ (8001538 <rotate_entity+0x1c0>)
 8001480:	fb83 3102 	smull	r3, r1, r3, r2
 8001484:	17d3      	asrs	r3, r2, #31
 8001486:	1ac9      	subs	r1, r1, r3
 8001488:	460b      	mov	r3, r1
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	440b      	add	r3, r1
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	b21b      	sxth	r3, r3
 8001492:	2b00      	cmp	r3, #0
 8001494:	d101      	bne.n	800149a <rotate_entity+0x122>
			{
				flagPixel = 1;
 8001496:	2301      	movs	r3, #1
 8001498:	76fb      	strb	r3, [r7, #27]
			}

			if(flagPixel == 1)
 800149a:	7efb      	ldrb	r3, [r7, #27]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d02f      	beq.n	8001500 <rotate_entity+0x188>
			{
				pixel[0] = entity->ST.SD.data[k];
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	68da      	ldr	r2, [r3, #12]
 80014a4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80014a8:	4413      	add	r3, r2
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	723b      	strb	r3, [r7, #8]
				pixel[1] = entity->ST.SD.data[k+1];
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	68da      	ldr	r2, [r3, #12]
 80014b2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80014b6:	3301      	adds	r3, #1
 80014b8:	4413      	add	r3, r2
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	727b      	strb	r3, [r7, #9]
				pixel[2] = entity->ST.SD.data[k+2];
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	68da      	ldr	r2, [r3, #12]
 80014c2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80014c6:	3302      	adds	r3, #2
 80014c8:	4413      	add	r3, r2
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	72bb      	strb	r3, [r7, #10]

				/*Test pentru 90 de grade*/

				rotPosX = -i + pivotX;
 80014ce:	8afa      	ldrh	r2, [r7, #22]
 80014d0:	8bfb      	ldrh	r3, [r7, #30]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	827b      	strh	r3, [r7, #18]
				rotPosY =  j + pivotY;
 80014d8:	8bba      	ldrh	r2, [r7, #28]
 80014da:	8abb      	ldrh	r3, [r7, #20]
 80014dc:	4413      	add	r3, r2
 80014de:	b29b      	uxth	r3, r3
 80014e0:	823b      	strh	r3, [r7, #16]

				draw_pixel_data(rotPosX, rotPosY, pixel);
 80014e2:	8a7b      	ldrh	r3, [r7, #18]
 80014e4:	8a39      	ldrh	r1, [r7, #16]
 80014e6:	f107 0208 	add.w	r2, r7, #8
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff f878 	bl	80005e0 <draw_pixel_data>

				j++;
 80014f0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	3301      	adds	r3, #1
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	83bb      	strh	r3, [r7, #28]
				flagPixel = 0;
 80014fc:	2300      	movs	r3, #0
 80014fe:	76fb      	strb	r3, [r7, #27]
		for(int16_t k = 0; k<byteNr; k++)
 8001500:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001504:	b29b      	uxth	r3, r3
 8001506:	3301      	adds	r3, #1
 8001508:	b29b      	uxth	r3, r3
 800150a:	833b      	strh	r3, [r7, #24]
 800150c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001510:	89ba      	ldrh	r2, [r7, #12]
 8001512:	4293      	cmp	r3, r2
 8001514:	db95      	blt.n	8001442 <rotate_entity+0xca>
	while(!flagImgDone)
 8001516:	7bfb      	ldrb	r3, [r7, #15]
 8001518:	f083 0301 	eor.w	r3, r3, #1
 800151c:	b2db      	uxtb	r3, r3
 800151e:	2b00      	cmp	r3, #0
 8001520:	d184      	bne.n	800142c <rotate_entity+0xb4>

		}
	}


	free(entity->ST.SD.data);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	4618      	mov	r0, r3
 8001528:	f00b fb68 	bl	800cbfc <free>

}
 800152c:	bf00      	nop
 800152e:	3724      	adds	r7, #36	@ 0x24
 8001530:	46bd      	mov	sp, r7
 8001532:	bd90      	pop	{r4, r7, pc}
 8001534:	20000008 	.word	0x20000008
 8001538:	55555556 	.word	0x55555556

0800153c <LCD_send_command>:
volatile extern uint8_t flagDmaSpiRx;
extern UART_HandleTypeDef huart1;


void LCD_send_command(uint8_t cmd)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
	 * pentru a realiza transmiterea comenzii (DC,CS).
	 * Input: 1. Comanda pe 8 biti (de obicei in hexazecimal)
	 * Output: Void
	 */

	DC_COMMAND();                                                //Modul de comanda DC LOW
 8001546:	2200      	movs	r2, #0
 8001548:	2108      	movs	r1, #8
 800154a:	480c      	ldr	r0, [pc, #48]	@ (800157c <LCD_send_command+0x40>)
 800154c:	f003 f93c 	bl	80047c8 <HAL_GPIO_WritePin>
	CS_A();                                                      //selectare dispozitiv CS LOW
 8001550:	2200      	movs	r2, #0
 8001552:	2110      	movs	r1, #16
 8001554:	4809      	ldr	r0, [pc, #36]	@ (800157c <LCD_send_command+0x40>)
 8001556:	f003 f937 	bl	80047c8 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, (uint8_t*)&cmd, 1, HAL_MAX_DELAY);  //Transmitere SPI comanda
 800155a:	1df9      	adds	r1, r7, #7
 800155c:	f04f 33ff 	mov.w	r3, #4294967295
 8001560:	2201      	movs	r2, #1
 8001562:	4807      	ldr	r0, [pc, #28]	@ (8001580 <LCD_send_command+0x44>)
 8001564:	f004 fe03 	bl	800616e <HAL_SPI_Transmit>

	CS_D();                                                      //deselectare ecran CS HIGH
 8001568:	2201      	movs	r2, #1
 800156a:	2110      	movs	r1, #16
 800156c:	4803      	ldr	r0, [pc, #12]	@ (800157c <LCD_send_command+0x40>)
 800156e:	f003 f92b 	bl	80047c8 <HAL_GPIO_WritePin>


}
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40020c00 	.word	0x40020c00
 8001580:	2000017c 	.word	0x2000017c

08001584 <LCD_send_data_multi>:


void LCD_send_data_multi(uint8_t *data, unsigned int size)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
	 * Input: 1.Pointer pe 8 biti ce include datele de transmis
	 * 		  2.Marimea pointerului, anume a octetilor continut de acesta
	 * Output: Void
	 */

	flagDmaSpiTx = 1;
 800158e:	4b34      	ldr	r3, [pc, #208]	@ (8001660 <LCD_send_data_multi+0xdc>)
 8001590:	2201      	movs	r2, #1
 8001592:	701a      	strb	r2, [r3, #0]

	unsigned int valMaxFrame = 65535; //numarul maxim de octeti pe frame
 8001594:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001598:	613b      	str	r3, [r7, #16]
	unsigned int nrFrames = size/valMaxFrame; //numarul de frameuri de trimis
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a2:	617b      	str	r3, [r7, #20]
	unsigned int remainder = size%valMaxFrame; //restul de trimis daca e cazul
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	693a      	ldr	r2, [r7, #16]
 80015a8:	fbb3 f2f2 	udiv	r2, r3, r2
 80015ac:	6939      	ldr	r1, [r7, #16]
 80015ae:	fb01 f202 	mul.w	r2, r1, r2
 80015b2:	1a9b      	subs	r3, r3, r2
 80015b4:	60fb      	str	r3, [r7, #12]

	DC_DATA();
 80015b6:	2201      	movs	r2, #1
 80015b8:	2108      	movs	r1, #8
 80015ba:	482a      	ldr	r0, [pc, #168]	@ (8001664 <LCD_send_data_multi+0xe0>)
 80015bc:	f003 f904 	bl	80047c8 <HAL_GPIO_WritePin>
	CS_A();
 80015c0:	2200      	movs	r2, #0
 80015c2:	2110      	movs	r1, #16
 80015c4:	4827      	ldr	r0, [pc, #156]	@ (8001664 <LCD_send_data_multi+0xe0>)
 80015c6:	f003 f8ff 	bl	80047c8 <HAL_GPIO_WritePin>


	if(size <= valMaxFrame)
 80015ca:	683a      	ldr	r2, [r7, #0]
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d821      	bhi.n	8001616 <LCD_send_data_multi+0x92>
	{
		flagDmaSpiTx = 0;
 80015d2:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <LCD_send_data_multi+0xdc>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	b29b      	uxth	r3, r3
 80015dc:	461a      	mov	r2, r3
 80015de:	6879      	ldr	r1, [r7, #4]
 80015e0:	4821      	ldr	r0, [pc, #132]	@ (8001668 <LCD_send_data_multi+0xe4>)
 80015e2:	f005 faf1 	bl	8006bc8 <HAL_SPI_Transmit_DMA>
 80015e6:	e02c      	b.n	8001642 <LCD_send_data_multi+0xbe>

	else
	{
		while(nrFrames != 0)
		{
			while(flagDmaSpiTx == 0);
 80015e8:	bf00      	nop
 80015ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001660 <LCD_send_data_multi+0xdc>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d0fa      	beq.n	80015ea <LCD_send_data_multi+0x66>
			flagDmaSpiTx = 0;
 80015f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <LCD_send_data_multi+0xdc>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&hspi1, data, valMaxFrame);
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	461a      	mov	r2, r3
 8001600:	6879      	ldr	r1, [r7, #4]
 8001602:	4819      	ldr	r0, [pc, #100]	@ (8001668 <LCD_send_data_multi+0xe4>)
 8001604:	f005 fae0 	bl	8006bc8 <HAL_SPI_Transmit_DMA>
			//HAL_SPI_Transmit(&hspi1, data, valMaxFrame, HAL_MAX_DELAY);
			data = data+valMaxFrame;
 8001608:	687a      	ldr	r2, [r7, #4]
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	4413      	add	r3, r2
 800160e:	607b      	str	r3, [r7, #4]
			nrFrames--;
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	3b01      	subs	r3, #1
 8001614:	617b      	str	r3, [r7, #20]
		while(nrFrames != 0)
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d1e5      	bne.n	80015e8 <LCD_send_data_multi+0x64>
		}

		if(remainder != 0)
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d00f      	beq.n	8001642 <LCD_send_data_multi+0xbe>
		{
			while(flagDmaSpiTx == 0);
 8001622:	bf00      	nop
 8001624:	4b0e      	ldr	r3, [pc, #56]	@ (8001660 <LCD_send_data_multi+0xdc>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0fa      	beq.n	8001624 <LCD_send_data_multi+0xa0>
			flagDmaSpiTx = 0;
 800162e:	4b0c      	ldr	r3, [pc, #48]	@ (8001660 <LCD_send_data_multi+0xdc>)
 8001630:	2200      	movs	r2, #0
 8001632:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&hspi1, data, remainder);
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	b29b      	uxth	r3, r3
 8001638:	461a      	mov	r2, r3
 800163a:	6879      	ldr	r1, [r7, #4]
 800163c:	480a      	ldr	r0, [pc, #40]	@ (8001668 <LCD_send_data_multi+0xe4>)
 800163e:	f005 fac3 	bl	8006bc8 <HAL_SPI_Transmit_DMA>
			//HAL_SPI_Transmit(&hspi1, data, remainder, HAL_MAX_DELAY);

		}
	}

	while(flagDmaSpiTx == 0);
 8001642:	bf00      	nop
 8001644:	4b06      	ldr	r3, [pc, #24]	@ (8001660 <LCD_send_data_multi+0xdc>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	b2db      	uxtb	r3, r3
 800164a:	2b00      	cmp	r3, #0
 800164c:	d0fa      	beq.n	8001644 <LCD_send_data_multi+0xc0>
	CS_D();
 800164e:	2201      	movs	r2, #1
 8001650:	2110      	movs	r1, #16
 8001652:	4804      	ldr	r0, [pc, #16]	@ (8001664 <LCD_send_data_multi+0xe0>)
 8001654:	f003 f8b8 	bl	80047c8 <HAL_GPIO_WritePin>

}
 8001658:	bf00      	nop
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	2000037c 	.word	0x2000037c
 8001664:	40020c00 	.word	0x40020c00
 8001668:	2000017c 	.word	0x2000017c

0800166c <LCD_send_data>:


void LCD_send_data(uint8_t data)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	71fb      	strb	r3, [r7, #7]
	 * Functie de transmitere a unui singur octet prin SPI (analog cu transmiterea comenzilor).
	 * Parametrii: 1. Datele de transmis pe un octet
	 * Date returnate: Void
	 */

	DC_DATA();
 8001676:	2201      	movs	r2, #1
 8001678:	2108      	movs	r1, #8
 800167a:	480c      	ldr	r0, [pc, #48]	@ (80016ac <LCD_send_data+0x40>)
 800167c:	f003 f8a4 	bl	80047c8 <HAL_GPIO_WritePin>
	CS_A();
 8001680:	2200      	movs	r2, #0
 8001682:	2110      	movs	r1, #16
 8001684:	4809      	ldr	r0, [pc, #36]	@ (80016ac <LCD_send_data+0x40>)
 8001686:	f003 f89f 	bl	80047c8 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, (uint8_t*)&data, 1, HAL_MAX_DELAY);
 800168a:	1df9      	adds	r1, r7, #7
 800168c:	f04f 33ff 	mov.w	r3, #4294967295
 8001690:	2201      	movs	r2, #1
 8001692:	4807      	ldr	r0, [pc, #28]	@ (80016b0 <LCD_send_data+0x44>)
 8001694:	f004 fd6b 	bl	800616e <HAL_SPI_Transmit>

	CS_D();
 8001698:	2201      	movs	r2, #1
 800169a:	2110      	movs	r1, #16
 800169c:	4803      	ldr	r0, [pc, #12]	@ (80016ac <LCD_send_data+0x40>)
 800169e:	f003 f893 	bl	80047c8 <HAL_GPIO_WritePin>

}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40020c00 	.word	0x40020c00
 80016b0:	2000017c 	.word	0x2000017c

080016b4 <ILI9488_driver_init>:



void ILI9488_driver_init()
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
	 * Output: Void
	 */

	//Mai intai vom incepe printr-un RESET HW

	RST_A();
 80016b8:	2200      	movs	r2, #0
 80016ba:	2140      	movs	r1, #64	@ 0x40
 80016bc:	487c      	ldr	r0, [pc, #496]	@ (80018b0 <ILI9488_driver_init+0x1fc>)
 80016be:	f003 f883 	bl	80047c8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80016c2:	200a      	movs	r0, #10
 80016c4:	f002 f932 	bl	800392c <HAL_Delay>
	RST_D();
 80016c8:	2201      	movs	r2, #1
 80016ca:	2140      	movs	r1, #64	@ 0x40
 80016cc:	4878      	ldr	r0, [pc, #480]	@ (80018b0 <ILI9488_driver_init+0x1fc>)
 80016ce:	f003 f87b 	bl	80047c8 <HAL_GPIO_WritePin>

	//Vom continua prin diferite comenzi urmate de setari specifice pentru initializare

	LCD_send_command(0x01); //Reset SW de driver
 80016d2:	2001      	movs	r0, #1
 80016d4:	f7ff ff32 	bl	800153c <LCD_send_command>
	HAL_Delay(150);
 80016d8:	2096      	movs	r0, #150	@ 0x96
 80016da:	f002 f927 	bl	800392c <HAL_Delay>
	LCD_send_command(0x11); //scoatem sistemul din sleep
 80016de:	2011      	movs	r0, #17
 80016e0:	f7ff ff2c 	bl	800153c <LCD_send_command>
	HAL_Delay(255);
 80016e4:	20ff      	movs	r0, #255	@ 0xff
 80016e6:	f002 f921 	bl	800392c <HAL_Delay>

	LCD_send_command(0xE0); //Comanda pentru a seta controlul la nivel de GAMMA pozitiv
 80016ea:	20e0      	movs	r0, #224	@ 0xe0
 80016ec:	f7ff ff26 	bl	800153c <LCD_send_command>
	LCD_send_data(0x00);	   //Urmat de parametrii ce vor defini curba gamma
 80016f0:	2000      	movs	r0, #0
 80016f2:	f7ff ffbb 	bl	800166c <LCD_send_data>
	LCD_send_data(0x0C);
 80016f6:	200c      	movs	r0, #12
 80016f8:	f7ff ffb8 	bl	800166c <LCD_send_data>
	LCD_send_data(0x05);
 80016fc:	2005      	movs	r0, #5
 80016fe:	f7ff ffb5 	bl	800166c <LCD_send_data>
	LCD_send_data(0x04);
 8001702:	2004      	movs	r0, #4
 8001704:	f7ff ffb2 	bl	800166c <LCD_send_data>
	LCD_send_data(0x0F);
 8001708:	200f      	movs	r0, #15
 800170a:	f7ff ffaf 	bl	800166c <LCD_send_data>
	LCD_send_data(0x06);
 800170e:	2006      	movs	r0, #6
 8001710:	f7ff ffac 	bl	800166c <LCD_send_data>
	LCD_send_data(0x3A);
 8001714:	203a      	movs	r0, #58	@ 0x3a
 8001716:	f7ff ffa9 	bl	800166c <LCD_send_data>
	LCD_send_data(0x56);
 800171a:	2056      	movs	r0, #86	@ 0x56
 800171c:	f7ff ffa6 	bl	800166c <LCD_send_data>
	LCD_send_data(0x4D);
 8001720:	204d      	movs	r0, #77	@ 0x4d
 8001722:	f7ff ffa3 	bl	800166c <LCD_send_data>
	LCD_send_data(0x03);
 8001726:	2003      	movs	r0, #3
 8001728:	f7ff ffa0 	bl	800166c <LCD_send_data>
	LCD_send_data(0x0A);
 800172c:	200a      	movs	r0, #10
 800172e:	f7ff ff9d 	bl	800166c <LCD_send_data>
	LCD_send_data(0x06);
 8001732:	2006      	movs	r0, #6
 8001734:	f7ff ff9a 	bl	800166c <LCD_send_data>
	LCD_send_data(0x30);
 8001738:	2030      	movs	r0, #48	@ 0x30
 800173a:	f7ff ff97 	bl	800166c <LCD_send_data>
	LCD_send_data(0x3E);
 800173e:	203e      	movs	r0, #62	@ 0x3e
 8001740:	f7ff ff94 	bl	800166c <LCD_send_data>
	LCD_send_data(0x0F);
 8001744:	200f      	movs	r0, #15
 8001746:	f7ff ff91 	bl	800166c <LCD_send_data>

	LCD_send_command(0xE1);  //Comanda pentru a seta controlul la nivel de GAMMA negativ
 800174a:	20e1      	movs	r0, #225	@ 0xe1
 800174c:	f7ff fef6 	bl	800153c <LCD_send_command>
	LCD_send_data(0x00);
 8001750:	2000      	movs	r0, #0
 8001752:	f7ff ff8b 	bl	800166c <LCD_send_data>
	LCD_send_data(0x13);
 8001756:	2013      	movs	r0, #19
 8001758:	f7ff ff88 	bl	800166c <LCD_send_data>
	LCD_send_data(0x18);
 800175c:	2018      	movs	r0, #24
 800175e:	f7ff ff85 	bl	800166c <LCD_send_data>
	LCD_send_data(0x01);
 8001762:	2001      	movs	r0, #1
 8001764:	f7ff ff82 	bl	800166c <LCD_send_data>
	LCD_send_data(0x11);
 8001768:	2011      	movs	r0, #17
 800176a:	f7ff ff7f 	bl	800166c <LCD_send_data>
	LCD_send_data(0x06);
 800176e:	2006      	movs	r0, #6
 8001770:	f7ff ff7c 	bl	800166c <LCD_send_data>
	LCD_send_data(0x38);
 8001774:	2038      	movs	r0, #56	@ 0x38
 8001776:	f7ff ff79 	bl	800166c <LCD_send_data>
	LCD_send_data(0x34);
 800177a:	2034      	movs	r0, #52	@ 0x34
 800177c:	f7ff ff76 	bl	800166c <LCD_send_data>
	LCD_send_data(0x4D);
 8001780:	204d      	movs	r0, #77	@ 0x4d
 8001782:	f7ff ff73 	bl	800166c <LCD_send_data>
	LCD_send_data(0x06);
 8001786:	2006      	movs	r0, #6
 8001788:	f7ff ff70 	bl	800166c <LCD_send_data>
	LCD_send_data(0x0D);
 800178c:	200d      	movs	r0, #13
 800178e:	f7ff ff6d 	bl	800166c <LCD_send_data>
	LCD_send_data(0x0B);
 8001792:	200b      	movs	r0, #11
 8001794:	f7ff ff6a 	bl	800166c <LCD_send_data>
	LCD_send_data(0x31);
 8001798:	2031      	movs	r0, #49	@ 0x31
 800179a:	f7ff ff67 	bl	800166c <LCD_send_data>
	LCD_send_data(0x37);
 800179e:	2037      	movs	r0, #55	@ 0x37
 80017a0:	f7ff ff64 	bl	800166c <LCD_send_data>
	LCD_send_data(0x0F);
 80017a4:	200f      	movs	r0, #15
 80017a6:	f7ff ff61 	bl	800166c <LCD_send_data>

	LCD_send_command(0xC0); //Comanda pentru PowerControl1
 80017aa:	20c0      	movs	r0, #192	@ 0xc0
 80017ac:	f7ff fec6 	bl	800153c <LCD_send_command>
	LCD_send_data(0x18);
 80017b0:	2018      	movs	r0, #24
 80017b2:	f7ff ff5b 	bl	800166c <LCD_send_data>
	LCD_send_data(0x16);
 80017b6:	2016      	movs	r0, #22
 80017b8:	f7ff ff58 	bl	800166c <LCD_send_data>

	LCD_send_command(0xC1); //Comanda pentru PowerControl2
 80017bc:	20c1      	movs	r0, #193	@ 0xc1
 80017be:	f7ff febd 	bl	800153c <LCD_send_command>
	LCD_send_data(0x45);
 80017c2:	2045      	movs	r0, #69	@ 0x45
 80017c4:	f7ff ff52 	bl	800166c <LCD_send_data>

	LCD_send_command(0xC2); //Comanda pentru PowerControl3
 80017c8:	20c2      	movs	r0, #194	@ 0xc2
 80017ca:	f7ff feb7 	bl	800153c <LCD_send_command>
	LCD_send_data(0x33);
 80017ce:	2033      	movs	r0, #51	@ 0x33
 80017d0:	f7ff ff4c 	bl	800166c <LCD_send_data>

	LCD_send_command(0xC3); //Comanda pentru PowerControl3
 80017d4:	20c3      	movs	r0, #195	@ 0xc3
 80017d6:	f7ff feb1 	bl	800153c <LCD_send_command>
	LCD_send_data(0x33);
 80017da:	2033      	movs	r0, #51	@ 0x33
 80017dc:	f7ff ff46 	bl	800166c <LCD_send_data>


	LCD_send_command(0x36); //Comanda pentru modul de setare al pixelilor (pg 192)
 80017e0:	2036      	movs	r0, #54	@ 0x36
 80017e2:	f7ff feab 	bl	800153c <LCD_send_command>
	LCD_send_data(0x5C);    //Comanda pentru setare mod RGB, Scriere st-dr sus-jos 5C
 80017e6:	205c      	movs	r0, #92	@ 0x5c
 80017e8:	f7ff ff40 	bl	800166c <LCD_send_data>

	LCD_send_command(0x3A); //Comanda pentru setarea numarului de biti asociat unui pixel
 80017ec:	203a      	movs	r0, #58	@ 0x3a
 80017ee:	f7ff fea5 	bl	800153c <LCD_send_command>
	LCD_send_data(0x06);    //0x66 reprezinta formatul de 18 biti
 80017f2:	2006      	movs	r0, #6
 80017f4:	f7ff ff3a 	bl	800166c <LCD_send_data>

	LCD_send_command(0x00); //NOP pentru mic delay
 80017f8:	2000      	movs	r0, #0
 80017fa:	f7ff fe9f 	bl	800153c <LCD_send_command>
	LCD_send_command(0x00);
 80017fe:	2000      	movs	r0, #0
 8001800:	f7ff fe9c 	bl	800153c <LCD_send_command>

	LCD_send_command(0xB0); //Comanda pentru setarea interfetei de comunicare cu display-ul
 8001804:	20b0      	movs	r0, #176	@ 0xb0
 8001806:	f7ff fe99 	bl	800153c <LCD_send_command>
	LCD_send_data(0x00);    //Folosim pinul SDO: SDA_EN 0 0 0 VSPL HSPL DPL EPL (pg219)
 800180a:	2000      	movs	r0, #0
 800180c:	f7ff ff2e 	bl	800166c <LCD_send_data>

	LCD_send_command(0xB1); //Comanda pentru rata de refresh pentru 24 bit culoare
 8001810:	20b1      	movs	r0, #177	@ 0xb1
 8001812:	f7ff fe93 	bl	800153c <LCD_send_command>
	LCD_send_data(0xA0);    //Aproximaiv 60HZ
 8001816:	20a0      	movs	r0, #160	@ 0xa0
 8001818:	f7ff ff28 	bl	800166c <LCD_send_data>
	LCD_send_data(0x11);  //Date pentru selectie zona de memorie a datelor pe ecran (nu folosim)
 800181c:	2011      	movs	r0, #17
 800181e:	f7ff ff25 	bl	800166c <LCD_send_data>

	LCD_send_command(0xB4); //Comanda pentru contrast
 8001822:	20b4      	movs	r0, #180	@ 0xb4
 8001824:	f7ff fe8a 	bl	800153c <LCD_send_command>
	LCD_send_data(0x02);    //Contrast 2-Dot standard
 8001828:	2002      	movs	r0, #2
 800182a:	f7ff ff1f 	bl	800166c <LCD_send_data>

	LCD_send_command(0xB5); //Comanda pentru Blanking Porch
 800182e:	20b5      	movs	r0, #181	@ 0xb5
 8001830:	f7ff fe84 	bl	800153c <LCD_send_command>
	LCD_send_data(0x02);
 8001834:	2002      	movs	r0, #2
 8001836:	f7ff ff19 	bl	800166c <LCD_send_data>
	LCD_send_data(0x02);
 800183a:	2002      	movs	r0, #2
 800183c:	f7ff ff16 	bl	800166c <LCD_send_data>
	LCD_send_data(0x0A);
 8001840:	200a      	movs	r0, #10
 8001842:	f7ff ff13 	bl	800166c <LCD_send_data>
	LCD_send_data(0x04);
 8001846:	2004      	movs	r0, #4
 8001848:	f7ff ff10 	bl	800166c <LCD_send_data>

	LCD_send_command(0xB6); //Display Function Control
 800184c:	20b6      	movs	r0, #182	@ 0xb6
 800184e:	f7ff fe75 	bl	800153c <LCD_send_command>
	LCD_send_data(0x02);
 8001852:	2002      	movs	r0, #2
 8001854:	f7ff ff0a 	bl	800166c <LCD_send_data>
	LCD_send_data(0x02);
 8001858:	2002      	movs	r0, #2
 800185a:	f7ff ff07 	bl	800166c <LCD_send_data>
	LCD_send_data(0x3B);
 800185e:	203b      	movs	r0, #59	@ 0x3b
 8001860:	f7ff ff04 	bl	800166c <LCD_send_data>

	LCD_send_command(0XE9); //Set Image Function
 8001864:	20e9      	movs	r0, #233	@ 0xe9
 8001866:	f7ff fe69 	bl	800153c <LCD_send_command>
	LCD_send_data(0x00);    //Dezactivam modul de 24 de biti
 800186a:	2000      	movs	r0, #0
 800186c:	f7ff fefe 	bl	800166c <LCD_send_data>

	LCD_send_command(0xF7); //Comanda pentru DSI dar folosim SPI
 8001870:	20f7      	movs	r0, #247	@ 0xf7
 8001872:	f7ff fe63 	bl	800153c <LCD_send_command>
	LCD_send_data(0xA9);
 8001876:	20a9      	movs	r0, #169	@ 0xa9
 8001878:	f7ff fef8 	bl	800166c <LCD_send_data>
	LCD_send_data(0x51);
 800187c:	2051      	movs	r0, #81	@ 0x51
 800187e:	f7ff fef5 	bl	800166c <LCD_send_data>
	LCD_send_data(0x2C);
 8001882:	202c      	movs	r0, #44	@ 0x2c
 8001884:	f7ff fef2 	bl	800166c <LCD_send_data>
	LCD_send_data(0x82);
 8001888:	2082      	movs	r0, #130	@ 0x82
 800188a:	f7ff feef 	bl	800166c <LCD_send_data>


	LCD_send_command(0x11);
 800188e:	2011      	movs	r0, #17
 8001890:	f7ff fe54 	bl	800153c <LCD_send_command>
	HAL_Delay(255);
 8001894:	20ff      	movs	r0, #255	@ 0xff
 8001896:	f002 f849 	bl	800392c <HAL_Delay>
	LCD_send_command(0x51); //Luminozittea Display
 800189a:	2051      	movs	r0, #81	@ 0x51
 800189c:	f7ff fe4e 	bl	800153c <LCD_send_command>
	LCD_send_data(0xFF);    //maxima
 80018a0:	20ff      	movs	r0, #255	@ 0xff
 80018a2:	f7ff fee3 	bl	800166c <LCD_send_data>
	LCD_send_command(0x29); //Display on
 80018a6:	2029      	movs	r0, #41	@ 0x29
 80018a8:	f7ff fe48 	bl	800153c <LCD_send_command>


}
 80018ac:	bf00      	nop
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40020c00 	.word	0x40020c00

080018b4 <set_adress_window>:




void set_adress_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, char x)
{
 80018b4:	b590      	push	{r4, r7, lr}
 80018b6:	b085      	sub	sp, #20
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4604      	mov	r4, r0
 80018bc:	4608      	mov	r0, r1
 80018be:	4611      	mov	r1, r2
 80018c0:	461a      	mov	r2, r3
 80018c2:	4623      	mov	r3, r4
 80018c4:	80fb      	strh	r3, [r7, #6]
 80018c6:	4603      	mov	r3, r0
 80018c8:	80bb      	strh	r3, [r7, #4]
 80018ca:	460b      	mov	r3, r1
 80018cc:	807b      	strh	r3, [r7, #2]
 80018ce:	4613      	mov	r3, r2
 80018d0:	803b      	strh	r3, [r7, #0]
	 * Output: Void
	 */

	uint8_t data[4];

	LCD_send_command(ILI9488_CASET); //setare coloana anume x0-x1
 80018d2:	202a      	movs	r0, #42	@ 0x2a
 80018d4:	f7ff fe32 	bl	800153c <LCD_send_command>
										//se vor tranmite mai intai MSB apoi LSB (pg 175)

	data[0] = (x0 >> 8) & 0x00FF; data[1] = x0 & 0x00FF; //coordonate de start x0
 80018d8:	88fb      	ldrh	r3, [r7, #6]
 80018da:	0a1b      	lsrs	r3, r3, #8
 80018dc:	b29b      	uxth	r3, r3
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	733b      	strb	r3, [r7, #12]
 80018e2:	88fb      	ldrh	r3, [r7, #6]
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	737b      	strb	r3, [r7, #13]
	data[2] = (x1 >> 8) & 0x00FF; data[3] = x1 & 0x00FF; //coordonate de final x1
 80018e8:	887b      	ldrh	r3, [r7, #2]
 80018ea:	0a1b      	lsrs	r3, r3, #8
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	73bb      	strb	r3, [r7, #14]
 80018f2:	887b      	ldrh	r3, [r7, #2]
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	73fb      	strb	r3, [r7, #15]
	LCD_send_data_multi(data, sizeof(data));
 80018f8:	f107 030c 	add.w	r3, r7, #12
 80018fc:	2104      	movs	r1, #4
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff fe40 	bl	8001584 <LCD_send_data_multi>


	LCD_send_command(ILI9488_PASET);
 8001904:	202b      	movs	r0, #43	@ 0x2b
 8001906:	f7ff fe19 	bl	800153c <LCD_send_command>

	data[0] = (y0 >> 8) & 0x00FF; data[1] = y0 & 0x00FF; //coordonate de start y0
 800190a:	88bb      	ldrh	r3, [r7, #4]
 800190c:	0a1b      	lsrs	r3, r3, #8
 800190e:	b29b      	uxth	r3, r3
 8001910:	b2db      	uxtb	r3, r3
 8001912:	733b      	strb	r3, [r7, #12]
 8001914:	88bb      	ldrh	r3, [r7, #4]
 8001916:	b2db      	uxtb	r3, r3
 8001918:	737b      	strb	r3, [r7, #13]
	data[2] = (y1 >> 8) & 0x00FF; data[3] = y1 & 0x00FF; //coordonate de final y1
 800191a:	883b      	ldrh	r3, [r7, #0]
 800191c:	0a1b      	lsrs	r3, r3, #8
 800191e:	b29b      	uxth	r3, r3
 8001920:	b2db      	uxtb	r3, r3
 8001922:	73bb      	strb	r3, [r7, #14]
 8001924:	883b      	ldrh	r3, [r7, #0]
 8001926:	b2db      	uxtb	r3, r3
 8001928:	73fb      	strb	r3, [r7, #15]
	LCD_send_data_multi(data, sizeof(data));
 800192a:	f107 030c 	add.w	r3, r7, #12
 800192e:	2104      	movs	r1, #4
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff fe27 	bl	8001584 <LCD_send_data_multi>

	if(x == 'w')
 8001936:	f897 3020 	ldrb.w	r3, [r7, #32]
 800193a:	2b77      	cmp	r3, #119	@ 0x77
 800193c:	d102      	bne.n	8001944 <set_adress_window+0x90>
	{
		LCD_send_command(ILI9488_RAMWR); //Comanda pentru a pregati ecranul sa primeasca culori
 800193e:	202c      	movs	r0, #44	@ 0x2c
 8001940:	f7ff fdfc 	bl	800153c <LCD_send_command>
										//Dupa ce am setat intervalul de selectie
	}

	if(x == 'r')
 8001944:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001948:	2b72      	cmp	r3, #114	@ 0x72
 800194a:	d102      	bne.n	8001952 <set_adress_window+0x9e>
	{
		LCD_send_command(ILI9488_RAMRD);
 800194c:	202e      	movs	r0, #46	@ 0x2e
 800194e:	f7ff fdf5 	bl	800153c <LCD_send_command>
	}


}
 8001952:	bf00      	nop
 8001954:	3714      	adds	r7, #20
 8001956:	46bd      	mov	sp, r7
 8001958:	bd90      	pop	{r4, r7, pc}
	...

0800195c <read_pixel_frame>:



void read_pixel_frame(uint16_t x0, uint16_t y0, uint16_t x, uint16_t y, uint8_t*data)
{
 800195c:	b590      	push	{r4, r7, lr}
 800195e:	b087      	sub	sp, #28
 8001960:	af00      	add	r7, sp, #0
 8001962:	4604      	mov	r4, r0
 8001964:	4608      	mov	r0, r1
 8001966:	4611      	mov	r1, r2
 8001968:	461a      	mov	r2, r3
 800196a:	4623      	mov	r3, r4
 800196c:	80fb      	strh	r3, [r7, #6]
 800196e:	4603      	mov	r3, r0
 8001970:	80bb      	strh	r3, [r7, #4]
 8001972:	460b      	mov	r3, r1
 8001974:	807b      	strh	r3, [r7, #2]
 8001976:	4613      	mov	r3, r2
 8001978:	803b      	strh	r3, [r7, #0]
	* Functie pentru receptionarea datelor aferente unei portiuni din ecran.
	* Se va selecta o fereastra de adresare LCD-ului, ca mai apoi sa se trimita comanda
	* de transmitere a datelor LCD->MCU.
	*/

	hspi1.Instance->CR1 &= ~SPI_CR1_SPE; //dezactivare temporara SPI
 800197a:	4b7d      	ldr	r3, [pc, #500]	@ (8001b70 <read_pixel_frame+0x214>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	4b7b      	ldr	r3, [pc, #492]	@ (8001b70 <read_pixel_frame+0x214>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001988:	601a      	str	r2, [r3, #0]
	hspi1.Instance->CR1 &= ~SPI_CR1_BR;  //resetare valoare BD
 800198a:	4b79      	ldr	r3, [pc, #484]	@ (8001b70 <read_pixel_frame+0x214>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4b77      	ldr	r3, [pc, #476]	@ (8001b70 <read_pixel_frame+0x214>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8001998:	601a      	str	r2, [r3, #0]
	hspi1.Instance->CR1 |= SPI_BAUDRATEPRESCALER_8; //setare valoare BD prescaler de 8
 800199a:	4b75      	ldr	r3, [pc, #468]	@ (8001b70 <read_pixel_frame+0x214>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	4b73      	ldr	r3, [pc, #460]	@ (8001b70 <read_pixel_frame+0x214>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f042 0210 	orr.w	r2, r2, #16
 80019a8:	601a      	str	r2, [r3, #0]

	hspi1.Instance->CR1 |= SPI_CR1_SPE; //reactivare SPI
 80019aa:	4b71      	ldr	r3, [pc, #452]	@ (8001b70 <read_pixel_frame+0x214>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	4b6f      	ldr	r3, [pc, #444]	@ (8001b70 <read_pixel_frame+0x214>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80019b8:	601a      	str	r2, [r3, #0]


	flagDmaSpiRx = 0;
 80019ba:	4b6e      	ldr	r3, [pc, #440]	@ (8001b74 <read_pixel_frame+0x218>)
 80019bc:	2200      	movs	r2, #0
 80019be:	701a      	strb	r2, [r3, #0]

	uint16_t byteNr = 0;
 80019c0:	2300      	movs	r3, #0
 80019c2:	82fb      	strh	r3, [r7, #22]
	byteNr = ((abs(x-x0))*(abs(y-y0))*3);
 80019c4:	887a      	ldrh	r2, [r7, #2]
 80019c6:	88fb      	ldrh	r3, [r7, #6]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	bfb8      	it	lt
 80019ce:	425b      	neglt	r3, r3
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	8839      	ldrh	r1, [r7, #0]
 80019d4:	88bb      	ldrh	r3, [r7, #4]
 80019d6:	1acb      	subs	r3, r1, r3
 80019d8:	2b00      	cmp	r3, #0
 80019da:	bfb8      	it	lt
 80019dc:	425b      	neglt	r3, r3
 80019de:	b29b      	uxth	r3, r3
 80019e0:	fb12 f303 	smulbb	r3, r2, r3
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	461a      	mov	r2, r3
 80019e8:	0052      	lsls	r2, r2, #1
 80019ea:	4413      	add	r3, r2
 80019ec:	82fb      	strh	r3, [r7, #22]

    uint8_t dummy[1] = {0};
 80019ee:	2300      	movs	r3, #0
 80019f0:	753b      	strb	r3, [r7, #20]

    free(data);
 80019f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80019f4:	f00b f902 	bl	800cbfc <free>
    data = malloc(byteNr);
 80019f8:	8afb      	ldrh	r3, [r7, #22]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f00b f8f6 	bl	800cbec <malloc>
 8001a00:	4603      	mov	r3, r0
 8001a02:	62bb      	str	r3, [r7, #40]	@ 0x28

    x--;
 8001a04:	887b      	ldrh	r3, [r7, #2]
 8001a06:	3b01      	subs	r3, #1
 8001a08:	807b      	strh	r3, [r7, #2]
    y--;
 8001a0a:	883b      	ldrh	r3, [r7, #0]
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	803b      	strh	r3, [r7, #0]

    uint8_t xPos[4] = {x0 >> 8, x0 & 0xFF, x >> 8, x & 0xFF};
 8001a10:	88fb      	ldrh	r3, [r7, #6]
 8001a12:	0a1b      	lsrs	r3, r3, #8
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	743b      	strb	r3, [r7, #16]
 8001a1a:	88fb      	ldrh	r3, [r7, #6]
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	747b      	strb	r3, [r7, #17]
 8001a20:	887b      	ldrh	r3, [r7, #2]
 8001a22:	0a1b      	lsrs	r3, r3, #8
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	74bb      	strb	r3, [r7, #18]
 8001a2a:	887b      	ldrh	r3, [r7, #2]
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	74fb      	strb	r3, [r7, #19]
    uint8_t yPos[4] = {y0 >> 8, y0 & 0xFF, y >> 8, y & 0xFF};
 8001a30:	88bb      	ldrh	r3, [r7, #4]
 8001a32:	0a1b      	lsrs	r3, r3, #8
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	733b      	strb	r3, [r7, #12]
 8001a3a:	88bb      	ldrh	r3, [r7, #4]
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	737b      	strb	r3, [r7, #13]
 8001a40:	883b      	ldrh	r3, [r7, #0]
 8001a42:	0a1b      	lsrs	r3, r3, #8
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	73bb      	strb	r3, [r7, #14]
 8001a4a:	883b      	ldrh	r3, [r7, #0]
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	73fb      	strb	r3, [r7, #15]

    CS_A();
 8001a50:	2200      	movs	r2, #0
 8001a52:	2110      	movs	r1, #16
 8001a54:	4848      	ldr	r0, [pc, #288]	@ (8001b78 <read_pixel_frame+0x21c>)
 8001a56:	f002 feb7 	bl	80047c8 <HAL_GPIO_WritePin>

    DC_COMMAND();
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2108      	movs	r1, #8
 8001a5e:	4846      	ldr	r0, [pc, #280]	@ (8001b78 <read_pixel_frame+0x21c>)
 8001a60:	f002 feb2 	bl	80047c8 <HAL_GPIO_WritePin>
    uint8_t cmdCset = 0x2A;
 8001a64:	232a      	movs	r3, #42	@ 0x2a
 8001a66:	72fb      	strb	r3, [r7, #11]
    HAL_SPI_Transmit(&hspi1, &cmdCset, 1, HAL_MAX_DELAY);
 8001a68:	f107 010b 	add.w	r1, r7, #11
 8001a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a70:	2201      	movs	r2, #1
 8001a72:	483f      	ldr	r0, [pc, #252]	@ (8001b70 <read_pixel_frame+0x214>)
 8001a74:	f004 fb7b 	bl	800616e <HAL_SPI_Transmit>
    DC_DATA();
 8001a78:	2201      	movs	r2, #1
 8001a7a:	2108      	movs	r1, #8
 8001a7c:	483e      	ldr	r0, [pc, #248]	@ (8001b78 <read_pixel_frame+0x21c>)
 8001a7e:	f002 fea3 	bl	80047c8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, xPos, 4, HAL_MAX_DELAY);
 8001a82:	f107 0110 	add.w	r1, r7, #16
 8001a86:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8a:	2204      	movs	r2, #4
 8001a8c:	4838      	ldr	r0, [pc, #224]	@ (8001b70 <read_pixel_frame+0x214>)
 8001a8e:	f004 fb6e 	bl	800616e <HAL_SPI_Transmit>

    DC_COMMAND();
 8001a92:	2200      	movs	r2, #0
 8001a94:	2108      	movs	r1, #8
 8001a96:	4838      	ldr	r0, [pc, #224]	@ (8001b78 <read_pixel_frame+0x21c>)
 8001a98:	f002 fe96 	bl	80047c8 <HAL_GPIO_WritePin>
    uint8_t cmdPset = 0x2B;
 8001a9c:	232b      	movs	r3, #43	@ 0x2b
 8001a9e:	72bb      	strb	r3, [r7, #10]
    HAL_SPI_Transmit(&hspi1, &cmdPset, 1, HAL_MAX_DELAY);
 8001aa0:	f107 010a 	add.w	r1, r7, #10
 8001aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	4831      	ldr	r0, [pc, #196]	@ (8001b70 <read_pixel_frame+0x214>)
 8001aac:	f004 fb5f 	bl	800616e <HAL_SPI_Transmit>
    DC_DATA();
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	2108      	movs	r1, #8
 8001ab4:	4830      	ldr	r0, [pc, #192]	@ (8001b78 <read_pixel_frame+0x21c>)
 8001ab6:	f002 fe87 	bl	80047c8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, yPos, 4, HAL_MAX_DELAY);
 8001aba:	f107 010c 	add.w	r1, r7, #12
 8001abe:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac2:	2204      	movs	r2, #4
 8001ac4:	482a      	ldr	r0, [pc, #168]	@ (8001b70 <read_pixel_frame+0x214>)
 8001ac6:	f004 fb52 	bl	800616e <HAL_SPI_Transmit>

    DC_COMMAND();
 8001aca:	2200      	movs	r2, #0
 8001acc:	2108      	movs	r1, #8
 8001ace:	482a      	ldr	r0, [pc, #168]	@ (8001b78 <read_pixel_frame+0x21c>)
 8001ad0:	f002 fe7a 	bl	80047c8 <HAL_GPIO_WritePin>
    uint8_t cmdRamRead = 0x2E;
 8001ad4:	232e      	movs	r3, #46	@ 0x2e
 8001ad6:	727b      	strb	r3, [r7, #9]
    HAL_SPI_Transmit(&hspi1, &cmdRamRead, 1, HAL_MAX_DELAY);
 8001ad8:	f107 0109 	add.w	r1, r7, #9
 8001adc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	4823      	ldr	r0, [pc, #140]	@ (8001b70 <read_pixel_frame+0x214>)
 8001ae4:	f004 fb43 	bl	800616e <HAL_SPI_Transmit>
    DC_DATA();
 8001ae8:	2201      	movs	r2, #1
 8001aea:	2108      	movs	r1, #8
 8001aec:	4822      	ldr	r0, [pc, #136]	@ (8001b78 <read_pixel_frame+0x21c>)
 8001aee:	f002 fe6b 	bl	80047c8 <HAL_GPIO_WritePin>

    HAL_SPI_Receive(&hspi1, dummy, 1, HAL_MAX_DELAY);
 8001af2:	f107 0114 	add.w	r1, r7, #20
 8001af6:	f04f 33ff 	mov.w	r3, #4294967295
 8001afa:	2201      	movs	r2, #1
 8001afc:	481c      	ldr	r0, [pc, #112]	@ (8001b70 <read_pixel_frame+0x214>)
 8001afe:	f004 fc7a 	bl	80063f6 <HAL_SPI_Receive>
    HAL_SPI_Receive_DMA(&hspi1, data, byteNr);
 8001b02:	8afb      	ldrh	r3, [r7, #22]
 8001b04:	461a      	mov	r2, r3
 8001b06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001b08:	4819      	ldr	r0, [pc, #100]	@ (8001b70 <read_pixel_frame+0x214>)
 8001b0a:	f005 f90f 	bl	8006d2c <HAL_SPI_Receive_DMA>

    while(flagDmaSpiRx == 0);
 8001b0e:	bf00      	nop
 8001b10:	4b18      	ldr	r3, [pc, #96]	@ (8001b74 <read_pixel_frame+0x218>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d0fa      	beq.n	8001b10 <read_pixel_frame+0x1b4>
    CS_D();
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	2110      	movs	r1, #16
 8001b1e:	4816      	ldr	r0, [pc, #88]	@ (8001b78 <read_pixel_frame+0x21c>)
 8001b20:	f002 fe52 	bl	80047c8 <HAL_GPIO_WritePin>

    free(data);
 8001b24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001b26:	f00b f869 	bl	800cbfc <free>

    //HAL_UART_Transmit(&huart1, dummy, 1, HAL_MAX_DELAY);
    //HAL_UART_Transmit(&huart1, data, byteNr, HAL_MAX_DELAY);


    hspi1.Instance->CR1 &= ~SPI_CR1_SPE;
 8001b2a:	4b11      	ldr	r3, [pc, #68]	@ (8001b70 <read_pixel_frame+0x214>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	4b0f      	ldr	r3, [pc, #60]	@ (8001b70 <read_pixel_frame+0x214>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b38:	601a      	str	r2, [r3, #0]
    hspi1.Instance->CR1 &= ~SPI_CR1_BR;
 8001b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b70 <read_pixel_frame+0x214>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	4b0b      	ldr	r3, [pc, #44]	@ (8001b70 <read_pixel_frame+0x214>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8001b48:	601a      	str	r2, [r3, #0]
    hspi1.Instance->CR1 |= SPI_BAUDRATEPRESCALER_2;
 8001b4a:	4b09      	ldr	r3, [pc, #36]	@ (8001b70 <read_pixel_frame+0x214>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	4b08      	ldr	r3, [pc, #32]	@ (8001b70 <read_pixel_frame+0x214>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	6812      	ldr	r2, [r2, #0]
 8001b54:	601a      	str	r2, [r3, #0]

    hspi1.Instance->CR1 |= SPI_CR1_SPE; //reactivare SPI
 8001b56:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <read_pixel_frame+0x214>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	4b04      	ldr	r3, [pc, #16]	@ (8001b70 <read_pixel_frame+0x214>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b64:	601a      	str	r2, [r3, #0]

}
 8001b66:	bf00      	nop
 8001b68:	371c      	adds	r7, #28
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd90      	pop	{r4, r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	2000017c 	.word	0x2000017c
 8001b74:	2000037d 	.word	0x2000037d
 8001b78:	40020c00 	.word	0x40020c00

08001b7c <HAL_SPI_TxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
	 * folosind DMA. Odata terminat transferul SPI prin DMA,
	 * aceasta functia de CallBack se va apela, setandu-ne un flag
	 * pentru a indica starea acestui transfer de date.
	 */

	if(hspi->Instance == SPI1)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a05      	ldr	r2, [pc, #20]	@ (8001ba0 <HAL_SPI_TxCpltCallback+0x24>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d102      	bne.n	8001b94 <HAL_SPI_TxCpltCallback+0x18>
	{
		flagDmaSpiTx = 1;
 8001b8e:	4b05      	ldr	r3, [pc, #20]	@ (8001ba4 <HAL_SPI_TxCpltCallback+0x28>)
 8001b90:	2201      	movs	r2, #1
 8001b92:	701a      	strb	r2, [r3, #0]
	}



}
 8001b94:	bf00      	nop
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	40013000 	.word	0x40013000
 8001ba4:	2000037c 	.word	0x2000037c

08001ba8 <HAL_SPI_RxCpltCallback>:


void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
	/*
	 * Functie de CallBack pentru terminarea receptiei datelor
	 * prin SPI folosind DMA (analog cu functia HAL_SPI_TxCpltCallback)
	 */

	if(hspi->Instance == SPI1)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a2a      	ldr	r2, [pc, #168]	@ (8001c60 <HAL_SPI_RxCpltCallback+0xb8>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d102      	bne.n	8001bc0 <HAL_SPI_RxCpltCallback+0x18>
	{
		/*
		 * SPI1 folosit pentru LCD
		 */

		flagDmaSpiRx = 1;
 8001bba:	4b2a      	ldr	r3, [pc, #168]	@ (8001c64 <HAL_SPI_RxCpltCallback+0xbc>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	701a      	strb	r2, [r3, #0]

	}


	if(hspi->Instance == SPI2)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a28      	ldr	r2, [pc, #160]	@ (8001c68 <HAL_SPI_RxCpltCallback+0xc0>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d145      	bne.n	8001c56 <HAL_SPI_RxCpltCallback+0xae>
	{
		/*
		 * Receptionare comenzi controller
		 */

		switch(dataController)
 8001bca:	4b28      	ldr	r3, [pc, #160]	@ (8001c6c <HAL_SPI_RxCpltCallback+0xc4>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	2b0f      	cmp	r3, #15
 8001bd2:	d837      	bhi.n	8001c44 <HAL_SPI_RxCpltCallback+0x9c>
 8001bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8001bdc <HAL_SPI_RxCpltCallback+0x34>)
 8001bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bda:	bf00      	nop
 8001bdc:	08001c1d 	.word	0x08001c1d
 8001be0:	08001c25 	.word	0x08001c25
 8001be4:	08001c45 	.word	0x08001c45
 8001be8:	08001c2d 	.word	0x08001c2d
 8001bec:	08001c45 	.word	0x08001c45
 8001bf0:	08001c45 	.word	0x08001c45
 8001bf4:	08001c45 	.word	0x08001c45
 8001bf8:	08001c35 	.word	0x08001c35
 8001bfc:	08001c45 	.word	0x08001c45
 8001c00:	08001c45 	.word	0x08001c45
 8001c04:	08001c45 	.word	0x08001c45
 8001c08:	08001c45 	.word	0x08001c45
 8001c0c:	08001c45 	.word	0x08001c45
 8001c10:	08001c45 	.word	0x08001c45
 8001c14:	08001c45 	.word	0x08001c45
 8001c18:	08001c3d 	.word	0x08001c3d
		{
		  	case DxRight:
		  	  currentDx = DxRight;
 8001c1c:	4b14      	ldr	r3, [pc, #80]	@ (8001c70 <HAL_SPI_RxCpltCallback+0xc8>)
 8001c1e:	2201      	movs	r2, #1
 8001c20:	701a      	strb	r2, [r3, #0]
		  	  break;
 8001c22:	e013      	b.n	8001c4c <HAL_SPI_RxCpltCallback+0xa4>
		  	case DxLeft:
		  	  currentDx = DxLeft;
 8001c24:	4b12      	ldr	r3, [pc, #72]	@ (8001c70 <HAL_SPI_RxCpltCallback+0xc8>)
 8001c26:	2202      	movs	r2, #2
 8001c28:	701a      	strb	r2, [r3, #0]
		  	  break;
 8001c2a:	e00f      	b.n	8001c4c <HAL_SPI_RxCpltCallback+0xa4>
		  	case DxUp:
		  	  currentDx = DxUp;
 8001c2c:	4b10      	ldr	r3, [pc, #64]	@ (8001c70 <HAL_SPI_RxCpltCallback+0xc8>)
 8001c2e:	2204      	movs	r2, #4
 8001c30:	701a      	strb	r2, [r3, #0]
		  	  break;
 8001c32:	e00b      	b.n	8001c4c <HAL_SPI_RxCpltCallback+0xa4>
		  	case DxDown:
		  	  currentDx = DxDown;
 8001c34:	4b0e      	ldr	r3, [pc, #56]	@ (8001c70 <HAL_SPI_RxCpltCallback+0xc8>)
 8001c36:	2208      	movs	r2, #8
 8001c38:	701a      	strb	r2, [r3, #0]
		  	  break;
 8001c3a:	e007      	b.n	8001c4c <HAL_SPI_RxCpltCallback+0xa4>
		  	case DxStart:
		  	  currentDx = DxStart;
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c70 <HAL_SPI_RxCpltCallback+0xc8>)
 8001c3e:	2210      	movs	r2, #16
 8001c40:	701a      	strb	r2, [r3, #0]
		  	  break;
 8001c42:	e003      	b.n	8001c4c <HAL_SPI_RxCpltCallback+0xa4>
		  	default:
		  	  currentDx = 0x00;
 8001c44:	4b0a      	ldr	r3, [pc, #40]	@ (8001c70 <HAL_SPI_RxCpltCallback+0xc8>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	701a      	strb	r2, [r3, #0]
		  	  break;
 8001c4a:	bf00      	nop
		}

		/*Reinitializare intrerupere rcpt SPI2 intr Controller*/

		HAL_SPI_Receive_IT(&hspi2, &dataController, sizeof(dataController));
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	4907      	ldr	r1, [pc, #28]	@ (8001c6c <HAL_SPI_RxCpltCallback+0xc4>)
 8001c50:	4808      	ldr	r0, [pc, #32]	@ (8001c74 <HAL_SPI_RxCpltCallback+0xcc>)
 8001c52:	f004 fe93 	bl	800697c <HAL_SPI_Receive_IT>

	}

}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40013000 	.word	0x40013000
 8001c64:	2000037d 	.word	0x2000037d
 8001c68:	40003800 	.word	0x40003800
 8001c6c:	2000037e 	.word	0x2000037e
 8001c70:	2000037f 	.word	0x2000037f
 8001c74:	200001d4 	.word	0x200001d4

08001c78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c78:	b590      	push	{r4, r7, lr}
 8001c7a:	b093      	sub	sp, #76	@ 0x4c
 8001c7c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c7e:	f001 fde3 	bl	8003848 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c82:	f000 faa7 	bl	80021d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c86:	f000 fc7b 	bl	8002580 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c8a:	f000 fc3b 	bl	8002504 <MX_DMA_Init>
  MX_SPI1_Init();
 8001c8e:	f000 fb55 	bl	800233c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001c92:	f000 fc0d 	bl	80024b0 <MX_USART1_UART_Init>
  MX_DAC_Init();
 8001c96:	f000 fb07 	bl	80022a8 <MX_DAC_Init>
  MX_TIM2_Init();
 8001c9a:	f000 fbbd 	bl	8002418 <MX_TIM2_Init>
  MX_SDIO_SD_Init();
 8001c9e:	f000 fb2d 	bl	80022fc <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001ca2:	f007 ff07 	bl	8009ab4 <MX_FATFS_Init>
  MX_SPI2_Init();
 8001ca6:	f000 fb7f 	bl	80023a8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  init_cardSD();  /*Initializare sistem de fisiere card SD*/
 8001caa:	f000 fcdb 	bl	8002664 <init_cardSD>
  ILI9488_driver_init();  /*Initializare driver ecran LCD*/
 8001cae:	f7ff fd01 	bl	80016b4 <ILI9488_driver_init>
  HAL_TIM_Base_Start(&htim2); /*Initializare timer2 pentru trigger DMA pe DAC*/
 8001cb2:	48d4      	ldr	r0, [pc, #848]	@ (8002004 <main+0x38c>)
 8001cb4:	f005 ffbc 	bl	8007c30 <HAL_TIM_Base_Start>
  HAL_SPI_Receive_IT(&hspi2, &dataController, sizeof(dataController)); /*Initializare SPI2 intr Controller*/
 8001cb8:	2201      	movs	r2, #1
 8001cba:	49d3      	ldr	r1, [pc, #844]	@ (8002008 <main+0x390>)
 8001cbc:	48d3      	ldr	r0, [pc, #844]	@ (800200c <main+0x394>)
 8001cbe:	f004 fe5d 	bl	800697c <HAL_SPI_Receive_IT>

  /*Test pentru tastatura*/

  fill_screen1(0x0000);
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f7fe fcba 	bl	800063c <fill_screen1>
  //play_audio_file_echo("Audio/acoustic.txt", 22, 0);
  //HAL_Delay(1000);
  //play_audio_file("Audio/king.txt"); //doremi mine songita song22 king acoustic bambina


  fill_screen1(0xF100);
 8001cc8:	f44f 4071 	mov.w	r0, #61696	@ 0xf100
 8001ccc:	f7fe fcb6 	bl	800063c <fill_screen1>
  HAL_Delay(1000);
 8001cd0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cd4:	f001 fe2a 	bl	800392c <HAL_Delay>
  fill_screen2(0xF00F);
 8001cd8:	f24f 000f 	movw	r0, #61455	@ 0xf00f
 8001cdc:	f7fe fd0e 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 8001ce0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ce4:	f001 fe22 	bl	800392c <HAL_Delay>
  fill_screen2(0xFFFF);
 8001ce8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001cec:	f7fe fd06 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 8001cf0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cf4:	f001 fe1a 	bl	800392c <HAL_Delay>

  unsigned int startTick = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	63bb      	str	r3, [r7, #56]	@ 0x38
  unsigned int endTick = 0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	637b      	str	r3, [r7, #52]	@ 0x34
  unsigned int getTime = 0;
 8001d00:	2300      	movs	r3, #0
 8001d02:	633b      	str	r3, [r7, #48]	@ 0x30

  ENTITY entity;
  init_entity_sd(&entity);
 8001d04:	f107 0318 	add.w	r3, r7, #24
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7fe ff6a 	bl	8000be2 <init_entity_sd>

  /*Test SCALARE*/

  fill_screen2(0xFFFF);
 8001d0e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001d12:	f7fe fcf3 	bl	80006fc <fill_screen2>

  BackGroundColor = 0xFFFF;
 8001d16:	4bbe      	ldr	r3, [pc, #760]	@ (8002010 <main+0x398>)
 8001d18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d1c:	801a      	strh	r2, [r3, #0]

  entity.x0 = 100;
 8001d1e:	2364      	movs	r3, #100	@ 0x64
 8001d20:	837b      	strh	r3, [r7, #26]
  entity.y0 = 100;
 8001d22:	2364      	movs	r3, #100	@ 0x64
 8001d24:	83bb      	strh	r3, [r7, #28]
  entity.id = 0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	763b      	strb	r3, [r7, #24]
  assign_file_path_entity(&entity, "graphic/multi2.bin");
 8001d2a:	f107 0318 	add.w	r3, r7, #24
 8001d2e:	49b9      	ldr	r1, [pc, #740]	@ (8002014 <main+0x39c>)
 8001d30:	4618      	mov	r0, r3
 8001d32:	f000 fcef 	bl	8002714 <assign_file_path_entity>
  draw_entity(&entity);
 8001d36:	f107 0318 	add.w	r3, r7, #24
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7fe ff7e 	bl	8000c3c <draw_entity>
  HAL_Delay(1000);
 8001d40:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d44:	f001 fdf2 	bl	800392c <HAL_Delay>
  //fill_screen2(0xFFFF);
  scaling_entity(&entity, 38);
 8001d48:	f107 0318 	add.w	r3, r7, #24
 8001d4c:	ed9f 0ab2 	vldr	s0, [pc, #712]	@ 8002018 <main+0x3a0>
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff f98d 	bl	8001070 <scaling_entity>
  HAL_Delay(1000);
 8001d56:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d5a:	f001 fde7 	bl	800392c <HAL_Delay>
  draw_rectangle(entity.x0, entity.y0, entity.x1, entity.y1, BackGroundColor);
 8001d5e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001d62:	b298      	uxth	r0, r3
 8001d64:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001d68:	b299      	uxth	r1, r3
 8001d6a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001d74:	b29c      	uxth	r4, r3
 8001d76:	4ba6      	ldr	r3, [pc, #664]	@ (8002010 <main+0x398>)
 8001d78:	881b      	ldrh	r3, [r3, #0]
 8001d7a:	9300      	str	r3, [sp, #0]
 8001d7c:	4623      	mov	r3, r4
 8001d7e:	f7fe fed3 	bl	8000b28 <draw_rectangle>
  draw_entity(&entity);
 8001d82:	f107 0318 	add.w	r3, r7, #24
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7fe ff58 	bl	8000c3c <draw_entity>

  //--------------------------------------------

  HAL_Delay(1000);
 8001d8c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d90:	f001 fdcc 	bl	800392c <HAL_Delay>
  //fill_screen2(0xFFFF);

  rotate_entity(&entity, 90);
 8001d94:	f107 0318 	add.w	r3, r7, #24
 8001d98:	215a      	movs	r1, #90	@ 0x5a
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff faec 	bl	8001378 <rotate_entity>

  HAL_Delay(1000);
 8001da0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001da4:	f001 fdc2 	bl	800392c <HAL_Delay>

  //---------------------------------------------

  HAL_Delay(1000);
 8001da8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001dac:	f001 fdbe 	bl	800392c <HAL_Delay>

  //fill_screen2(0xFFFF);
  draw_rectangle(entity.x0, entity.y0, entity.x1, entity.y1, BackGroundColor);
 8001db0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001db4:	b298      	uxth	r0, r3
 8001db6:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001dba:	b299      	uxth	r1, r3
 8001dbc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001dc6:	b29c      	uxth	r4, r3
 8001dc8:	4b91      	ldr	r3, [pc, #580]	@ (8002010 <main+0x398>)
 8001dca:	881b      	ldrh	r3, [r3, #0]
 8001dcc:	9300      	str	r3, [sp, #0]
 8001dce:	4623      	mov	r3, r4
 8001dd0:	f7fe feaa 	bl	8000b28 <draw_rectangle>
  draw_entity(&entity);
 8001dd4:	f107 0318 	add.w	r3, r7, #24
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7fe ff2f 	bl	8000c3c <draw_entity>
  HAL_Delay(1000);
 8001dde:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001de2:	f001 fda3 	bl	800392c <HAL_Delay>
  //fill_screen2(0xFFFF);
  scaling_entity(&entity, 0.5);
 8001de6:	f107 0318 	add.w	r3, r7, #24
 8001dea:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff f93e 	bl	8001070 <scaling_entity>
  HAL_Delay(1000);
 8001df4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001df8:	f001 fd98 	bl	800392c <HAL_Delay>
  draw_rectangle(entity.x0, entity.y0, entity.x1, entity.y1, BackGroundColor);
 8001dfc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001e00:	b298      	uxth	r0, r3
 8001e02:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001e06:	b299      	uxth	r1, r3
 8001e08:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001e0c:	b29a      	uxth	r2, r3
 8001e0e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001e12:	b29c      	uxth	r4, r3
 8001e14:	4b7e      	ldr	r3, [pc, #504]	@ (8002010 <main+0x398>)
 8001e16:	881b      	ldrh	r3, [r3, #0]
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	4623      	mov	r3, r4
 8001e1c:	f7fe fe84 	bl	8000b28 <draw_rectangle>
  draw_entity(&entity);
 8001e20:	f107 0318 	add.w	r3, r7, #24
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7fe ff09 	bl	8000c3c <draw_entity>
  HAL_Delay(1000);
 8001e2a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e2e:	f001 fd7d 	bl	800392c <HAL_Delay>

  //free(dataRec1);

  //Test image print from SD card
  ENTITY ent;
  ent.x0 = 0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	80fb      	strh	r3, [r7, #6]
  ent.y0 = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	813b      	strh	r3, [r7, #8]
  ent.id = 0x00;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	713b      	strb	r3, [r7, #4]
  init_entity_sd(&ent);
 8001e3e:	1d3b      	adds	r3, r7, #4
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fece 	bl	8000be2 <init_entity_sd>
  assign_file_path_entity(&ent, "graphic/img5.bin");
 8001e46:	1d3b      	adds	r3, r7, #4
 8001e48:	4974      	ldr	r1, [pc, #464]	@ (800201c <main+0x3a4>)
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f000 fc62 	bl	8002714 <assign_file_path_entity>
  draw_entity(&ent);
 8001e50:	1d3b      	adds	r3, r7, #4
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7fe fef2 	bl	8000c3c <draw_entity>
  HAL_Delay(2000);
 8001e58:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001e5c:	f001 fd66 	bl	800392c <HAL_Delay>
  assign_file_path_entity(&ent, "graphic/img6.bin");
 8001e60:	1d3b      	adds	r3, r7, #4
 8001e62:	496f      	ldr	r1, [pc, #444]	@ (8002020 <main+0x3a8>)
 8001e64:	4618      	mov	r0, r3
 8001e66:	f000 fc55 	bl	8002714 <assign_file_path_entity>
  draw_entity(&ent);
 8001e6a:	1d3b      	adds	r3, r7, #4
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7fe fee5 	bl	8000c3c <draw_entity>
  HAL_Delay(2000);
 8001e72:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001e76:	f001 fd59 	bl	800392c <HAL_Delay>
  assign_file_path_entity(&ent, "graphic/img8.bin");
 8001e7a:	1d3b      	adds	r3, r7, #4
 8001e7c:	4969      	ldr	r1, [pc, #420]	@ (8002024 <main+0x3ac>)
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f000 fc48 	bl	8002714 <assign_file_path_entity>
  draw_entity(&ent);
 8001e84:	1d3b      	adds	r3, r7, #4
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7fe fed8 	bl	8000c3c <draw_entity>
  HAL_Delay(2000);
 8001e8c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001e90:	f001 fd4c 	bl	800392c <HAL_Delay>
  assign_file_path_entity(&ent, "graphic/img9.bin");
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	4964      	ldr	r1, [pc, #400]	@ (8002028 <main+0x3b0>)
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f000 fc3b 	bl	8002714 <assign_file_path_entity>
  draw_entity(&ent);
 8001e9e:	1d3b      	adds	r3, r7, #4
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7fe fecb 	bl	8000c3c <draw_entity>
  HAL_Delay(2000);
 8001ea6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001eaa:	f001 fd3f 	bl	800392c <HAL_Delay>
  startTick = HAL_GetTick();
 8001eae:	f001 fd31 	bl	8003914 <HAL_GetTick>
 8001eb2:	63b8      	str	r0, [r7, #56]	@ 0x38
  assign_file_path_entity(&ent, "graphic/img92.bin");
 8001eb4:	1d3b      	adds	r3, r7, #4
 8001eb6:	495d      	ldr	r1, [pc, #372]	@ (800202c <main+0x3b4>)
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f000 fc2b 	bl	8002714 <assign_file_path_entity>
  draw_entity(&ent);
 8001ebe:	1d3b      	adds	r3, r7, #4
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7fe febb 	bl	8000c3c <draw_entity>
  endTick = HAL_GetTick();
 8001ec6:	f001 fd25 	bl	8003914 <HAL_GetTick>
 8001eca:	6378      	str	r0, [r7, #52]	@ 0x34
  getTime = endTick - startTick;
 8001ecc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	633b      	str	r3, [r7, #48]	@ 0x30

  fill_screen2(0x0000);
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f7fe fc11 	bl	80006fc <fill_screen2>
  assign_file_path_entity(&ent, "graphic/pixel1.bin");
 8001eda:	1d3b      	adds	r3, r7, #4
 8001edc:	4954      	ldr	r1, [pc, #336]	@ (8002030 <main+0x3b8>)
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f000 fc18 	bl	8002714 <assign_file_path_entity>
  draw_entity(&ent);
 8001ee4:	1d3b      	adds	r3, r7, #4
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe fea8 	bl	8000c3c <draw_entity>
  HAL_Delay(3000);
 8001eec:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001ef0:	f001 fd1c 	bl	800392c <HAL_Delay>

  //Test translation

  //ENTITY entity;

  free_entity_sd(&entity);
 8001ef4:	f107 0318 	add.w	r3, r7, #24
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe fe8d 	bl	8000c18 <free_entity_sd>

  entity.x0 = 0;
 8001efe:	2300      	movs	r3, #0
 8001f00:	837b      	strh	r3, [r7, #26]
  entity.y0 = 0;
 8001f02:	2300      	movs	r3, #0
 8001f04:	83bb      	strh	r3, [r7, #28]
  entity.x1 = 64;
 8001f06:	2340      	movs	r3, #64	@ 0x40
 8001f08:	83fb      	strh	r3, [r7, #30]
  entity.y1 = 64;
 8001f0a:	2340      	movs	r3, #64	@ 0x40
 8001f0c:	843b      	strh	r3, [r7, #32]
  entity.id = 0x80;
 8001f0e:	2380      	movs	r3, #128	@ 0x80
 8001f10:	763b      	strb	r3, [r7, #24]
  entity.ST.color = 0xF100;
 8001f12:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8001f16:	84bb      	strh	r3, [r7, #36]	@ 0x24

  //draw_entity(&entity,NULL);

  //translation_test(&entity, 1, 0);

  HAL_Delay(500);
 8001f18:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f1c:	f001 fd06 	bl	800392c <HAL_Delay>
  translation_entity(&entity, entity.x0+100, entity.y0+100, 0);//, 0xF100);
 8001f20:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	3364      	adds	r3, #100	@ 0x64
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	b219      	sxth	r1, r3
 8001f2c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	3364      	adds	r3, #100	@ 0x64
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	b21a      	sxth	r2, r3
 8001f38:	f107 0018 	add.w	r0, r7, #24
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	f7fe ff89 	bl	8000e54 <translation_entity>
  HAL_Delay(2000);
 8001f42:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001f46:	f001 fcf1 	bl	800392c <HAL_Delay>
  translation_entity(&entity, entity.x0+32, entity.y0+32, 0);//, 0xF100);
 8001f4a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	3320      	adds	r3, #32
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	b219      	sxth	r1, r3
 8001f56:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	3320      	adds	r3, #32
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	b21a      	sxth	r2, r3
 8001f62:	f107 0018 	add.w	r0, r7, #24
 8001f66:	2300      	movs	r3, #0
 8001f68:	f7fe ff74 	bl	8000e54 <translation_entity>
  HAL_Delay(500);
 8001f6c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f70:	f001 fcdc 	bl	800392c <HAL_Delay>
  translation_entity(&entity, entity.x0+12, entity.y0+32, 0);//, 0xF100);
 8001f74:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	330c      	adds	r3, #12
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	b219      	sxth	r1, r3
 8001f80:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	3320      	adds	r3, #32
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	b21a      	sxth	r2, r3
 8001f8c:	f107 0018 	add.w	r0, r7, #24
 8001f90:	2300      	movs	r3, #0
 8001f92:	f7fe ff5f 	bl	8000e54 <translation_entity>
  HAL_Delay(500);
 8001f96:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f9a:	f001 fcc7 	bl	800392c <HAL_Delay>
  translation_entity(&entity, entity.x0+12, entity.y0, 0);//, 0xF100);
 8001f9e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	330c      	adds	r3, #12
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	b219      	sxth	r1, r3
 8001faa:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8001fae:	f107 0018 	add.w	r0, r7, #24
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	f7fe ff4e 	bl	8000e54 <translation_entity>
  HAL_Delay(500);
 8001fb8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001fbc:	f001 fcb6 	bl	800392c <HAL_Delay>

  //Test_SD_Card();

  //play_audio_file("audio/mine.txt"); //doremi mine songita song22

  fill_screen2(0xF100);
 8001fc0:	f44f 4071 	mov.w	r0, #61696	@ 0xf100
 8001fc4:	f7fe fb9a 	bl	80006fc <fill_screen2>
  //startTick = HAL_GetTick();
  //read_audio_file("audio/random.txt", sampleData);
  //endTick = HAL_GetTick();
  //getTime = endTick - startTick;

  HAL_Delay(100);
 8001fc8:	2064      	movs	r0, #100	@ 0x64
 8001fca:	f001 fcaf 	bl	800392c <HAL_Delay>


  for(uint8_t i=0;i<100;i++)
 8001fce:	2300      	movs	r3, #0
 8001fd0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001fd4:	e072      	b.n	80020bc <main+0x444>
  {
	  for(uint8_t j=0; j<100;j++)
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8001fdc:	e065      	b.n	80020aa <main+0x432>
	  {

		  if(i==j)
 8001fde:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001fe2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d124      	bne.n	8002034 <main+0x3bc>
		  {
			  draw_pixel(i,j,0xF100);
 8001fea:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8001ff4:	b291      	uxth	r1, r2
 8001ff6:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7fe fac6 	bl	800058c <draw_pixel>
			  continue;
 8002000:	e04e      	b.n	80020a0 <main+0x428>
 8002002:	bf00      	nop
 8002004:	200002ec 	.word	0x200002ec
 8002008:	2000037e 	.word	0x2000037e
 800200c:	200001d4 	.word	0x200001d4
 8002010:	20000008 	.word	0x20000008
 8002014:	0800cfdc 	.word	0x0800cfdc
 8002018:	42180000 	.word	0x42180000
 800201c:	0800cff0 	.word	0x0800cff0
 8002020:	0800d004 	.word	0x0800d004
 8002024:	0800d018 	.word	0x0800d018
 8002028:	0800d02c 	.word	0x0800d02c
 800202c:	0800d040 	.word	0x0800d040
 8002030:	0800d054 	.word	0x0800d054
		  }



		  if((i == 80 && j==20) || (i == 80 && j==19) || (i == 81 && j==20) || (i == 81 && j==19))
 8002034:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002038:	2b50      	cmp	r3, #80	@ 0x50
 800203a:	d103      	bne.n	8002044 <main+0x3cc>
 800203c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002040:	2b14      	cmp	r3, #20
 8002042:	d017      	beq.n	8002074 <main+0x3fc>
 8002044:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002048:	2b50      	cmp	r3, #80	@ 0x50
 800204a:	d103      	bne.n	8002054 <main+0x3dc>
 800204c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002050:	2b13      	cmp	r3, #19
 8002052:	d00f      	beq.n	8002074 <main+0x3fc>
 8002054:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002058:	2b51      	cmp	r3, #81	@ 0x51
 800205a:	d103      	bne.n	8002064 <main+0x3ec>
 800205c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002060:	2b14      	cmp	r3, #20
 8002062:	d007      	beq.n	8002074 <main+0x3fc>
 8002064:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002068:	2b51      	cmp	r3, #81	@ 0x51
 800206a:	d10e      	bne.n	800208a <main+0x412>
 800206c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002070:	2b13      	cmp	r3, #19
 8002072:	d10a      	bne.n	800208a <main+0x412>
		  {
			  draw_pixel(i,j,0x001F);
 8002074:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002078:	b29b      	uxth	r3, r3
 800207a:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800207e:	b291      	uxth	r1, r2
 8002080:	221f      	movs	r2, #31
 8002082:	4618      	mov	r0, r3
 8002084:	f7fe fa82 	bl	800058c <draw_pixel>
			  continue;
 8002088:	e00a      	b.n	80020a0 <main+0x428>
		  }


		  draw_pixel(i,j,0xFFFF);
 800208a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800208e:	b29b      	uxth	r3, r3
 8002090:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8002094:	b291      	uxth	r1, r2
 8002096:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800209a:	4618      	mov	r0, r3
 800209c:	f7fe fa76 	bl	800058c <draw_pixel>
	  for(uint8_t j=0; j<100;j++)
 80020a0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80020a4:	3301      	adds	r3, #1
 80020a6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80020aa:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80020ae:	2b63      	cmp	r3, #99	@ 0x63
 80020b0:	d995      	bls.n	8001fde <main+0x366>
  for(uint8_t i=0;i<100;i++)
 80020b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80020b6:	3301      	adds	r3, #1
 80020b8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80020bc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80020c0:	2b63      	cmp	r3, #99	@ 0x63
 80020c2:	d988      	bls.n	8001fd6 <main+0x35e>

  LCD_send_command(ILI9488_DISPON);

  */

  fill_screen2(0xF100);
 80020c4:	f44f 4071 	mov.w	r0, #61696	@ 0xf100
 80020c8:	f7fe fb18 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 80020cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020d0:	f001 fc2c 	bl	800392c <HAL_Delay>
  fill_screen2(0xF150);
 80020d4:	f24f 1050 	movw	r0, #61776	@ 0xf150
 80020d8:	f7fe fb10 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 80020dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020e0:	f001 fc24 	bl	800392c <HAL_Delay>
  fill_screen2(0xF111);
 80020e4:	f24f 1011 	movw	r0, #61713	@ 0xf111
 80020e8:	f7fe fb08 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 80020ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020f0:	f001 fc1c 	bl	800392c <HAL_Delay>
  fill_screen2(0xF10F);
 80020f4:	f24f 100f 	movw	r0, #61711	@ 0xf10f
 80020f8:	f7fe fb00 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 80020fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002100:	f001 fc14 	bl	800392c <HAL_Delay>
  fill_screen2(0xFFFF);
 8002104:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002108:	f7fe faf8 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 800210c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002110:	f001 fc0c 	bl	800392c <HAL_Delay>
  fill_screen2(0xFFFF);
 8002114:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002118:	f7fe faf0 	bl	80006fc <fill_screen2>

  print_string(36, 200, "Licenta 2025", 12, 0x1F00, 0x001F);
 800211c:	231f      	movs	r3, #31
 800211e:	9301      	str	r3, [sp, #4]
 8002120:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002124:	9300      	str	r3, [sp, #0]
 8002126:	230c      	movs	r3, #12
 8002128:	4a26      	ldr	r2, [pc, #152]	@ (80021c4 <main+0x54c>)
 800212a:	21c8      	movs	r1, #200	@ 0xc8
 800212c:	2024      	movs	r0, #36	@ 0x24
 800212e:	f7fe fc41 	bl	80009b4 <print_string>

  uint8_t dataToSend[] = {0x01, 0x02, 0x03, 0x04};
 8002132:	4b25      	ldr	r3, [pc, #148]	@ (80021c8 <main+0x550>)
 8002134:	603b      	str	r3, [r7, #0]
  HAL_SPI_Transmit_DMA(&hspi1, dataToSend, sizeof(dataToSend));
 8002136:	463b      	mov	r3, r7
 8002138:	2204      	movs	r2, #4
 800213a:	4619      	mov	r1, r3
 800213c:	4823      	ldr	r0, [pc, #140]	@ (80021cc <main+0x554>)
 800213e:	f004 fd43 	bl	8006bc8 <HAL_SPI_Transmit_DMA>

  draw_horizontal_line(20, 20, 80, 0xF100);
 8002142:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8002146:	2250      	movs	r2, #80	@ 0x50
 8002148:	2114      	movs	r1, #20
 800214a:	2014      	movs	r0, #20
 800214c:	f7fe fc76 	bl	8000a3c <draw_horizontal_line>
  draw_vertical_line(20, 20, 80, 0xF100);
 8002150:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8002154:	2250      	movs	r2, #80	@ 0x50
 8002156:	2114      	movs	r1, #20
 8002158:	2014      	movs	r0, #20
 800215a:	f7fe fcaa 	bl	8000ab2 <draw_vertical_line>

  flagDmaSpiTx = 0;
 800215e:	4b1c      	ldr	r3, [pc, #112]	@ (80021d0 <main+0x558>)
 8002160:	2200      	movs	r2, #0
 8002162:	701a      	strb	r2, [r3, #0]

  draw_pixel(0,0,0x001F);
 8002164:	221f      	movs	r2, #31
 8002166:	2100      	movs	r1, #0
 8002168:	2000      	movs	r0, #0
 800216a:	f7fe fa0f 	bl	800058c <draw_pixel>
  draw_pixel(1,0,0xF800);
 800216e:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002172:	2100      	movs	r1, #0
 8002174:	2001      	movs	r0, #1
 8002176:	f7fe fa09 	bl	800058c <draw_pixel>
  draw_pixel(0,1,0x001F);
 800217a:	221f      	movs	r2, #31
 800217c:	2101      	movs	r1, #1
 800217e:	2000      	movs	r0, #0
 8002180:	f7fe fa04 	bl	800058c <draw_pixel>
  draw_pixel(1,1,0xF800);
 8002184:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002188:	2101      	movs	r1, #1
 800218a:	2001      	movs	r0, #1
 800218c:	f7fe f9fe 	bl	800058c <draw_pixel>

  HAL_Delay(50);
 8002190:	2032      	movs	r0, #50	@ 0x32
 8002192:	f001 fbcb 	bl	800392c <HAL_Delay>

  uint8_t *dataRec;
  dataRec = malloc(sizeof(uint8_t));
 8002196:	2001      	movs	r0, #1
 8002198:	f00a fd28 	bl	800cbec <malloc>
 800219c:	4603      	mov	r3, r0
 800219e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //dataRec = LCD_read_data(2,2,0,0);
  //free(dataRec);
  read_pixel_frame(0,0,2,2,dataRec);
 80021a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021a2:	9300      	str	r3, [sp, #0]
 80021a4:	2302      	movs	r3, #2
 80021a6:	2202      	movs	r2, #2
 80021a8:	2100      	movs	r1, #0
 80021aa:	2000      	movs	r0, #0
 80021ac:	f7ff fbd6 	bl	800195c <read_pixel_frame>
  //read_pixel_format();
  //HAL_UART_Transmit(&huart1, (uint8_t*)"Pixel Data: ",12,HAL_MAX_DELAY);
  free(dataRec);
 80021b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80021b2:	f00a fd23 	bl	800cbfc <free>

  HAL_Delay(3000);
 80021b6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80021ba:	f001 fbb7 	bl	800392c <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80021be:	bf00      	nop
 80021c0:	e7fd      	b.n	80021be <main+0x546>
 80021c2:	bf00      	nop
 80021c4:	0800d068 	.word	0x0800d068
 80021c8:	04030201 	.word	0x04030201
 80021cc:	2000017c 	.word	0x2000017c
 80021d0:	2000037c 	.word	0x2000037c

080021d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b094      	sub	sp, #80	@ 0x50
 80021d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021da:	f107 0320 	add.w	r3, r7, #32
 80021de:	2230      	movs	r2, #48	@ 0x30
 80021e0:	2100      	movs	r1, #0
 80021e2:	4618      	mov	r0, r3
 80021e4:	f00a fdf6 	bl	800cdd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021e8:	f107 030c 	add.w	r3, r7, #12
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	60da      	str	r2, [r3, #12]
 80021f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021f8:	2300      	movs	r3, #0
 80021fa:	60bb      	str	r3, [r7, #8]
 80021fc:	4b28      	ldr	r3, [pc, #160]	@ (80022a0 <SystemClock_Config+0xcc>)
 80021fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002200:	4a27      	ldr	r2, [pc, #156]	@ (80022a0 <SystemClock_Config+0xcc>)
 8002202:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002206:	6413      	str	r3, [r2, #64]	@ 0x40
 8002208:	4b25      	ldr	r3, [pc, #148]	@ (80022a0 <SystemClock_Config+0xcc>)
 800220a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002210:	60bb      	str	r3, [r7, #8]
 8002212:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002214:	2300      	movs	r3, #0
 8002216:	607b      	str	r3, [r7, #4]
 8002218:	4b22      	ldr	r3, [pc, #136]	@ (80022a4 <SystemClock_Config+0xd0>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a21      	ldr	r2, [pc, #132]	@ (80022a4 <SystemClock_Config+0xd0>)
 800221e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002222:	6013      	str	r3, [r2, #0]
 8002224:	4b1f      	ldr	r3, [pc, #124]	@ (80022a4 <SystemClock_Config+0xd0>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800222c:	607b      	str	r3, [r7, #4]
 800222e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002230:	2301      	movs	r3, #1
 8002232:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002234:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002238:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800223a:	2302      	movs	r3, #2
 800223c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800223e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002242:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002244:	2304      	movs	r3, #4
 8002246:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002248:	23a8      	movs	r3, #168	@ 0xa8
 800224a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800224c:	2302      	movs	r3, #2
 800224e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002250:	2307      	movs	r3, #7
 8002252:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002254:	f107 0320 	add.w	r3, r7, #32
 8002258:	4618      	mov	r0, r3
 800225a:	f002 facf 	bl	80047fc <HAL_RCC_OscConfig>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002264:	f000 f9f8 	bl	8002658 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002268:	230f      	movs	r3, #15
 800226a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800226c:	2302      	movs	r3, #2
 800226e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002270:	2300      	movs	r3, #0
 8002272:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002274:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002278:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800227a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800227e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002280:	f107 030c 	add.w	r3, r7, #12
 8002284:	2105      	movs	r1, #5
 8002286:	4618      	mov	r0, r3
 8002288:	f002 fd30 	bl	8004cec <HAL_RCC_ClockConfig>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002292:	f000 f9e1 	bl	8002658 <Error_Handler>
  }
}
 8002296:	bf00      	nop
 8002298:	3750      	adds	r7, #80	@ 0x50
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40023800 	.word	0x40023800
 80022a4:	40007000 	.word	0x40007000

080022a8 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80022ae:	463b      	mov	r3, r7
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80022b6:	4b0f      	ldr	r3, [pc, #60]	@ (80022f4 <MX_DAC_Init+0x4c>)
 80022b8:	4a0f      	ldr	r2, [pc, #60]	@ (80022f8 <MX_DAC_Init+0x50>)
 80022ba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80022bc:	480d      	ldr	r0, [pc, #52]	@ (80022f4 <MX_DAC_Init+0x4c>)
 80022be:	f001 fc6a 	bl	8003b96 <HAL_DAC_Init>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80022c8:	f000 f9c6 	bl	8002658 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80022cc:	2324      	movs	r3, #36	@ 0x24
 80022ce:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80022d0:	2300      	movs	r3, #0
 80022d2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80022d4:	463b      	mov	r3, r7
 80022d6:	2200      	movs	r2, #0
 80022d8:	4619      	mov	r1, r3
 80022da:	4806      	ldr	r0, [pc, #24]	@ (80022f4 <MX_DAC_Init+0x4c>)
 80022dc:	f001 fc7d 	bl	8003bda <HAL_DAC_ConfigChannel>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80022e6:	f000 f9b7 	bl	8002658 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80022ea:	bf00      	nop
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000084 	.word	0x20000084
 80022f8:	40007400 	.word	0x40007400

080022fc <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002300:	4b0c      	ldr	r3, [pc, #48]	@ (8002334 <MX_SDIO_SD_Init+0x38>)
 8002302:	4a0d      	ldr	r2, [pc, #52]	@ (8002338 <MX_SDIO_SD_Init+0x3c>)
 8002304:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002306:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <MX_SDIO_SD_Init+0x38>)
 8002308:	2200      	movs	r2, #0
 800230a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800230c:	4b09      	ldr	r3, [pc, #36]	@ (8002334 <MX_SDIO_SD_Init+0x38>)
 800230e:	2200      	movs	r2, #0
 8002310:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002312:	4b08      	ldr	r3, [pc, #32]	@ (8002334 <MX_SDIO_SD_Init+0x38>)
 8002314:	2200      	movs	r2, #0
 8002316:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002318:	4b06      	ldr	r3, [pc, #24]	@ (8002334 <MX_SDIO_SD_Init+0x38>)
 800231a:	2200      	movs	r2, #0
 800231c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800231e:	4b05      	ldr	r3, [pc, #20]	@ (8002334 <MX_SDIO_SD_Init+0x38>)
 8002320:	2200      	movs	r2, #0
 8002322:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 8;
 8002324:	4b03      	ldr	r3, [pc, #12]	@ (8002334 <MX_SDIO_SD_Init+0x38>)
 8002326:	2208      	movs	r2, #8
 8002328:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800232a:	bf00      	nop
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	200000f8 	.word	0x200000f8
 8002338:	40012c00 	.word	0x40012c00

0800233c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002340:	4b17      	ldr	r3, [pc, #92]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002342:	4a18      	ldr	r2, [pc, #96]	@ (80023a4 <MX_SPI1_Init+0x68>)
 8002344:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002346:	4b16      	ldr	r3, [pc, #88]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002348:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800234c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800234e:	4b14      	ldr	r3, [pc, #80]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002350:	2200      	movs	r2, #0
 8002352:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002354:	4b12      	ldr	r3, [pc, #72]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002356:	2200      	movs	r2, #0
 8002358:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800235a:	4b11      	ldr	r3, [pc, #68]	@ (80023a0 <MX_SPI1_Init+0x64>)
 800235c:	2200      	movs	r2, #0
 800235e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002360:	4b0f      	ldr	r3, [pc, #60]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002362:	2200      	movs	r2, #0
 8002364:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002366:	4b0e      	ldr	r3, [pc, #56]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002368:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800236c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800236e:	4b0c      	ldr	r3, [pc, #48]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002370:	2200      	movs	r2, #0
 8002372:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002374:	4b0a      	ldr	r3, [pc, #40]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002376:	2200      	movs	r2, #0
 8002378:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800237a:	4b09      	ldr	r3, [pc, #36]	@ (80023a0 <MX_SPI1_Init+0x64>)
 800237c:	2200      	movs	r2, #0
 800237e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002380:	4b07      	ldr	r3, [pc, #28]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002382:	2200      	movs	r2, #0
 8002384:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002386:	4b06      	ldr	r3, [pc, #24]	@ (80023a0 <MX_SPI1_Init+0x64>)
 8002388:	220a      	movs	r2, #10
 800238a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800238c:	4804      	ldr	r0, [pc, #16]	@ (80023a0 <MX_SPI1_Init+0x64>)
 800238e:	f003 fe65 	bl	800605c <HAL_SPI_Init>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002398:	f000 f95e 	bl	8002658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800239c:	bf00      	nop
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	2000017c 	.word	0x2000017c
 80023a4:	40013000 	.word	0x40013000

080023a8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80023ac:	4b18      	ldr	r3, [pc, #96]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023ae:	4a19      	ldr	r2, [pc, #100]	@ (8002414 <MX_SPI2_Init+0x6c>)
 80023b0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80023b2:	4b17      	ldr	r3, [pc, #92]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80023b8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 80023ba:	4b15      	ldr	r3, [pc, #84]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023bc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80023c0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80023c2:	4b13      	ldr	r3, [pc, #76]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023c8:	4b11      	ldr	r3, [pc, #68]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023ce:	4b10      	ldr	r3, [pc, #64]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80023d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023da:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80023dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023de:	2208      	movs	r2, #8
 80023e0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80023e8:	4b09      	ldr	r3, [pc, #36]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023ee:	4b08      	ldr	r3, [pc, #32]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80023f4:	4b06      	ldr	r3, [pc, #24]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023f6:	220a      	movs	r2, #10
 80023f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80023fa:	4805      	ldr	r0, [pc, #20]	@ (8002410 <MX_SPI2_Init+0x68>)
 80023fc:	f003 fe2e 	bl	800605c <HAL_SPI_Init>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8002406:	f000 f927 	bl	8002658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	200001d4 	.word	0x200001d4
 8002414:	40003800 	.word	0x40003800

08002418 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b086      	sub	sp, #24
 800241c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800241e:	f107 0308 	add.w	r3, r7, #8
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	605a      	str	r2, [r3, #4]
 8002428:	609a      	str	r2, [r3, #8]
 800242a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800242c:	463b      	mov	r3, r7
 800242e:	2200      	movs	r2, #0
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002434:	4b1d      	ldr	r3, [pc, #116]	@ (80024ac <MX_TIM2_Init+0x94>)
 8002436:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800243a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41;
 800243c:	4b1b      	ldr	r3, [pc, #108]	@ (80024ac <MX_TIM2_Init+0x94>)
 800243e:	2229      	movs	r2, #41	@ 0x29
 8002440:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002442:	4b1a      	ldr	r3, [pc, #104]	@ (80024ac <MX_TIM2_Init+0x94>)
 8002444:	2200      	movs	r2, #0
 8002446:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 27;
 8002448:	4b18      	ldr	r3, [pc, #96]	@ (80024ac <MX_TIM2_Init+0x94>)
 800244a:	221b      	movs	r2, #27
 800244c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800244e:	4b17      	ldr	r3, [pc, #92]	@ (80024ac <MX_TIM2_Init+0x94>)
 8002450:	2200      	movs	r2, #0
 8002452:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002454:	4b15      	ldr	r3, [pc, #84]	@ (80024ac <MX_TIM2_Init+0x94>)
 8002456:	2200      	movs	r2, #0
 8002458:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800245a:	4814      	ldr	r0, [pc, #80]	@ (80024ac <MX_TIM2_Init+0x94>)
 800245c:	f005 fb99 	bl	8007b92 <HAL_TIM_Base_Init>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8002466:	f000 f8f7 	bl	8002658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800246a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800246e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002470:	f107 0308 	add.w	r3, r7, #8
 8002474:	4619      	mov	r1, r3
 8002476:	480d      	ldr	r0, [pc, #52]	@ (80024ac <MX_TIM2_Init+0x94>)
 8002478:	f005 fc42 	bl	8007d00 <HAL_TIM_ConfigClockSource>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8002482:	f000 f8e9 	bl	8002658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002486:	2320      	movs	r3, #32
 8002488:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800248a:	2300      	movs	r3, #0
 800248c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800248e:	463b      	mov	r3, r7
 8002490:	4619      	mov	r1, r3
 8002492:	4806      	ldr	r0, [pc, #24]	@ (80024ac <MX_TIM2_Init+0x94>)
 8002494:	f005 fe42 	bl	800811c <HAL_TIMEx_MasterConfigSynchronization>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800249e:	f000 f8db 	bl	8002658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80024a2:	bf00      	nop
 80024a4:	3718      	adds	r7, #24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	200002ec 	.word	0x200002ec

080024b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024b4:	4b11      	ldr	r3, [pc, #68]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024b6:	4a12      	ldr	r2, [pc, #72]	@ (8002500 <MX_USART1_UART_Init+0x50>)
 80024b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80024ba:	4b10      	ldr	r3, [pc, #64]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024bc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80024c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024c2:	4b0e      	ldr	r3, [pc, #56]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80024c8:	4b0c      	ldr	r3, [pc, #48]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80024ce:	4b0b      	ldr	r3, [pc, #44]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024d4:	4b09      	ldr	r3, [pc, #36]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024d6:	220c      	movs	r2, #12
 80024d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024da:	4b08      	ldr	r3, [pc, #32]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024e0:	4b06      	ldr	r3, [pc, #24]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024e6:	4805      	ldr	r0, [pc, #20]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024e8:	f005 fe94 	bl	8008214 <HAL_UART_Init>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80024f2:	f000 f8b1 	bl	8002658 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000334 	.word	0x20000334
 8002500:	40011000 	.word	0x40011000

08002504 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800250a:	2300      	movs	r3, #0
 800250c:	607b      	str	r3, [r7, #4]
 800250e:	4b1b      	ldr	r3, [pc, #108]	@ (800257c <MX_DMA_Init+0x78>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	4a1a      	ldr	r2, [pc, #104]	@ (800257c <MX_DMA_Init+0x78>)
 8002514:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002518:	6313      	str	r3, [r2, #48]	@ 0x30
 800251a:	4b18      	ldr	r3, [pc, #96]	@ (800257c <MX_DMA_Init+0x78>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002522:	607b      	str	r3, [r7, #4]
 8002524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002526:	2300      	movs	r3, #0
 8002528:	603b      	str	r3, [r7, #0]
 800252a:	4b14      	ldr	r3, [pc, #80]	@ (800257c <MX_DMA_Init+0x78>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252e:	4a13      	ldr	r2, [pc, #76]	@ (800257c <MX_DMA_Init+0x78>)
 8002530:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002534:	6313      	str	r3, [r2, #48]	@ 0x30
 8002536:	4b11      	ldr	r3, [pc, #68]	@ (800257c <MX_DMA_Init+0x78>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800253e:	603b      	str	r3, [r7, #0]
 8002540:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002542:	2200      	movs	r2, #0
 8002544:	2100      	movs	r1, #0
 8002546:	2010      	movs	r0, #16
 8002548:	f001 faef 	bl	8003b2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800254c:	2010      	movs	r0, #16
 800254e:	f001 fb08 	bl	8003b62 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002552:	2200      	movs	r2, #0
 8002554:	2100      	movs	r1, #0
 8002556:	2038      	movs	r0, #56	@ 0x38
 8002558:	f001 fae7 	bl	8003b2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800255c:	2038      	movs	r0, #56	@ 0x38
 800255e:	f001 fb00 	bl	8003b62 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002562:	2200      	movs	r2, #0
 8002564:	2100      	movs	r1, #0
 8002566:	203b      	movs	r0, #59	@ 0x3b
 8002568:	f001 fadf 	bl	8003b2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800256c:	203b      	movs	r0, #59	@ 0x3b
 800256e:	f001 faf8 	bl	8003b62 <HAL_NVIC_EnableIRQ>

}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40023800 	.word	0x40023800

08002580 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08a      	sub	sp, #40	@ 0x28
 8002584:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002586:	f107 0314 	add.w	r3, r7, #20
 800258a:	2200      	movs	r2, #0
 800258c:	601a      	str	r2, [r3, #0]
 800258e:	605a      	str	r2, [r3, #4]
 8002590:	609a      	str	r2, [r3, #8]
 8002592:	60da      	str	r2, [r3, #12]
 8002594:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	4b2d      	ldr	r3, [pc, #180]	@ (8002650 <MX_GPIO_Init+0xd0>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259e:	4a2c      	ldr	r2, [pc, #176]	@ (8002650 <MX_GPIO_Init+0xd0>)
 80025a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002650 <MX_GPIO_Init+0xd0>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025b2:	2300      	movs	r3, #0
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	4b26      	ldr	r3, [pc, #152]	@ (8002650 <MX_GPIO_Init+0xd0>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ba:	4a25      	ldr	r2, [pc, #148]	@ (8002650 <MX_GPIO_Init+0xd0>)
 80025bc:	f043 0304 	orr.w	r3, r3, #4
 80025c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025c2:	4b23      	ldr	r3, [pc, #140]	@ (8002650 <MX_GPIO_Init+0xd0>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	f003 0304 	and.w	r3, r3, #4
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	60bb      	str	r3, [r7, #8]
 80025d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002650 <MX_GPIO_Init+0xd0>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002650 <MX_GPIO_Init+0xd0>)
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025de:	4b1c      	ldr	r3, [pc, #112]	@ (8002650 <MX_GPIO_Init+0xd0>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	60bb      	str	r3, [r7, #8]
 80025e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	607b      	str	r3, [r7, #4]
 80025ee:	4b18      	ldr	r3, [pc, #96]	@ (8002650 <MX_GPIO_Init+0xd0>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	4a17      	ldr	r2, [pc, #92]	@ (8002650 <MX_GPIO_Init+0xd0>)
 80025f4:	f043 0302 	orr.w	r3, r3, #2
 80025f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fa:	4b15      	ldr	r3, [pc, #84]	@ (8002650 <MX_GPIO_Init+0xd0>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	607b      	str	r3, [r7, #4]
 8002604:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	603b      	str	r3, [r7, #0]
 800260a:	4b11      	ldr	r3, [pc, #68]	@ (8002650 <MX_GPIO_Init+0xd0>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260e:	4a10      	ldr	r2, [pc, #64]	@ (8002650 <MX_GPIO_Init+0xd0>)
 8002610:	f043 0308 	orr.w	r3, r3, #8
 8002614:	6313      	str	r3, [r2, #48]	@ 0x30
 8002616:	4b0e      	ldr	r3, [pc, #56]	@ (8002650 <MX_GPIO_Init+0xd0>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	f003 0308 	and.w	r3, r3, #8
 800261e:	603b      	str	r3, [r7, #0]
 8002620:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 8002622:	2200      	movs	r2, #0
 8002624:	2158      	movs	r1, #88	@ 0x58
 8002626:	480b      	ldr	r0, [pc, #44]	@ (8002654 <MX_GPIO_Init+0xd4>)
 8002628:	f002 f8ce 	bl	80047c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD3 PD4 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
 800262c:	2358      	movs	r3, #88	@ 0x58
 800262e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002630:	2301      	movs	r3, #1
 8002632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002634:	2300      	movs	r3, #0
 8002636:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002638:	2300      	movs	r3, #0
 800263a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800263c:	f107 0314 	add.w	r3, r7, #20
 8002640:	4619      	mov	r1, r3
 8002642:	4804      	ldr	r0, [pc, #16]	@ (8002654 <MX_GPIO_Init+0xd4>)
 8002644:	f001 ff24 	bl	8004490 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002648:	bf00      	nop
 800264a:	3728      	adds	r7, #40	@ 0x28
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40023800 	.word	0x40023800
 8002654:	40020c00 	.word	0x40020c00

08002658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800265c:	b672      	cpsid	i
}
 800265e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002660:	bf00      	nop
 8002662:	e7fd      	b.n	8002660 <Error_Handler+0x8>

08002664 <init_cardSD>:

static FATFS fs; /*variabila statica pentru sistemul de fisiere card SD*/


void init_cardSD()
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
	 * sistemul de fisiere prin variabila fs declarata static.
	 * Functia se va apela doar o singura data la initializarea
	 * intregului sistem.
	 */

	f_mount(&fs, "", 1);
 8002668:	2201      	movs	r2, #1
 800266a:	4903      	ldr	r1, [pc, #12]	@ (8002678 <init_cardSD+0x14>)
 800266c:	4803      	ldr	r0, [pc, #12]	@ (800267c <init_cardSD+0x18>)
 800266e:	f009 f957 	bl	800b920 <f_mount>

}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	0800d078 	.word	0x0800d078
 800267c:	20000380 	.word	0x20000380

08002680 <assign_filePath>:

}


char* assign_filePath(const char *filePathName)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
	 * Output: adresa char* catre calea
	 * ! alocat dinamic
	 */

	char *string;
	uint8_t i = 0;
 8002688:	2300      	movs	r3, #0
 800268a:	73fb      	strb	r3, [r7, #15]


	while(filePathName[i] != '\0')
 800268c:	e002      	b.n	8002694 <assign_filePath+0x14>
	{
		i++;
 800268e:	7bfb      	ldrb	r3, [r7, #15]
 8002690:	3301      	adds	r3, #1
 8002692:	73fb      	strb	r3, [r7, #15]
	while(filePathName[i] != '\0')
 8002694:	7bfb      	ldrb	r3, [r7, #15]
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	4413      	add	r3, r2
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d1f6      	bne.n	800268e <assign_filePath+0xe>
	}

	i++;
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
 80026a2:	3301      	adds	r3, #1
 80026a4:	73fb      	strb	r3, [r7, #15]

	string = (char*)malloc(sizeof(char)*i);
 80026a6:	7bfb      	ldrb	r3, [r7, #15]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f00a fa9f 	bl	800cbec <malloc>
 80026ae:	4603      	mov	r3, r0
 80026b0:	60bb      	str	r3, [r7, #8]
	memcpy(string, filePathName, i);
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
 80026b4:	461a      	mov	r2, r3
 80026b6:	6879      	ldr	r1, [r7, #4]
 80026b8:	68b8      	ldr	r0, [r7, #8]
 80026ba:	f00a fbfd 	bl	800ceb8 <memcpy>

	return string;
 80026be:	68bb      	ldr	r3, [r7, #8]


}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <return_file_name_current_path>:


char* return_file_name_current_path(char *filePathName)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
	 * Input: calea fisierului
	 * Output: pointer catre nume
	 */


	char *fileName = strrchr(filePathName, '/');
 80026d0:	212f      	movs	r1, #47	@ 0x2f
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f00a fb95 	bl	800ce02 <strrchr>
 80026d8:	60f8      	str	r0, [r7, #12]

	if(fileName == NULL)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d103      	bne.n	80026e8 <return_file_name_current_path+0x20>
	{
		fileName = filePathName;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	60fb      	str	r3, [r7, #12]
		return fileName;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	e011      	b.n	800270c <return_file_name_current_path+0x44>
	}

	else
	{
		fileName++;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	3301      	adds	r3, #1
 80026ec:	60fb      	str	r3, [r7, #12]
	}

	char *string = malloc(strlen(fileName) + 1);
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f7fd fd6a 	bl	80001c8 <strlen>
 80026f4:	4603      	mov	r3, r0
 80026f6:	3301      	adds	r3, #1
 80026f8:	4618      	mov	r0, r3
 80026fa:	f00a fa77 	bl	800cbec <malloc>
 80026fe:	4603      	mov	r3, r0
 8002700:	60bb      	str	r3, [r7, #8]
	strcpy(string, fileName);
 8002702:	68f9      	ldr	r1, [r7, #12]
 8002704:	68b8      	ldr	r0, [r7, #8]
 8002706:	f00a fbcf 	bl	800cea8 <strcpy>

	return string;
 800270a:	68bb      	ldr	r3, [r7, #8]

}
 800270c:	4618      	mov	r0, r3
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <assign_file_path_entity>:


void assign_file_path_entity(ENTITY *entity, const char *filePathName)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
	 * Input: adresa entitatii si calea literara
	 * Output: Void
	 */


	strcpy(entity->ST.SD.filePathName, filePathName);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	6839      	ldr	r1, [r7, #0]
 8002724:	4618      	mov	r0, r3
 8002726:	f00a fbbf 	bl	800cea8 <strcpy>

}
 800272a:	bf00      	nop
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
	...

08002734 <read_image_file>:

}


void read_image_file(ENTITY *entity, uint16_t *indexFlag, bool *flagImgDone)
{
 8002734:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002738:	f5ad 7d17 	sub.w	sp, sp, #604	@ 0x25c
 800273c:	af00      	add	r7, sp, #0
 800273e:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002742:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002746:	6018      	str	r0, [r3, #0]
 8002748:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800274c:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8002750:	6019      	str	r1, [r3, #0]
 8002752:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002756:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	466b      	mov	r3, sp
 800275e:	461e      	mov	r6, r3

	FRESULT res;
	FIL file;
	UINT byteRead;

	res = f_open(&file, entity->ST.SD.filePathName, FA_READ);
 8002760:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002764:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6919      	ldr	r1, [r3, #16]
 800276c:	f107 031c 	add.w	r3, r7, #28
 8002770:	2201      	movs	r2, #1
 8002772:	4618      	mov	r0, r3
 8002774:	f009 f91a 	bl	800b9ac <f_open>
 8002778:	4603      	mov	r3, r0
 800277a:	f887 3255 	strb.w	r3, [r7, #597]	@ 0x255

	if(res != FR_OK)
 800277e:	f897 3255 	ldrb.w	r3, [r7, #597]	@ 0x255
 8002782:	2b00      	cmp	r3, #0
 8002784:	f040 81af 	bne.w	8002ae6 <read_image_file+0x3b2>
	static const int n = 3072;
	static unsigned int nrFrames = 0;



	if(flagNewImageFile == 1)
 8002788:	4ba8      	ldr	r3, [pc, #672]	@ (8002a2c <read_image_file+0x2f8>)
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	f000 80d6 	beq.w	800293e <read_image_file+0x20a>

		/*Vom citi initial headerul care contine latimea si lungimea imaginii. Primii 4 octeti ai fisierului*/

		uint8_t headerBuffer[4];

		currentPosition = 0;
 8002792:	4ba7      	ldr	r3, [pc, #668]	@ (8002a30 <read_image_file+0x2fc>)
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
		f_lseek(&file, currentPosition);
 8002798:	4ba5      	ldr	r3, [pc, #660]	@ (8002a30 <read_image_file+0x2fc>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	f107 031c 	add.w	r3, r7, #28
 80027a0:	4611      	mov	r1, r2
 80027a2:	4618      	mov	r0, r3
 80027a4:	f009 fe18 	bl	800c3d8 <f_lseek>


		f_read(&file, headerBuffer, 4, &byteRead);
 80027a8:	f107 0318 	add.w	r3, r7, #24
 80027ac:	f107 0114 	add.w	r1, r7, #20
 80027b0:	f107 001c 	add.w	r0, r7, #28
 80027b4:	2204      	movs	r2, #4
 80027b6:	f009 fab3 	bl	800bd20 <f_read>

		/*prelucrarea bufferului 4 octeti Little Endian*/
		entity->x1 = 0;
 80027ba:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80027be:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2200      	movs	r2, #0
 80027c6:	80da      	strh	r2, [r3, #6]
		entity->y1 = 0;
 80027c8:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80027cc:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2200      	movs	r2, #0
 80027d4:	811a      	strh	r2, [r3, #8]

		entity->x1 = ((entity->x1 | headerBuffer[1]) << 8) | (entity->x1 | headerBuffer[0]); /*Latimea*/
 80027d6:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80027da:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80027e4:	461a      	mov	r2, r3
 80027e6:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80027ea:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80027ee:	785b      	ldrb	r3, [r3, #1]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	021b      	lsls	r3, r3, #8
 80027f4:	b21a      	sxth	r2, r3
 80027f6:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80027fa:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f9b3 1006 	ldrsh.w	r1, [r3, #6]
 8002804:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002808:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	b21b      	sxth	r3, r3
 8002810:	430b      	orrs	r3, r1
 8002812:	b21b      	sxth	r3, r3
 8002814:	4313      	orrs	r3, r2
 8002816:	b21a      	sxth	r2, r3
 8002818:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800281c:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	80da      	strh	r2, [r3, #6]
		entity->y1 = ((entity->y1 | headerBuffer[3]) << 8) | (entity->y1 | headerBuffer[2]); /*Lungimea*/
 8002824:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002828:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002832:	461a      	mov	r2, r3
 8002834:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002838:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800283c:	78db      	ldrb	r3, [r3, #3]
 800283e:	4313      	orrs	r3, r2
 8002840:	021b      	lsls	r3, r3, #8
 8002842:	b21a      	sxth	r2, r3
 8002844:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002848:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f9b3 1008 	ldrsh.w	r1, [r3, #8]
 8002852:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002856:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800285a:	789b      	ldrb	r3, [r3, #2]
 800285c:	b21b      	sxth	r3, r3
 800285e:	430b      	orrs	r3, r1
 8002860:	b21b      	sxth	r3, r3
 8002862:	4313      	orrs	r3, r2
 8002864:	b21a      	sxth	r2, r3
 8002866:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800286a:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	811a      	strh	r2, [r3, #8]


		if((entity->x1)*(entity->y1) < 1024)
 8002872:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002876:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002880:	461a      	mov	r2, r3
 8002882:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002886:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002890:	fb02 f303 	mul.w	r3, r2, r3
 8002894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002898:	da1f      	bge.n	80028da <read_image_file+0x1a6>
		{
			/*Pentru un singur frame alocam exact cat trebuie */
			entity->ST.SD.data = malloc(3*sizeof(char)*(entity->x1)*(entity->y1));
 800289a:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800289e:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80028a8:	461a      	mov	r2, r3
 80028aa:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80028ae:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80028b8:	fb03 f202 	mul.w	r2, r3, r2
 80028bc:	4613      	mov	r3, r2
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	4413      	add	r3, r2
 80028c2:	4618      	mov	r0, r3
 80028c4:	f00a f992 	bl	800cbec <malloc>
 80028c8:	4603      	mov	r3, r0
 80028ca:	461a      	mov	r2, r3
 80028cc:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80028d0:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	60da      	str	r2, [r3, #12]
 80028d8:	e00b      	b.n	80028f2 <read_image_file+0x1be>
		}

		else
		{
			/*Alocam maxim 3072 de octeti per frame*/
			entity->ST.SD.data = malloc(sizeof(char)*3072);
 80028da:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80028de:	f00a f985 	bl	800cbec <malloc>
 80028e2:	4603      	mov	r3, r0
 80028e4:	461a      	mov	r2, r3
 80028e6:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80028ea:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	60da      	str	r2, [r3, #12]
		}

		flagNewImageFile = 0;
 80028f2:	4b4e      	ldr	r3, [pc, #312]	@ (8002a2c <read_image_file+0x2f8>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	701a      	strb	r2, [r3, #0]
		currentFrame = 0;
 80028f8:	4b4e      	ldr	r3, [pc, #312]	@ (8002a34 <read_image_file+0x300>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	801a      	strh	r2, [r3, #0]

		currentPosition = byteRead;
 80028fe:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002902:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a49      	ldr	r2, [pc, #292]	@ (8002a30 <read_image_file+0x2fc>)
 800290a:	6013      	str	r3, [r2, #0]
		f_lseek(&file, currentPosition); /*Mutam cursorul dupa header*/
 800290c:	4b48      	ldr	r3, [pc, #288]	@ (8002a30 <read_image_file+0x2fc>)
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	f107 031c 	add.w	r3, r7, #28
 8002914:	4611      	mov	r1, r2
 8002916:	4618      	mov	r0, r3
 8002918:	f009 fd5e 	bl	800c3d8 <f_lseek>

		/*Aflam dimensiune in octeti a imaginii de citit (scadem dimensiunea headerului)*/
		fileSize = f_size(&file) - 4;
 800291c:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002920:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	3b04      	subs	r3, #4
 8002928:	4a43      	ldr	r2, [pc, #268]	@ (8002a38 <read_image_file+0x304>)
 800292a:	6013      	str	r3, [r2, #0]

		/*calculam numarul de frameuri*/

		nrFrames = fileSize / n;
 800292c:	4b42      	ldr	r3, [pc, #264]	@ (8002a38 <read_image_file+0x304>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a42      	ldr	r2, [pc, #264]	@ (8002a3c <read_image_file+0x308>)
 8002932:	6812      	ldr	r2, [r2, #0]
 8002934:	fbb3 f3f2 	udiv	r3, r3, r2
 8002938:	4a41      	ldr	r2, [pc, #260]	@ (8002a40 <read_image_file+0x30c>)
 800293a:	6013      	str	r3, [r2, #0]
 800293c:	e007      	b.n	800294e <read_image_file+0x21a>
	}


	else
	{
		f_lseek(&file, currentPosition); /*Revenim la pozitia anterioara citirii*/
 800293e:	4b3c      	ldr	r3, [pc, #240]	@ (8002a30 <read_image_file+0x2fc>)
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	f107 031c 	add.w	r3, r7, #28
 8002946:	4611      	mov	r1, r2
 8002948:	4618      	mov	r0, r3
 800294a:	f009 fd45 	bl	800c3d8 <f_lseek>
	}



	if(fileSize == n)
 800294e:	4b3a      	ldr	r3, [pc, #232]	@ (8002a38 <read_image_file+0x304>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a3a      	ldr	r2, [pc, #232]	@ (8002a3c <read_image_file+0x308>)
 8002954:	6812      	ldr	r2, [r2, #0]
 8002956:	4293      	cmp	r3, r2
 8002958:	d104      	bne.n	8002964 <read_image_file+0x230>
	{
		nrFrames--; /*pastram logica primului frame pana la n*/
 800295a:	4b39      	ldr	r3, [pc, #228]	@ (8002a40 <read_image_file+0x30c>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	3b01      	subs	r3, #1
 8002960:	4a37      	ldr	r2, [pc, #220]	@ (8002a40 <read_image_file+0x30c>)
 8002962:	6013      	str	r3, [r2, #0]
	}

	if(fileSize%n != 0 && nrFrames!=0)
 8002964:	4b34      	ldr	r3, [pc, #208]	@ (8002a38 <read_image_file+0x304>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a34      	ldr	r2, [pc, #208]	@ (8002a3c <read_image_file+0x308>)
 800296a:	6812      	ldr	r2, [r2, #0]
 800296c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002970:	fb01 f202 	mul.w	r2, r1, r2
 8002974:	1a9b      	subs	r3, r3, r2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d008      	beq.n	800298c <read_image_file+0x258>
 800297a:	4b31      	ldr	r3, [pc, #196]	@ (8002a40 <read_image_file+0x30c>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d004      	beq.n	800298c <read_image_file+0x258>
	{
		nrFrames++;
 8002982:	4b2f      	ldr	r3, [pc, #188]	@ (8002a40 <read_image_file+0x30c>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	3301      	adds	r3, #1
 8002988:	4a2d      	ldr	r2, [pc, #180]	@ (8002a40 <read_image_file+0x30c>)
 800298a:	6013      	str	r3, [r2, #0]
	}

	*indexFlag = 0;
 800298c:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002990:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2200      	movs	r2, #0
 8002998:	801a      	strh	r2, [r3, #0]
	char tempBuffer[n];
 800299a:	4b28      	ldr	r3, [pc, #160]	@ (8002a3c <read_image_file+0x308>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	3b01      	subs	r3, #1
 80029a0:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 80029a4:	4b25      	ldr	r3, [pc, #148]	@ (8002a3c <read_image_file+0x308>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	461a      	mov	r2, r3
 80029aa:	2300      	movs	r3, #0
 80029ac:	4690      	mov	r8, r2
 80029ae:	4699      	mov	r9, r3
 80029b0:	f04f 0200 	mov.w	r2, #0
 80029b4:	f04f 0300 	mov.w	r3, #0
 80029b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80029bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80029c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80029c4:	4b1d      	ldr	r3, [pc, #116]	@ (8002a3c <read_image_file+0x308>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	461a      	mov	r2, r3
 80029ca:	2300      	movs	r3, #0
 80029cc:	4614      	mov	r4, r2
 80029ce:	461d      	mov	r5, r3
 80029d0:	f04f 0200 	mov.w	r2, #0
 80029d4:	f04f 0300 	mov.w	r3, #0
 80029d8:	00eb      	lsls	r3, r5, #3
 80029da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029de:	00e2      	lsls	r2, r4, #3
 80029e0:	4b16      	ldr	r3, [pc, #88]	@ (8002a3c <read_image_file+0x308>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	3307      	adds	r3, #7
 80029e6:	08db      	lsrs	r3, r3, #3
 80029e8:	00db      	lsls	r3, r3, #3
 80029ea:	ebad 0d03 	sub.w	sp, sp, r3
 80029ee:	466b      	mov	r3, sp
 80029f0:	3300      	adds	r3, #0
 80029f2:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c

	f_read(&file, tempBuffer, (sizeof(char)*n), &byteRead);
 80029f6:	4b11      	ldr	r3, [pc, #68]	@ (8002a3c <read_image_file+0x308>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	461a      	mov	r2, r3
 80029fc:	f107 0318 	add.w	r3, r7, #24
 8002a00:	f107 001c 	add.w	r0, r7, #28
 8002a04:	f8d7 124c 	ldr.w	r1, [r7, #588]	@ 0x24c
 8002a08:	f009 f98a 	bl	800bd20 <f_read>
	(*indexFlag) = byteRead;
 8002a0c:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002a10:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	b29a      	uxth	r2, r3
 8002a18:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002a1c:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	801a      	strh	r2, [r3, #0]

	for(uint16_t i=0; i<byteRead; i++)
 8002a24:	2300      	movs	r3, #0
 8002a26:	f8a7 3256 	strh.w	r3, [r7, #598]	@ 0x256
 8002a2a:	e01f      	b.n	8002a6c <read_image_file+0x338>
 8002a2c:	2000000a 	.word	0x2000000a
 8002a30:	200005b0 	.word	0x200005b0
 8002a34:	200005b4 	.word	0x200005b4
 8002a38:	200005b8 	.word	0x200005b8
 8002a3c:	0800de1c 	.word	0x0800de1c
 8002a40:	200005bc 	.word	0x200005bc
	{
		/*Vom parcurge bufferul la intervale de 2 valori HEXA, preluand caracterele ascii
		 * pe care le vom transforma in zecimal ex: FF1200FE3000...*/

		entity->ST.SD.data[i] = tempBuffer[i];
 8002a44:	f8b7 2256 	ldrh.w	r2, [r7, #598]	@ 0x256
 8002a48:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002a4c:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68d9      	ldr	r1, [r3, #12]
 8002a54:	f8b7 3256 	ldrh.w	r3, [r7, #598]	@ 0x256
 8002a58:	440b      	add	r3, r1
 8002a5a:	f8d7 124c 	ldr.w	r1, [r7, #588]	@ 0x24c
 8002a5e:	5c8a      	ldrb	r2, [r1, r2]
 8002a60:	701a      	strb	r2, [r3, #0]
	for(uint16_t i=0; i<byteRead; i++)
 8002a62:	f8b7 3256 	ldrh.w	r3, [r7, #598]	@ 0x256
 8002a66:	3301      	adds	r3, #1
 8002a68:	f8a7 3256 	strh.w	r3, [r7, #598]	@ 0x256
 8002a6c:	f8b7 2256 	ldrh.w	r2, [r7, #598]	@ 0x256
 8002a70:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002a74:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d3e2      	bcc.n	8002a44 <read_image_file+0x310>

	}


	currentFrame++;
 8002a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8002af4 <read_image_file+0x3c0>)
 8002a80:	881b      	ldrh	r3, [r3, #0]
 8002a82:	3301      	adds	r3, #1
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	4b1b      	ldr	r3, [pc, #108]	@ (8002af4 <read_image_file+0x3c0>)
 8002a88:	801a      	strh	r2, [r3, #0]

	if((currentFrame >= nrFrames) || ((*(indexFlag)) < 3072))
 8002a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8002af4 <read_image_file+0x3c0>)
 8002a8c:	881b      	ldrh	r3, [r3, #0]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	4b19      	ldr	r3, [pc, #100]	@ (8002af8 <read_image_file+0x3c4>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d208      	bcs.n	8002aaa <read_image_file+0x376>
 8002a98:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002a9c:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	881b      	ldrh	r3, [r3, #0]
 8002aa4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002aa8:	d20f      	bcs.n	8002aca <read_image_file+0x396>
	{
		/*Resetare flag pentru reinitializare*/

		*flagImgDone = 1;
 8002aaa:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002aae:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	701a      	strb	r2, [r3, #0]

		flagNewImageFile = 1;
 8002ab8:	4b10      	ldr	r3, [pc, #64]	@ (8002afc <read_image_file+0x3c8>)
 8002aba:	2201      	movs	r2, #1
 8002abc:	701a      	strb	r2, [r3, #0]
		f_close(&file);
 8002abe:	f107 031c 	add.w	r3, r7, #28
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f009 fc5e 	bl	800c384 <f_close>
		return;
 8002ac8:	e00d      	b.n	8002ae6 <read_image_file+0x3b2>
	}


	currentPosition = f_tell(&file);
 8002aca:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002ace:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8002ad2:	699b      	ldr	r3, [r3, #24]
 8002ad4:	4a0a      	ldr	r2, [pc, #40]	@ (8002b00 <read_image_file+0x3cc>)
 8002ad6:	6013      	str	r3, [r2, #0]


	f_close(&file);
 8002ad8:	f107 031c 	add.w	r3, r7, #28
 8002adc:	4618      	mov	r0, r3
 8002ade:	f009 fc51 	bl	800c384 <f_close>
 8002ae2:	46b5      	mov	sp, r6
 8002ae4:	e000      	b.n	8002ae8 <read_image_file+0x3b4>
		return;
 8002ae6:	46b5      	mov	sp, r6


}
 8002ae8:	f507 7717 	add.w	r7, r7, #604	@ 0x25c
 8002aec:	46bd      	mov	sp, r7
 8002aee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002af2:	bf00      	nop
 8002af4:	200005b4 	.word	0x200005b4
 8002af8:	200005bc 	.word	0x200005bc
 8002afc:	2000000a 	.word	0x2000000a
 8002b00:	200005b0 	.word	0x200005b0

08002b04 <frame_number_x>:



static uint16_t frame_number_x(ENTITY *entity, const float factor)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b087      	sub	sp, #28
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	ed87 0a02 	vstr	s0, [r7, #8]

	uint8_t x = 1;
 8002b10:	2301      	movs	r3, #1
 8002b12:	75fb      	strb	r3, [r7, #23]

	if(factor > 1)
 8002b14:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b18:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b24:	dd33      	ble.n	8002b8e <frame_number_x+0x8a>
	{
		while((((int)(entity->x1)*factor*factor*x) <= (32*32)))
 8002b26:	e00b      	b.n	8002b40 <frame_number_x+0x3c>
		{
			if(x == entity->y1)
 8002b28:	7dfb      	ldrb	r3, [r7, #23]
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d102      	bne.n	8002b3a <frame_number_x+0x36>
			{
				return x;
 8002b34:	7dfb      	ldrb	r3, [r7, #23]
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	e05f      	b.n	8002bfa <frame_number_x+0xf6>
			}

			x++;
 8002b3a:	7dfb      	ldrb	r3, [r7, #23]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	75fb      	strb	r3, [r7, #23]
		while((((int)(entity->x1)*factor*factor*x) <= (32*32)))
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002b46:	ee07 3a90 	vmov	s15, r3
 8002b4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b4e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b56:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b5e:	7dfb      	ldrb	r3, [r7, #23]
 8002b60:	ee07 3a90 	vmov	s15, r3
 8002b64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b6c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002c08 <frame_number_x+0x104>
 8002b70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b78:	d9d6      	bls.n	8002b28 <frame_number_x+0x24>
		}


		if(x==1)
 8002b7a:	7dfb      	ldrb	r3, [r7, #23]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d101      	bne.n	8002b84 <frame_number_x+0x80>
		{
			return 1;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e03a      	b.n	8002bfa <frame_number_x+0xf6>
		}

		else
		{
			return (x-1);
 8002b84:	7dfb      	ldrb	r3, [r7, #23]
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	e035      	b.n	8002bfa <frame_number_x+0xf6>
	}


	else
	{
		x = 0;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	75fb      	strb	r3, [r7, #23]

		while((((int)(entity->x1)*x) <= (32*32)))
 8002b92:	e016      	b.n	8002bc2 <frame_number_x+0xbe>
		{
			if(x == entity->y1)
 8002b94:	7dfb      	ldrb	r3, [r7, #23]
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d102      	bne.n	8002ba6 <frame_number_x+0xa2>
			{
				return x;
 8002ba0:	7dfb      	ldrb	r3, [r7, #23]
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	e029      	b.n	8002bfa <frame_number_x+0xf6>
			}

			x = x + (int)(1/factor);
 8002ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002baa:	ed97 7a02 	vldr	s14, [r7, #8]
 8002bae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bb6:	edc7 7a01 	vstr	s15, [r7, #4]
 8002bba:	793a      	ldrb	r2, [r7, #4]
 8002bbc:	7dfb      	ldrb	r3, [r7, #23]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	75fb      	strb	r3, [r7, #23]
		while((((int)(entity->x1)*x) <= (32*32)))
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002bc8:	461a      	mov	r2, r3
 8002bca:	7dfb      	ldrb	r3, [r7, #23]
 8002bcc:	fb02 f303 	mul.w	r3, r2, r3
 8002bd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bd4:	ddde      	ble.n	8002b94 <frame_number_x+0x90>
		}


		return (x-(1/factor));
 8002bd6:	7dfb      	ldrb	r3, [r7, #23]
 8002bd8:	ee07 3a90 	vmov	s15, r3
 8002bdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002be0:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002be4:	edd7 6a02 	vldr	s13, [r7, #8]
 8002be8:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002bec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bf4:	ee17 3a90 	vmov	r3, s15
 8002bf8:	b29b      	uxth	r3, r3

	}


}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	371c      	adds	r7, #28
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	44800000 	.word	0x44800000

08002c0c <read_image_file_scaling>:



void read_image_file_scaling(char *filePathName, ENTITY *entity, const float factor, uint16_t *px, bool *flagTerm)
{
 8002c0c:	b590      	push	{r4, r7, lr}
 8002c0e:	f5ad 7d17 	sub.w	sp, sp, #604	@ 0x25c
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	f507 7416 	add.w	r4, r7, #600	@ 0x258
 8002c18:	f5a4 7411 	sub.w	r4, r4, #580	@ 0x244
 8002c1c:	6020      	str	r0, [r4, #0]
 8002c1e:	f507 7016 	add.w	r0, r7, #600	@ 0x258
 8002c22:	f5a0 7012 	sub.w	r0, r0, #584	@ 0x248
 8002c26:	6001      	str	r1, [r0, #0]
 8002c28:	f507 7116 	add.w	r1, r7, #600	@ 0x258
 8002c2c:	f5a1 7113 	sub.w	r1, r1, #588	@ 0x24c
 8002c30:	ed81 0a00 	vstr	s0, [r1]
 8002c34:	f507 7116 	add.w	r1, r7, #600	@ 0x258
 8002c38:	f5a1 7114 	sub.w	r1, r1, #592	@ 0x250
 8002c3c:	600a      	str	r2, [r1, #0]
 8002c3e:	f507 7216 	add.w	r2, r7, #600	@ 0x258
 8002c42:	f5a2 7215 	sub.w	r2, r2, #596	@ 0x254
 8002c46:	6013      	str	r3, [r2, #0]

	FRESULT res;
	FIL file;
	UINT byteRead;

	res = f_open(&file, filePathName, FA_READ);
 8002c48:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002c4c:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8002c50:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002c54:	2201      	movs	r2, #1
 8002c56:	6819      	ldr	r1, [r3, #0]
 8002c58:	f008 fea8 	bl	800b9ac <f_open>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	f887 3257 	strb.w	r3, [r7, #599]	@ 0x257

	if(res != FR_OK)
 8002c62:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f040 81be 	bne.w	8002fe8 <read_image_file_scaling+0x3dc>
	static FSIZE_t currentPosition = 0;

	static uint16_t x = 0; /*Numarul de linii din M1 ai sa avem sub 32x32 pixeli de prelucrat in M2*/
	static unsigned int nrFrames = 0;

	if(flagNewImageFile == 1)
 8002c6c:	4ba9      	ldr	r3, [pc, #676]	@ (8002f14 <read_image_file_scaling+0x308>)
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 8112 	beq.w	8002e9a <read_image_file_scaling+0x28e>

		/*Vom citi initial headerul care contine latimea si lungimea imaginii. Primii 4 octeti ai fisierului*/

		uint8_t headerBuffer[4];

		currentPosition = 0;
 8002c76:	4ba8      	ldr	r3, [pc, #672]	@ (8002f18 <read_image_file_scaling+0x30c>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]
		f_lseek(&file, currentPosition);
 8002c7c:	4ba6      	ldr	r3, [pc, #664]	@ (8002f18 <read_image_file_scaling+0x30c>)
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c84:	4611      	mov	r1, r2
 8002c86:	4618      	mov	r0, r3
 8002c88:	f009 fba6 	bl	800c3d8 <f_lseek>


		f_read(&file, headerBuffer, 4, &byteRead);
 8002c8c:	f107 0320 	add.w	r3, r7, #32
 8002c90:	f107 011c 	add.w	r1, r7, #28
 8002c94:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002c98:	2204      	movs	r2, #4
 8002c9a:	f009 f841 	bl	800bd20 <f_read>

		/*prelucrarea bufferului 4 octeti Little Endian*/
		entity->x1 = 0;
 8002c9e:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002ca2:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	80da      	strh	r2, [r3, #6]
		entity->y1 = 0;
 8002cac:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002cb0:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	811a      	strh	r2, [r3, #8]

		entity->x1 = ((entity->x1 | headerBuffer[1]) << 8) | (entity->x1 | headerBuffer[0]); /*Latimea*/
 8002cba:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002cbe:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002cce:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8002cd2:	785b      	ldrb	r3, [r3, #1]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	021b      	lsls	r3, r3, #8
 8002cd8:	b21a      	sxth	r2, r3
 8002cda:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002cde:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f9b3 1006 	ldrsh.w	r1, [r3, #6]
 8002ce8:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002cec:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	b21b      	sxth	r3, r3
 8002cf4:	430b      	orrs	r3, r1
 8002cf6:	b21b      	sxth	r3, r3
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	b21a      	sxth	r2, r3
 8002cfc:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002d00:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	80da      	strh	r2, [r3, #6]
		entity->y1 = ((entity->y1 | headerBuffer[3]) << 8) | (entity->y1 | headerBuffer[2]); /*Lungimea*/
 8002d08:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002d0c:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002d16:	461a      	mov	r2, r3
 8002d18:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002d1c:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8002d20:	78db      	ldrb	r3, [r3, #3]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	021b      	lsls	r3, r3, #8
 8002d26:	b21a      	sxth	r2, r3
 8002d28:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002d2c:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f9b3 1008 	ldrsh.w	r1, [r3, #8]
 8002d36:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002d3a:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8002d3e:	789b      	ldrb	r3, [r3, #2]
 8002d40:	b21b      	sxth	r3, r3
 8002d42:	430b      	orrs	r3, r1
 8002d44:	b21b      	sxth	r3, r3
 8002d46:	4313      	orrs	r3, r2
 8002d48:	b21a      	sxth	r2, r3
 8002d4a:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002d4e:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	811a      	strh	r2, [r3, #8]


		flagNewImageFile = 0;
 8002d56:	4b6f      	ldr	r3, [pc, #444]	@ (8002f14 <read_image_file_scaling+0x308>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	701a      	strb	r2, [r3, #0]
		currentFrame = 0;
 8002d5c:	4b6f      	ldr	r3, [pc, #444]	@ (8002f1c <read_image_file_scaling+0x310>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	801a      	strh	r2, [r3, #0]
		flagOneFrame = 0;
 8002d62:	4b6f      	ldr	r3, [pc, #444]	@ (8002f20 <read_image_file_scaling+0x314>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	701a      	strb	r2, [r3, #0]

		currentPosition = byteRead;
 8002d68:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002d6c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a69      	ldr	r2, [pc, #420]	@ (8002f18 <read_image_file_scaling+0x30c>)
 8002d74:	6013      	str	r3, [r2, #0]
		f_lseek(&file, currentPosition); /*Mutam cursorul dupa header*/
 8002d76:	4b68      	ldr	r3, [pc, #416]	@ (8002f18 <read_image_file_scaling+0x30c>)
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d7e:	4611      	mov	r1, r2
 8002d80:	4618      	mov	r0, r3
 8002d82:	f009 fb29 	bl	800c3d8 <f_lseek>


		x = frame_number_x(entity, factor); /*numarul de linii cuprins in fiecare frame al matricei M1*/
 8002d86:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002d8a:	f5a3 7213 	sub.w	r2, r3, #588	@ 0x24c
 8002d8e:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002d92:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002d96:	ed92 0a00 	vldr	s0, [r2]
 8002d9a:	6818      	ldr	r0, [r3, #0]
 8002d9c:	f7ff feb2 	bl	8002b04 <frame_number_x>
 8002da0:	4603      	mov	r3, r0
 8002da2:	461a      	mov	r2, r3
 8002da4:	4b5f      	ldr	r3, [pc, #380]	@ (8002f24 <read_image_file_scaling+0x318>)
 8002da6:	801a      	strh	r2, [r3, #0]
		*px = x;
 8002da8:	4b5e      	ldr	r3, [pc, #376]	@ (8002f24 <read_image_file_scaling+0x318>)
 8002daa:	881a      	ldrh	r2, [r3, #0]
 8002dac:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002db0:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	801a      	strh	r2, [r3, #0]

		if(x == entity->y1)
 8002db8:	4b5a      	ldr	r3, [pc, #360]	@ (8002f24 <read_image_file_scaling+0x318>)
 8002dba:	881b      	ldrh	r3, [r3, #0]
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002dc2:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d125      	bne.n	8002e1c <read_image_file_scaling+0x210>
		{
			flagOneFrame = 1;
 8002dd0:	4b53      	ldr	r3, [pc, #332]	@ (8002f20 <read_image_file_scaling+0x314>)
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	701a      	strb	r2, [r3, #0]
			nrFrames = 1; /*Avem o imagine care scalata are mai putini de 32x32 pixeli*/
 8002dd6:	4b54      	ldr	r3, [pc, #336]	@ (8002f28 <read_image_file_scaling+0x31c>)
 8002dd8:	2201      	movs	r2, #1
 8002dda:	601a      	str	r2, [r3, #0]
			entity->ST.SD.data = malloc(3*sizeof(char)*(entity->x1)*(entity->y1));
 8002ddc:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002de0:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002dea:	461a      	mov	r2, r3
 8002dec:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002df0:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002dfa:	fb03 f202 	mul.w	r2, r3, r2
 8002dfe:	4613      	mov	r3, r2
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	4413      	add	r3, r2
 8002e04:	4618      	mov	r0, r3
 8002e06:	f009 fef1 	bl	800cbec <malloc>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002e12:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	60da      	str	r2, [r3, #12]
 8002e1a:	e046      	b.n	8002eaa <read_image_file_scaling+0x29e>

		}

		else
		{
			entity->ST.SD.data = malloc(3*sizeof(char)*(entity->x1)*x);
 8002e1c:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002e20:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	4b3d      	ldr	r3, [pc, #244]	@ (8002f24 <read_image_file_scaling+0x318>)
 8002e2e:	881b      	ldrh	r3, [r3, #0]
 8002e30:	fb03 f202 	mul.w	r2, r3, r2
 8002e34:	4613      	mov	r3, r2
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	4413      	add	r3, r2
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f009 fed6 	bl	800cbec <malloc>
 8002e40:	4603      	mov	r3, r0
 8002e42:	461a      	mov	r2, r3
 8002e44:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002e48:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	60da      	str	r2, [r3, #12]

			nrFrames = (entity->y1) / x;
 8002e50:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002e54:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	4b30      	ldr	r3, [pc, #192]	@ (8002f24 <read_image_file_scaling+0x318>)
 8002e62:	881b      	ldrh	r3, [r3, #0]
 8002e64:	fb92 f3f3 	sdiv	r3, r2, r3
 8002e68:	461a      	mov	r2, r3
 8002e6a:	4b2f      	ldr	r3, [pc, #188]	@ (8002f28 <read_image_file_scaling+0x31c>)
 8002e6c:	601a      	str	r2, [r3, #0]

			if((entity->y1) % x != 0)
 8002e6e:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002e72:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002e7c:	4a29      	ldr	r2, [pc, #164]	@ (8002f24 <read_image_file_scaling+0x318>)
 8002e7e:	8812      	ldrh	r2, [r2, #0]
 8002e80:	fb93 f1f2 	sdiv	r1, r3, r2
 8002e84:	fb01 f202 	mul.w	r2, r1, r2
 8002e88:	1a9b      	subs	r3, r3, r2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d00d      	beq.n	8002eaa <read_image_file_scaling+0x29e>
			{
				nrFrames++;
 8002e8e:	4b26      	ldr	r3, [pc, #152]	@ (8002f28 <read_image_file_scaling+0x31c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	3301      	adds	r3, #1
 8002e94:	4a24      	ldr	r2, [pc, #144]	@ (8002f28 <read_image_file_scaling+0x31c>)
 8002e96:	6013      	str	r3, [r2, #0]
 8002e98:	e007      	b.n	8002eaa <read_image_file_scaling+0x29e>
	}


	else
	{
		f_lseek(&file, currentPosition); /*Revenim la pozitia anterioara citirii*/
 8002e9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002f18 <read_image_file_scaling+0x30c>)
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ea2:	4611      	mov	r1, r2
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f009 fa97 	bl	800c3d8 <f_lseek>
	}


	/*Vom pune in entity->data primele valori*/

	if(flagOneFrame == 1)
 8002eaa:	4b1d      	ldr	r3, [pc, #116]	@ (8002f20 <read_image_file_scaling+0x314>)
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d03c      	beq.n	8002f2c <read_image_file_scaling+0x320>
	{
		f_read(&file, entity->ST.SD.data, (3*sizeof(char)*(entity->x1)*(entity->y1)), &byteRead);
 8002eb2:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002eb6:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68d9      	ldr	r1, [r3, #12]
 8002ebe:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002ec2:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002ecc:	461a      	mov	r2, r3
 8002ece:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002ed2:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002edc:	fb03 f202 	mul.w	r2, r3, r2
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	441a      	add	r2, r3
 8002ee6:	f107 0320 	add.w	r3, r7, #32
 8002eea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002eee:	f008 ff17 	bl	800bd20 <f_read>

		*flagTerm = 1;
 8002ef2:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002ef6:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2201      	movs	r2, #1
 8002efe:	701a      	strb	r2, [r3, #0]
		flagNewImageFile = 1;
 8002f00:	4b04      	ldr	r3, [pc, #16]	@ (8002f14 <read_image_file_scaling+0x308>)
 8002f02:	2201      	movs	r2, #1
 8002f04:	701a      	strb	r2, [r3, #0]
		f_close(&file);
 8002f06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f009 fa3a 	bl	800c384 <f_close>
		return;
 8002f10:	e06b      	b.n	8002fea <read_image_file_scaling+0x3de>
 8002f12:	bf00      	nop
 8002f14:	2000000b 	.word	0x2000000b
 8002f18:	200005c0 	.word	0x200005c0
 8002f1c:	200005c4 	.word	0x200005c4
 8002f20:	200005c6 	.word	0x200005c6
 8002f24:	200005c8 	.word	0x200005c8
 8002f28:	200005cc 	.word	0x200005cc

	}

	else
	{
		f_read(&file, entity->ST.SD.data, (3*sizeof(char)*(entity->x1)*x), &byteRead);
 8002f2c:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002f30:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68d9      	ldr	r1, [r3, #12]
 8002f38:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002f3c:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002f46:	461a      	mov	r2, r3
 8002f48:	4b2a      	ldr	r3, [pc, #168]	@ (8002ff4 <read_image_file_scaling+0x3e8>)
 8002f4a:	881b      	ldrh	r3, [r3, #0]
 8002f4c:	fb03 f202 	mul.w	r2, r3, r2
 8002f50:	4613      	mov	r3, r2
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	441a      	add	r2, r3
 8002f56:	f107 0320 	add.w	r3, r7, #32
 8002f5a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002f5e:	f008 fedf 	bl	800bd20 <f_read>

		currentFrame++;
 8002f62:	4b25      	ldr	r3, [pc, #148]	@ (8002ff8 <read_image_file_scaling+0x3ec>)
 8002f64:	881b      	ldrh	r3, [r3, #0]
 8002f66:	3301      	adds	r3, #1
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	4b23      	ldr	r3, [pc, #140]	@ (8002ff8 <read_image_file_scaling+0x3ec>)
 8002f6c:	801a      	strh	r2, [r3, #0]

		if((currentFrame >= nrFrames))
 8002f6e:	4b22      	ldr	r3, [pc, #136]	@ (8002ff8 <read_image_file_scaling+0x3ec>)
 8002f70:	881b      	ldrh	r3, [r3, #0]
 8002f72:	461a      	mov	r2, r3
 8002f74:	4b21      	ldr	r3, [pc, #132]	@ (8002ffc <read_image_file_scaling+0x3f0>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d328      	bcc.n	8002fce <read_image_file_scaling+0x3c2>
		{
			*px = (entity->y1) - x*(nrFrames-1); /*recalculam ultimul numar de linii de citit*/
 8002f7c:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002f80:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002f8a:	b29a      	uxth	r2, r3
 8002f8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002ffc <read_image_file_scaling+0x3f0>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	3b01      	subs	r3, #1
 8002f92:	b299      	uxth	r1, r3
 8002f94:	4b17      	ldr	r3, [pc, #92]	@ (8002ff4 <read_image_file_scaling+0x3e8>)
 8002f96:	881b      	ldrh	r3, [r3, #0]
 8002f98:	fb11 f303 	smulbb	r3, r1, r3
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	b29a      	uxth	r2, r3
 8002fa2:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002fa6:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	801a      	strh	r2, [r3, #0]
			*flagTerm = 1;
 8002fae:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002fb2:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	701a      	strb	r2, [r3, #0]
			flagNewImageFile = 1;
 8002fbc:	4b10      	ldr	r3, [pc, #64]	@ (8003000 <read_image_file_scaling+0x3f4>)
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	701a      	strb	r2, [r3, #0]
			f_close(&file);
 8002fc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f009 f9dc 	bl	800c384 <f_close>
			return;
 8002fcc:	e00d      	b.n	8002fea <read_image_file_scaling+0x3de>
		}



		currentPosition = f_tell(&file);
 8002fce:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002fd2:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	4a0a      	ldr	r2, [pc, #40]	@ (8003004 <read_image_file_scaling+0x3f8>)
 8002fda:	6013      	str	r3, [r2, #0]
		f_close(&file);
 8002fdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f009 f9cf 	bl	800c384 <f_close>
 8002fe6:	e000      	b.n	8002fea <read_image_file_scaling+0x3de>
		return;
 8002fe8:	bf00      	nop

	}



}
 8002fea:	f507 7717 	add.w	r7, r7, #604	@ 0x25c
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd90      	pop	{r4, r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	200005c8 	.word	0x200005c8
 8002ff8:	200005c4 	.word	0x200005c4
 8002ffc:	200005cc 	.word	0x200005cc
 8003000:	2000000b 	.word	0x2000000b
 8003004:	200005c0 	.word	0x200005c0

08003008 <write_image_file>:



void write_image_file(char *filePathName, uint8_t *data, size_t nrBytesData, int16_t x1, int16_t y1, bool flagTerm)
{
 8003008:	b590      	push	{r4, r7, lr}
 800300a:	f5ad 7d15 	sub.w	sp, sp, #596	@ 0x254
 800300e:	af00      	add	r7, sp, #0
 8003010:	f507 7414 	add.w	r4, r7, #592	@ 0x250
 8003014:	f5a4 7411 	sub.w	r4, r4, #580	@ 0x244
 8003018:	6020      	str	r0, [r4, #0]
 800301a:	f507 7014 	add.w	r0, r7, #592	@ 0x250
 800301e:	f5a0 7012 	sub.w	r0, r0, #584	@ 0x248
 8003022:	6001      	str	r1, [r0, #0]
 8003024:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 8003028:	f5a1 7113 	sub.w	r1, r1, #588	@ 0x24c
 800302c:	600a      	str	r2, [r1, #0]
 800302e:	461a      	mov	r2, r3
 8003030:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8003034:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8003038:	801a      	strh	r2, [r3, #0]


	static bool flagStart = 0;
	static FSIZE_t currentPosition = 0;

	if(flagStart == 0)
 800303a:	4b4b      	ldr	r3, [pc, #300]	@ (8003168 <write_image_file+0x160>)
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	f083 0301 	eor.w	r3, r3, #1
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b00      	cmp	r3, #0
 8003046:	d04b      	beq.n	80030e0 <write_image_file+0xd8>
	{

		res = f_open(&file, filePathName, FA_WRITE | FA_CREATE_ALWAYS);
 8003048:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800304c:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8003050:	f107 001c 	add.w	r0, r7, #28
 8003054:	220a      	movs	r2, #10
 8003056:	6819      	ldr	r1, [r3, #0]
 8003058:	f008 fca8 	bl	800b9ac <f_open>
 800305c:	4603      	mov	r3, r0
 800305e:	f887 324f 	strb.w	r3, [r7, #591]	@ 0x24f


		if (res != FR_OK)
 8003062:	f897 324f 	ldrb.w	r3, [r7, #591]	@ 0x24f
 8003066:	2b00      	cmp	r3, #0
 8003068:	d177      	bne.n	800315a <write_image_file+0x152>
		{
		    return;
		}


		currentPosition = 0;
 800306a:	4b40      	ldr	r3, [pc, #256]	@ (800316c <write_image_file+0x164>)
 800306c:	2200      	movs	r2, #0
 800306e:	601a      	str	r2, [r3, #0]
		/*
		 * Scriem mai intai headerul anume
		 * dimensiunea imaginii asociate
		 */

		header[0] = (int8_t)(x1);
 8003070:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8003074:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8003078:	881b      	ldrh	r3, [r3, #0]
 800307a:	b2da      	uxtb	r2, r3
 800307c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8003080:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8003084:	701a      	strb	r2, [r3, #0]
		header[1] = (int8_t)(x1>>8);
 8003086:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800308a:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 800308e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003092:	121b      	asrs	r3, r3, #8
 8003094:	b21b      	sxth	r3, r3
 8003096:	b2da      	uxtb	r2, r3
 8003098:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800309c:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80030a0:	705a      	strb	r2, [r3, #1]
		header[2] = (int8_t)(y1);
 80030a2:	f8b7 3260 	ldrh.w	r3, [r7, #608]	@ 0x260
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80030ac:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80030b0:	709a      	strb	r2, [r3, #2]
		header[3] = (int8_t)(y1>>8);
 80030b2:	f9b7 3260 	ldrsh.w	r3, [r7, #608]	@ 0x260
 80030b6:	121b      	asrs	r3, r3, #8
 80030b8:	b21b      	sxth	r3, r3
 80030ba:	b2da      	uxtb	r2, r3
 80030bc:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80030c0:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80030c4:	70da      	strb	r2, [r3, #3]

		f_write(&file, header, 4, &byteWr);
 80030c6:	f107 0318 	add.w	r3, r7, #24
 80030ca:	f107 0114 	add.w	r1, r7, #20
 80030ce:	f107 001c 	add.w	r0, r7, #28
 80030d2:	2204      	movs	r2, #4
 80030d4:	f008 ff63 	bl	800bf9e <f_write>

		flagStart = 1;
 80030d8:	4b23      	ldr	r3, [pc, #140]	@ (8003168 <write_image_file+0x160>)
 80030da:	2201      	movs	r2, #1
 80030dc:	701a      	strb	r2, [r3, #0]
 80030de:	e018      	b.n	8003112 <write_image_file+0x10a>
	}


	else
	{
		res = f_open(&file, filePathName, FA_WRITE | FA_OPEN_ALWAYS);
 80030e0:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80030e4:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80030e8:	f107 001c 	add.w	r0, r7, #28
 80030ec:	2212      	movs	r2, #18
 80030ee:	6819      	ldr	r1, [r3, #0]
 80030f0:	f008 fc5c 	bl	800b9ac <f_open>
 80030f4:	4603      	mov	r3, r0
 80030f6:	f887 324f 	strb.w	r3, [r7, #591]	@ 0x24f

		if (res != FR_OK)
 80030fa:	f897 324f 	ldrb.w	r3, [r7, #591]	@ 0x24f
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d12d      	bne.n	800315e <write_image_file+0x156>
		{
		    return;
		}

		f_lseek(&file, currentPosition);
 8003102:	4b1a      	ldr	r3, [pc, #104]	@ (800316c <write_image_file+0x164>)
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	f107 031c 	add.w	r3, r7, #28
 800310a:	4611      	mov	r1, r2
 800310c:	4618      	mov	r0, r3
 800310e:	f009 f963 	bl	800c3d8 <f_lseek>

	}


	if(flagTerm == 1)
 8003112:	f897 3264 	ldrb.w	r3, [r7, #612]	@ 0x264
 8003116:	2b00      	cmp	r3, #0
 8003118:	d002      	beq.n	8003120 <write_image_file+0x118>
	{
		flagStart = 0;
 800311a:	4b13      	ldr	r3, [pc, #76]	@ (8003168 <write_image_file+0x160>)
 800311c:	2200      	movs	r2, #0
 800311e:	701a      	strb	r2, [r3, #0]

	}


	f_write(&file, data, nrBytesData, &byteWr);
 8003120:	f107 0318 	add.w	r3, r7, #24
 8003124:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 8003128:	f5a2 7213 	sub.w	r2, r2, #588	@ 0x24c
 800312c:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 8003130:	f5a1 7112 	sub.w	r1, r1, #584	@ 0x248
 8003134:	f107 001c 	add.w	r0, r7, #28
 8003138:	6812      	ldr	r2, [r2, #0]
 800313a:	6809      	ldr	r1, [r1, #0]
 800313c:	f008 ff2f 	bl	800bf9e <f_write>
	currentPosition = f_tell(&file);
 8003140:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8003144:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003148:	699b      	ldr	r3, [r3, #24]
 800314a:	4a08      	ldr	r2, [pc, #32]	@ (800316c <write_image_file+0x164>)
 800314c:	6013      	str	r3, [r2, #0]

	f_close(&file);
 800314e:	f107 031c 	add.w	r3, r7, #28
 8003152:	4618      	mov	r0, r3
 8003154:	f009 f916 	bl	800c384 <f_close>
 8003158:	e002      	b.n	8003160 <write_image_file+0x158>
		    return;
 800315a:	bf00      	nop
 800315c:	e000      	b.n	8003160 <write_image_file+0x158>
		    return;
 800315e:	bf00      	nop

}
 8003160:	f507 7715 	add.w	r7, r7, #596	@ 0x254
 8003164:	46bd      	mov	sp, r7
 8003166:	bd90      	pop	{r4, r7, pc}
 8003168:	200005d0 	.word	0x200005d0
 800316c:	200005d4 	.word	0x200005d4

08003170 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003176:	2300      	movs	r3, #0
 8003178:	607b      	str	r3, [r7, #4]
 800317a:	4b10      	ldr	r3, [pc, #64]	@ (80031bc <HAL_MspInit+0x4c>)
 800317c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800317e:	4a0f      	ldr	r2, [pc, #60]	@ (80031bc <HAL_MspInit+0x4c>)
 8003180:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003184:	6453      	str	r3, [r2, #68]	@ 0x44
 8003186:	4b0d      	ldr	r3, [pc, #52]	@ (80031bc <HAL_MspInit+0x4c>)
 8003188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800318a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800318e:	607b      	str	r3, [r7, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003192:	2300      	movs	r3, #0
 8003194:	603b      	str	r3, [r7, #0]
 8003196:	4b09      	ldr	r3, [pc, #36]	@ (80031bc <HAL_MspInit+0x4c>)
 8003198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319a:	4a08      	ldr	r2, [pc, #32]	@ (80031bc <HAL_MspInit+0x4c>)
 800319c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80031a2:	4b06      	ldr	r3, [pc, #24]	@ (80031bc <HAL_MspInit+0x4c>)
 80031a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031aa:	603b      	str	r3, [r7, #0]
 80031ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031ae:	bf00      	nop
 80031b0:	370c      	adds	r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	40023800 	.word	0x40023800

080031c0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b08a      	sub	sp, #40	@ 0x28
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031c8:	f107 0314 	add.w	r3, r7, #20
 80031cc:	2200      	movs	r2, #0
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	605a      	str	r2, [r3, #4]
 80031d2:	609a      	str	r2, [r3, #8]
 80031d4:	60da      	str	r2, [r3, #12]
 80031d6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a30      	ldr	r2, [pc, #192]	@ (80032a0 <HAL_DAC_MspInit+0xe0>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d159      	bne.n	8003296 <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80031e2:	2300      	movs	r3, #0
 80031e4:	613b      	str	r3, [r7, #16]
 80031e6:	4b2f      	ldr	r3, [pc, #188]	@ (80032a4 <HAL_DAC_MspInit+0xe4>)
 80031e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ea:	4a2e      	ldr	r2, [pc, #184]	@ (80032a4 <HAL_DAC_MspInit+0xe4>)
 80031ec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80031f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80031f2:	4b2c      	ldr	r3, [pc, #176]	@ (80032a4 <HAL_DAC_MspInit+0xe4>)
 80031f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031fa:	613b      	str	r3, [r7, #16]
 80031fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031fe:	2300      	movs	r3, #0
 8003200:	60fb      	str	r3, [r7, #12]
 8003202:	4b28      	ldr	r3, [pc, #160]	@ (80032a4 <HAL_DAC_MspInit+0xe4>)
 8003204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003206:	4a27      	ldr	r2, [pc, #156]	@ (80032a4 <HAL_DAC_MspInit+0xe4>)
 8003208:	f043 0301 	orr.w	r3, r3, #1
 800320c:	6313      	str	r3, [r2, #48]	@ 0x30
 800320e:	4b25      	ldr	r3, [pc, #148]	@ (80032a4 <HAL_DAC_MspInit+0xe4>)
 8003210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	60fb      	str	r3, [r7, #12]
 8003218:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800321a:	2310      	movs	r3, #16
 800321c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800321e:	2303      	movs	r3, #3
 8003220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003222:	2300      	movs	r3, #0
 8003224:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003226:	f107 0314 	add.w	r3, r7, #20
 800322a:	4619      	mov	r1, r3
 800322c:	481e      	ldr	r0, [pc, #120]	@ (80032a8 <HAL_DAC_MspInit+0xe8>)
 800322e:	f001 f92f 	bl	8004490 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8003232:	4b1e      	ldr	r3, [pc, #120]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 8003234:	4a1e      	ldr	r2, [pc, #120]	@ (80032b0 <HAL_DAC_MspInit+0xf0>)
 8003236:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8003238:	4b1c      	ldr	r3, [pc, #112]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 800323a:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 800323e:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003240:	4b1a      	ldr	r3, [pc, #104]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 8003242:	2240      	movs	r2, #64	@ 0x40
 8003244:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003246:	4b19      	ldr	r3, [pc, #100]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 8003248:	2200      	movs	r2, #0
 800324a:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 800324c:	4b17      	ldr	r3, [pc, #92]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 800324e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003252:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003254:	4b15      	ldr	r3, [pc, #84]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 8003256:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800325a:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800325c:	4b13      	ldr	r3, [pc, #76]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 800325e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003262:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8003264:	4b11      	ldr	r3, [pc, #68]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 8003266:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800326a:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800326c:	4b0f      	ldr	r3, [pc, #60]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 800326e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003272:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003274:	4b0d      	ldr	r3, [pc, #52]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 8003276:	2200      	movs	r2, #0
 8003278:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 800327a:	480c      	ldr	r0, [pc, #48]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 800327c:	f000 fd06 	bl	8003c8c <HAL_DMA_Init>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8003286:	f7ff f9e7 	bl	8002658 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a07      	ldr	r2, [pc, #28]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 800328e:	609a      	str	r2, [r3, #8]
 8003290:	4a06      	ldr	r2, [pc, #24]	@ (80032ac <HAL_DAC_MspInit+0xec>)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003296:	bf00      	nop
 8003298:	3728      	adds	r7, #40	@ 0x28
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	40007400 	.word	0x40007400
 80032a4:	40023800 	.word	0x40023800
 80032a8:	40020000 	.word	0x40020000
 80032ac:	20000098 	.word	0x20000098
 80032b0:	40026088 	.word	0x40026088

080032b4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b08a      	sub	sp, #40	@ 0x28
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032bc:	f107 0314 	add.w	r3, r7, #20
 80032c0:	2200      	movs	r2, #0
 80032c2:	601a      	str	r2, [r3, #0]
 80032c4:	605a      	str	r2, [r3, #4]
 80032c6:	609a      	str	r2, [r3, #8]
 80032c8:	60da      	str	r2, [r3, #12]
 80032ca:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a31      	ldr	r2, [pc, #196]	@ (8003398 <HAL_SD_MspInit+0xe4>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d15b      	bne.n	800338e <HAL_SD_MspInit+0xda>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80032d6:	2300      	movs	r3, #0
 80032d8:	613b      	str	r3, [r7, #16]
 80032da:	4b30      	ldr	r3, [pc, #192]	@ (800339c <HAL_SD_MspInit+0xe8>)
 80032dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032de:	4a2f      	ldr	r2, [pc, #188]	@ (800339c <HAL_SD_MspInit+0xe8>)
 80032e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80032e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80032e6:	4b2d      	ldr	r3, [pc, #180]	@ (800339c <HAL_SD_MspInit+0xe8>)
 80032e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032ee:	613b      	str	r3, [r7, #16]
 80032f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032f2:	2300      	movs	r3, #0
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	4b29      	ldr	r3, [pc, #164]	@ (800339c <HAL_SD_MspInit+0xe8>)
 80032f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fa:	4a28      	ldr	r2, [pc, #160]	@ (800339c <HAL_SD_MspInit+0xe8>)
 80032fc:	f043 0304 	orr.w	r3, r3, #4
 8003300:	6313      	str	r3, [r2, #48]	@ 0x30
 8003302:	4b26      	ldr	r3, [pc, #152]	@ (800339c <HAL_SD_MspInit+0xe8>)
 8003304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003306:	f003 0304 	and.w	r3, r3, #4
 800330a:	60fb      	str	r3, [r7, #12]
 800330c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800330e:	2300      	movs	r3, #0
 8003310:	60bb      	str	r3, [r7, #8]
 8003312:	4b22      	ldr	r3, [pc, #136]	@ (800339c <HAL_SD_MspInit+0xe8>)
 8003314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003316:	4a21      	ldr	r2, [pc, #132]	@ (800339c <HAL_SD_MspInit+0xe8>)
 8003318:	f043 0308 	orr.w	r3, r3, #8
 800331c:	6313      	str	r3, [r2, #48]	@ 0x30
 800331e:	4b1f      	ldr	r3, [pc, #124]	@ (800339c <HAL_SD_MspInit+0xe8>)
 8003320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003322:	f003 0308 	and.w	r3, r3, #8
 8003326:	60bb      	str	r3, [r7, #8]
 8003328:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800332a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800332e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003330:	2302      	movs	r3, #2
 8003332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003334:	2301      	movs	r3, #1
 8003336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003338:	2303      	movs	r3, #3
 800333a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800333c:	230c      	movs	r3, #12
 800333e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003340:	f107 0314 	add.w	r3, r7, #20
 8003344:	4619      	mov	r1, r3
 8003346:	4816      	ldr	r0, [pc, #88]	@ (80033a0 <HAL_SD_MspInit+0xec>)
 8003348:	f001 f8a2 	bl	8004490 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800334c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003350:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003352:	2302      	movs	r3, #2
 8003354:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003356:	2300      	movs	r3, #0
 8003358:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800335a:	2303      	movs	r3, #3
 800335c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800335e:	230c      	movs	r3, #12
 8003360:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003362:	f107 0314 	add.w	r3, r7, #20
 8003366:	4619      	mov	r1, r3
 8003368:	480d      	ldr	r0, [pc, #52]	@ (80033a0 <HAL_SD_MspInit+0xec>)
 800336a:	f001 f891 	bl	8004490 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800336e:	2304      	movs	r3, #4
 8003370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003372:	2302      	movs	r3, #2
 8003374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003376:	2301      	movs	r3, #1
 8003378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800337a:	2303      	movs	r3, #3
 800337c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800337e:	230c      	movs	r3, #12
 8003380:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003382:	f107 0314 	add.w	r3, r7, #20
 8003386:	4619      	mov	r1, r3
 8003388:	4806      	ldr	r0, [pc, #24]	@ (80033a4 <HAL_SD_MspInit+0xf0>)
 800338a:	f001 f881 	bl	8004490 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800338e:	bf00      	nop
 8003390:	3728      	adds	r7, #40	@ 0x28
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	40012c00 	.word	0x40012c00
 800339c:	40023800 	.word	0x40023800
 80033a0:	40020800 	.word	0x40020800
 80033a4:	40020c00 	.word	0x40020c00

080033a8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08c      	sub	sp, #48	@ 0x30
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b0:	f107 031c 	add.w	r3, r7, #28
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	605a      	str	r2, [r3, #4]
 80033ba:	609a      	str	r2, [r3, #8]
 80033bc:	60da      	str	r2, [r3, #12]
 80033be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a74      	ldr	r2, [pc, #464]	@ (8003598 <HAL_SPI_MspInit+0x1f0>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	f040 8089 	bne.w	80034de <HAL_SPI_MspInit+0x136>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80033cc:	2300      	movs	r3, #0
 80033ce:	61bb      	str	r3, [r7, #24]
 80033d0:	4b72      	ldr	r3, [pc, #456]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 80033d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d4:	4a71      	ldr	r2, [pc, #452]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 80033d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033da:	6453      	str	r3, [r2, #68]	@ 0x44
 80033dc:	4b6f      	ldr	r3, [pc, #444]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 80033de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033e4:	61bb      	str	r3, [r7, #24]
 80033e6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033e8:	2300      	movs	r3, #0
 80033ea:	617b      	str	r3, [r7, #20]
 80033ec:	4b6b      	ldr	r3, [pc, #428]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 80033ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f0:	4a6a      	ldr	r2, [pc, #424]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 80033f2:	f043 0301 	orr.w	r3, r3, #1
 80033f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80033f8:	4b68      	ldr	r3, [pc, #416]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 80033fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fc:	f003 0301 	and.w	r3, r3, #1
 8003400:	617b      	str	r3, [r7, #20]
 8003402:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003404:	23e0      	movs	r3, #224	@ 0xe0
 8003406:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003408:	2302      	movs	r3, #2
 800340a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800340c:	2300      	movs	r3, #0
 800340e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003410:	2303      	movs	r3, #3
 8003412:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003414:	2305      	movs	r3, #5
 8003416:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003418:	f107 031c 	add.w	r3, r7, #28
 800341c:	4619      	mov	r1, r3
 800341e:	4860      	ldr	r0, [pc, #384]	@ (80035a0 <HAL_SPI_MspInit+0x1f8>)
 8003420:	f001 f836 	bl	8004490 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8003424:	4b5f      	ldr	r3, [pc, #380]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 8003426:	4a60      	ldr	r2, [pc, #384]	@ (80035a8 <HAL_SPI_MspInit+0x200>)
 8003428:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800342a:	4b5e      	ldr	r3, [pc, #376]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 800342c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003430:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003432:	4b5c      	ldr	r3, [pc, #368]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 8003434:	2240      	movs	r2, #64	@ 0x40
 8003436:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003438:	4b5a      	ldr	r3, [pc, #360]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 800343a:	2200      	movs	r2, #0
 800343c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800343e:	4b59      	ldr	r3, [pc, #356]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 8003440:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003444:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003446:	4b57      	ldr	r3, [pc, #348]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 8003448:	2200      	movs	r2, #0
 800344a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800344c:	4b55      	ldr	r3, [pc, #340]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 800344e:	2200      	movs	r2, #0
 8003450:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003452:	4b54      	ldr	r3, [pc, #336]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 8003454:	2200      	movs	r2, #0
 8003456:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003458:	4b52      	ldr	r3, [pc, #328]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 800345a:	2200      	movs	r2, #0
 800345c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800345e:	4b51      	ldr	r3, [pc, #324]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 8003460:	2200      	movs	r2, #0
 8003462:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003464:	484f      	ldr	r0, [pc, #316]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 8003466:	f000 fc11 	bl	8003c8c <HAL_DMA_Init>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8003470:	f7ff f8f2 	bl	8002658 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4a4b      	ldr	r2, [pc, #300]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 8003478:	649a      	str	r2, [r3, #72]	@ 0x48
 800347a:	4a4a      	ldr	r2, [pc, #296]	@ (80035a4 <HAL_SPI_MspInit+0x1fc>)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8003480:	4b4a      	ldr	r3, [pc, #296]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 8003482:	4a4b      	ldr	r2, [pc, #300]	@ (80035b0 <HAL_SPI_MspInit+0x208>)
 8003484:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8003486:	4b49      	ldr	r3, [pc, #292]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 8003488:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800348c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800348e:	4b47      	ldr	r3, [pc, #284]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 8003490:	2200      	movs	r2, #0
 8003492:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003494:	4b45      	ldr	r3, [pc, #276]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 8003496:	2200      	movs	r2, #0
 8003498:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800349a:	4b44      	ldr	r3, [pc, #272]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 800349c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80034a0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034a2:	4b42      	ldr	r3, [pc, #264]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034a8:	4b40      	ldr	r3, [pc, #256]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80034ae:	4b3f      	ldr	r3, [pc, #252]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80034b4:	4b3d      	ldr	r3, [pc, #244]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034ba:	4b3c      	ldr	r3, [pc, #240]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 80034bc:	2200      	movs	r2, #0
 80034be:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80034c0:	483a      	ldr	r0, [pc, #232]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 80034c2:	f000 fbe3 	bl	8003c8c <HAL_DMA_Init>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 80034cc:	f7ff f8c4 	bl	8002658 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a36      	ldr	r2, [pc, #216]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 80034d4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80034d6:	4a35      	ldr	r2, [pc, #212]	@ (80035ac <HAL_SPI_MspInit+0x204>)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80034dc:	e057      	b.n	800358e <HAL_SPI_MspInit+0x1e6>
  else if(hspi->Instance==SPI2)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a34      	ldr	r2, [pc, #208]	@ (80035b4 <HAL_SPI_MspInit+0x20c>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d152      	bne.n	800358e <HAL_SPI_MspInit+0x1e6>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80034e8:	2300      	movs	r3, #0
 80034ea:	613b      	str	r3, [r7, #16]
 80034ec:	4b2b      	ldr	r3, [pc, #172]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 80034ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f0:	4a2a      	ldr	r2, [pc, #168]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 80034f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80034f8:	4b28      	ldr	r3, [pc, #160]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 80034fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003500:	613b      	str	r3, [r7, #16]
 8003502:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003504:	2300      	movs	r3, #0
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	4b24      	ldr	r3, [pc, #144]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 800350a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350c:	4a23      	ldr	r2, [pc, #140]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 800350e:	f043 0304 	orr.w	r3, r3, #4
 8003512:	6313      	str	r3, [r2, #48]	@ 0x30
 8003514:	4b21      	ldr	r3, [pc, #132]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 8003516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003518:	f003 0304 	and.w	r3, r3, #4
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003520:	2300      	movs	r3, #0
 8003522:	60bb      	str	r3, [r7, #8]
 8003524:	4b1d      	ldr	r3, [pc, #116]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 8003526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003528:	4a1c      	ldr	r2, [pc, #112]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 800352a:	f043 0302 	orr.w	r3, r3, #2
 800352e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003530:	4b1a      	ldr	r3, [pc, #104]	@ (800359c <HAL_SPI_MspInit+0x1f4>)
 8003532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	60bb      	str	r3, [r7, #8]
 800353a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800353c:	2308      	movs	r3, #8
 800353e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003540:	2302      	movs	r3, #2
 8003542:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003544:	2300      	movs	r3, #0
 8003546:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003548:	2303      	movs	r3, #3
 800354a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800354c:	2305      	movs	r3, #5
 800354e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003550:	f107 031c 	add.w	r3, r7, #28
 8003554:	4619      	mov	r1, r3
 8003556:	4818      	ldr	r0, [pc, #96]	@ (80035b8 <HAL_SPI_MspInit+0x210>)
 8003558:	f000 ff9a 	bl	8004490 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800355c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003560:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003562:	2302      	movs	r3, #2
 8003564:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003566:	2300      	movs	r3, #0
 8003568:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800356a:	2303      	movs	r3, #3
 800356c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800356e:	2305      	movs	r3, #5
 8003570:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003572:	f107 031c 	add.w	r3, r7, #28
 8003576:	4619      	mov	r1, r3
 8003578:	4810      	ldr	r0, [pc, #64]	@ (80035bc <HAL_SPI_MspInit+0x214>)
 800357a:	f000 ff89 	bl	8004490 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800357e:	2200      	movs	r2, #0
 8003580:	2100      	movs	r1, #0
 8003582:	2024      	movs	r0, #36	@ 0x24
 8003584:	f000 fad1 	bl	8003b2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003588:	2024      	movs	r0, #36	@ 0x24
 800358a:	f000 faea 	bl	8003b62 <HAL_NVIC_EnableIRQ>
}
 800358e:	bf00      	nop
 8003590:	3730      	adds	r7, #48	@ 0x30
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	40013000 	.word	0x40013000
 800359c:	40023800 	.word	0x40023800
 80035a0:	40020000 	.word	0x40020000
 80035a4:	2000022c 	.word	0x2000022c
 80035a8:	40026458 	.word	0x40026458
 80035ac:	2000028c 	.word	0x2000028c
 80035b0:	40026410 	.word	0x40026410
 80035b4:	40003800 	.word	0x40003800
 80035b8:	40020800 	.word	0x40020800
 80035bc:	40020400 	.word	0x40020400

080035c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035d0:	d10d      	bne.n	80035ee <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035d2:	2300      	movs	r3, #0
 80035d4:	60fb      	str	r3, [r7, #12]
 80035d6:	4b09      	ldr	r3, [pc, #36]	@ (80035fc <HAL_TIM_Base_MspInit+0x3c>)
 80035d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035da:	4a08      	ldr	r2, [pc, #32]	@ (80035fc <HAL_TIM_Base_MspInit+0x3c>)
 80035dc:	f043 0301 	orr.w	r3, r3, #1
 80035e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80035e2:	4b06      	ldr	r3, [pc, #24]	@ (80035fc <HAL_TIM_Base_MspInit+0x3c>)
 80035e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	60fb      	str	r3, [r7, #12]
 80035ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80035ee:	bf00      	nop
 80035f0:	3714      	adds	r7, #20
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	40023800 	.word	0x40023800

08003600 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b08a      	sub	sp, #40	@ 0x28
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003608:	f107 0314 	add.w	r3, r7, #20
 800360c:	2200      	movs	r2, #0
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	605a      	str	r2, [r3, #4]
 8003612:	609a      	str	r2, [r3, #8]
 8003614:	60da      	str	r2, [r3, #12]
 8003616:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a1d      	ldr	r2, [pc, #116]	@ (8003694 <HAL_UART_MspInit+0x94>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d134      	bne.n	800368c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003622:	2300      	movs	r3, #0
 8003624:	613b      	str	r3, [r7, #16]
 8003626:	4b1c      	ldr	r3, [pc, #112]	@ (8003698 <HAL_UART_MspInit+0x98>)
 8003628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800362a:	4a1b      	ldr	r2, [pc, #108]	@ (8003698 <HAL_UART_MspInit+0x98>)
 800362c:	f043 0310 	orr.w	r3, r3, #16
 8003630:	6453      	str	r3, [r2, #68]	@ 0x44
 8003632:	4b19      	ldr	r3, [pc, #100]	@ (8003698 <HAL_UART_MspInit+0x98>)
 8003634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003636:	f003 0310 	and.w	r3, r3, #16
 800363a:	613b      	str	r3, [r7, #16]
 800363c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
 8003642:	4b15      	ldr	r3, [pc, #84]	@ (8003698 <HAL_UART_MspInit+0x98>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003646:	4a14      	ldr	r2, [pc, #80]	@ (8003698 <HAL_UART_MspInit+0x98>)
 8003648:	f043 0301 	orr.w	r3, r3, #1
 800364c:	6313      	str	r3, [r2, #48]	@ 0x30
 800364e:	4b12      	ldr	r3, [pc, #72]	@ (8003698 <HAL_UART_MspInit+0x98>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	60fb      	str	r3, [r7, #12]
 8003658:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800365a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800365e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003660:	2302      	movs	r3, #2
 8003662:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003664:	2300      	movs	r3, #0
 8003666:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003668:	2303      	movs	r3, #3
 800366a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800366c:	2307      	movs	r3, #7
 800366e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003670:	f107 0314 	add.w	r3, r7, #20
 8003674:	4619      	mov	r1, r3
 8003676:	4809      	ldr	r0, [pc, #36]	@ (800369c <HAL_UART_MspInit+0x9c>)
 8003678:	f000 ff0a 	bl	8004490 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800367c:	2200      	movs	r2, #0
 800367e:	2100      	movs	r1, #0
 8003680:	2025      	movs	r0, #37	@ 0x25
 8003682:	f000 fa52 	bl	8003b2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003686:	2025      	movs	r0, #37	@ 0x25
 8003688:	f000 fa6b 	bl	8003b62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800368c:	bf00      	nop
 800368e:	3728      	adds	r7, #40	@ 0x28
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40011000 	.word	0x40011000
 8003698:	40023800 	.word	0x40023800
 800369c:	40020000 	.word	0x40020000

080036a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036a0:	b480      	push	{r7}
 80036a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80036a4:	bf00      	nop
 80036a6:	e7fd      	b.n	80036a4 <NMI_Handler+0x4>

080036a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036a8:	b480      	push	{r7}
 80036aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036ac:	bf00      	nop
 80036ae:	e7fd      	b.n	80036ac <HardFault_Handler+0x4>

080036b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036b4:	bf00      	nop
 80036b6:	e7fd      	b.n	80036b4 <MemManage_Handler+0x4>

080036b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036b8:	b480      	push	{r7}
 80036ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036bc:	bf00      	nop
 80036be:	e7fd      	b.n	80036bc <BusFault_Handler+0x4>

080036c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80036c4:	bf00      	nop
 80036c6:	e7fd      	b.n	80036c4 <UsageFault_Handler+0x4>

080036c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80036cc:	bf00      	nop
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80036d6:	b480      	push	{r7}
 80036d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80036da:	bf00      	nop
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036e4:	b480      	push	{r7}
 80036e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036e8:	bf00      	nop
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr

080036f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036f6:	f000 f8f9 	bl	80038ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036fa:	bf00      	nop
 80036fc:	bd80      	pop	{r7, pc}
	...

08003700 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8003704:	4802      	ldr	r0, [pc, #8]	@ (8003710 <DMA1_Stream5_IRQHandler+0x10>)
 8003706:	f000 fc59 	bl	8003fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800370a:	bf00      	nop
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	20000098 	.word	0x20000098

08003714 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8003718:	4802      	ldr	r0, [pc, #8]	@ (8003724 <SPI2_IRQHandler+0x10>)
 800371a:	f003 fcc7 	bl	80070ac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800371e:	bf00      	nop
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	200001d4 	.word	0x200001d4

08003728 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800372c:	4802      	ldr	r0, [pc, #8]	@ (8003738 <USART1_IRQHandler+0x10>)
 800372e:	f004 fdc1 	bl	80082b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003732:	bf00      	nop
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	20000334 	.word	0x20000334

0800373c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003740:	4802      	ldr	r0, [pc, #8]	@ (800374c <DMA2_Stream0_IRQHandler+0x10>)
 8003742:	f000 fc3b 	bl	8003fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003746:	bf00      	nop
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	2000028c 	.word	0x2000028c

08003750 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003754:	4802      	ldr	r0, [pc, #8]	@ (8003760 <DMA2_Stream3_IRQHandler+0x10>)
 8003756:	f000 fc31 	bl	8003fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800375a:	bf00      	nop
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	2000022c 	.word	0x2000022c

08003764 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800376c:	4a14      	ldr	r2, [pc, #80]	@ (80037c0 <_sbrk+0x5c>)
 800376e:	4b15      	ldr	r3, [pc, #84]	@ (80037c4 <_sbrk+0x60>)
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003778:	4b13      	ldr	r3, [pc, #76]	@ (80037c8 <_sbrk+0x64>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d102      	bne.n	8003786 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003780:	4b11      	ldr	r3, [pc, #68]	@ (80037c8 <_sbrk+0x64>)
 8003782:	4a12      	ldr	r2, [pc, #72]	@ (80037cc <_sbrk+0x68>)
 8003784:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003786:	4b10      	ldr	r3, [pc, #64]	@ (80037c8 <_sbrk+0x64>)
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4413      	add	r3, r2
 800378e:	693a      	ldr	r2, [r7, #16]
 8003790:	429a      	cmp	r2, r3
 8003792:	d207      	bcs.n	80037a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003794:	f009 fb5c 	bl	800ce50 <__errno>
 8003798:	4603      	mov	r3, r0
 800379a:	220c      	movs	r2, #12
 800379c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800379e:	f04f 33ff 	mov.w	r3, #4294967295
 80037a2:	e009      	b.n	80037b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037a4:	4b08      	ldr	r3, [pc, #32]	@ (80037c8 <_sbrk+0x64>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037aa:	4b07      	ldr	r3, [pc, #28]	@ (80037c8 <_sbrk+0x64>)
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4413      	add	r3, r2
 80037b2:	4a05      	ldr	r2, [pc, #20]	@ (80037c8 <_sbrk+0x64>)
 80037b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037b6:	68fb      	ldr	r3, [r7, #12]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3718      	adds	r7, #24
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	20020000 	.word	0x20020000
 80037c4:	00000400 	.word	0x00000400
 80037c8:	200005d8 	.word	0x200005d8
 80037cc:	20000768 	.word	0x20000768

080037d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80037d4:	4b06      	ldr	r3, [pc, #24]	@ (80037f0 <SystemInit+0x20>)
 80037d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037da:	4a05      	ldr	r2, [pc, #20]	@ (80037f0 <SystemInit+0x20>)
 80037dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80037e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80037e4:	bf00      	nop
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	e000ed00 	.word	0xe000ed00

080037f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80037f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800382c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80037f8:	f7ff ffea 	bl	80037d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80037fc:	480c      	ldr	r0, [pc, #48]	@ (8003830 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80037fe:	490d      	ldr	r1, [pc, #52]	@ (8003834 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003800:	4a0d      	ldr	r2, [pc, #52]	@ (8003838 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003804:	e002      	b.n	800380c <LoopCopyDataInit>

08003806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800380a:	3304      	adds	r3, #4

0800380c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800380c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800380e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003810:	d3f9      	bcc.n	8003806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003812:	4a0a      	ldr	r2, [pc, #40]	@ (800383c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003814:	4c0a      	ldr	r4, [pc, #40]	@ (8003840 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003818:	e001      	b.n	800381e <LoopFillZerobss>

0800381a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800381a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800381c:	3204      	adds	r2, #4

0800381e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800381e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003820:	d3fb      	bcc.n	800381a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003822:	f009 fb1b 	bl	800ce5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003826:	f7fe fa27 	bl	8001c78 <main>
  bx  lr    
 800382a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800382c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003834:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8003838:	0800dee4 	.word	0x0800dee4
  ldr r2, =_sbss
 800383c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003840:	20000764 	.word	0x20000764

08003844 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003844:	e7fe      	b.n	8003844 <ADC_IRQHandler>
	...

08003848 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800384c:	4b0e      	ldr	r3, [pc, #56]	@ (8003888 <HAL_Init+0x40>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a0d      	ldr	r2, [pc, #52]	@ (8003888 <HAL_Init+0x40>)
 8003852:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003856:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003858:	4b0b      	ldr	r3, [pc, #44]	@ (8003888 <HAL_Init+0x40>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a0a      	ldr	r2, [pc, #40]	@ (8003888 <HAL_Init+0x40>)
 800385e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003862:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003864:	4b08      	ldr	r3, [pc, #32]	@ (8003888 <HAL_Init+0x40>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a07      	ldr	r2, [pc, #28]	@ (8003888 <HAL_Init+0x40>)
 800386a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800386e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003870:	2003      	movs	r0, #3
 8003872:	f000 f94f 	bl	8003b14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003876:	200f      	movs	r0, #15
 8003878:	f000 f808 	bl	800388c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800387c:	f7ff fc78 	bl	8003170 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	40023c00 	.word	0x40023c00

0800388c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003894:	4b12      	ldr	r3, [pc, #72]	@ (80038e0 <HAL_InitTick+0x54>)
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	4b12      	ldr	r3, [pc, #72]	@ (80038e4 <HAL_InitTick+0x58>)
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	4619      	mov	r1, r3
 800389e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80038a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80038a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038aa:	4618      	mov	r0, r3
 80038ac:	f000 f967 	bl	8003b7e <HAL_SYSTICK_Config>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e00e      	b.n	80038d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b0f      	cmp	r3, #15
 80038be:	d80a      	bhi.n	80038d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80038c0:	2200      	movs	r2, #0
 80038c2:	6879      	ldr	r1, [r7, #4]
 80038c4:	f04f 30ff 	mov.w	r0, #4294967295
 80038c8:	f000 f92f 	bl	8003b2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80038cc:	4a06      	ldr	r2, [pc, #24]	@ (80038e8 <HAL_InitTick+0x5c>)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80038d2:	2300      	movs	r3, #0
 80038d4:	e000      	b.n	80038d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	2000000c 	.word	0x2000000c
 80038e4:	20000014 	.word	0x20000014
 80038e8:	20000010 	.word	0x20000010

080038ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038f0:	4b06      	ldr	r3, [pc, #24]	@ (800390c <HAL_IncTick+0x20>)
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	461a      	mov	r2, r3
 80038f6:	4b06      	ldr	r3, [pc, #24]	@ (8003910 <HAL_IncTick+0x24>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4413      	add	r3, r2
 80038fc:	4a04      	ldr	r2, [pc, #16]	@ (8003910 <HAL_IncTick+0x24>)
 80038fe:	6013      	str	r3, [r2, #0]
}
 8003900:	bf00      	nop
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	20000014 	.word	0x20000014
 8003910:	200005dc 	.word	0x200005dc

08003914 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0
  return uwTick;
 8003918:	4b03      	ldr	r3, [pc, #12]	@ (8003928 <HAL_GetTick+0x14>)
 800391a:	681b      	ldr	r3, [r3, #0]
}
 800391c:	4618      	mov	r0, r3
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	200005dc 	.word	0x200005dc

0800392c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003934:	f7ff ffee 	bl	8003914 <HAL_GetTick>
 8003938:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003944:	d005      	beq.n	8003952 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003946:	4b0a      	ldr	r3, [pc, #40]	@ (8003970 <HAL_Delay+0x44>)
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	461a      	mov	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	4413      	add	r3, r2
 8003950:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003952:	bf00      	nop
 8003954:	f7ff ffde 	bl	8003914 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	429a      	cmp	r2, r3
 8003962:	d8f7      	bhi.n	8003954 <HAL_Delay+0x28>
  {
  }
}
 8003964:	bf00      	nop
 8003966:	bf00      	nop
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	20000014 	.word	0x20000014

08003974 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f003 0307 	and.w	r3, r3, #7
 8003982:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003984:	4b0c      	ldr	r3, [pc, #48]	@ (80039b8 <__NVIC_SetPriorityGrouping+0x44>)
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003990:	4013      	ands	r3, r2
 8003992:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800399c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80039a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039a6:	4a04      	ldr	r2, [pc, #16]	@ (80039b8 <__NVIC_SetPriorityGrouping+0x44>)
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	60d3      	str	r3, [r2, #12]
}
 80039ac:	bf00      	nop
 80039ae:	3714      	adds	r7, #20
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr
 80039b8:	e000ed00 	.word	0xe000ed00

080039bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039c0:	4b04      	ldr	r3, [pc, #16]	@ (80039d4 <__NVIC_GetPriorityGrouping+0x18>)
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	0a1b      	lsrs	r3, r3, #8
 80039c6:	f003 0307 	and.w	r3, r3, #7
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	e000ed00 	.word	0xe000ed00

080039d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	4603      	mov	r3, r0
 80039e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	db0b      	blt.n	8003a02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039ea:	79fb      	ldrb	r3, [r7, #7]
 80039ec:	f003 021f 	and.w	r2, r3, #31
 80039f0:	4907      	ldr	r1, [pc, #28]	@ (8003a10 <__NVIC_EnableIRQ+0x38>)
 80039f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f6:	095b      	lsrs	r3, r3, #5
 80039f8:	2001      	movs	r0, #1
 80039fa:	fa00 f202 	lsl.w	r2, r0, r2
 80039fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a02:	bf00      	nop
 8003a04:	370c      	adds	r7, #12
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	e000e100 	.word	0xe000e100

08003a14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	6039      	str	r1, [r7, #0]
 8003a1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	db0a      	blt.n	8003a3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	b2da      	uxtb	r2, r3
 8003a2c:	490c      	ldr	r1, [pc, #48]	@ (8003a60 <__NVIC_SetPriority+0x4c>)
 8003a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a32:	0112      	lsls	r2, r2, #4
 8003a34:	b2d2      	uxtb	r2, r2
 8003a36:	440b      	add	r3, r1
 8003a38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a3c:	e00a      	b.n	8003a54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	b2da      	uxtb	r2, r3
 8003a42:	4908      	ldr	r1, [pc, #32]	@ (8003a64 <__NVIC_SetPriority+0x50>)
 8003a44:	79fb      	ldrb	r3, [r7, #7]
 8003a46:	f003 030f 	and.w	r3, r3, #15
 8003a4a:	3b04      	subs	r3, #4
 8003a4c:	0112      	lsls	r2, r2, #4
 8003a4e:	b2d2      	uxtb	r2, r2
 8003a50:	440b      	add	r3, r1
 8003a52:	761a      	strb	r2, [r3, #24]
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr
 8003a60:	e000e100 	.word	0xe000e100
 8003a64:	e000ed00 	.word	0xe000ed00

08003a68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b089      	sub	sp, #36	@ 0x24
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f003 0307 	and.w	r3, r3, #7
 8003a7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	f1c3 0307 	rsb	r3, r3, #7
 8003a82:	2b04      	cmp	r3, #4
 8003a84:	bf28      	it	cs
 8003a86:	2304      	movcs	r3, #4
 8003a88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	3304      	adds	r3, #4
 8003a8e:	2b06      	cmp	r3, #6
 8003a90:	d902      	bls.n	8003a98 <NVIC_EncodePriority+0x30>
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	3b03      	subs	r3, #3
 8003a96:	e000      	b.n	8003a9a <NVIC_EncodePriority+0x32>
 8003a98:	2300      	movs	r3, #0
 8003a9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa6:	43da      	mvns	r2, r3
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	401a      	ands	r2, r3
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ab0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8003aba:	43d9      	mvns	r1, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ac0:	4313      	orrs	r3, r2
         );
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3724      	adds	r7, #36	@ 0x24
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
	...

08003ad0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	3b01      	subs	r3, #1
 8003adc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ae0:	d301      	bcc.n	8003ae6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e00f      	b.n	8003b06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ae6:	4a0a      	ldr	r2, [pc, #40]	@ (8003b10 <SysTick_Config+0x40>)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	3b01      	subs	r3, #1
 8003aec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003aee:	210f      	movs	r1, #15
 8003af0:	f04f 30ff 	mov.w	r0, #4294967295
 8003af4:	f7ff ff8e 	bl	8003a14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003af8:	4b05      	ldr	r3, [pc, #20]	@ (8003b10 <SysTick_Config+0x40>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003afe:	4b04      	ldr	r3, [pc, #16]	@ (8003b10 <SysTick_Config+0x40>)
 8003b00:	2207      	movs	r2, #7
 8003b02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3708      	adds	r7, #8
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	e000e010 	.word	0xe000e010

08003b14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f7ff ff29 	bl	8003974 <__NVIC_SetPriorityGrouping>
}
 8003b22:	bf00      	nop
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b086      	sub	sp, #24
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	4603      	mov	r3, r0
 8003b32:	60b9      	str	r1, [r7, #8]
 8003b34:	607a      	str	r2, [r7, #4]
 8003b36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b3c:	f7ff ff3e 	bl	80039bc <__NVIC_GetPriorityGrouping>
 8003b40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	68b9      	ldr	r1, [r7, #8]
 8003b46:	6978      	ldr	r0, [r7, #20]
 8003b48:	f7ff ff8e 	bl	8003a68 <NVIC_EncodePriority>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b52:	4611      	mov	r1, r2
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff ff5d 	bl	8003a14 <__NVIC_SetPriority>
}
 8003b5a:	bf00      	nop
 8003b5c:	3718      	adds	r7, #24
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}

08003b62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b082      	sub	sp, #8
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	4603      	mov	r3, r0
 8003b6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7ff ff31 	bl	80039d8 <__NVIC_EnableIRQ>
}
 8003b76:	bf00      	nop
 8003b78:	3708      	adds	r7, #8
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b082      	sub	sp, #8
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f7ff ffa2 	bl	8003ad0 <SysTick_Config>
 8003b8c:	4603      	mov	r3, r0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b082      	sub	sp, #8
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d101      	bne.n	8003ba8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e014      	b.n	8003bd2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	791b      	ldrb	r3, [r3, #4]
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d105      	bne.n	8003bbe <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f7ff fb01 	bl	80031c0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003bda:	b480      	push	{r7}
 8003bdc:	b089      	sub	sp, #36	@ 0x24
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	60f8      	str	r0, [r7, #12]
 8003be2:	60b9      	str	r1, [r7, #8]
 8003be4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003be6:	2300      	movs	r3, #0
 8003be8:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d002      	beq.n	8003bf6 <HAL_DAC_ConfigChannel+0x1c>
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e042      	b.n	8003c80 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	795b      	ldrb	r3, [r3, #5]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d101      	bne.n	8003c06 <HAL_DAC_ConfigChannel+0x2c>
 8003c02:	2302      	movs	r3, #2
 8003c04:	e03c      	b.n	8003c80 <HAL_DAC_ConfigChannel+0xa6>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f003 0310 	and.w	r3, r3, #16
 8003c20:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003c24:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003c28:	43db      	mvns	r3, r3
 8003c2a:	69ba      	ldr	r2, [r7, #24]
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f003 0310 	and.w	r3, r3, #16
 8003c42:	697a      	ldr	r2, [r7, #20]
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	69ba      	ldr	r2, [r7, #24]
 8003c54:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	6819      	ldr	r1, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f003 0310 	and.w	r3, r3, #16
 8003c62:	22c0      	movs	r2, #192	@ 0xc0
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	43da      	mvns	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	400a      	ands	r2, r1
 8003c70:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2201      	movs	r2, #1
 8003c76:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003c7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3724      	adds	r7, #36	@ 0x24
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b086      	sub	sp, #24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c94:	2300      	movs	r3, #0
 8003c96:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c98:	f7ff fe3c 	bl	8003914 <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d101      	bne.n	8003ca8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e099      	b.n	8003ddc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2202      	movs	r2, #2
 8003cac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f022 0201 	bic.w	r2, r2, #1
 8003cc6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cc8:	e00f      	b.n	8003cea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cca:	f7ff fe23 	bl	8003914 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	2b05      	cmp	r3, #5
 8003cd6:	d908      	bls.n	8003cea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2220      	movs	r2, #32
 8003cdc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2203      	movs	r2, #3
 8003ce2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e078      	b.n	8003ddc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0301 	and.w	r3, r3, #1
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1e8      	bne.n	8003cca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003d00:	697a      	ldr	r2, [r7, #20]
 8003d02:	4b38      	ldr	r3, [pc, #224]	@ (8003de4 <HAL_DMA_Init+0x158>)
 8003d04:	4013      	ands	r3, r2
 8003d06:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685a      	ldr	r2, [r3, #4]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d16:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	691b      	ldr	r3, [r3, #16]
 8003d1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	699b      	ldr	r3, [r3, #24]
 8003d28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d36:	697a      	ldr	r2, [r7, #20]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d40:	2b04      	cmp	r3, #4
 8003d42:	d107      	bne.n	8003d54 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	697a      	ldr	r2, [r7, #20]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	697a      	ldr	r2, [r7, #20]
 8003d5a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	f023 0307 	bic.w	r3, r3, #7
 8003d6a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d70:	697a      	ldr	r2, [r7, #20]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7a:	2b04      	cmp	r3, #4
 8003d7c:	d117      	bne.n	8003dae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d00e      	beq.n	8003dae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f000 fb01 	bl	8004398 <DMA_CheckFifoParam>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d008      	beq.n	8003dae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2240      	movs	r2, #64	@ 0x40
 8003da0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2201      	movs	r2, #1
 8003da6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003daa:	2301      	movs	r3, #1
 8003dac:	e016      	b.n	8003ddc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 fab8 	bl	800432c <DMA_CalcBaseAndBitshift>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc4:	223f      	movs	r2, #63	@ 0x3f
 8003dc6:	409a      	lsls	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3718      	adds	r7, #24
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	f010803f 	.word	0xf010803f

08003de8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
 8003df4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003df6:	2300      	movs	r3, #0
 8003df8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dfe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d101      	bne.n	8003e0e <HAL_DMA_Start_IT+0x26>
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	e040      	b.n	8003e90 <HAL_DMA_Start_IT+0xa8>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d12f      	bne.n	8003e82 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2202      	movs	r2, #2
 8003e26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	68b9      	ldr	r1, [r7, #8]
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f000 fa4a 	bl	80042d0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e40:	223f      	movs	r2, #63	@ 0x3f
 8003e42:	409a      	lsls	r2, r3
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f042 0216 	orr.w	r2, r2, #22
 8003e56:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d007      	beq.n	8003e70 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f042 0208 	orr.w	r2, r2, #8
 8003e6e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f042 0201 	orr.w	r2, r2, #1
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	e005      	b.n	8003e8e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003e8a:	2302      	movs	r3, #2
 8003e8c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003e8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3718      	adds	r7, #24
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003ea6:	f7ff fd35 	bl	8003914 <HAL_GetTick>
 8003eaa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d008      	beq.n	8003eca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2280      	movs	r2, #128	@ 0x80
 8003ebc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e052      	b.n	8003f70 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 0216 	bic.w	r2, r2, #22
 8003ed8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	695a      	ldr	r2, [r3, #20]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ee8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d103      	bne.n	8003efa <HAL_DMA_Abort+0x62>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d007      	beq.n	8003f0a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 0208 	bic.w	r2, r2, #8
 8003f08:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0201 	bic.w	r2, r2, #1
 8003f18:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f1a:	e013      	b.n	8003f44 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f1c:	f7ff fcfa 	bl	8003914 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	2b05      	cmp	r3, #5
 8003f28:	d90c      	bls.n	8003f44 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2203      	movs	r2, #3
 8003f34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e015      	b.n	8003f70 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1e4      	bne.n	8003f1c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f56:	223f      	movs	r2, #63	@ 0x3f
 8003f58:	409a      	lsls	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3710      	adds	r7, #16
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d004      	beq.n	8003f96 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2280      	movs	r2, #128	@ 0x80
 8003f90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e00c      	b.n	8003fb0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2205      	movs	r2, #5
 8003f9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 0201 	bic.w	r2, r2, #1
 8003fac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003fae:	2300      	movs	r3, #0
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b086      	sub	sp, #24
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003fc8:	4b8e      	ldr	r3, [pc, #568]	@ (8004204 <HAL_DMA_IRQHandler+0x248>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a8e      	ldr	r2, [pc, #568]	@ (8004208 <HAL_DMA_IRQHandler+0x24c>)
 8003fce:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd2:	0a9b      	lsrs	r3, r3, #10
 8003fd4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fda:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fe6:	2208      	movs	r2, #8
 8003fe8:	409a      	lsls	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	4013      	ands	r3, r2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d01a      	beq.n	8004028 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0304 	and.w	r3, r3, #4
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d013      	beq.n	8004028 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f022 0204 	bic.w	r2, r2, #4
 800400e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004014:	2208      	movs	r2, #8
 8004016:	409a      	lsls	r2, r3
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004020:	f043 0201 	orr.w	r2, r3, #1
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800402c:	2201      	movs	r2, #1
 800402e:	409a      	lsls	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	4013      	ands	r3, r2
 8004034:	2b00      	cmp	r3, #0
 8004036:	d012      	beq.n	800405e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00b      	beq.n	800405e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800404a:	2201      	movs	r2, #1
 800404c:	409a      	lsls	r2, r3
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004056:	f043 0202 	orr.w	r2, r3, #2
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004062:	2204      	movs	r2, #4
 8004064:	409a      	lsls	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	4013      	ands	r3, r2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d012      	beq.n	8004094 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0302 	and.w	r3, r3, #2
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00b      	beq.n	8004094 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004080:	2204      	movs	r2, #4
 8004082:	409a      	lsls	r2, r3
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800408c:	f043 0204 	orr.w	r2, r3, #4
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004098:	2210      	movs	r2, #16
 800409a:	409a      	lsls	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4013      	ands	r3, r2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d043      	beq.n	800412c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0308 	and.w	r3, r3, #8
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d03c      	beq.n	800412c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040b6:	2210      	movs	r2, #16
 80040b8:	409a      	lsls	r2, r3
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d018      	beq.n	80040fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d108      	bne.n	80040ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d024      	beq.n	800412c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	4798      	blx	r3
 80040ea:	e01f      	b.n	800412c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d01b      	beq.n	800412c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	4798      	blx	r3
 80040fc:	e016      	b.n	800412c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004108:	2b00      	cmp	r3, #0
 800410a:	d107      	bne.n	800411c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 0208 	bic.w	r2, r2, #8
 800411a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004120:	2b00      	cmp	r3, #0
 8004122:	d003      	beq.n	800412c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004130:	2220      	movs	r2, #32
 8004132:	409a      	lsls	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	4013      	ands	r3, r2
 8004138:	2b00      	cmp	r3, #0
 800413a:	f000 808f 	beq.w	800425c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0310 	and.w	r3, r3, #16
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 8087 	beq.w	800425c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004152:	2220      	movs	r2, #32
 8004154:	409a      	lsls	r2, r3
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b05      	cmp	r3, #5
 8004164:	d136      	bne.n	80041d4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 0216 	bic.w	r2, r2, #22
 8004174:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	695a      	ldr	r2, [r3, #20]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004184:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418a:	2b00      	cmp	r3, #0
 800418c:	d103      	bne.n	8004196 <HAL_DMA_IRQHandler+0x1da>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004192:	2b00      	cmp	r3, #0
 8004194:	d007      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0208 	bic.w	r2, r2, #8
 80041a4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041aa:	223f      	movs	r2, #63	@ 0x3f
 80041ac:	409a      	lsls	r2, r3
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2201      	movs	r2, #1
 80041b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d07e      	beq.n	80042c8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	4798      	blx	r3
        }
        return;
 80041d2:	e079      	b.n	80042c8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d01d      	beq.n	800421e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d10d      	bne.n	800420c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d031      	beq.n	800425c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	4798      	blx	r3
 8004200:	e02c      	b.n	800425c <HAL_DMA_IRQHandler+0x2a0>
 8004202:	bf00      	nop
 8004204:	2000000c 	.word	0x2000000c
 8004208:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004210:	2b00      	cmp	r3, #0
 8004212:	d023      	beq.n	800425c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	4798      	blx	r3
 800421c:	e01e      	b.n	800425c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004228:	2b00      	cmp	r3, #0
 800422a:	d10f      	bne.n	800424c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f022 0210 	bic.w	r2, r2, #16
 800423a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004250:	2b00      	cmp	r3, #0
 8004252:	d003      	beq.n	800425c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004260:	2b00      	cmp	r3, #0
 8004262:	d032      	beq.n	80042ca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004268:	f003 0301 	and.w	r3, r3, #1
 800426c:	2b00      	cmp	r3, #0
 800426e:	d022      	beq.n	80042b6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2205      	movs	r2, #5
 8004274:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f022 0201 	bic.w	r2, r2, #1
 8004286:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	3301      	adds	r3, #1
 800428c:	60bb      	str	r3, [r7, #8]
 800428e:	697a      	ldr	r2, [r7, #20]
 8004290:	429a      	cmp	r2, r3
 8004292:	d307      	bcc.n	80042a4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1f2      	bne.n	8004288 <HAL_DMA_IRQHandler+0x2cc>
 80042a2:	e000      	b.n	80042a6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80042a4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d005      	beq.n	80042ca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	4798      	blx	r3
 80042c6:	e000      	b.n	80042ca <HAL_DMA_IRQHandler+0x30e>
        return;
 80042c8:	bf00      	nop
    }
  }
}
 80042ca:	3718      	adds	r7, #24
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b085      	sub	sp, #20
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
 80042dc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80042ec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	683a      	ldr	r2, [r7, #0]
 80042f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	2b40      	cmp	r3, #64	@ 0x40
 80042fc:	d108      	bne.n	8004310 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800430e:	e007      	b.n	8004320 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68ba      	ldr	r2, [r7, #8]
 8004316:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	60da      	str	r2, [r3, #12]
}
 8004320:	bf00      	nop
 8004322:	3714      	adds	r7, #20
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	b2db      	uxtb	r3, r3
 800433a:	3b10      	subs	r3, #16
 800433c:	4a14      	ldr	r2, [pc, #80]	@ (8004390 <DMA_CalcBaseAndBitshift+0x64>)
 800433e:	fba2 2303 	umull	r2, r3, r2, r3
 8004342:	091b      	lsrs	r3, r3, #4
 8004344:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004346:	4a13      	ldr	r2, [pc, #76]	@ (8004394 <DMA_CalcBaseAndBitshift+0x68>)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4413      	add	r3, r2
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	461a      	mov	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2b03      	cmp	r3, #3
 8004358:	d909      	bls.n	800436e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004362:	f023 0303 	bic.w	r3, r3, #3
 8004366:	1d1a      	adds	r2, r3, #4
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	659a      	str	r2, [r3, #88]	@ 0x58
 800436c:	e007      	b.n	800437e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004376:	f023 0303 	bic.w	r3, r3, #3
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004382:	4618      	mov	r0, r3
 8004384:	3714      	adds	r7, #20
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	aaaaaaab 	.word	0xaaaaaaab
 8004394:	0800de38 	.word	0x0800de38

08004398 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004398:	b480      	push	{r7}
 800439a:	b085      	sub	sp, #20
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043a0:	2300      	movs	r3, #0
 80043a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	699b      	ldr	r3, [r3, #24]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d11f      	bne.n	80043f2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	2b03      	cmp	r3, #3
 80043b6:	d856      	bhi.n	8004466 <DMA_CheckFifoParam+0xce>
 80043b8:	a201      	add	r2, pc, #4	@ (adr r2, 80043c0 <DMA_CheckFifoParam+0x28>)
 80043ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043be:	bf00      	nop
 80043c0:	080043d1 	.word	0x080043d1
 80043c4:	080043e3 	.word	0x080043e3
 80043c8:	080043d1 	.word	0x080043d1
 80043cc:	08004467 	.word	0x08004467
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d046      	beq.n	800446a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043e0:	e043      	b.n	800446a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043e6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80043ea:	d140      	bne.n	800446e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043f0:	e03d      	b.n	800446e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043fa:	d121      	bne.n	8004440 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	2b03      	cmp	r3, #3
 8004400:	d837      	bhi.n	8004472 <DMA_CheckFifoParam+0xda>
 8004402:	a201      	add	r2, pc, #4	@ (adr r2, 8004408 <DMA_CheckFifoParam+0x70>)
 8004404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004408:	08004419 	.word	0x08004419
 800440c:	0800441f 	.word	0x0800441f
 8004410:	08004419 	.word	0x08004419
 8004414:	08004431 	.word	0x08004431
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	73fb      	strb	r3, [r7, #15]
      break;
 800441c:	e030      	b.n	8004480 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004422:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d025      	beq.n	8004476 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800442e:	e022      	b.n	8004476 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004434:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004438:	d11f      	bne.n	800447a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800443e:	e01c      	b.n	800447a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	2b02      	cmp	r3, #2
 8004444:	d903      	bls.n	800444e <DMA_CheckFifoParam+0xb6>
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	2b03      	cmp	r3, #3
 800444a:	d003      	beq.n	8004454 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800444c:	e018      	b.n	8004480 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	73fb      	strb	r3, [r7, #15]
      break;
 8004452:	e015      	b.n	8004480 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004458:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00e      	beq.n	800447e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	73fb      	strb	r3, [r7, #15]
      break;
 8004464:	e00b      	b.n	800447e <DMA_CheckFifoParam+0xe6>
      break;
 8004466:	bf00      	nop
 8004468:	e00a      	b.n	8004480 <DMA_CheckFifoParam+0xe8>
      break;
 800446a:	bf00      	nop
 800446c:	e008      	b.n	8004480 <DMA_CheckFifoParam+0xe8>
      break;
 800446e:	bf00      	nop
 8004470:	e006      	b.n	8004480 <DMA_CheckFifoParam+0xe8>
      break;
 8004472:	bf00      	nop
 8004474:	e004      	b.n	8004480 <DMA_CheckFifoParam+0xe8>
      break;
 8004476:	bf00      	nop
 8004478:	e002      	b.n	8004480 <DMA_CheckFifoParam+0xe8>
      break;   
 800447a:	bf00      	nop
 800447c:	e000      	b.n	8004480 <DMA_CheckFifoParam+0xe8>
      break;
 800447e:	bf00      	nop
    }
  } 
  
  return status; 
 8004480:	7bfb      	ldrb	r3, [r7, #15]
}
 8004482:	4618      	mov	r0, r3
 8004484:	3714      	adds	r7, #20
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop

08004490 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004490:	b480      	push	{r7}
 8004492:	b089      	sub	sp, #36	@ 0x24
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800449a:	2300      	movs	r3, #0
 800449c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800449e:	2300      	movs	r3, #0
 80044a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044a2:	2300      	movs	r3, #0
 80044a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044a6:	2300      	movs	r3, #0
 80044a8:	61fb      	str	r3, [r7, #28]
 80044aa:	e16b      	b.n	8004784 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044ac:	2201      	movs	r2, #1
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	4013      	ands	r3, r2
 80044be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80044c0:	693a      	ldr	r2, [r7, #16]
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	f040 815a 	bne.w	800477e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f003 0303 	and.w	r3, r3, #3
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d005      	beq.n	80044e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d130      	bne.n	8004544 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	005b      	lsls	r3, r3, #1
 80044ec:	2203      	movs	r2, #3
 80044ee:	fa02 f303 	lsl.w	r3, r2, r3
 80044f2:	43db      	mvns	r3, r3
 80044f4:	69ba      	ldr	r2, [r7, #24]
 80044f6:	4013      	ands	r3, r2
 80044f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	68da      	ldr	r2, [r3, #12]
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	005b      	lsls	r3, r3, #1
 8004502:	fa02 f303 	lsl.w	r3, r2, r3
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	4313      	orrs	r3, r2
 800450a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	69ba      	ldr	r2, [r7, #24]
 8004510:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004518:	2201      	movs	r2, #1
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	43db      	mvns	r3, r3
 8004522:	69ba      	ldr	r2, [r7, #24]
 8004524:	4013      	ands	r3, r2
 8004526:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	091b      	lsrs	r3, r3, #4
 800452e:	f003 0201 	and.w	r2, r3, #1
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	fa02 f303 	lsl.w	r3, r2, r3
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	4313      	orrs	r3, r2
 800453c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f003 0303 	and.w	r3, r3, #3
 800454c:	2b03      	cmp	r3, #3
 800454e:	d017      	beq.n	8004580 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	2203      	movs	r2, #3
 800455c:	fa02 f303 	lsl.w	r3, r2, r3
 8004560:	43db      	mvns	r3, r3
 8004562:	69ba      	ldr	r2, [r7, #24]
 8004564:	4013      	ands	r3, r2
 8004566:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	689a      	ldr	r2, [r3, #8]
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	fa02 f303 	lsl.w	r3, r2, r3
 8004574:	69ba      	ldr	r2, [r7, #24]
 8004576:	4313      	orrs	r3, r2
 8004578:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f003 0303 	and.w	r3, r3, #3
 8004588:	2b02      	cmp	r3, #2
 800458a:	d123      	bne.n	80045d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	08da      	lsrs	r2, r3, #3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	3208      	adds	r2, #8
 8004594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004598:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	f003 0307 	and.w	r3, r3, #7
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	220f      	movs	r2, #15
 80045a4:	fa02 f303 	lsl.w	r3, r2, r3
 80045a8:	43db      	mvns	r3, r3
 80045aa:	69ba      	ldr	r2, [r7, #24]
 80045ac:	4013      	ands	r3, r2
 80045ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	691a      	ldr	r2, [r3, #16]
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	f003 0307 	and.w	r3, r3, #7
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	fa02 f303 	lsl.w	r3, r2, r3
 80045c0:	69ba      	ldr	r2, [r7, #24]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	08da      	lsrs	r2, r3, #3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	3208      	adds	r2, #8
 80045ce:	69b9      	ldr	r1, [r7, #24]
 80045d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	005b      	lsls	r3, r3, #1
 80045de:	2203      	movs	r2, #3
 80045e0:	fa02 f303 	lsl.w	r3, r2, r3
 80045e4:	43db      	mvns	r3, r3
 80045e6:	69ba      	ldr	r2, [r7, #24]
 80045e8:	4013      	ands	r3, r2
 80045ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	f003 0203 	and.w	r2, r3, #3
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	005b      	lsls	r3, r3, #1
 80045f8:	fa02 f303 	lsl.w	r3, r2, r3
 80045fc:	69ba      	ldr	r2, [r7, #24]
 80045fe:	4313      	orrs	r3, r2
 8004600:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	69ba      	ldr	r2, [r7, #24]
 8004606:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004610:	2b00      	cmp	r3, #0
 8004612:	f000 80b4 	beq.w	800477e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004616:	2300      	movs	r3, #0
 8004618:	60fb      	str	r3, [r7, #12]
 800461a:	4b60      	ldr	r3, [pc, #384]	@ (800479c <HAL_GPIO_Init+0x30c>)
 800461c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800461e:	4a5f      	ldr	r2, [pc, #380]	@ (800479c <HAL_GPIO_Init+0x30c>)
 8004620:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004624:	6453      	str	r3, [r2, #68]	@ 0x44
 8004626:	4b5d      	ldr	r3, [pc, #372]	@ (800479c <HAL_GPIO_Init+0x30c>)
 8004628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800462a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800462e:	60fb      	str	r3, [r7, #12]
 8004630:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004632:	4a5b      	ldr	r2, [pc, #364]	@ (80047a0 <HAL_GPIO_Init+0x310>)
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	089b      	lsrs	r3, r3, #2
 8004638:	3302      	adds	r3, #2
 800463a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800463e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	f003 0303 	and.w	r3, r3, #3
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	220f      	movs	r2, #15
 800464a:	fa02 f303 	lsl.w	r3, r2, r3
 800464e:	43db      	mvns	r3, r3
 8004650:	69ba      	ldr	r2, [r7, #24]
 8004652:	4013      	ands	r3, r2
 8004654:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a52      	ldr	r2, [pc, #328]	@ (80047a4 <HAL_GPIO_Init+0x314>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d02b      	beq.n	80046b6 <HAL_GPIO_Init+0x226>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a51      	ldr	r2, [pc, #324]	@ (80047a8 <HAL_GPIO_Init+0x318>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d025      	beq.n	80046b2 <HAL_GPIO_Init+0x222>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a50      	ldr	r2, [pc, #320]	@ (80047ac <HAL_GPIO_Init+0x31c>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d01f      	beq.n	80046ae <HAL_GPIO_Init+0x21e>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a4f      	ldr	r2, [pc, #316]	@ (80047b0 <HAL_GPIO_Init+0x320>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d019      	beq.n	80046aa <HAL_GPIO_Init+0x21a>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a4e      	ldr	r2, [pc, #312]	@ (80047b4 <HAL_GPIO_Init+0x324>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d013      	beq.n	80046a6 <HAL_GPIO_Init+0x216>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a4d      	ldr	r2, [pc, #308]	@ (80047b8 <HAL_GPIO_Init+0x328>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d00d      	beq.n	80046a2 <HAL_GPIO_Init+0x212>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a4c      	ldr	r2, [pc, #304]	@ (80047bc <HAL_GPIO_Init+0x32c>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d007      	beq.n	800469e <HAL_GPIO_Init+0x20e>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a4b      	ldr	r2, [pc, #300]	@ (80047c0 <HAL_GPIO_Init+0x330>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d101      	bne.n	800469a <HAL_GPIO_Init+0x20a>
 8004696:	2307      	movs	r3, #7
 8004698:	e00e      	b.n	80046b8 <HAL_GPIO_Init+0x228>
 800469a:	2308      	movs	r3, #8
 800469c:	e00c      	b.n	80046b8 <HAL_GPIO_Init+0x228>
 800469e:	2306      	movs	r3, #6
 80046a0:	e00a      	b.n	80046b8 <HAL_GPIO_Init+0x228>
 80046a2:	2305      	movs	r3, #5
 80046a4:	e008      	b.n	80046b8 <HAL_GPIO_Init+0x228>
 80046a6:	2304      	movs	r3, #4
 80046a8:	e006      	b.n	80046b8 <HAL_GPIO_Init+0x228>
 80046aa:	2303      	movs	r3, #3
 80046ac:	e004      	b.n	80046b8 <HAL_GPIO_Init+0x228>
 80046ae:	2302      	movs	r3, #2
 80046b0:	e002      	b.n	80046b8 <HAL_GPIO_Init+0x228>
 80046b2:	2301      	movs	r3, #1
 80046b4:	e000      	b.n	80046b8 <HAL_GPIO_Init+0x228>
 80046b6:	2300      	movs	r3, #0
 80046b8:	69fa      	ldr	r2, [r7, #28]
 80046ba:	f002 0203 	and.w	r2, r2, #3
 80046be:	0092      	lsls	r2, r2, #2
 80046c0:	4093      	lsls	r3, r2
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80046c8:	4935      	ldr	r1, [pc, #212]	@ (80047a0 <HAL_GPIO_Init+0x310>)
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	089b      	lsrs	r3, r3, #2
 80046ce:	3302      	adds	r3, #2
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046d6:	4b3b      	ldr	r3, [pc, #236]	@ (80047c4 <HAL_GPIO_Init+0x334>)
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	43db      	mvns	r3, r3
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	4013      	ands	r3, r2
 80046e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d003      	beq.n	80046fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80046f2:	69ba      	ldr	r2, [r7, #24]
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80046fa:	4a32      	ldr	r2, [pc, #200]	@ (80047c4 <HAL_GPIO_Init+0x334>)
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004700:	4b30      	ldr	r3, [pc, #192]	@ (80047c4 <HAL_GPIO_Init+0x334>)
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	43db      	mvns	r3, r3
 800470a:	69ba      	ldr	r2, [r7, #24]
 800470c:	4013      	ands	r3, r2
 800470e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d003      	beq.n	8004724 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	4313      	orrs	r3, r2
 8004722:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004724:	4a27      	ldr	r2, [pc, #156]	@ (80047c4 <HAL_GPIO_Init+0x334>)
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800472a:	4b26      	ldr	r3, [pc, #152]	@ (80047c4 <HAL_GPIO_Init+0x334>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	43db      	mvns	r3, r3
 8004734:	69ba      	ldr	r2, [r7, #24]
 8004736:	4013      	ands	r3, r2
 8004738:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d003      	beq.n	800474e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004746:	69ba      	ldr	r2, [r7, #24]
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	4313      	orrs	r3, r2
 800474c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800474e:	4a1d      	ldr	r2, [pc, #116]	@ (80047c4 <HAL_GPIO_Init+0x334>)
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004754:	4b1b      	ldr	r3, [pc, #108]	@ (80047c4 <HAL_GPIO_Init+0x334>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	43db      	mvns	r3, r3
 800475e:	69ba      	ldr	r2, [r7, #24]
 8004760:	4013      	ands	r3, r2
 8004762:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d003      	beq.n	8004778 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004770:	69ba      	ldr	r2, [r7, #24]
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	4313      	orrs	r3, r2
 8004776:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004778:	4a12      	ldr	r2, [pc, #72]	@ (80047c4 <HAL_GPIO_Init+0x334>)
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	3301      	adds	r3, #1
 8004782:	61fb      	str	r3, [r7, #28]
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	2b0f      	cmp	r3, #15
 8004788:	f67f ae90 	bls.w	80044ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800478c:	bf00      	nop
 800478e:	bf00      	nop
 8004790:	3724      	adds	r7, #36	@ 0x24
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	40023800 	.word	0x40023800
 80047a0:	40013800 	.word	0x40013800
 80047a4:	40020000 	.word	0x40020000
 80047a8:	40020400 	.word	0x40020400
 80047ac:	40020800 	.word	0x40020800
 80047b0:	40020c00 	.word	0x40020c00
 80047b4:	40021000 	.word	0x40021000
 80047b8:	40021400 	.word	0x40021400
 80047bc:	40021800 	.word	0x40021800
 80047c0:	40021c00 	.word	0x40021c00
 80047c4:	40013c00 	.word	0x40013c00

080047c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	460b      	mov	r3, r1
 80047d2:	807b      	strh	r3, [r7, #2]
 80047d4:	4613      	mov	r3, r2
 80047d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047d8:	787b      	ldrb	r3, [r7, #1]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d003      	beq.n	80047e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047de:	887a      	ldrh	r2, [r7, #2]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80047e4:	e003      	b.n	80047ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80047e6:	887b      	ldrh	r3, [r7, #2]
 80047e8:	041a      	lsls	r2, r3, #16
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	619a      	str	r2, [r3, #24]
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
	...

080047fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b086      	sub	sp, #24
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e267      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0301 	and.w	r3, r3, #1
 8004816:	2b00      	cmp	r3, #0
 8004818:	d075      	beq.n	8004906 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800481a:	4b88      	ldr	r3, [pc, #544]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	f003 030c 	and.w	r3, r3, #12
 8004822:	2b04      	cmp	r3, #4
 8004824:	d00c      	beq.n	8004840 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004826:	4b85      	ldr	r3, [pc, #532]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800482e:	2b08      	cmp	r3, #8
 8004830:	d112      	bne.n	8004858 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004832:	4b82      	ldr	r3, [pc, #520]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800483a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800483e:	d10b      	bne.n	8004858 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004840:	4b7e      	ldr	r3, [pc, #504]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004848:	2b00      	cmp	r3, #0
 800484a:	d05b      	beq.n	8004904 <HAL_RCC_OscConfig+0x108>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d157      	bne.n	8004904 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e242      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004860:	d106      	bne.n	8004870 <HAL_RCC_OscConfig+0x74>
 8004862:	4b76      	ldr	r3, [pc, #472]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a75      	ldr	r2, [pc, #468]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004868:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800486c:	6013      	str	r3, [r2, #0]
 800486e:	e01d      	b.n	80048ac <HAL_RCC_OscConfig+0xb0>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004878:	d10c      	bne.n	8004894 <HAL_RCC_OscConfig+0x98>
 800487a:	4b70      	ldr	r3, [pc, #448]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a6f      	ldr	r2, [pc, #444]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004880:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004884:	6013      	str	r3, [r2, #0]
 8004886:	4b6d      	ldr	r3, [pc, #436]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a6c      	ldr	r2, [pc, #432]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 800488c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004890:	6013      	str	r3, [r2, #0]
 8004892:	e00b      	b.n	80048ac <HAL_RCC_OscConfig+0xb0>
 8004894:	4b69      	ldr	r3, [pc, #420]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a68      	ldr	r2, [pc, #416]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 800489a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800489e:	6013      	str	r3, [r2, #0]
 80048a0:	4b66      	ldr	r3, [pc, #408]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a65      	ldr	r2, [pc, #404]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 80048a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d013      	beq.n	80048dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048b4:	f7ff f82e 	bl	8003914 <HAL_GetTick>
 80048b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048bc:	f7ff f82a 	bl	8003914 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b64      	cmp	r3, #100	@ 0x64
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e207      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ce:	4b5b      	ldr	r3, [pc, #364]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d0f0      	beq.n	80048bc <HAL_RCC_OscConfig+0xc0>
 80048da:	e014      	b.n	8004906 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048dc:	f7ff f81a 	bl	8003914 <HAL_GetTick>
 80048e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048e2:	e008      	b.n	80048f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048e4:	f7ff f816 	bl	8003914 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	2b64      	cmp	r3, #100	@ 0x64
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e1f3      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048f6:	4b51      	ldr	r3, [pc, #324]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d1f0      	bne.n	80048e4 <HAL_RCC_OscConfig+0xe8>
 8004902:	e000      	b.n	8004906 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004904:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 0302 	and.w	r3, r3, #2
 800490e:	2b00      	cmp	r3, #0
 8004910:	d063      	beq.n	80049da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004912:	4b4a      	ldr	r3, [pc, #296]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	f003 030c 	and.w	r3, r3, #12
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00b      	beq.n	8004936 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800491e:	4b47      	ldr	r3, [pc, #284]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004926:	2b08      	cmp	r3, #8
 8004928:	d11c      	bne.n	8004964 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800492a:	4b44      	ldr	r3, [pc, #272]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d116      	bne.n	8004964 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004936:	4b41      	ldr	r3, [pc, #260]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 0302 	and.w	r3, r3, #2
 800493e:	2b00      	cmp	r3, #0
 8004940:	d005      	beq.n	800494e <HAL_RCC_OscConfig+0x152>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d001      	beq.n	800494e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e1c7      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800494e:	4b3b      	ldr	r3, [pc, #236]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	00db      	lsls	r3, r3, #3
 800495c:	4937      	ldr	r1, [pc, #220]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 800495e:	4313      	orrs	r3, r2
 8004960:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004962:	e03a      	b.n	80049da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d020      	beq.n	80049ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800496c:	4b34      	ldr	r3, [pc, #208]	@ (8004a40 <HAL_RCC_OscConfig+0x244>)
 800496e:	2201      	movs	r2, #1
 8004970:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004972:	f7fe ffcf 	bl	8003914 <HAL_GetTick>
 8004976:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004978:	e008      	b.n	800498c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800497a:	f7fe ffcb 	bl	8003914 <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	2b02      	cmp	r3, #2
 8004986:	d901      	bls.n	800498c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e1a8      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800498c:	4b2b      	ldr	r3, [pc, #172]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d0f0      	beq.n	800497a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004998:	4b28      	ldr	r3, [pc, #160]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	691b      	ldr	r3, [r3, #16]
 80049a4:	00db      	lsls	r3, r3, #3
 80049a6:	4925      	ldr	r1, [pc, #148]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	600b      	str	r3, [r1, #0]
 80049ac:	e015      	b.n	80049da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ae:	4b24      	ldr	r3, [pc, #144]	@ (8004a40 <HAL_RCC_OscConfig+0x244>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b4:	f7fe ffae 	bl	8003914 <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049ba:	e008      	b.n	80049ce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049bc:	f7fe ffaa 	bl	8003914 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e187      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049ce:	4b1b      	ldr	r3, [pc, #108]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1f0      	bne.n	80049bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d036      	beq.n	8004a54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d016      	beq.n	8004a1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049ee:	4b15      	ldr	r3, [pc, #84]	@ (8004a44 <HAL_RCC_OscConfig+0x248>)
 80049f0:	2201      	movs	r2, #1
 80049f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049f4:	f7fe ff8e 	bl	8003914 <HAL_GetTick>
 80049f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049fa:	e008      	b.n	8004a0e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049fc:	f7fe ff8a 	bl	8003914 <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d901      	bls.n	8004a0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e167      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a3c <HAL_RCC_OscConfig+0x240>)
 8004a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d0f0      	beq.n	80049fc <HAL_RCC_OscConfig+0x200>
 8004a1a:	e01b      	b.n	8004a54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a1c:	4b09      	ldr	r3, [pc, #36]	@ (8004a44 <HAL_RCC_OscConfig+0x248>)
 8004a1e:	2200      	movs	r2, #0
 8004a20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a22:	f7fe ff77 	bl	8003914 <HAL_GetTick>
 8004a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a28:	e00e      	b.n	8004a48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a2a:	f7fe ff73 	bl	8003914 <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d907      	bls.n	8004a48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e150      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
 8004a3c:	40023800 	.word	0x40023800
 8004a40:	42470000 	.word	0x42470000
 8004a44:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a48:	4b88      	ldr	r3, [pc, #544]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004a4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a4c:	f003 0302 	and.w	r3, r3, #2
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d1ea      	bne.n	8004a2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0304 	and.w	r3, r3, #4
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f000 8097 	beq.w	8004b90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a62:	2300      	movs	r3, #0
 8004a64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a66:	4b81      	ldr	r3, [pc, #516]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d10f      	bne.n	8004a92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a72:	2300      	movs	r3, #0
 8004a74:	60bb      	str	r3, [r7, #8]
 8004a76:	4b7d      	ldr	r3, [pc, #500]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7a:	4a7c      	ldr	r2, [pc, #496]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004a7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a80:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a82:	4b7a      	ldr	r3, [pc, #488]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a8a:	60bb      	str	r3, [r7, #8]
 8004a8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a92:	4b77      	ldr	r3, [pc, #476]	@ (8004c70 <HAL_RCC_OscConfig+0x474>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d118      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a9e:	4b74      	ldr	r3, [pc, #464]	@ (8004c70 <HAL_RCC_OscConfig+0x474>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a73      	ldr	r2, [pc, #460]	@ (8004c70 <HAL_RCC_OscConfig+0x474>)
 8004aa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004aa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aaa:	f7fe ff33 	bl	8003914 <HAL_GetTick>
 8004aae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ab0:	e008      	b.n	8004ac4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ab2:	f7fe ff2f 	bl	8003914 <HAL_GetTick>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	d901      	bls.n	8004ac4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	e10c      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ac4:	4b6a      	ldr	r3, [pc, #424]	@ (8004c70 <HAL_RCC_OscConfig+0x474>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d0f0      	beq.n	8004ab2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d106      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x2ea>
 8004ad8:	4b64      	ldr	r3, [pc, #400]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004adc:	4a63      	ldr	r2, [pc, #396]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004ade:	f043 0301 	orr.w	r3, r3, #1
 8004ae2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ae4:	e01c      	b.n	8004b20 <HAL_RCC_OscConfig+0x324>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	2b05      	cmp	r3, #5
 8004aec:	d10c      	bne.n	8004b08 <HAL_RCC_OscConfig+0x30c>
 8004aee:	4b5f      	ldr	r3, [pc, #380]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004af0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004af2:	4a5e      	ldr	r2, [pc, #376]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004af4:	f043 0304 	orr.w	r3, r3, #4
 8004af8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004afa:	4b5c      	ldr	r3, [pc, #368]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004afe:	4a5b      	ldr	r2, [pc, #364]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004b00:	f043 0301 	orr.w	r3, r3, #1
 8004b04:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b06:	e00b      	b.n	8004b20 <HAL_RCC_OscConfig+0x324>
 8004b08:	4b58      	ldr	r3, [pc, #352]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004b0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b0c:	4a57      	ldr	r2, [pc, #348]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004b0e:	f023 0301 	bic.w	r3, r3, #1
 8004b12:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b14:	4b55      	ldr	r3, [pc, #340]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b18:	4a54      	ldr	r2, [pc, #336]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004b1a:	f023 0304 	bic.w	r3, r3, #4
 8004b1e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d015      	beq.n	8004b54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b28:	f7fe fef4 	bl	8003914 <HAL_GetTick>
 8004b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b2e:	e00a      	b.n	8004b46 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b30:	f7fe fef0 	bl	8003914 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e0cb      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b46:	4b49      	ldr	r3, [pc, #292]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004b48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b4a:	f003 0302 	and.w	r3, r3, #2
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d0ee      	beq.n	8004b30 <HAL_RCC_OscConfig+0x334>
 8004b52:	e014      	b.n	8004b7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b54:	f7fe fede 	bl	8003914 <HAL_GetTick>
 8004b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b5a:	e00a      	b.n	8004b72 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b5c:	f7fe feda 	bl	8003914 <HAL_GetTick>
 8004b60:	4602      	mov	r2, r0
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e0b5      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b72:	4b3e      	ldr	r3, [pc, #248]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1ee      	bne.n	8004b5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b7e:	7dfb      	ldrb	r3, [r7, #23]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d105      	bne.n	8004b90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b84:	4b39      	ldr	r3, [pc, #228]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b88:	4a38      	ldr	r2, [pc, #224]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004b8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b8e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f000 80a1 	beq.w	8004cdc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b9a:	4b34      	ldr	r3, [pc, #208]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f003 030c 	and.w	r3, r3, #12
 8004ba2:	2b08      	cmp	r3, #8
 8004ba4:	d05c      	beq.n	8004c60 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d141      	bne.n	8004c32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bae:	4b31      	ldr	r3, [pc, #196]	@ (8004c74 <HAL_RCC_OscConfig+0x478>)
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bb4:	f7fe feae 	bl	8003914 <HAL_GetTick>
 8004bb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bba:	e008      	b.n	8004bce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bbc:	f7fe feaa 	bl	8003914 <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	2b02      	cmp	r3, #2
 8004bc8:	d901      	bls.n	8004bce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	e087      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bce:	4b27      	ldr	r3, [pc, #156]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d1f0      	bne.n	8004bbc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	69da      	ldr	r2, [r3, #28]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a1b      	ldr	r3, [r3, #32]
 8004be2:	431a      	orrs	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be8:	019b      	lsls	r3, r3, #6
 8004bea:	431a      	orrs	r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bf0:	085b      	lsrs	r3, r3, #1
 8004bf2:	3b01      	subs	r3, #1
 8004bf4:	041b      	lsls	r3, r3, #16
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bfc:	061b      	lsls	r3, r3, #24
 8004bfe:	491b      	ldr	r1, [pc, #108]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c04:	4b1b      	ldr	r3, [pc, #108]	@ (8004c74 <HAL_RCC_OscConfig+0x478>)
 8004c06:	2201      	movs	r2, #1
 8004c08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c0a:	f7fe fe83 	bl	8003914 <HAL_GetTick>
 8004c0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c10:	e008      	b.n	8004c24 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c12:	f7fe fe7f 	bl	8003914 <HAL_GetTick>
 8004c16:	4602      	mov	r2, r0
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	2b02      	cmp	r3, #2
 8004c1e:	d901      	bls.n	8004c24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e05c      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c24:	4b11      	ldr	r3, [pc, #68]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d0f0      	beq.n	8004c12 <HAL_RCC_OscConfig+0x416>
 8004c30:	e054      	b.n	8004cdc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c32:	4b10      	ldr	r3, [pc, #64]	@ (8004c74 <HAL_RCC_OscConfig+0x478>)
 8004c34:	2200      	movs	r2, #0
 8004c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c38:	f7fe fe6c 	bl	8003914 <HAL_GetTick>
 8004c3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c3e:	e008      	b.n	8004c52 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c40:	f7fe fe68 	bl	8003914 <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b02      	cmp	r3, #2
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e045      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c52:	4b06      	ldr	r3, [pc, #24]	@ (8004c6c <HAL_RCC_OscConfig+0x470>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d1f0      	bne.n	8004c40 <HAL_RCC_OscConfig+0x444>
 8004c5e:	e03d      	b.n	8004cdc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d107      	bne.n	8004c78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e038      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
 8004c6c:	40023800 	.word	0x40023800
 8004c70:	40007000 	.word	0x40007000
 8004c74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c78:	4b1b      	ldr	r3, [pc, #108]	@ (8004ce8 <HAL_RCC_OscConfig+0x4ec>)
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d028      	beq.n	8004cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d121      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d11a      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ca8:	4013      	ands	r3, r2
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004cae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d111      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cbe:	085b      	lsrs	r3, r3, #1
 8004cc0:	3b01      	subs	r3, #1
 8004cc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d107      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d001      	beq.n	8004cdc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e000      	b.n	8004cde <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	40023800 	.word	0x40023800

08004cec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d101      	bne.n	8004d00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e0cc      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d00:	4b68      	ldr	r3, [pc, #416]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0307 	and.w	r3, r3, #7
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d90c      	bls.n	8004d28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d0e:	4b65      	ldr	r3, [pc, #404]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	b2d2      	uxtb	r2, r2
 8004d14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d16:	4b63      	ldr	r3, [pc, #396]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 0307 	and.w	r3, r3, #7
 8004d1e:	683a      	ldr	r2, [r7, #0]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d001      	beq.n	8004d28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e0b8      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d020      	beq.n	8004d76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0304 	and.w	r3, r3, #4
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d005      	beq.n	8004d4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d40:	4b59      	ldr	r3, [pc, #356]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	4a58      	ldr	r2, [pc, #352]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d46:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004d4a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0308 	and.w	r3, r3, #8
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d005      	beq.n	8004d64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d58:	4b53      	ldr	r3, [pc, #332]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	4a52      	ldr	r2, [pc, #328]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004d62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d64:	4b50      	ldr	r3, [pc, #320]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	494d      	ldr	r1, [pc, #308]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d044      	beq.n	8004e0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d107      	bne.n	8004d9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d8a:	4b47      	ldr	r3, [pc, #284]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d119      	bne.n	8004dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e07f      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d003      	beq.n	8004daa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004da6:	2b03      	cmp	r3, #3
 8004da8:	d107      	bne.n	8004dba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004daa:	4b3f      	ldr	r3, [pc, #252]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d109      	bne.n	8004dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e06f      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dba:	4b3b      	ldr	r3, [pc, #236]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 0302 	and.w	r3, r3, #2
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e067      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dca:	4b37      	ldr	r3, [pc, #220]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f023 0203 	bic.w	r2, r3, #3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	4934      	ldr	r1, [pc, #208]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ddc:	f7fe fd9a 	bl	8003914 <HAL_GetTick>
 8004de0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004de2:	e00a      	b.n	8004dfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004de4:	f7fe fd96 	bl	8003914 <HAL_GetTick>
 8004de8:	4602      	mov	r2, r0
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d901      	bls.n	8004dfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e04f      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dfa:	4b2b      	ldr	r3, [pc, #172]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f003 020c 	and.w	r2, r3, #12
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	009b      	lsls	r3, r3, #2
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d1eb      	bne.n	8004de4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e0c:	4b25      	ldr	r3, [pc, #148]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0307 	and.w	r3, r3, #7
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d20c      	bcs.n	8004e34 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e1a:	4b22      	ldr	r3, [pc, #136]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e1c:	683a      	ldr	r2, [r7, #0]
 8004e1e:	b2d2      	uxtb	r2, r2
 8004e20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e22:	4b20      	ldr	r3, [pc, #128]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0307 	and.w	r3, r3, #7
 8004e2a:	683a      	ldr	r2, [r7, #0]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d001      	beq.n	8004e34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e032      	b.n	8004e9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0304 	and.w	r3, r3, #4
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d008      	beq.n	8004e52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e40:	4b19      	ldr	r3, [pc, #100]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	4916      	ldr	r1, [pc, #88]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0308 	and.w	r3, r3, #8
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d009      	beq.n	8004e72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e5e:	4b12      	ldr	r3, [pc, #72]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	00db      	lsls	r3, r3, #3
 8004e6c:	490e      	ldr	r1, [pc, #56]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e72:	f000 f821 	bl	8004eb8 <HAL_RCC_GetSysClockFreq>
 8004e76:	4602      	mov	r2, r0
 8004e78:	4b0b      	ldr	r3, [pc, #44]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	091b      	lsrs	r3, r3, #4
 8004e7e:	f003 030f 	and.w	r3, r3, #15
 8004e82:	490a      	ldr	r1, [pc, #40]	@ (8004eac <HAL_RCC_ClockConfig+0x1c0>)
 8004e84:	5ccb      	ldrb	r3, [r1, r3]
 8004e86:	fa22 f303 	lsr.w	r3, r2, r3
 8004e8a:	4a09      	ldr	r2, [pc, #36]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004e8e:	4b09      	ldr	r3, [pc, #36]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7fe fcfa 	bl	800388c <HAL_InitTick>

  return HAL_OK;
 8004e98:	2300      	movs	r3, #0
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3710      	adds	r7, #16
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	40023c00 	.word	0x40023c00
 8004ea8:	40023800 	.word	0x40023800
 8004eac:	0800de20 	.word	0x0800de20
 8004eb0:	2000000c 	.word	0x2000000c
 8004eb4:	20000010 	.word	0x20000010

08004eb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ebc:	b094      	sub	sp, #80	@ 0x50
 8004ebe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ed0:	4b79      	ldr	r3, [pc, #484]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f003 030c 	and.w	r3, r3, #12
 8004ed8:	2b08      	cmp	r3, #8
 8004eda:	d00d      	beq.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x40>
 8004edc:	2b08      	cmp	r3, #8
 8004ede:	f200 80e1 	bhi.w	80050a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d002      	beq.n	8004eec <HAL_RCC_GetSysClockFreq+0x34>
 8004ee6:	2b04      	cmp	r3, #4
 8004ee8:	d003      	beq.n	8004ef2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004eea:	e0db      	b.n	80050a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004eec:	4b73      	ldr	r3, [pc, #460]	@ (80050bc <HAL_RCC_GetSysClockFreq+0x204>)
 8004eee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ef0:	e0db      	b.n	80050aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ef2:	4b73      	ldr	r3, [pc, #460]	@ (80050c0 <HAL_RCC_GetSysClockFreq+0x208>)
 8004ef4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ef6:	e0d8      	b.n	80050aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ef8:	4b6f      	ldr	r3, [pc, #444]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f00:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f02:	4b6d      	ldr	r3, [pc, #436]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d063      	beq.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f0e:	4b6a      	ldr	r3, [pc, #424]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	099b      	lsrs	r3, r3, #6
 8004f14:	2200      	movs	r2, #0
 8004f16:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f18:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f20:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f22:	2300      	movs	r3, #0
 8004f24:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f26:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004f2a:	4622      	mov	r2, r4
 8004f2c:	462b      	mov	r3, r5
 8004f2e:	f04f 0000 	mov.w	r0, #0
 8004f32:	f04f 0100 	mov.w	r1, #0
 8004f36:	0159      	lsls	r1, r3, #5
 8004f38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f3c:	0150      	lsls	r0, r2, #5
 8004f3e:	4602      	mov	r2, r0
 8004f40:	460b      	mov	r3, r1
 8004f42:	4621      	mov	r1, r4
 8004f44:	1a51      	subs	r1, r2, r1
 8004f46:	6139      	str	r1, [r7, #16]
 8004f48:	4629      	mov	r1, r5
 8004f4a:	eb63 0301 	sbc.w	r3, r3, r1
 8004f4e:	617b      	str	r3, [r7, #20]
 8004f50:	f04f 0200 	mov.w	r2, #0
 8004f54:	f04f 0300 	mov.w	r3, #0
 8004f58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f5c:	4659      	mov	r1, fp
 8004f5e:	018b      	lsls	r3, r1, #6
 8004f60:	4651      	mov	r1, sl
 8004f62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f66:	4651      	mov	r1, sl
 8004f68:	018a      	lsls	r2, r1, #6
 8004f6a:	4651      	mov	r1, sl
 8004f6c:	ebb2 0801 	subs.w	r8, r2, r1
 8004f70:	4659      	mov	r1, fp
 8004f72:	eb63 0901 	sbc.w	r9, r3, r1
 8004f76:	f04f 0200 	mov.w	r2, #0
 8004f7a:	f04f 0300 	mov.w	r3, #0
 8004f7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f8a:	4690      	mov	r8, r2
 8004f8c:	4699      	mov	r9, r3
 8004f8e:	4623      	mov	r3, r4
 8004f90:	eb18 0303 	adds.w	r3, r8, r3
 8004f94:	60bb      	str	r3, [r7, #8]
 8004f96:	462b      	mov	r3, r5
 8004f98:	eb49 0303 	adc.w	r3, r9, r3
 8004f9c:	60fb      	str	r3, [r7, #12]
 8004f9e:	f04f 0200 	mov.w	r2, #0
 8004fa2:	f04f 0300 	mov.w	r3, #0
 8004fa6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004faa:	4629      	mov	r1, r5
 8004fac:	024b      	lsls	r3, r1, #9
 8004fae:	4621      	mov	r1, r4
 8004fb0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004fb4:	4621      	mov	r1, r4
 8004fb6:	024a      	lsls	r2, r1, #9
 8004fb8:	4610      	mov	r0, r2
 8004fba:	4619      	mov	r1, r3
 8004fbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fc4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004fc8:	f7fb f906 	bl	80001d8 <__aeabi_uldivmod>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	460b      	mov	r3, r1
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fd4:	e058      	b.n	8005088 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fd6:	4b38      	ldr	r3, [pc, #224]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	099b      	lsrs	r3, r3, #6
 8004fdc:	2200      	movs	r2, #0
 8004fde:	4618      	mov	r0, r3
 8004fe0:	4611      	mov	r1, r2
 8004fe2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004fe6:	623b      	str	r3, [r7, #32]
 8004fe8:	2300      	movs	r3, #0
 8004fea:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ff0:	4642      	mov	r2, r8
 8004ff2:	464b      	mov	r3, r9
 8004ff4:	f04f 0000 	mov.w	r0, #0
 8004ff8:	f04f 0100 	mov.w	r1, #0
 8004ffc:	0159      	lsls	r1, r3, #5
 8004ffe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005002:	0150      	lsls	r0, r2, #5
 8005004:	4602      	mov	r2, r0
 8005006:	460b      	mov	r3, r1
 8005008:	4641      	mov	r1, r8
 800500a:	ebb2 0a01 	subs.w	sl, r2, r1
 800500e:	4649      	mov	r1, r9
 8005010:	eb63 0b01 	sbc.w	fp, r3, r1
 8005014:	f04f 0200 	mov.w	r2, #0
 8005018:	f04f 0300 	mov.w	r3, #0
 800501c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005020:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005024:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005028:	ebb2 040a 	subs.w	r4, r2, sl
 800502c:	eb63 050b 	sbc.w	r5, r3, fp
 8005030:	f04f 0200 	mov.w	r2, #0
 8005034:	f04f 0300 	mov.w	r3, #0
 8005038:	00eb      	lsls	r3, r5, #3
 800503a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800503e:	00e2      	lsls	r2, r4, #3
 8005040:	4614      	mov	r4, r2
 8005042:	461d      	mov	r5, r3
 8005044:	4643      	mov	r3, r8
 8005046:	18e3      	adds	r3, r4, r3
 8005048:	603b      	str	r3, [r7, #0]
 800504a:	464b      	mov	r3, r9
 800504c:	eb45 0303 	adc.w	r3, r5, r3
 8005050:	607b      	str	r3, [r7, #4]
 8005052:	f04f 0200 	mov.w	r2, #0
 8005056:	f04f 0300 	mov.w	r3, #0
 800505a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800505e:	4629      	mov	r1, r5
 8005060:	028b      	lsls	r3, r1, #10
 8005062:	4621      	mov	r1, r4
 8005064:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005068:	4621      	mov	r1, r4
 800506a:	028a      	lsls	r2, r1, #10
 800506c:	4610      	mov	r0, r2
 800506e:	4619      	mov	r1, r3
 8005070:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005072:	2200      	movs	r2, #0
 8005074:	61bb      	str	r3, [r7, #24]
 8005076:	61fa      	str	r2, [r7, #28]
 8005078:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800507c:	f7fb f8ac 	bl	80001d8 <__aeabi_uldivmod>
 8005080:	4602      	mov	r2, r0
 8005082:	460b      	mov	r3, r1
 8005084:	4613      	mov	r3, r2
 8005086:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005088:	4b0b      	ldr	r3, [pc, #44]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	0c1b      	lsrs	r3, r3, #16
 800508e:	f003 0303 	and.w	r3, r3, #3
 8005092:	3301      	adds	r3, #1
 8005094:	005b      	lsls	r3, r3, #1
 8005096:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005098:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800509a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800509c:	fbb2 f3f3 	udiv	r3, r2, r3
 80050a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050a2:	e002      	b.n	80050aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050a4:	4b05      	ldr	r3, [pc, #20]	@ (80050bc <HAL_RCC_GetSysClockFreq+0x204>)
 80050a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3750      	adds	r7, #80	@ 0x50
 80050b0:	46bd      	mov	sp, r7
 80050b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050b6:	bf00      	nop
 80050b8:	40023800 	.word	0x40023800
 80050bc:	00f42400 	.word	0x00f42400
 80050c0:	007a1200 	.word	0x007a1200

080050c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050c4:	b480      	push	{r7}
 80050c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050c8:	4b03      	ldr	r3, [pc, #12]	@ (80050d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80050ca:	681b      	ldr	r3, [r3, #0]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	2000000c 	.word	0x2000000c

080050dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050e0:	f7ff fff0 	bl	80050c4 <HAL_RCC_GetHCLKFreq>
 80050e4:	4602      	mov	r2, r0
 80050e6:	4b05      	ldr	r3, [pc, #20]	@ (80050fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	0a9b      	lsrs	r3, r3, #10
 80050ec:	f003 0307 	and.w	r3, r3, #7
 80050f0:	4903      	ldr	r1, [pc, #12]	@ (8005100 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050f2:	5ccb      	ldrb	r3, [r1, r3]
 80050f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	40023800 	.word	0x40023800
 8005100:	0800de30 	.word	0x0800de30

08005104 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005108:	f7ff ffdc 	bl	80050c4 <HAL_RCC_GetHCLKFreq>
 800510c:	4602      	mov	r2, r0
 800510e:	4b05      	ldr	r3, [pc, #20]	@ (8005124 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	0b5b      	lsrs	r3, r3, #13
 8005114:	f003 0307 	and.w	r3, r3, #7
 8005118:	4903      	ldr	r1, [pc, #12]	@ (8005128 <HAL_RCC_GetPCLK2Freq+0x24>)
 800511a:	5ccb      	ldrb	r3, [r1, r3]
 800511c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005120:	4618      	mov	r0, r3
 8005122:	bd80      	pop	{r7, pc}
 8005124:	40023800 	.word	0x40023800
 8005128:	0800de30 	.word	0x0800de30

0800512c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b082      	sub	sp, #8
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e022      	b.n	8005184 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005144:	b2db      	uxtb	r3, r3
 8005146:	2b00      	cmp	r3, #0
 8005148:	d105      	bne.n	8005156 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f7fe f8af 	bl	80032b4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2203      	movs	r2, #3
 800515a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 f814 	bl	800518c <HAL_SD_InitCard>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d001      	beq.n	800516e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e00a      	b.n	8005184 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2201      	movs	r2, #1
 800517e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800518c:	b5b0      	push	{r4, r5, r7, lr}
 800518e:	b08e      	sub	sp, #56	@ 0x38
 8005190:	af04      	add	r7, sp, #16
 8005192:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005194:	2300      	movs	r3, #0
 8005196:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005198:	2300      	movs	r3, #0
 800519a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800519c:	2300      	movs	r3, #0
 800519e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80051a0:	2300      	movs	r3, #0
 80051a2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80051a4:	2300      	movs	r3, #0
 80051a6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80051a8:	2376      	movs	r3, #118	@ 0x76
 80051aa:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681d      	ldr	r5, [r3, #0]
 80051b0:	466c      	mov	r4, sp
 80051b2:	f107 0314 	add.w	r3, r7, #20
 80051b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80051ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80051be:	f107 0308 	add.w	r3, r7, #8
 80051c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051c4:	4628      	mov	r0, r5
 80051c6:	f003 ff43 	bl	8009050 <SDIO_Init>
 80051ca:	4603      	mov	r3, r0
 80051cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 80051d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d001      	beq.n	80051dc <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e04f      	b.n	800527c <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80051dc:	4b29      	ldr	r3, [pc, #164]	@ (8005284 <HAL_SD_InitCard+0xf8>)
 80051de:	2200      	movs	r2, #0
 80051e0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f003 ff7b 	bl	80090e2 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80051ec:	4b25      	ldr	r3, [pc, #148]	@ (8005284 <HAL_SD_InitCard+0xf8>)
 80051ee:	2201      	movs	r2, #1
 80051f0:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80051f2:	2002      	movs	r0, #2
 80051f4:	f7fe fb9a 	bl	800392c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 fe79 	bl	8005ef0 <SD_PowerON>
 80051fe:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005200:	6a3b      	ldr	r3, [r7, #32]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d00b      	beq.n	800521e <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005212:	6a3b      	ldr	r3, [r7, #32]
 8005214:	431a      	orrs	r2, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e02e      	b.n	800527c <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 fd98 	bl	8005d54 <SD_InitCard>
 8005224:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005226:	6a3b      	ldr	r3, [r7, #32]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d00b      	beq.n	8005244 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005238:	6a3b      	ldr	r3, [r7, #32]
 800523a:	431a      	orrs	r2, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e01b      	b.n	800527c <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800524c:	4618      	mov	r0, r3
 800524e:	f003 ffda 	bl	8009206 <SDMMC_CmdBlockLength>
 8005252:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005254:	6a3b      	ldr	r3, [r7, #32]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00f      	beq.n	800527a <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a0a      	ldr	r2, [pc, #40]	@ (8005288 <HAL_SD_InitCard+0xfc>)
 8005260:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005266:	6a3b      	ldr	r3, [r7, #32]
 8005268:	431a      	orrs	r2, r3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e000      	b.n	800527c <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3728      	adds	r7, #40	@ 0x28
 8005280:	46bd      	mov	sp, r7
 8005282:	bdb0      	pop	{r4, r5, r7, pc}
 8005284:	422580a0 	.word	0x422580a0
 8005288:	004005ff 	.word	0x004005ff

0800528c <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b092      	sub	sp, #72	@ 0x48
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
 8005298:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800529a:	f7fe fb3b 	bl	8003914 <HAL_GetTick>
 800529e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d107      	bne.n	80052be <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e1c5      	b.n	800564a <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	f040 81b8 	bne.w	800563c <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80052d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	441a      	add	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052dc:	429a      	cmp	r2, r3
 80052de:	d907      	bls.n	80052f0 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e1ac      	b.n	800564a <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2203      	movs	r2, #3
 80052f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2200      	movs	r2, #0
 80052fe:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005304:	2b01      	cmp	r3, #1
 8005306:	d002      	beq.n	800530e <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8005308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800530a:	025b      	lsls	r3, r3, #9
 800530c:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800530e:	f04f 33ff 	mov.w	r3, #4294967295
 8005312:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	025b      	lsls	r3, r3, #9
 8005318:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800531a:	2390      	movs	r3, #144	@ 0x90
 800531c:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800531e:	2302      	movs	r3, #2
 8005320:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005322:	2300      	movs	r3, #0
 8005324:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8005326:	2301      	movs	r3, #1
 8005328:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f107 0214 	add.w	r2, r7, #20
 8005332:	4611      	mov	r1, r2
 8005334:	4618      	mov	r0, r3
 8005336:	f003 ff3a 	bl	80091ae <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d90a      	bls.n	8005356 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2202      	movs	r2, #2
 8005344:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800534c:	4618      	mov	r0, r3
 800534e:	f003 ff9e 	bl	800928e <SDMMC_CmdReadMultiBlock>
 8005352:	6478      	str	r0, [r7, #68]	@ 0x44
 8005354:	e009      	b.n	800536a <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2201      	movs	r2, #1
 800535a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005362:	4618      	mov	r0, r3
 8005364:	f003 ff71 	bl	800924a <SDMMC_CmdReadSingleBlock>
 8005368:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800536a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800536c:	2b00      	cmp	r3, #0
 800536e:	d012      	beq.n	8005396 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a7e      	ldr	r2, [pc, #504]	@ (8005570 <HAL_SD_ReadBlocks+0x2e4>)
 8005376:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800537c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800537e:	431a      	orrs	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2200      	movs	r2, #0
 8005390:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e159      	b.n	800564a <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800539a:	e061      	b.n	8005460 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d03c      	beq.n	8005424 <HAL_SD_ReadBlocks+0x198>
 80053aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d039      	beq.n	8005424 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80053b0:	2300      	movs	r3, #0
 80053b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80053b4:	e033      	b.n	800541e <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4618      	mov	r0, r3
 80053bc:	f003 fe73 	bl	80090a6 <SDIO_ReadFIFO>
 80053c0:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80053c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053c4:	b2da      	uxtb	r2, r3
 80053c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053c8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80053ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053cc:	3301      	adds	r3, #1
 80053ce:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80053d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053d2:	3b01      	subs	r3, #1
 80053d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80053d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053d8:	0a1b      	lsrs	r3, r3, #8
 80053da:	b2da      	uxtb	r2, r3
 80053dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053de:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80053e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053e2:	3301      	adds	r3, #1
 80053e4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80053e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053e8:	3b01      	subs	r3, #1
 80053ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80053ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ee:	0c1b      	lsrs	r3, r3, #16
 80053f0:	b2da      	uxtb	r2, r3
 80053f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053f4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80053f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053f8:	3301      	adds	r3, #1
 80053fa:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80053fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053fe:	3b01      	subs	r3, #1
 8005400:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8005402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005404:	0e1b      	lsrs	r3, r3, #24
 8005406:	b2da      	uxtb	r2, r3
 8005408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800540a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800540c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800540e:	3301      	adds	r3, #1
 8005410:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8005412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005414:	3b01      	subs	r3, #1
 8005416:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 8005418:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800541a:	3301      	adds	r3, #1
 800541c:	643b      	str	r3, [r7, #64]	@ 0x40
 800541e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005420:	2b07      	cmp	r3, #7
 8005422:	d9c8      	bls.n	80053b6 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005424:	f7fe fa76 	bl	8003914 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005430:	429a      	cmp	r2, r3
 8005432:	d902      	bls.n	800543a <HAL_SD_ReadBlocks+0x1ae>
 8005434:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005436:	2b00      	cmp	r3, #0
 8005438:	d112      	bne.n	8005460 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a4c      	ldr	r2, [pc, #304]	@ (8005570 <HAL_SD_ReadBlocks+0x2e4>)
 8005440:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005446:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2201      	movs	r2, #1
 8005452:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e0f4      	b.n	800564a <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005466:	f240 332a 	movw	r3, #810	@ 0x32a
 800546a:	4013      	ands	r3, r2
 800546c:	2b00      	cmp	r3, #0
 800546e:	d095      	beq.n	800539c <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800547a:	2b00      	cmp	r3, #0
 800547c:	d022      	beq.n	80054c4 <HAL_SD_ReadBlocks+0x238>
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	2b01      	cmp	r3, #1
 8005482:	d91f      	bls.n	80054c4 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005488:	2b03      	cmp	r3, #3
 800548a:	d01b      	beq.n	80054c4 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4618      	mov	r0, r3
 8005492:	f003 ff63 	bl	800935c <SDMMC_CmdStopTransfer>
 8005496:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005498:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800549a:	2b00      	cmp	r3, #0
 800549c:	d012      	beq.n	80054c4 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a33      	ldr	r2, [pc, #204]	@ (8005570 <HAL_SD_ReadBlocks+0x2e4>)
 80054a4:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054ac:	431a      	orrs	r2, r3
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e0c2      	b.n	800564a <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054ca:	f003 0308 	and.w	r3, r3, #8
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d106      	bne.n	80054e0 <HAL_SD_ReadBlocks+0x254>
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d012      	beq.n	8005506 <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a22      	ldr	r2, [pc, #136]	@ (8005570 <HAL_SD_ReadBlocks+0x2e4>)
 80054e6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ec:	f043 0208 	orr.w	r2, r3, #8
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2200      	movs	r2, #0
 8005500:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e0a1      	b.n	800564a <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800550c:	f003 0302 	and.w	r3, r3, #2
 8005510:	2b00      	cmp	r3, #0
 8005512:	d012      	beq.n	800553a <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a15      	ldr	r2, [pc, #84]	@ (8005570 <HAL_SD_ReadBlocks+0x2e4>)
 800551a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005520:	f043 0202 	orr.w	r2, r3, #2
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e087      	b.n	800564a <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005540:	f003 0320 	and.w	r3, r3, #32
 8005544:	2b00      	cmp	r3, #0
 8005546:	d064      	beq.n	8005612 <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a08      	ldr	r2, [pc, #32]	@ (8005570 <HAL_SD_ReadBlocks+0x2e4>)
 800554e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005554:	f043 0220 	orr.w	r2, r3, #32
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2200      	movs	r2, #0
 8005568:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e06d      	b.n	800564a <HAL_SD_ReadBlocks+0x3be>
 800556e:	bf00      	nop
 8005570:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4618      	mov	r0, r3
 800557a:	f003 fd94 	bl	80090a6 <SDIO_ReadFIFO>
 800557e:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8005580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005582:	b2da      	uxtb	r2, r3
 8005584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005586:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800558a:	3301      	adds	r3, #1
 800558c:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800558e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005590:	3b01      	subs	r3, #1
 8005592:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005596:	0a1b      	lsrs	r3, r3, #8
 8005598:	b2da      	uxtb	r2, r3
 800559a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800559c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800559e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055a0:	3301      	adds	r3, #1
 80055a2:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80055a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055a6:	3b01      	subs	r3, #1
 80055a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80055aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ac:	0c1b      	lsrs	r3, r3, #16
 80055ae:	b2da      	uxtb	r2, r3
 80055b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055b2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80055b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055b6:	3301      	adds	r3, #1
 80055b8:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80055ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055bc:	3b01      	subs	r3, #1
 80055be:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80055c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055c2:	0e1b      	lsrs	r3, r3, #24
 80055c4:	b2da      	uxtb	r2, r3
 80055c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80055ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055cc:	3301      	adds	r3, #1
 80055ce:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80055d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055d2:	3b01      	subs	r3, #1
 80055d4:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80055d6:	f7fe f99d 	bl	8003914 <HAL_GetTick>
 80055da:	4602      	mov	r2, r0
 80055dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055de:	1ad3      	subs	r3, r2, r3
 80055e0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d902      	bls.n	80055ec <HAL_SD_ReadBlocks+0x360>
 80055e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d112      	bne.n	8005612 <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a18      	ldr	r2, [pc, #96]	@ (8005654 <HAL_SD_ReadBlocks+0x3c8>)
 80055f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055f8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e01b      	b.n	800564a <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005618:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d002      	beq.n	8005626 <HAL_SD_ReadBlocks+0x39a>
 8005620:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1a6      	bne.n	8005574 <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800562e:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8005638:	2300      	movs	r3, #0
 800563a:	e006      	b.n	800564a <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005640:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
  }
}
 800564a:	4618      	mov	r0, r3
 800564c:	3748      	adds	r7, #72	@ 0x48
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	004005ff 	.word	0x004005ff

08005658 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b092      	sub	sp, #72	@ 0x48
 800565c:	af00      	add	r7, sp, #0
 800565e:	60f8      	str	r0, [r7, #12]
 8005660:	60b9      	str	r1, [r7, #8]
 8005662:	607a      	str	r2, [r7, #4]
 8005664:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005666:	f7fe f955 	bl	8003914 <HAL_GetTick>
 800566a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d107      	bne.n	800568a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800567e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e16d      	b.n	8005966 <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b01      	cmp	r3, #1
 8005694:	f040 8160 	bne.w	8005958 <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2200      	movs	r2, #0
 800569c:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800569e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	441a      	add	r2, r3
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d907      	bls.n	80056bc <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e154      	b.n	8005966 <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2203      	movs	r2, #3
 80056c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2200      	movs	r2, #0
 80056ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d002      	beq.n	80056da <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80056d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056d6:	025b      	lsls	r3, r3, #9
 80056d8:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80056da:	f04f 33ff 	mov.w	r3, #4294967295
 80056de:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	025b      	lsls	r3, r3, #9
 80056e4:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80056e6:	2390      	movs	r3, #144	@ 0x90
 80056e8:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80056ea:	2300      	movs	r3, #0
 80056ec:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80056ee:	2300      	movs	r3, #0
 80056f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80056f2:	2301      	movs	r3, #1
 80056f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f107 0218 	add.w	r2, r7, #24
 80056fe:	4611      	mov	r1, r2
 8005700:	4618      	mov	r0, r3
 8005702:	f003 fd54 	bl	80091ae <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	2b01      	cmp	r3, #1
 800570a:	d90a      	bls.n	8005722 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2220      	movs	r2, #32
 8005710:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005718:	4618      	mov	r0, r3
 800571a:	f003 fdfc 	bl	8009316 <SDMMC_CmdWriteMultiBlock>
 800571e:	6478      	str	r0, [r7, #68]	@ 0x44
 8005720:	e009      	b.n	8005736 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2210      	movs	r2, #16
 8005726:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800572e:	4618      	mov	r0, r3
 8005730:	f003 fdcf 	bl	80092d2 <SDMMC_CmdWriteSingleBlock>
 8005734:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005736:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005738:	2b00      	cmp	r3, #0
 800573a:	d012      	beq.n	8005762 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a8b      	ldr	r2, [pc, #556]	@ (8005970 <HAL_SD_WriteBlocks+0x318>)
 8005742:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005748:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800574a:	431a      	orrs	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2200      	movs	r2, #0
 800575c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e101      	b.n	8005966 <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8005762:	69fb      	ldr	r3, [r7, #28]
 8005764:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005766:	e065      	b.n	8005834 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800576e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d040      	beq.n	80057f8 <HAL_SD_WriteBlocks+0x1a0>
 8005776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005778:	2b00      	cmp	r3, #0
 800577a:	d03d      	beq.n	80057f8 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800577c:	2300      	movs	r3, #0
 800577e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005780:	e037      	b.n	80057f2 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8005782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800578a:	3301      	adds	r3, #1
 800578c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800578e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005790:	3b01      	subs	r3, #1
 8005792:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8005794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	021a      	lsls	r2, r3, #8
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	4313      	orrs	r3, r2
 800579e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80057a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057a2:	3301      	adds	r3, #1
 80057a4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80057a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057a8:	3b01      	subs	r3, #1
 80057aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80057ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ae:	781b      	ldrb	r3, [r3, #0]
 80057b0:	041a      	lsls	r2, r3, #16
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80057b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ba:	3301      	adds	r3, #1
 80057bc:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80057be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057c0:	3b01      	subs	r3, #1
 80057c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80057c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	061a      	lsls	r2, r3, #24
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80057d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057d2:	3301      	adds	r3, #1
 80057d4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80057d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057d8:	3b01      	subs	r3, #1
 80057da:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f107 0214 	add.w	r2, r7, #20
 80057e4:	4611      	mov	r1, r2
 80057e6:	4618      	mov	r0, r3
 80057e8:	f003 fc6a 	bl	80090c0 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80057ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057ee:	3301      	adds	r3, #1
 80057f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80057f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057f4:	2b07      	cmp	r3, #7
 80057f6:	d9c4      	bls.n	8005782 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80057f8:	f7fe f88c 	bl	8003914 <HAL_GetTick>
 80057fc:	4602      	mov	r2, r0
 80057fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005804:	429a      	cmp	r2, r3
 8005806:	d902      	bls.n	800580e <HAL_SD_WriteBlocks+0x1b6>
 8005808:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800580a:	2b00      	cmp	r3, #0
 800580c:	d112      	bne.n	8005834 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a57      	ldr	r2, [pc, #348]	@ (8005970 <HAL_SD_WriteBlocks+0x318>)
 8005814:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800581a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800581c:	431a      	orrs	r2, r3
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e098      	b.n	8005966 <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800583a:	f240 331a 	movw	r3, #794	@ 0x31a
 800583e:	4013      	ands	r3, r2
 8005840:	2b00      	cmp	r3, #0
 8005842:	d091      	beq.n	8005768 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800584a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800584e:	2b00      	cmp	r3, #0
 8005850:	d022      	beq.n	8005898 <HAL_SD_WriteBlocks+0x240>
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d91f      	bls.n	8005898 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800585c:	2b03      	cmp	r3, #3
 800585e:	d01b      	beq.n	8005898 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4618      	mov	r0, r3
 8005866:	f003 fd79 	bl	800935c <SDMMC_CmdStopTransfer>
 800586a:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800586c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800586e:	2b00      	cmp	r3, #0
 8005870:	d012      	beq.n	8005898 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a3e      	ldr	r2, [pc, #248]	@ (8005970 <HAL_SD_WriteBlocks+0x318>)
 8005878:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800587e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005880:	431a      	orrs	r2, r3
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	e066      	b.n	8005966 <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800589e:	f003 0308 	and.w	r3, r3, #8
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d106      	bne.n	80058b4 <HAL_SD_WriteBlocks+0x25c>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d012      	beq.n	80058da <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a2d      	ldr	r2, [pc, #180]	@ (8005970 <HAL_SD_WriteBlocks+0x318>)
 80058ba:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c0:	f043 0208 	orr.w	r2, r3, #8
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e045      	b.n	8005966 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d012      	beq.n	800590e <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a20      	ldr	r2, [pc, #128]	@ (8005970 <HAL_SD_WriteBlocks+0x318>)
 80058ee:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f4:	f043 0202 	orr.w	r2, r3, #2
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e02b      	b.n	8005966 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005914:	f003 0310 	and.w	r3, r3, #16
 8005918:	2b00      	cmp	r3, #0
 800591a:	d012      	beq.n	8005942 <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a13      	ldr	r2, [pc, #76]	@ (8005970 <HAL_SD_WriteBlocks+0x318>)
 8005922:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005928:	f043 0210 	orr.w	r2, r3, #16
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e011      	b.n	8005966 <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f240 523a 	movw	r2, #1338	@ 0x53a
 800594a:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8005954:	2300      	movs	r3, #0
 8005956:	e006      	b.n	8005966 <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800595c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005964:	2301      	movs	r3, #1
  }
}
 8005966:	4618      	mov	r0, r3
 8005968:	3748      	adds	r7, #72	@ 0x48
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	004005ff 	.word	0x004005ff

08005974 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005982:	0f9b      	lsrs	r3, r3, #30
 8005984:	b2da      	uxtb	r2, r3
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800598e:	0e9b      	lsrs	r3, r3, #26
 8005990:	b2db      	uxtb	r3, r3
 8005992:	f003 030f 	and.w	r3, r3, #15
 8005996:	b2da      	uxtb	r2, r3
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059a0:	0e1b      	lsrs	r3, r3, #24
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	f003 0303 	and.w	r3, r3, #3
 80059a8:	b2da      	uxtb	r2, r3
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059b2:	0c1b      	lsrs	r3, r3, #16
 80059b4:	b2da      	uxtb	r2, r3
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059be:	0a1b      	lsrs	r3, r3, #8
 80059c0:	b2da      	uxtb	r2, r3
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059ca:	b2da      	uxtb	r2, r3
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059d4:	0d1b      	lsrs	r3, r3, #20
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059e0:	0c1b      	lsrs	r3, r3, #16
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	f003 030f 	and.w	r3, r3, #15
 80059e8:	b2da      	uxtb	r2, r3
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059f2:	0bdb      	lsrs	r3, r3, #15
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	b2da      	uxtb	r2, r3
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a04:	0b9b      	lsrs	r3, r3, #14
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	f003 0301 	and.w	r3, r3, #1
 8005a0c:	b2da      	uxtb	r2, r3
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a16:	0b5b      	lsrs	r3, r3, #13
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	b2da      	uxtb	r2, r3
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a28:	0b1b      	lsrs	r3, r3, #12
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	f003 0301 	and.w	r3, r3, #1
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d163      	bne.n	8005b0c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a48:	009a      	lsls	r2, r3, #2
 8005a4a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005a4e:	4013      	ands	r3, r2
 8005a50:	687a      	ldr	r2, [r7, #4]
 8005a52:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8005a54:	0f92      	lsrs	r2, r2, #30
 8005a56:	431a      	orrs	r2, r3
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a60:	0edb      	lsrs	r3, r3, #27
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	f003 0307 	and.w	r3, r3, #7
 8005a68:	b2da      	uxtb	r2, r3
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a72:	0e1b      	lsrs	r3, r3, #24
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	f003 0307 	and.w	r3, r3, #7
 8005a7a:	b2da      	uxtb	r2, r3
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a84:	0d5b      	lsrs	r3, r3, #21
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	f003 0307 	and.w	r3, r3, #7
 8005a8c:	b2da      	uxtb	r2, r3
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a96:	0c9b      	lsrs	r3, r3, #18
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	f003 0307 	and.w	r3, r3, #7
 8005a9e:	b2da      	uxtb	r2, r3
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005aa8:	0bdb      	lsrs	r3, r3, #15
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	f003 0307 	and.w	r3, r3, #7
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	1c5a      	adds	r2, r3, #1
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	7e1b      	ldrb	r3, [r3, #24]
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	f003 0307 	and.w	r3, r3, #7
 8005aca:	3302      	adds	r3, #2
 8005acc:	2201      	movs	r2, #1
 8005ace:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005ad6:	fb03 f202 	mul.w	r2, r3, r2
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	7a1b      	ldrb	r3, [r3, #8]
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	f003 030f 	and.w	r3, r3, #15
 8005ae8:	2201      	movs	r2, #1
 8005aea:	409a      	lsls	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8005af8:	0a52      	lsrs	r2, r2, #9
 8005afa:	fb03 f202 	mul.w	r2, r3, r2
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b08:	661a      	str	r2, [r3, #96]	@ 0x60
 8005b0a:	e031      	b.n	8005b70 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d11d      	bne.n	8005b50 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b18:	041b      	lsls	r3, r3, #16
 8005b1a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b22:	0c1b      	lsrs	r3, r3, #16
 8005b24:	431a      	orrs	r2, r3
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	3301      	adds	r3, #1
 8005b30:	029a      	lsls	r2, r3, #10
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b44:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	661a      	str	r2, [r3, #96]	@ 0x60
 8005b4e:	e00f      	b.n	8005b70 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a58      	ldr	r2, [pc, #352]	@ (8005cb8 <HAL_SD_GetCardCSD+0x344>)
 8005b56:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b5c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e09d      	b.n	8005cac <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b74:	0b9b      	lsrs	r3, r3, #14
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	f003 0301 	and.w	r3, r3, #1
 8005b7c:	b2da      	uxtb	r2, r3
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b86:	09db      	lsrs	r3, r3, #7
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b8e:	b2da      	uxtb	r2, r3
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b9e:	b2da      	uxtb	r2, r3
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ba8:	0fdb      	lsrs	r3, r3, #31
 8005baa:	b2da      	uxtb	r2, r3
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bb4:	0f5b      	lsrs	r3, r3, #29
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	f003 0303 	and.w	r3, r3, #3
 8005bbc:	b2da      	uxtb	r2, r3
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bc6:	0e9b      	lsrs	r3, r3, #26
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	f003 0307 	and.w	r3, r3, #7
 8005bce:	b2da      	uxtb	r2, r3
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bd8:	0d9b      	lsrs	r3, r3, #22
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	f003 030f 	and.w	r3, r3, #15
 8005be0:	b2da      	uxtb	r2, r3
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bea:	0d5b      	lsrs	r3, r3, #21
 8005bec:	b2db      	uxtb	r3, r3
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	b2da      	uxtb	r2, r3
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c06:	0c1b      	lsrs	r3, r3, #16
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	b2da      	uxtb	r2, r3
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c1a:	0bdb      	lsrs	r3, r3, #15
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	b2da      	uxtb	r2, r3
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c2e:	0b9b      	lsrs	r3, r3, #14
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	b2da      	uxtb	r2, r3
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c42:	0b5b      	lsrs	r3, r3, #13
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	f003 0301 	and.w	r3, r3, #1
 8005c4a:	b2da      	uxtb	r2, r3
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c56:	0b1b      	lsrs	r3, r3, #12
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c6a:	0a9b      	lsrs	r3, r3, #10
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	f003 0303 	and.w	r3, r3, #3
 8005c72:	b2da      	uxtb	r2, r3
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c7e:	0a1b      	lsrs	r3, r3, #8
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	f003 0303 	and.w	r3, r3, #3
 8005c86:	b2da      	uxtb	r2, r3
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c92:	085b      	lsrs	r3, r3, #1
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c9a:	b2da      	uxtb	r2, r3
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8005caa:	2300      	movs	r3, #0
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	370c      	adds	r7, #12
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr
 8005cb8:	004005ff 	.word	0x004005ff

08005cbc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005d06:	2300      	movs	r3, #0
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b086      	sub	sp, #24
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005d20:	f107 030c 	add.w	r3, r7, #12
 8005d24:	4619      	mov	r1, r3
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 f970 	bl	800600c <SD_SendStatus>
 8005d2c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d005      	beq.n	8005d40 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	431a      	orrs	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	0a5b      	lsrs	r3, r3, #9
 8005d44:	f003 030f 	and.w	r3, r3, #15
 8005d48:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8005d4a:	693b      	ldr	r3, [r7, #16]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3718      	adds	r7, #24
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005d54:	b5b0      	push	{r4, r5, r7, lr}
 8005d56:	b094      	sub	sp, #80	@ 0x50
 8005d58:	af04      	add	r7, sp, #16
 8005d5a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4618      	mov	r0, r3
 8005d66:	f003 f9ca 	bl	80090fe <SDIO_GetPowerState>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d102      	bne.n	8005d76 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005d70:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005d74:	e0b8      	b.n	8005ee8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d7a:	2b03      	cmp	r3, #3
 8005d7c:	d02f      	beq.n	8005dde <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4618      	mov	r0, r3
 8005d84:	f003 fbb1 	bl	80094ea <SDMMC_CmdSendCID>
 8005d88:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005d8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d001      	beq.n	8005d94 <SD_InitCard+0x40>
    {
      return errorstate;
 8005d90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d92:	e0a9      	b.n	8005ee8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2100      	movs	r1, #0
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f003 f9f4 	bl	8009188 <SDIO_GetResponse>
 8005da0:	4602      	mov	r2, r0
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2104      	movs	r1, #4
 8005dac:	4618      	mov	r0, r3
 8005dae:	f003 f9eb 	bl	8009188 <SDIO_GetResponse>
 8005db2:	4602      	mov	r2, r0
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2108      	movs	r1, #8
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f003 f9e2 	bl	8009188 <SDIO_GetResponse>
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	210c      	movs	r1, #12
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f003 f9d9 	bl	8009188 <SDIO_GetResponse>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005de2:	2b03      	cmp	r3, #3
 8005de4:	d00d      	beq.n	8005e02 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f107 020e 	add.w	r2, r7, #14
 8005dee:	4611      	mov	r1, r2
 8005df0:	4618      	mov	r0, r3
 8005df2:	f003 fbb7 	bl	8009564 <SDMMC_CmdSetRelAdd>
 8005df6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d001      	beq.n	8005e02 <SD_InitCard+0xae>
    {
      return errorstate;
 8005dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e00:	e072      	b.n	8005ee8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e06:	2b03      	cmp	r3, #3
 8005e08:	d036      	beq.n	8005e78 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005e0a:	89fb      	ldrh	r3, [r7, #14]
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e1a:	041b      	lsls	r3, r3, #16
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	4610      	mov	r0, r2
 8005e20:	f003 fb81 	bl	8009526 <SDMMC_CmdSendCSD>
 8005e24:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d001      	beq.n	8005e30 <SD_InitCard+0xdc>
    {
      return errorstate;
 8005e2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e2e:	e05b      	b.n	8005ee8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	2100      	movs	r1, #0
 8005e36:	4618      	mov	r0, r3
 8005e38:	f003 f9a6 	bl	8009188 <SDIO_GetResponse>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	2104      	movs	r1, #4
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f003 f99d 	bl	8009188 <SDIO_GetResponse>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	2108      	movs	r1, #8
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f003 f994 	bl	8009188 <SDIO_GetResponse>
 8005e60:	4602      	mov	r2, r0
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	210c      	movs	r1, #12
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f003 f98b 	bl	8009188 <SDIO_GetResponse>
 8005e72:	4602      	mov	r2, r0
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2104      	movs	r1, #4
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f003 f982 	bl	8009188 <SDIO_GetResponse>
 8005e84:	4603      	mov	r3, r0
 8005e86:	0d1a      	lsrs	r2, r3, #20
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005e8c:	f107 0310 	add.w	r3, r7, #16
 8005e90:	4619      	mov	r1, r3
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f7ff fd6e 	bl	8005974 <HAL_SD_GetCardCSD>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d002      	beq.n	8005ea4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005e9e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005ea2:	e021      	b.n	8005ee8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6819      	ldr	r1, [r3, #0]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005eac:	041b      	lsls	r3, r3, #16
 8005eae:	2200      	movs	r2, #0
 8005eb0:	461c      	mov	r4, r3
 8005eb2:	4615      	mov	r5, r2
 8005eb4:	4622      	mov	r2, r4
 8005eb6:	462b      	mov	r3, r5
 8005eb8:	4608      	mov	r0, r1
 8005eba:	f003 fa71 	bl	80093a0 <SDMMC_CmdSelDesel>
 8005ebe:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <SD_InitCard+0x176>
  {
    return errorstate;
 8005ec6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ec8:	e00e      	b.n	8005ee8 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681d      	ldr	r5, [r3, #0]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	466c      	mov	r4, sp
 8005ed2:	f103 0210 	add.w	r2, r3, #16
 8005ed6:	ca07      	ldmia	r2, {r0, r1, r2}
 8005ed8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005edc:	3304      	adds	r3, #4
 8005ede:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ee0:	4628      	mov	r0, r5
 8005ee2:	f003 f8b5 	bl	8009050 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005ee6:	2300      	movs	r3, #0
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3740      	adds	r7, #64	@ 0x40
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bdb0      	pop	{r4, r5, r7, pc}

08005ef0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b086      	sub	sp, #24
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005efc:	2300      	movs	r3, #0
 8005efe:	617b      	str	r3, [r7, #20]
 8005f00:	2300      	movs	r3, #0
 8005f02:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f003 fa6c 	bl	80093e6 <SDMMC_CmdGoIdleState>
 8005f0e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d001      	beq.n	8005f1a <SD_PowerON+0x2a>
  {
    return errorstate;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	e072      	b.n	8006000 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f003 fa7f 	bl	8009422 <SDMMC_CmdOperCond>
 8005f24:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00d      	beq.n	8005f48 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f003 fa55 	bl	80093e6 <SDMMC_CmdGoIdleState>
 8005f3c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d004      	beq.n	8005f4e <SD_PowerON+0x5e>
    {
      return errorstate;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	e05b      	b.n	8006000 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d137      	bne.n	8005fc6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2100      	movs	r1, #0
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f003 fa7f 	bl	8009460 <SDMMC_CmdAppCommand>
 8005f62:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d02d      	beq.n	8005fc6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f6a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005f6e:	e047      	b.n	8006000 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2100      	movs	r1, #0
 8005f76:	4618      	mov	r0, r3
 8005f78:	f003 fa72 	bl	8009460 <SDMMC_CmdAppCommand>
 8005f7c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d001      	beq.n	8005f88 <SD_PowerON+0x98>
    {
      return errorstate;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	e03b      	b.n	8006000 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	491e      	ldr	r1, [pc, #120]	@ (8006008 <SD_PowerON+0x118>)
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f003 fa88 	bl	80094a4 <SDMMC_CmdAppOperCommand>
 8005f94:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d002      	beq.n	8005fa2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f9c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005fa0:	e02e      	b.n	8006000 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2100      	movs	r1, #0
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f003 f8ed 	bl	8009188 <SDIO_GetResponse>
 8005fae:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	0fdb      	lsrs	r3, r3, #31
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d101      	bne.n	8005fbc <SD_PowerON+0xcc>
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e000      	b.n	8005fbe <SD_PowerON+0xce>
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	613b      	str	r3, [r7, #16]

    count++;
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d802      	bhi.n	8005fd6 <SD_PowerON+0xe6>
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d0cc      	beq.n	8005f70 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d902      	bls.n	8005fe6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005fe0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005fe4:	e00c      	b.n	8006000 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d003      	beq.n	8005ff8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	645a      	str	r2, [r3, #68]	@ 0x44
 8005ff6:	e002      	b.n	8005ffe <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005ffe:	2300      	movs	r3, #0
}
 8006000:	4618      	mov	r0, r3
 8006002:	3718      	adds	r7, #24
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}
 8006008:	c1100000 	.word	0xc1100000

0800600c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d102      	bne.n	8006022 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800601c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006020:	e018      	b.n	8006054 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800602a:	041b      	lsls	r3, r3, #16
 800602c:	4619      	mov	r1, r3
 800602e:	4610      	mov	r0, r2
 8006030:	f003 fab9 	bl	80095a6 <SDMMC_CmdSendStatus>
 8006034:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d001      	beq.n	8006040 <SD_SendStatus+0x34>
  {
    return errorstate;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	e009      	b.n	8006054 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2100      	movs	r1, #0
 8006046:	4618      	mov	r0, r3
 8006048:	f003 f89e 	bl	8009188 <SDIO_GetResponse>
 800604c:	4602      	mov	r2, r0
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006052:	2300      	movs	r3, #0
}
 8006054:	4618      	mov	r0, r3
 8006056:	3710      	adds	r7, #16
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d101      	bne.n	800606e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e07b      	b.n	8006166 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006072:	2b00      	cmp	r3, #0
 8006074:	d108      	bne.n	8006088 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800607e:	d009      	beq.n	8006094 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	61da      	str	r2, [r3, #28]
 8006086:	e005      	b.n	8006094 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2200      	movs	r2, #0
 8006092:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d106      	bne.n	80060b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f7fd f97a 	bl	80033a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2202      	movs	r2, #2
 80060b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80060dc:	431a      	orrs	r2, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060e6:	431a      	orrs	r2, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	f003 0302 	and.w	r3, r3, #2
 80060f0:	431a      	orrs	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	431a      	orrs	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006104:	431a      	orrs	r2, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	69db      	ldr	r3, [r3, #28]
 800610a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a1b      	ldr	r3, [r3, #32]
 8006114:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006118:	ea42 0103 	orr.w	r1, r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006120:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	430a      	orrs	r2, r1
 800612a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	699b      	ldr	r3, [r3, #24]
 8006130:	0c1b      	lsrs	r3, r3, #16
 8006132:	f003 0104 	and.w	r1, r3, #4
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800613a:	f003 0210 	and.w	r2, r3, #16
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	430a      	orrs	r2, r1
 8006144:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	69da      	ldr	r2, [r3, #28]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006154:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3708      	adds	r7, #8
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800616e:	b580      	push	{r7, lr}
 8006170:	b088      	sub	sp, #32
 8006172:	af00      	add	r7, sp, #0
 8006174:	60f8      	str	r0, [r7, #12]
 8006176:	60b9      	str	r1, [r7, #8]
 8006178:	603b      	str	r3, [r7, #0]
 800617a:	4613      	mov	r3, r2
 800617c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800617e:	f7fd fbc9 	bl	8003914 <HAL_GetTick>
 8006182:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006184:	88fb      	ldrh	r3, [r7, #6]
 8006186:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800618e:	b2db      	uxtb	r3, r3
 8006190:	2b01      	cmp	r3, #1
 8006192:	d001      	beq.n	8006198 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006194:	2302      	movs	r3, #2
 8006196:	e12a      	b.n	80063ee <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d002      	beq.n	80061a4 <HAL_SPI_Transmit+0x36>
 800619e:	88fb      	ldrh	r3, [r7, #6]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d101      	bne.n	80061a8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	e122      	b.n	80063ee <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d101      	bne.n	80061b6 <HAL_SPI_Transmit+0x48>
 80061b2:	2302      	movs	r3, #2
 80061b4:	e11b      	b.n	80063ee <HAL_SPI_Transmit+0x280>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2203      	movs	r2, #3
 80061c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	68ba      	ldr	r2, [r7, #8]
 80061d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	88fa      	ldrh	r2, [r7, #6]
 80061d6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	88fa      	ldrh	r2, [r7, #6]
 80061dc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2200      	movs	r2, #0
 80061f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006204:	d10f      	bne.n	8006226 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006214:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006224:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006230:	2b40      	cmp	r3, #64	@ 0x40
 8006232:	d007      	beq.n	8006244 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006242:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800624c:	d152      	bne.n	80062f4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d002      	beq.n	800625c <HAL_SPI_Transmit+0xee>
 8006256:	8b7b      	ldrh	r3, [r7, #26]
 8006258:	2b01      	cmp	r3, #1
 800625a:	d145      	bne.n	80062e8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006260:	881a      	ldrh	r2, [r3, #0]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800626c:	1c9a      	adds	r2, r3, #2
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006276:	b29b      	uxth	r3, r3
 8006278:	3b01      	subs	r3, #1
 800627a:	b29a      	uxth	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006280:	e032      	b.n	80062e8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f003 0302 	and.w	r3, r3, #2
 800628c:	2b02      	cmp	r3, #2
 800628e:	d112      	bne.n	80062b6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006294:	881a      	ldrh	r2, [r3, #0]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062a0:	1c9a      	adds	r2, r3, #2
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	3b01      	subs	r3, #1
 80062ae:	b29a      	uxth	r2, r3
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80062b4:	e018      	b.n	80062e8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062b6:	f7fd fb2d 	bl	8003914 <HAL_GetTick>
 80062ba:	4602      	mov	r2, r0
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	1ad3      	subs	r3, r2, r3
 80062c0:	683a      	ldr	r2, [r7, #0]
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d803      	bhi.n	80062ce <HAL_SPI_Transmit+0x160>
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062cc:	d102      	bne.n	80062d4 <HAL_SPI_Transmit+0x166>
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d109      	bne.n	80062e8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2200      	movs	r2, #0
 80062e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	e082      	b.n	80063ee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d1c7      	bne.n	8006282 <HAL_SPI_Transmit+0x114>
 80062f2:	e053      	b.n	800639c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d002      	beq.n	8006302 <HAL_SPI_Transmit+0x194>
 80062fc:	8b7b      	ldrh	r3, [r7, #26]
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d147      	bne.n	8006392 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	330c      	adds	r3, #12
 800630c:	7812      	ldrb	r2, [r2, #0]
 800630e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006314:	1c5a      	adds	r2, r3, #1
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800631e:	b29b      	uxth	r3, r3
 8006320:	3b01      	subs	r3, #1
 8006322:	b29a      	uxth	r2, r3
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006328:	e033      	b.n	8006392 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	f003 0302 	and.w	r3, r3, #2
 8006334:	2b02      	cmp	r3, #2
 8006336:	d113      	bne.n	8006360 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	330c      	adds	r3, #12
 8006342:	7812      	ldrb	r2, [r2, #0]
 8006344:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800634a:	1c5a      	adds	r2, r3, #1
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006354:	b29b      	uxth	r3, r3
 8006356:	3b01      	subs	r3, #1
 8006358:	b29a      	uxth	r2, r3
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800635e:	e018      	b.n	8006392 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006360:	f7fd fad8 	bl	8003914 <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	429a      	cmp	r2, r3
 800636e:	d803      	bhi.n	8006378 <HAL_SPI_Transmit+0x20a>
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006376:	d102      	bne.n	800637e <HAL_SPI_Transmit+0x210>
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d109      	bne.n	8006392 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2201      	movs	r2, #1
 8006382:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	e02d      	b.n	80063ee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006396:	b29b      	uxth	r3, r3
 8006398:	2b00      	cmp	r3, #0
 800639a:	d1c6      	bne.n	800632a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800639c:	69fa      	ldr	r2, [r7, #28]
 800639e:	6839      	ldr	r1, [r7, #0]
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	f001 faef 	bl	8007984 <SPI_EndRxTxTransaction>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d002      	beq.n	80063b2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2220      	movs	r2, #32
 80063b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d10a      	bne.n	80063d0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063ba:	2300      	movs	r3, #0
 80063bc:	617b      	str	r3, [r7, #20]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	617b      	str	r3, [r7, #20]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	617b      	str	r3, [r7, #20]
 80063ce:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2200      	movs	r2, #0
 80063dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d001      	beq.n	80063ec <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80063e8:	2301      	movs	r3, #1
 80063ea:	e000      	b.n	80063ee <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80063ec:	2300      	movs	r3, #0
  }
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3720      	adds	r7, #32
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}

080063f6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063f6:	b580      	push	{r7, lr}
 80063f8:	b088      	sub	sp, #32
 80063fa:	af02      	add	r7, sp, #8
 80063fc:	60f8      	str	r0, [r7, #12]
 80063fe:	60b9      	str	r1, [r7, #8]
 8006400:	603b      	str	r3, [r7, #0]
 8006402:	4613      	mov	r3, r2
 8006404:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b01      	cmp	r3, #1
 8006410:	d001      	beq.n	8006416 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006412:	2302      	movs	r3, #2
 8006414:	e104      	b.n	8006620 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800641e:	d112      	bne.n	8006446 <HAL_SPI_Receive+0x50>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10e      	bne.n	8006446 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2204      	movs	r2, #4
 800642c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006430:	88fa      	ldrh	r2, [r7, #6]
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	4613      	mov	r3, r2
 8006438:	68ba      	ldr	r2, [r7, #8]
 800643a:	68b9      	ldr	r1, [r7, #8]
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f000 f8f3 	bl	8006628 <HAL_SPI_TransmitReceive>
 8006442:	4603      	mov	r3, r0
 8006444:	e0ec      	b.n	8006620 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006446:	f7fd fa65 	bl	8003914 <HAL_GetTick>
 800644a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d002      	beq.n	8006458 <HAL_SPI_Receive+0x62>
 8006452:	88fb      	ldrh	r3, [r7, #6]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d101      	bne.n	800645c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	e0e1      	b.n	8006620 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006462:	2b01      	cmp	r3, #1
 8006464:	d101      	bne.n	800646a <HAL_SPI_Receive+0x74>
 8006466:	2302      	movs	r3, #2
 8006468:	e0da      	b.n	8006620 <HAL_SPI_Receive+0x22a>
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2201      	movs	r2, #1
 800646e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2204      	movs	r2, #4
 8006476:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	68ba      	ldr	r2, [r7, #8]
 8006484:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	88fa      	ldrh	r2, [r7, #6]
 800648a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	88fa      	ldrh	r2, [r7, #6]
 8006490:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2200      	movs	r2, #0
 80064ae:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064b8:	d10f      	bne.n	80064da <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80064c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80064d8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064e4:	2b40      	cmp	r3, #64	@ 0x40
 80064e6:	d007      	beq.n	80064f8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80064f6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d170      	bne.n	80065e2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006500:	e035      	b.n	800656e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	f003 0301 	and.w	r3, r3, #1
 800650c:	2b01      	cmp	r3, #1
 800650e:	d115      	bne.n	800653c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f103 020c 	add.w	r2, r3, #12
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800651c:	7812      	ldrb	r2, [r2, #0]
 800651e:	b2d2      	uxtb	r2, r2
 8006520:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006526:	1c5a      	adds	r2, r3, #1
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006530:	b29b      	uxth	r3, r3
 8006532:	3b01      	subs	r3, #1
 8006534:	b29a      	uxth	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800653a:	e018      	b.n	800656e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800653c:	f7fd f9ea 	bl	8003914 <HAL_GetTick>
 8006540:	4602      	mov	r2, r0
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	1ad3      	subs	r3, r2, r3
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	429a      	cmp	r2, r3
 800654a:	d803      	bhi.n	8006554 <HAL_SPI_Receive+0x15e>
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006552:	d102      	bne.n	800655a <HAL_SPI_Receive+0x164>
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d109      	bne.n	800656e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2201      	movs	r2, #1
 800655e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e058      	b.n	8006620 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006572:	b29b      	uxth	r3, r3
 8006574:	2b00      	cmp	r3, #0
 8006576:	d1c4      	bne.n	8006502 <HAL_SPI_Receive+0x10c>
 8006578:	e038      	b.n	80065ec <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	f003 0301 	and.w	r3, r3, #1
 8006584:	2b01      	cmp	r3, #1
 8006586:	d113      	bne.n	80065b0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	68da      	ldr	r2, [r3, #12]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006592:	b292      	uxth	r2, r2
 8006594:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800659a:	1c9a      	adds	r2, r3, #2
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	3b01      	subs	r3, #1
 80065a8:	b29a      	uxth	r2, r3
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80065ae:	e018      	b.n	80065e2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065b0:	f7fd f9b0 	bl	8003914 <HAL_GetTick>
 80065b4:	4602      	mov	r2, r0
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	683a      	ldr	r2, [r7, #0]
 80065bc:	429a      	cmp	r2, r3
 80065be:	d803      	bhi.n	80065c8 <HAL_SPI_Receive+0x1d2>
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c6:	d102      	bne.n	80065ce <HAL_SPI_Receive+0x1d8>
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d109      	bne.n	80065e2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e01e      	b.n	8006620 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1c6      	bne.n	800657a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	6839      	ldr	r1, [r7, #0]
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f001 f961 	bl	80078b8 <SPI_EndRxTransaction>
 80065f6:	4603      	mov	r3, r0
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d002      	beq.n	8006602 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2220      	movs	r2, #32
 8006600:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2201      	movs	r2, #1
 8006606:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006616:	2b00      	cmp	r3, #0
 8006618:	d001      	beq.n	800661e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	e000      	b.n	8006620 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800661e:	2300      	movs	r3, #0
  }
}
 8006620:	4618      	mov	r0, r3
 8006622:	3718      	adds	r7, #24
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b08a      	sub	sp, #40	@ 0x28
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	607a      	str	r2, [r7, #4]
 8006634:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006636:	2301      	movs	r3, #1
 8006638:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800663a:	f7fd f96b 	bl	8003914 <HAL_GetTick>
 800663e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006646:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800664e:	887b      	ldrh	r3, [r7, #2]
 8006650:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006652:	7ffb      	ldrb	r3, [r7, #31]
 8006654:	2b01      	cmp	r3, #1
 8006656:	d00c      	beq.n	8006672 <HAL_SPI_TransmitReceive+0x4a>
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800665e:	d106      	bne.n	800666e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d102      	bne.n	800666e <HAL_SPI_TransmitReceive+0x46>
 8006668:	7ffb      	ldrb	r3, [r7, #31]
 800666a:	2b04      	cmp	r3, #4
 800666c:	d001      	beq.n	8006672 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800666e:	2302      	movs	r3, #2
 8006670:	e17f      	b.n	8006972 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d005      	beq.n	8006684 <HAL_SPI_TransmitReceive+0x5c>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d002      	beq.n	8006684 <HAL_SPI_TransmitReceive+0x5c>
 800667e:	887b      	ldrh	r3, [r7, #2]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d101      	bne.n	8006688 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	e174      	b.n	8006972 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800668e:	2b01      	cmp	r3, #1
 8006690:	d101      	bne.n	8006696 <HAL_SPI_TransmitReceive+0x6e>
 8006692:	2302      	movs	r3, #2
 8006694:	e16d      	b.n	8006972 <HAL_SPI_TransmitReceive+0x34a>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2201      	movs	r2, #1
 800669a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	2b04      	cmp	r3, #4
 80066a8:	d003      	beq.n	80066b2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2205      	movs	r2, #5
 80066ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2200      	movs	r2, #0
 80066b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	887a      	ldrh	r2, [r7, #2]
 80066c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	887a      	ldrh	r2, [r7, #2]
 80066c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	68ba      	ldr	r2, [r7, #8]
 80066ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	887a      	ldrh	r2, [r7, #2]
 80066d4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	887a      	ldrh	r2, [r7, #2]
 80066da:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2200      	movs	r2, #0
 80066e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2200      	movs	r2, #0
 80066e6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066f2:	2b40      	cmp	r3, #64	@ 0x40
 80066f4:	d007      	beq.n	8006706 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006704:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800670e:	d17e      	bne.n	800680e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d002      	beq.n	800671e <HAL_SPI_TransmitReceive+0xf6>
 8006718:	8afb      	ldrh	r3, [r7, #22]
 800671a:	2b01      	cmp	r3, #1
 800671c:	d16c      	bne.n	80067f8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006722:	881a      	ldrh	r2, [r3, #0]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800672e:	1c9a      	adds	r2, r3, #2
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006738:	b29b      	uxth	r3, r3
 800673a:	3b01      	subs	r3, #1
 800673c:	b29a      	uxth	r2, r3
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006742:	e059      	b.n	80067f8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f003 0302 	and.w	r3, r3, #2
 800674e:	2b02      	cmp	r3, #2
 8006750:	d11b      	bne.n	800678a <HAL_SPI_TransmitReceive+0x162>
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006756:	b29b      	uxth	r3, r3
 8006758:	2b00      	cmp	r3, #0
 800675a:	d016      	beq.n	800678a <HAL_SPI_TransmitReceive+0x162>
 800675c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800675e:	2b01      	cmp	r3, #1
 8006760:	d113      	bne.n	800678a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006766:	881a      	ldrh	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006772:	1c9a      	adds	r2, r3, #2
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800677c:	b29b      	uxth	r3, r3
 800677e:	3b01      	subs	r3, #1
 8006780:	b29a      	uxth	r2, r3
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006786:	2300      	movs	r3, #0
 8006788:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	f003 0301 	and.w	r3, r3, #1
 8006794:	2b01      	cmp	r3, #1
 8006796:	d119      	bne.n	80067cc <HAL_SPI_TransmitReceive+0x1a4>
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800679c:	b29b      	uxth	r3, r3
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d014      	beq.n	80067cc <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	68da      	ldr	r2, [r3, #12]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ac:	b292      	uxth	r2, r2
 80067ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b4:	1c9a      	adds	r2, r3, #2
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067be:	b29b      	uxth	r3, r3
 80067c0:	3b01      	subs	r3, #1
 80067c2:	b29a      	uxth	r2, r3
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80067c8:	2301      	movs	r3, #1
 80067ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80067cc:	f7fd f8a2 	bl	8003914 <HAL_GetTick>
 80067d0:	4602      	mov	r2, r0
 80067d2:	6a3b      	ldr	r3, [r7, #32]
 80067d4:	1ad3      	subs	r3, r2, r3
 80067d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067d8:	429a      	cmp	r2, r3
 80067da:	d80d      	bhi.n	80067f8 <HAL_SPI_TransmitReceive+0x1d0>
 80067dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e2:	d009      	beq.n	80067f8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e0bc      	b.n	8006972 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1a0      	bne.n	8006744 <HAL_SPI_TransmitReceive+0x11c>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006806:	b29b      	uxth	r3, r3
 8006808:	2b00      	cmp	r3, #0
 800680a:	d19b      	bne.n	8006744 <HAL_SPI_TransmitReceive+0x11c>
 800680c:	e082      	b.n	8006914 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d002      	beq.n	800681c <HAL_SPI_TransmitReceive+0x1f4>
 8006816:	8afb      	ldrh	r3, [r7, #22]
 8006818:	2b01      	cmp	r3, #1
 800681a:	d171      	bne.n	8006900 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	330c      	adds	r3, #12
 8006826:	7812      	ldrb	r2, [r2, #0]
 8006828:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800682e:	1c5a      	adds	r2, r3, #1
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006838:	b29b      	uxth	r3, r3
 800683a:	3b01      	subs	r3, #1
 800683c:	b29a      	uxth	r2, r3
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006842:	e05d      	b.n	8006900 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	f003 0302 	and.w	r3, r3, #2
 800684e:	2b02      	cmp	r3, #2
 8006850:	d11c      	bne.n	800688c <HAL_SPI_TransmitReceive+0x264>
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006856:	b29b      	uxth	r3, r3
 8006858:	2b00      	cmp	r3, #0
 800685a:	d017      	beq.n	800688c <HAL_SPI_TransmitReceive+0x264>
 800685c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800685e:	2b01      	cmp	r3, #1
 8006860:	d114      	bne.n	800688c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	330c      	adds	r3, #12
 800686c:	7812      	ldrb	r2, [r2, #0]
 800686e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006874:	1c5a      	adds	r2, r3, #1
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800687e:	b29b      	uxth	r3, r3
 8006880:	3b01      	subs	r3, #1
 8006882:	b29a      	uxth	r2, r3
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006888:	2300      	movs	r3, #0
 800688a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	f003 0301 	and.w	r3, r3, #1
 8006896:	2b01      	cmp	r3, #1
 8006898:	d119      	bne.n	80068ce <HAL_SPI_TransmitReceive+0x2a6>
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800689e:	b29b      	uxth	r3, r3
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d014      	beq.n	80068ce <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68da      	ldr	r2, [r3, #12]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ae:	b2d2      	uxtb	r2, r2
 80068b0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068b6:	1c5a      	adds	r2, r3, #1
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	3b01      	subs	r3, #1
 80068c4:	b29a      	uxth	r2, r3
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80068ca:	2301      	movs	r3, #1
 80068cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80068ce:	f7fd f821 	bl	8003914 <HAL_GetTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	6a3b      	ldr	r3, [r7, #32]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068da:	429a      	cmp	r2, r3
 80068dc:	d803      	bhi.n	80068e6 <HAL_SPI_TransmitReceive+0x2be>
 80068de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e4:	d102      	bne.n	80068ec <HAL_SPI_TransmitReceive+0x2c4>
 80068e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d109      	bne.n	8006900 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	2201      	movs	r2, #1
 80068f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e038      	b.n	8006972 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006904:	b29b      	uxth	r3, r3
 8006906:	2b00      	cmp	r3, #0
 8006908:	d19c      	bne.n	8006844 <HAL_SPI_TransmitReceive+0x21c>
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800690e:	b29b      	uxth	r3, r3
 8006910:	2b00      	cmp	r3, #0
 8006912:	d197      	bne.n	8006844 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006914:	6a3a      	ldr	r2, [r7, #32]
 8006916:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006918:	68f8      	ldr	r0, [r7, #12]
 800691a:	f001 f833 	bl	8007984 <SPI_EndRxTxTransaction>
 800691e:	4603      	mov	r3, r0
 8006920:	2b00      	cmp	r3, #0
 8006922:	d008      	beq.n	8006936 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2220      	movs	r2, #32
 8006928:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006932:	2301      	movs	r3, #1
 8006934:	e01d      	b.n	8006972 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d10a      	bne.n	8006954 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800693e:	2300      	movs	r3, #0
 8006940:	613b      	str	r3, [r7, #16]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68db      	ldr	r3, [r3, #12]
 8006948:	613b      	str	r3, [r7, #16]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	613b      	str	r3, [r7, #16]
 8006952:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2200      	movs	r2, #0
 8006960:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006968:	2b00      	cmp	r3, #0
 800696a:	d001      	beq.n	8006970 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e000      	b.n	8006972 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006970:	2300      	movs	r3, #0
  }
}
 8006972:	4618      	mov	r0, r3
 8006974:	3728      	adds	r7, #40	@ 0x28
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
	...

0800697c <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	4613      	mov	r3, r2
 8006988:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006990:	b2db      	uxtb	r3, r3
 8006992:	2b01      	cmp	r3, #1
 8006994:	d001      	beq.n	800699a <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8006996:	2302      	movs	r3, #2
 8006998:	e07f      	b.n	8006a9a <HAL_SPI_Receive_IT+0x11e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d110      	bne.n	80069c4 <HAL_SPI_Receive_IT+0x48>
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069aa:	d10b      	bne.n	80069c4 <HAL_SPI_Receive_IT+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2204      	movs	r2, #4
 80069b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80069b4:	88fb      	ldrh	r3, [r7, #6]
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	68b9      	ldr	r1, [r7, #8]
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	f000 f876 	bl	8006aac <HAL_SPI_TransmitReceive_IT>
 80069c0:	4603      	mov	r3, r0
 80069c2:	e06a      	b.n	8006a9a <HAL_SPI_Receive_IT+0x11e>
  }


  if ((pData == NULL) || (Size == 0U))
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d002      	beq.n	80069d0 <HAL_SPI_Receive_IT+0x54>
 80069ca:	88fb      	ldrh	r3, [r7, #6]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d101      	bne.n	80069d4 <HAL_SPI_Receive_IT+0x58>
  {
    return HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	e062      	b.n	8006a9a <HAL_SPI_Receive_IT+0x11e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d101      	bne.n	80069e2 <HAL_SPI_Receive_IT+0x66>
 80069de:	2302      	movs	r3, #2
 80069e0:	e05b      	b.n	8006a9a <HAL_SPI_Receive_IT+0x11e>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2201      	movs	r2, #1
 80069e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2204      	movs	r2, #4
 80069ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2200      	movs	r2, #0
 80069f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	68ba      	ldr	r2, [r7, #8]
 80069fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	88fa      	ldrh	r2, [r7, #6]
 8006a02:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	88fa      	ldrh	r2, [r7, #6]
 8006a08:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2200      	movs	r2, #0
 8006a14:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxISR       = NULL;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	68db      	ldr	r3, [r3, #12]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d003      	beq.n	8006a32 <HAL_SPI_Receive_IT+0xb6>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8006aa4 <HAL_SPI_Receive_IT+0x128>)
 8006a2e:	641a      	str	r2, [r3, #64]	@ 0x40
 8006a30:	e002      	b.n	8006a38 <HAL_SPI_Receive_IT+0xbc>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	4a1c      	ldr	r2, [pc, #112]	@ (8006aa8 <HAL_SPI_Receive_IT+0x12c>)
 8006a36:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a40:	d10f      	bne.n	8006a62 <HAL_SPI_Receive_IT+0xe6>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a50:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006a60:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a6c:	2b40      	cmp	r3, #64	@ 0x40
 8006a6e:	d007      	beq.n	8006a80 <HAL_SPI_Receive_IT+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a7e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	685a      	ldr	r2, [r3, #4]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8006a96:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3710      	adds	r7, #16
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	08007761 	.word	0x08007761
 8006aa8:	08007717 	.word	0x08007717

08006aac <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b087      	sub	sp, #28
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]
 8006ab8:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ac0:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006ac8:	7dfb      	ldrb	r3, [r7, #23]
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	d00c      	beq.n	8006ae8 <HAL_SPI_TransmitReceive_IT+0x3c>
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ad4:	d106      	bne.n	8006ae4 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d102      	bne.n	8006ae4 <HAL_SPI_TransmitReceive_IT+0x38>
 8006ade:	7dfb      	ldrb	r3, [r7, #23]
 8006ae0:	2b04      	cmp	r3, #4
 8006ae2:	d001      	beq.n	8006ae8 <HAL_SPI_TransmitReceive_IT+0x3c>
  {
    return HAL_BUSY;
 8006ae4:	2302      	movs	r3, #2
 8006ae6:	e061      	b.n	8006bac <HAL_SPI_TransmitReceive_IT+0x100>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d005      	beq.n	8006afa <HAL_SPI_TransmitReceive_IT+0x4e>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d002      	beq.n	8006afa <HAL_SPI_TransmitReceive_IT+0x4e>
 8006af4:	887b      	ldrh	r3, [r7, #2]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e056      	b.n	8006bac <HAL_SPI_TransmitReceive_IT+0x100>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d101      	bne.n	8006b0c <HAL_SPI_TransmitReceive_IT+0x60>
 8006b08:	2302      	movs	r3, #2
 8006b0a:	e04f      	b.n	8006bac <HAL_SPI_TransmitReceive_IT+0x100>
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	2b04      	cmp	r3, #4
 8006b1e:	d003      	beq.n	8006b28 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2205      	movs	r2, #5
 8006b24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	68ba      	ldr	r2, [r7, #8]
 8006b32:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	887a      	ldrh	r2, [r7, #2]
 8006b38:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	887a      	ldrh	r2, [r7, #2]
 8006b3e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	887a      	ldrh	r2, [r7, #2]
 8006b4a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	887a      	ldrh	r2, [r7, #2]
 8006b50:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d006      	beq.n	8006b68 <HAL_SPI_TransmitReceive_IT+0xbc>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	4a16      	ldr	r2, [pc, #88]	@ (8006bb8 <HAL_SPI_TransmitReceive_IT+0x10c>)
 8006b5e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	4a16      	ldr	r2, [pc, #88]	@ (8006bbc <HAL_SPI_TransmitReceive_IT+0x110>)
 8006b64:	645a      	str	r2, [r3, #68]	@ 0x44
 8006b66:	e005      	b.n	8006b74 <HAL_SPI_TransmitReceive_IT+0xc8>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	4a15      	ldr	r2, [pc, #84]	@ (8006bc0 <HAL_SPI_TransmitReceive_IT+0x114>)
 8006b6c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	4a14      	ldr	r2, [pc, #80]	@ (8006bc4 <HAL_SPI_TransmitReceive_IT+0x118>)
 8006b72:	645a      	str	r2, [r3, #68]	@ 0x44
  }
#endif /* USE_SPI_CRC */


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b7e:	2b40      	cmp	r3, #64	@ 0x40
 8006b80:	d007      	beq.n	8006b92 <HAL_SPI_TransmitReceive_IT+0xe6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b90:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8006ba8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006baa:	2300      	movs	r3, #0
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	371c      	adds	r7, #28
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr
 8006bb8:	08007659 	.word	0x08007659
 8006bbc:	080076b9 	.word	0x080076b9
 8006bc0:	08007595 	.word	0x08007595
 8006bc4:	080075f9 	.word	0x080075f9

08006bc8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	60f8      	str	r0, [r7, #12]
 8006bd0:	60b9      	str	r1, [r7, #8]
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d001      	beq.n	8006be6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8006be2:	2302      	movs	r3, #2
 8006be4:	e097      	b.n	8006d16 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d002      	beq.n	8006bf2 <HAL_SPI_Transmit_DMA+0x2a>
 8006bec:	88fb      	ldrh	r3, [r7, #6]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d101      	bne.n	8006bf6 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e08f      	b.n	8006d16 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d101      	bne.n	8006c04 <HAL_SPI_Transmit_DMA+0x3c>
 8006c00:	2302      	movs	r3, #2
 8006c02:	e088      	b.n	8006d16 <HAL_SPI_Transmit_DMA+0x14e>
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2203      	movs	r2, #3
 8006c10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2200      	movs	r2, #0
 8006c18:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	68ba      	ldr	r2, [r7, #8]
 8006c1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	88fa      	ldrh	r2, [r7, #6]
 8006c24:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	88fa      	ldrh	r2, [r7, #6]
 8006c2a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2200      	movs	r2, #0
 8006c36:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2200      	movs	r2, #0
 8006c42:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2200      	movs	r2, #0
 8006c48:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c52:	d10f      	bne.n	8006c74 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c62:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006c72:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c78:	4a29      	ldr	r2, [pc, #164]	@ (8006d20 <HAL_SPI_Transmit_DMA+0x158>)
 8006c7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c80:	4a28      	ldr	r2, [pc, #160]	@ (8006d24 <HAL_SPI_Transmit_DMA+0x15c>)
 8006c82:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c88:	4a27      	ldr	r2, [pc, #156]	@ (8006d28 <HAL_SPI_Transmit_DMA+0x160>)
 8006c8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c90:	2200      	movs	r2, #0
 8006c92:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c9c:	4619      	mov	r1, r3
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	330c      	adds	r3, #12
 8006ca4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006caa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006cac:	f7fd f89c 	bl	8003de8 <HAL_DMA_Start_IT>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d00b      	beq.n	8006cce <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cba:	f043 0210 	orr.w	r2, r3, #16
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e023      	b.n	8006d16 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cd8:	2b40      	cmp	r3, #64	@ 0x40
 8006cda:	d007      	beq.n	8006cec <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cea:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	685a      	ldr	r2, [r3, #4]
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f042 0220 	orr.w	r2, r2, #32
 8006d02:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	685a      	ldr	r2, [r3, #4]
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f042 0202 	orr.w	r2, r2, #2
 8006d12:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3710      	adds	r7, #16
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	080074d9 	.word	0x080074d9
 8006d24:	080072f9 	.word	0x080072f9
 8006d28:	0800752d 	.word	0x0800752d

08006d2c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b084      	sub	sp, #16
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	60f8      	str	r0, [r7, #12]
 8006d34:	60b9      	str	r1, [r7, #8]
 8006d36:	4613      	mov	r3, r2
 8006d38:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d001      	beq.n	8006d4a <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8006d46:	2302      	movs	r3, #2
 8006d48:	e0a9      	b.n	8006e9e <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d110      	bne.n	8006d74 <HAL_SPI_Receive_DMA+0x48>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d5a:	d10b      	bne.n	8006d74 <HAL_SPI_Receive_DMA+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2204      	movs	r2, #4
 8006d60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8006d64:	88fb      	ldrh	r3, [r7, #6]
 8006d66:	68ba      	ldr	r2, [r7, #8]
 8006d68:	68b9      	ldr	r1, [r7, #8]
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f000 f8a2 	bl	8006eb4 <HAL_SPI_TransmitReceive_DMA>
 8006d70:	4603      	mov	r3, r0
 8006d72:	e094      	b.n	8006e9e <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d002      	beq.n	8006d80 <HAL_SPI_Receive_DMA+0x54>
 8006d7a:	88fb      	ldrh	r3, [r7, #6]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d101      	bne.n	8006d84 <HAL_SPI_Receive_DMA+0x58>
  {
    return HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	e08c      	b.n	8006e9e <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d101      	bne.n	8006d92 <HAL_SPI_Receive_DMA+0x66>
 8006d8e:	2302      	movs	r3, #2
 8006d90:	e085      	b.n	8006e9e <HAL_SPI_Receive_DMA+0x172>
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2201      	movs	r2, #1
 8006d96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  
  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2204      	movs	r2, #4
 8006d9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2200      	movs	r2, #0
 8006da6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	68ba      	ldr	r2, [r7, #8]
 8006dac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	88fa      	ldrh	r2, [r7, #6]
 8006db2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	88fa      	ldrh	r2, [r7, #6]
 8006db8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dda:	d10f      	bne.n	8006dfc <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006dea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006dfa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e00:	4a29      	ldr	r2, [pc, #164]	@ (8006ea8 <HAL_SPI_Receive_DMA+0x17c>)
 8006e02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e08:	4a28      	ldr	r2, [pc, #160]	@ (8006eac <HAL_SPI_Receive_DMA+0x180>)
 8006e0a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e10:	4a27      	ldr	r2, [pc, #156]	@ (8006eb0 <HAL_SPI_Receive_DMA+0x184>)
 8006e12:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e18:	2200      	movs	r2, #0
 8006e1a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	330c      	adds	r3, #12
 8006e26:	4619      	mov	r1, r3
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e2c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e32:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006e34:	f7fc ffd8 	bl	8003de8 <HAL_DMA_Start_IT>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00b      	beq.n	8006e56 <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e42:	f043 0210 	orr.w	r2, r3, #16
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e023      	b.n	8006e9e <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e60:	2b40      	cmp	r3, #64	@ 0x40
 8006e62:	d007      	beq.n	8006e74 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e72:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	685a      	ldr	r2, [r3, #4]
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f042 0220 	orr.w	r2, r2, #32
 8006e8a:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	685a      	ldr	r2, [r3, #4]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f042 0201 	orr.w	r2, r2, #1
 8006e9a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
 8006ea6:	bf00      	nop
 8006ea8:	080074f5 	.word	0x080074f5
 8006eac:	080073a1 	.word	0x080073a1
 8006eb0:	0800752d 	.word	0x0800752d

08006eb4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	607a      	str	r2, [r7, #4]
 8006ec0:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ec8:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006ed0:	7dfb      	ldrb	r3, [r7, #23]
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d00c      	beq.n	8006ef0 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006edc:	d106      	bne.n	8006eec <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d102      	bne.n	8006eec <HAL_SPI_TransmitReceive_DMA+0x38>
 8006ee6:	7dfb      	ldrb	r3, [r7, #23]
 8006ee8:	2b04      	cmp	r3, #4
 8006eea:	d001      	beq.n	8006ef0 <HAL_SPI_TransmitReceive_DMA+0x3c>
  {
    return HAL_BUSY;
 8006eec:	2302      	movs	r3, #2
 8006eee:	e0cf      	b.n	8007090 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d005      	beq.n	8006f02 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d002      	beq.n	8006f02 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006efc:	887b      	ldrh	r3, [r7, #2]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d101      	bne.n	8006f06 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e0c4      	b.n	8007090 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d101      	bne.n	8006f14 <HAL_SPI_TransmitReceive_DMA+0x60>
 8006f10:	2302      	movs	r3, #2
 8006f12:	e0bd      	b.n	8007090 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	2b04      	cmp	r3, #4
 8006f26:	d003      	beq.n	8006f30 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2205      	movs	r2, #5
 8006f2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	68ba      	ldr	r2, [r7, #8]
 8006f3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	887a      	ldrh	r2, [r7, #2]
 8006f40:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	887a      	ldrh	r2, [r7, #2]
 8006f46:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	887a      	ldrh	r2, [r7, #2]
 8006f52:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	887a      	ldrh	r2, [r7, #2]
 8006f58:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	2b04      	cmp	r3, #4
 8006f70:	d108      	bne.n	8006f84 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f76:	4a48      	ldr	r2, [pc, #288]	@ (8007098 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8006f78:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f7e:	4a47      	ldr	r2, [pc, #284]	@ (800709c <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8006f80:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006f82:	e007      	b.n	8006f94 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f88:	4a45      	ldr	r2, [pc, #276]	@ (80070a0 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8006f8a:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f90:	4a44      	ldr	r2, [pc, #272]	@ (80070a4 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8006f92:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f98:	4a43      	ldr	r2, [pc, #268]	@ (80070a8 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8006f9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	330c      	adds	r3, #12
 8006fae:	4619      	mov	r1, r3
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fb4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fba:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006fbc:	f7fc ff14 	bl	8003de8 <HAL_DMA_Start_IT>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d00b      	beq.n	8006fde <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fca:	f043 0210 	orr.w	r2, r3, #16
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e058      	b.n	8007090 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	685a      	ldr	r2, [r3, #4]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f042 0201 	orr.w	r2, r2, #1
 8006fec:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007002:	2200      	movs	r2, #0
 8007004:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800700a:	2200      	movs	r2, #0
 800700c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007016:	4619      	mov	r1, r3
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	330c      	adds	r3, #12
 800701e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007024:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007026:	f7fc fedf 	bl	8003de8 <HAL_DMA_Start_IT>
 800702a:	4603      	mov	r3, r0
 800702c:	2b00      	cmp	r3, #0
 800702e:	d00b      	beq.n	8007048 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007034:	f043 0210 	orr.w	r2, r3, #16
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2200      	movs	r2, #0
 8007040:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	e023      	b.n	8007090 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007052:	2b40      	cmp	r3, #64	@ 0x40
 8007054:	d007      	beq.n	8007066 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007064:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2200      	movs	r2, #0
 800706a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	685a      	ldr	r2, [r3, #4]
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f042 0220 	orr.w	r2, r2, #32
 800707c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	685a      	ldr	r2, [r3, #4]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f042 0202 	orr.w	r2, r2, #2
 800708c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800708e:	2300      	movs	r3, #0
}
 8007090:	4618      	mov	r0, r3
 8007092:	3718      	adds	r7, #24
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}
 8007098:	080074f5 	.word	0x080074f5
 800709c:	080073a1 	.word	0x080073a1
 80070a0:	08007511 	.word	0x08007511
 80070a4:	08007449 	.word	0x08007449
 80070a8:	0800752d 	.word	0x0800752d

080070ac <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b088      	sub	sp, #32
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80070c4:	69bb      	ldr	r3, [r7, #24]
 80070c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d10e      	bne.n	80070ec <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80070ce:	69bb      	ldr	r3, [r7, #24]
 80070d0:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d009      	beq.n	80070ec <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d004      	beq.n	80070ec <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	4798      	blx	r3
    return;
 80070ea:	e0ce      	b.n	800728a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80070ec:	69bb      	ldr	r3, [r7, #24]
 80070ee:	f003 0302 	and.w	r3, r3, #2
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d009      	beq.n	800710a <HAL_SPI_IRQHandler+0x5e>
 80070f6:	69fb      	ldr	r3, [r7, #28]
 80070f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d004      	beq.n	800710a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	4798      	blx	r3
    return;
 8007108:	e0bf      	b.n	800728a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	f003 0320 	and.w	r3, r3, #32
 8007110:	2b00      	cmp	r3, #0
 8007112:	d10a      	bne.n	800712a <HAL_SPI_IRQHandler+0x7e>
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800711a:	2b00      	cmp	r3, #0
 800711c:	d105      	bne.n	800712a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800711e:	69bb      	ldr	r3, [r7, #24]
 8007120:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007124:	2b00      	cmp	r3, #0
 8007126:	f000 80b0 	beq.w	800728a <HAL_SPI_IRQHandler+0x1de>
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	f003 0320 	and.w	r3, r3, #32
 8007130:	2b00      	cmp	r3, #0
 8007132:	f000 80aa 	beq.w	800728a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007136:	69bb      	ldr	r3, [r7, #24]
 8007138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800713c:	2b00      	cmp	r3, #0
 800713e:	d023      	beq.n	8007188 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007146:	b2db      	uxtb	r3, r3
 8007148:	2b03      	cmp	r3, #3
 800714a:	d011      	beq.n	8007170 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007150:	f043 0204 	orr.w	r2, r3, #4
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007158:	2300      	movs	r3, #0
 800715a:	617b      	str	r3, [r7, #20]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	68db      	ldr	r3, [r3, #12]
 8007162:	617b      	str	r3, [r7, #20]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	617b      	str	r3, [r7, #20]
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	e00b      	b.n	8007188 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007170:	2300      	movs	r3, #0
 8007172:	613b      	str	r3, [r7, #16]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	613b      	str	r3, [r7, #16]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	613b      	str	r3, [r7, #16]
 8007184:	693b      	ldr	r3, [r7, #16]
        return;
 8007186:	e080      	b.n	800728a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007188:	69bb      	ldr	r3, [r7, #24]
 800718a:	f003 0320 	and.w	r3, r3, #32
 800718e:	2b00      	cmp	r3, #0
 8007190:	d014      	beq.n	80071bc <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007196:	f043 0201 	orr.w	r2, r3, #1
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800719e:	2300      	movs	r3, #0
 80071a0:	60fb      	str	r3, [r7, #12]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	60fb      	str	r3, [r7, #12]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681a      	ldr	r2, [r3, #0]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071b8:	601a      	str	r2, [r3, #0]
 80071ba:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00c      	beq.n	80071e0 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ca:	f043 0208 	orr.w	r2, r3, #8
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80071d2:	2300      	movs	r3, #0
 80071d4:	60bb      	str	r3, [r7, #8]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	60bb      	str	r3, [r7, #8]
 80071de:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d04f      	beq.n	8007288 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	685a      	ldr	r2, [r3, #4]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80071f6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2201      	movs	r2, #1
 80071fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	f003 0302 	and.w	r3, r3, #2
 8007206:	2b00      	cmp	r3, #0
 8007208:	d104      	bne.n	8007214 <HAL_SPI_IRQHandler+0x168>
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	f003 0301 	and.w	r3, r3, #1
 8007210:	2b00      	cmp	r3, #0
 8007212:	d034      	beq.n	800727e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	685a      	ldr	r2, [r3, #4]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f022 0203 	bic.w	r2, r2, #3
 8007222:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007228:	2b00      	cmp	r3, #0
 800722a:	d011      	beq.n	8007250 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007230:	4a17      	ldr	r2, [pc, #92]	@ (8007290 <HAL_SPI_IRQHandler+0x1e4>)
 8007232:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007238:	4618      	mov	r0, r3
 800723a:	f7fc fe9d 	bl	8003f78 <HAL_DMA_Abort_IT>
 800723e:	4603      	mov	r3, r0
 8007240:	2b00      	cmp	r3, #0
 8007242:	d005      	beq.n	8007250 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007248:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007254:	2b00      	cmp	r3, #0
 8007256:	d016      	beq.n	8007286 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800725c:	4a0c      	ldr	r2, [pc, #48]	@ (8007290 <HAL_SPI_IRQHandler+0x1e4>)
 800725e:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007264:	4618      	mov	r0, r3
 8007266:	f7fc fe87 	bl	8003f78 <HAL_DMA_Abort_IT>
 800726a:	4603      	mov	r3, r0
 800726c:	2b00      	cmp	r3, #0
 800726e:	d00a      	beq.n	8007286 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007274:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800727c:	e003      	b.n	8007286 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 f830 	bl	80072e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007284:	e000      	b.n	8007288 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8007286:	bf00      	nop
    return;
 8007288:	bf00      	nop
  }
}
 800728a:	3720      	adds	r7, #32
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}
 8007290:	0800756d 	.word	0x0800756d

08007294 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80072c4:	bf00      	nop
 80072c6:	370c      	adds	r7, #12
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80072d8:	bf00      	nop
 80072da:	370c      	adds	r7, #12
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80072ec:	bf00      	nop
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr

080072f8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b086      	sub	sp, #24
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007304:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007306:	f7fc fb05 	bl	8003914 <HAL_GetTick>
 800730a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007316:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800731a:	d03b      	beq.n	8007394 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	685a      	ldr	r2, [r3, #4]
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f022 0220 	bic.w	r2, r2, #32
 800732a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	685a      	ldr	r2, [r3, #4]
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f022 0202 	bic.w	r2, r2, #2
 800733a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800733c:	693a      	ldr	r2, [r7, #16]
 800733e:	2164      	movs	r1, #100	@ 0x64
 8007340:	6978      	ldr	r0, [r7, #20]
 8007342:	f000 fb1f 	bl	8007984 <SPI_EndRxTxTransaction>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d005      	beq.n	8007358 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007350:	f043 0220 	orr.w	r2, r3, #32
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d10a      	bne.n	8007376 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007360:	2300      	movs	r3, #0
 8007362:	60fb      	str	r3, [r7, #12]
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	68db      	ldr	r3, [r3, #12]
 800736a:	60fb      	str	r3, [r7, #12]
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	60fb      	str	r3, [r7, #12]
 8007374:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	2200      	movs	r2, #0
 800737a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007388:	2b00      	cmp	r3, #0
 800738a:	d003      	beq.n	8007394 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800738c:	6978      	ldr	r0, [r7, #20]
 800738e:	f7ff ffa9 	bl	80072e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007392:	e002      	b.n	800739a <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8007394:	6978      	ldr	r0, [r7, #20]
 8007396:	f7fa fbf1 	bl	8001b7c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800739a:	3718      	adds	r7, #24
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b084      	sub	sp, #16
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ac:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073ae:	f7fc fab1 	bl	8003914 <HAL_GetTick>
 80073b2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073c2:	d03b      	beq.n	800743c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	685a      	ldr	r2, [r3, #4]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f022 0220 	bic.w	r2, r2, #32
 80073d2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d10d      	bne.n	80073f8 <SPI_DMAReceiveCplt+0x58>
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073e4:	d108      	bne.n	80073f8 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	685a      	ldr	r2, [r3, #4]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f022 0203 	bic.w	r2, r2, #3
 80073f4:	605a      	str	r2, [r3, #4]
 80073f6:	e007      	b.n	8007408 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	685a      	ldr	r2, [r3, #4]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f022 0201 	bic.w	r2, r2, #1
 8007406:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007408:	68ba      	ldr	r2, [r7, #8]
 800740a:	2164      	movs	r1, #100	@ 0x64
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f000 fa53 	bl	80078b8 <SPI_EndRxTransaction>
 8007412:	4603      	mov	r3, r0
 8007414:	2b00      	cmp	r3, #0
 8007416:	d002      	beq.n	800741e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2220      	movs	r2, #32
 800741c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007430:	2b00      	cmp	r3, #0
 8007432:	d003      	beq.n	800743c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007434:	68f8      	ldr	r0, [r7, #12]
 8007436:	f7ff ff55 	bl	80072e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800743a:	e002      	b.n	8007442 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800743c:	68f8      	ldr	r0, [r7, #12]
 800743e:	f7fa fbb3 	bl	8001ba8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007442:	3710      	adds	r7, #16
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007454:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007456:	f7fc fa5d 	bl	8003914 <HAL_GetTick>
 800745a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007466:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800746a:	d02f      	beq.n	80074cc <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	685a      	ldr	r2, [r3, #4]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f022 0220 	bic.w	r2, r2, #32
 800747a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800747c:	68ba      	ldr	r2, [r7, #8]
 800747e:	2164      	movs	r1, #100	@ 0x64
 8007480:	68f8      	ldr	r0, [r7, #12]
 8007482:	f000 fa7f 	bl	8007984 <SPI_EndRxTxTransaction>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d005      	beq.n	8007498 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007490:	f043 0220 	orr.w	r2, r3, #32
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	685a      	ldr	r2, [r3, #4]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f022 0203 	bic.w	r2, r2, #3
 80074a6:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2200      	movs	r2, #0
 80074ac:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d003      	beq.n	80074cc <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80074c4:	68f8      	ldr	r0, [r7, #12]
 80074c6:	f7ff ff0d 	bl	80072e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80074ca:	e002      	b.n	80074d2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80074cc:	68f8      	ldr	r0, [r7, #12]
 80074ce:	f7ff fee1 	bl	8007294 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80074d2:	3710      	adds	r7, #16
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e4:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80074e6:	68f8      	ldr	r0, [r7, #12]
 80074e8:	f7ff fede 	bl	80072a8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80074ec:	bf00      	nop
 80074ee:	3710      	adds	r7, #16
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}

080074f4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b084      	sub	sp, #16
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007500:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007502:	68f8      	ldr	r0, [r7, #12]
 8007504:	f7ff feda 	bl	80072bc <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007508:	bf00      	nop
 800750a:	3710      	adds	r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b084      	sub	sp, #16
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800751c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f7ff fed6 	bl	80072d0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007524:	bf00      	nop
 8007526:	3710      	adds	r7, #16
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007538:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	685a      	ldr	r2, [r3, #4]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f022 0203 	bic.w	r2, r2, #3
 8007548:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800754e:	f043 0210 	orr.w	r2, r3, #16
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800755e:	68f8      	ldr	r0, [r7, #12]
 8007560:	f7ff fec0 	bl	80072e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007564:	bf00      	nop
 8007566:	3710      	adds	r7, #16
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007578:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2200      	movs	r2, #0
 800757e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2200      	movs	r2, #0
 8007584:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007586:	68f8      	ldr	r0, [r7, #12]
 8007588:	f7ff feac 	bl	80072e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800758c:	bf00      	nop
 800758e:	3710      	adds	r7, #16
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}

08007594 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b082      	sub	sp, #8
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f103 020c 	add.w	r2, r3, #12
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075a8:	7812      	ldrb	r2, [r2, #0]
 80075aa:	b2d2      	uxtb	r2, r2
 80075ac:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075b2:	1c5a      	adds	r2, r3, #1
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075bc:	b29b      	uxth	r3, r3
 80075be:	3b01      	subs	r3, #1
 80075c0:	b29a      	uxth	r2, r3
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d10f      	bne.n	80075f0 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	685a      	ldr	r2, [r3, #4]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80075de:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d102      	bne.n	80075f0 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f000 fa1e 	bl	8007a2c <SPI_CloseRxTx_ISR>
    }
  }
}
 80075f0:	bf00      	nop
 80075f2:	3708      	adds	r7, #8
 80075f4:	46bd      	mov	sp, r7
 80075f6:	bd80      	pop	{r7, pc}

080075f8 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b082      	sub	sp, #8
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	330c      	adds	r3, #12
 800760a:	7812      	ldrb	r2, [r2, #0]
 800760c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007612:	1c5a      	adds	r2, r3, #1
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800761c:	b29b      	uxth	r3, r3
 800761e:	3b01      	subs	r3, #1
 8007620:	b29a      	uxth	r2, r3
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800762a:	b29b      	uxth	r3, r3
 800762c:	2b00      	cmp	r3, #0
 800762e:	d10f      	bne.n	8007650 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	685a      	ldr	r2, [r3, #4]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800763e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007644:	b29b      	uxth	r3, r3
 8007646:	2b00      	cmp	r3, #0
 8007648:	d102      	bne.n	8007650 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 f9ee 	bl	8007a2c <SPI_CloseRxTx_ISR>
    }
  }
}
 8007650:	bf00      	nop
 8007652:	3708      	adds	r7, #8
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}

08007658 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	68da      	ldr	r2, [r3, #12]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800766a:	b292      	uxth	r2, r2
 800766c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007672:	1c9a      	adds	r2, r3, #2
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800767c:	b29b      	uxth	r3, r3
 800767e:	3b01      	subs	r3, #1
 8007680:	b29a      	uxth	r2, r3
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->RxXferCount == 0U)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800768a:	b29b      	uxth	r3, r3
 800768c:	2b00      	cmp	r3, #0
 800768e:	d10f      	bne.n	80076b0 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	685a      	ldr	r2, [r3, #4]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800769e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d102      	bne.n	80076b0 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 f9be 	bl	8007a2c <SPI_CloseRxTx_ISR>
    }
  }
}
 80076b0:	bf00      	nop
 80076b2:	3708      	adds	r7, #8
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}

080076b8 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b082      	sub	sp, #8
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076c4:	881a      	ldrh	r2, [r3, #0]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076d0:	1c9a      	adds	r2, r3, #2
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076da:	b29b      	uxth	r3, r3
 80076dc:	3b01      	subs	r3, #1
 80076de:	b29a      	uxth	r2, r3
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d10f      	bne.n	800770e <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	685a      	ldr	r2, [r3, #4]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076fc:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007702:	b29b      	uxth	r3, r3
 8007704:	2b00      	cmp	r3, #0
 8007706:	d102      	bne.n	800770e <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f000 f98f 	bl	8007a2c <SPI_CloseRxTx_ISR>
    }
  }
}
 800770e:	bf00      	nop
 8007710:	3708      	adds	r7, #8
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007716:	b580      	push	{r7, lr}
 8007718:	b082      	sub	sp, #8
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f103 020c 	add.w	r2, r3, #12
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800772a:	7812      	ldrb	r2, [r2, #0]
 800772c:	b2d2      	uxtb	r2, r2
 800772e:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007734:	1c5a      	adds	r2, r3, #1
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800773e:	b29b      	uxth	r3, r3
 8007740:	3b01      	subs	r3, #1
 8007742:	b29a      	uxth	r2, r3
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	87da      	strh	r2, [r3, #62]	@ 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800774c:	b29b      	uxth	r3, r3
 800774e:	2b00      	cmp	r3, #0
 8007750:	d102      	bne.n	8007758 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 f9de 	bl	8007b14 <SPI_CloseRx_ISR>
  }
}
 8007758:	bf00      	nop
 800775a:	3708      	adds	r7, #8
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b082      	sub	sp, #8
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68da      	ldr	r2, [r3, #12]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007772:	b292      	uxth	r2, r2
 8007774:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800777a:	1c9a      	adds	r2, r3, #2
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007784:	b29b      	uxth	r3, r3
 8007786:	3b01      	subs	r3, #1
 8007788:	b29a      	uxth	r2, r3
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007792:	b29b      	uxth	r3, r3
 8007794:	2b00      	cmp	r3, #0
 8007796:	d102      	bne.n	800779e <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f000 f9bb 	bl	8007b14 <SPI_CloseRx_ISR>
  }
}
 800779e:	bf00      	nop
 80077a0:	3708      	adds	r7, #8
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
	...

080077a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b088      	sub	sp, #32
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	60f8      	str	r0, [r7, #12]
 80077b0:	60b9      	str	r1, [r7, #8]
 80077b2:	603b      	str	r3, [r7, #0]
 80077b4:	4613      	mov	r3, r2
 80077b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80077b8:	f7fc f8ac 	bl	8003914 <HAL_GetTick>
 80077bc:	4602      	mov	r2, r0
 80077be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c0:	1a9b      	subs	r3, r3, r2
 80077c2:	683a      	ldr	r2, [r7, #0]
 80077c4:	4413      	add	r3, r2
 80077c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80077c8:	f7fc f8a4 	bl	8003914 <HAL_GetTick>
 80077cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80077ce:	4b39      	ldr	r3, [pc, #228]	@ (80078b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	015b      	lsls	r3, r3, #5
 80077d4:	0d1b      	lsrs	r3, r3, #20
 80077d6:	69fa      	ldr	r2, [r7, #28]
 80077d8:	fb02 f303 	mul.w	r3, r2, r3
 80077dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80077de:	e054      	b.n	800788a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077e6:	d050      	beq.n	800788a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80077e8:	f7fc f894 	bl	8003914 <HAL_GetTick>
 80077ec:	4602      	mov	r2, r0
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	69fa      	ldr	r2, [r7, #28]
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d902      	bls.n	80077fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80077f8:	69fb      	ldr	r3, [r7, #28]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d13d      	bne.n	800787a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	685a      	ldr	r2, [r3, #4]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800780c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007816:	d111      	bne.n	800783c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007820:	d004      	beq.n	800782c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800782a:	d107      	bne.n	800783c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800783a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007840:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007844:	d10f      	bne.n	8007866 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007854:	601a      	str	r2, [r3, #0]
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	681a      	ldr	r2, [r3, #0]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007864:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2201      	movs	r2, #1
 800786a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2200      	movs	r2, #0
 8007872:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007876:	2303      	movs	r3, #3
 8007878:	e017      	b.n	80078aa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d101      	bne.n	8007884 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007880:	2300      	movs	r3, #0
 8007882:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	3b01      	subs	r3, #1
 8007888:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	689a      	ldr	r2, [r3, #8]
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	4013      	ands	r3, r2
 8007894:	68ba      	ldr	r2, [r7, #8]
 8007896:	429a      	cmp	r2, r3
 8007898:	bf0c      	ite	eq
 800789a:	2301      	moveq	r3, #1
 800789c:	2300      	movne	r3, #0
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	461a      	mov	r2, r3
 80078a2:	79fb      	ldrb	r3, [r7, #7]
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d19b      	bne.n	80077e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80078a8:	2300      	movs	r3, #0
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3720      	adds	r7, #32
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	bf00      	nop
 80078b4:	2000000c 	.word	0x2000000c

080078b8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af02      	add	r7, sp, #8
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078cc:	d111      	bne.n	80078f2 <SPI_EndRxTransaction+0x3a>
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078d6:	d004      	beq.n	80078e2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078e0:	d107      	bne.n	80078f2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078f0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078fa:	d12a      	bne.n	8007952 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	689b      	ldr	r3, [r3, #8]
 8007900:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007904:	d012      	beq.n	800792c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	9300      	str	r3, [sp, #0]
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	2200      	movs	r2, #0
 800790e:	2180      	movs	r1, #128	@ 0x80
 8007910:	68f8      	ldr	r0, [r7, #12]
 8007912:	f7ff ff49 	bl	80077a8 <SPI_WaitFlagStateUntilTimeout>
 8007916:	4603      	mov	r3, r0
 8007918:	2b00      	cmp	r3, #0
 800791a:	d02d      	beq.n	8007978 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007920:	f043 0220 	orr.w	r2, r3, #32
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007928:	2303      	movs	r3, #3
 800792a:	e026      	b.n	800797a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	9300      	str	r3, [sp, #0]
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	2200      	movs	r2, #0
 8007934:	2101      	movs	r1, #1
 8007936:	68f8      	ldr	r0, [r7, #12]
 8007938:	f7ff ff36 	bl	80077a8 <SPI_WaitFlagStateUntilTimeout>
 800793c:	4603      	mov	r3, r0
 800793e:	2b00      	cmp	r3, #0
 8007940:	d01a      	beq.n	8007978 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007946:	f043 0220 	orr.w	r2, r3, #32
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800794e:	2303      	movs	r3, #3
 8007950:	e013      	b.n	800797a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	9300      	str	r3, [sp, #0]
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	2200      	movs	r2, #0
 800795a:	2101      	movs	r1, #1
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f7ff ff23 	bl	80077a8 <SPI_WaitFlagStateUntilTimeout>
 8007962:	4603      	mov	r3, r0
 8007964:	2b00      	cmp	r3, #0
 8007966:	d007      	beq.n	8007978 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800796c:	f043 0220 	orr.w	r2, r3, #32
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007974:	2303      	movs	r3, #3
 8007976:	e000      	b.n	800797a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	3710      	adds	r7, #16
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
	...

08007984 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b088      	sub	sp, #32
 8007988:	af02      	add	r7, sp, #8
 800798a:	60f8      	str	r0, [r7, #12]
 800798c:	60b9      	str	r1, [r7, #8]
 800798e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	9300      	str	r3, [sp, #0]
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	2201      	movs	r2, #1
 8007998:	2102      	movs	r1, #2
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f7ff ff04 	bl	80077a8 <SPI_WaitFlagStateUntilTimeout>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d007      	beq.n	80079b6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079aa:	f043 0220 	orr.w	r2, r3, #32
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e032      	b.n	8007a1c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80079b6:	4b1b      	ldr	r3, [pc, #108]	@ (8007a24 <SPI_EndRxTxTransaction+0xa0>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4a1b      	ldr	r2, [pc, #108]	@ (8007a28 <SPI_EndRxTxTransaction+0xa4>)
 80079bc:	fba2 2303 	umull	r2, r3, r2, r3
 80079c0:	0d5b      	lsrs	r3, r3, #21
 80079c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80079c6:	fb02 f303 	mul.w	r3, r2, r3
 80079ca:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80079d4:	d112      	bne.n	80079fc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	9300      	str	r3, [sp, #0]
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	2200      	movs	r2, #0
 80079de:	2180      	movs	r1, #128	@ 0x80
 80079e0:	68f8      	ldr	r0, [r7, #12]
 80079e2:	f7ff fee1 	bl	80077a8 <SPI_WaitFlagStateUntilTimeout>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d016      	beq.n	8007a1a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079f0:	f043 0220 	orr.w	r2, r3, #32
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80079f8:	2303      	movs	r3, #3
 80079fa:	e00f      	b.n	8007a1c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00a      	beq.n	8007a18 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	3b01      	subs	r3, #1
 8007a06:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	689b      	ldr	r3, [r3, #8]
 8007a0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a12:	2b80      	cmp	r3, #128	@ 0x80
 8007a14:	d0f2      	beq.n	80079fc <SPI_EndRxTxTransaction+0x78>
 8007a16:	e000      	b.n	8007a1a <SPI_EndRxTxTransaction+0x96>
        break;
 8007a18:	bf00      	nop
  }

  return HAL_OK;
 8007a1a:	2300      	movs	r3, #0
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3718      	adds	r7, #24
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}
 8007a24:	2000000c 	.word	0x2000000c
 8007a28:	165e9f81 	.word	0x165e9f81

08007a2c <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b086      	sub	sp, #24
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007a34:	4b35      	ldr	r3, [pc, #212]	@ (8007b0c <SPI_CloseRxTx_ISR+0xe0>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a35      	ldr	r2, [pc, #212]	@ (8007b10 <SPI_CloseRxTx_ISR+0xe4>)
 8007a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a3e:	0a5b      	lsrs	r3, r3, #9
 8007a40:	2264      	movs	r2, #100	@ 0x64
 8007a42:	fb02 f303 	mul.w	r3, r2, r3
 8007a46:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a48:	f7fb ff64 	bl	8003914 <HAL_GetTick>
 8007a4c:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	685a      	ldr	r2, [r3, #4]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f022 0220 	bic.w	r2, r2, #32
 8007a5c:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d106      	bne.n	8007a72 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a68:	f043 0220 	orr.w	r2, r3, #32
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007a70:	e009      	b.n	8007a86 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	3b01      	subs	r3, #1
 8007a76:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	f003 0302 	and.w	r3, r3, #2
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d0eb      	beq.n	8007a5e <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	2164      	movs	r1, #100	@ 0x64
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f7ff ff7a 	bl	8007984 <SPI_EndRxTxTransaction>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d005      	beq.n	8007aa2 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a9a:	f043 0220 	orr.w	r2, r3, #32
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d10a      	bne.n	8007ac0 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007aaa:	2300      	movs	r3, #0
 8007aac:	60fb      	str	r3, [r7, #12]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	60fb      	str	r3, [r7, #12]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	60fb      	str	r3, [r7, #12]
 8007abe:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d115      	bne.n	8007af4 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	2b04      	cmp	r3, #4
 8007ad2:	d107      	bne.n	8007ae4 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f7fa f863 	bl	8001ba8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007ae2:	e00e      	b.n	8007b02 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f7ff fbd1 	bl	8007294 <HAL_SPI_TxRxCpltCallback>
}
 8007af2:	e006      	b.n	8007b02 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      HAL_SPI_ErrorCallback(hspi);
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f7ff fbf1 	bl	80072e4 <HAL_SPI_ErrorCallback>
}
 8007b02:	bf00      	nop
 8007b04:	3718      	adds	r7, #24
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}
 8007b0a:	bf00      	nop
 8007b0c:	2000000c 	.word	0x2000000c
 8007b10:	057619f1 	.word	0x057619f1

08007b14 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b084      	sub	sp, #16
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	685a      	ldr	r2, [r3, #4]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007b2a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007b2c:	f7fb fef2 	bl	8003914 <HAL_GetTick>
 8007b30:	4603      	mov	r3, r0
 8007b32:	461a      	mov	r2, r3
 8007b34:	2164      	movs	r1, #100	@ 0x64
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f7ff febe 	bl	80078b8 <SPI_EndRxTransaction>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d005      	beq.n	8007b4e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b46:	f043 0220 	orr.w	r2, r3, #32
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d10a      	bne.n	8007b6c <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b56:	2300      	movs	r3, #0
 8007b58:	60fb      	str	r3, [r7, #12]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	68db      	ldr	r3, [r3, #12]
 8007b60:	60fb      	str	r3, [r7, #12]
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	689b      	ldr	r3, [r3, #8]
 8007b68:	60fb      	str	r3, [r7, #12]
 8007b6a:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2201      	movs	r2, #1
 8007b70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d103      	bne.n	8007b84 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f7fa f813 	bl	8001ba8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007b82:	e002      	b.n	8007b8a <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f7ff fbad 	bl	80072e4 <HAL_SPI_ErrorCallback>
}
 8007b8a:	bf00      	nop
 8007b8c:	3710      	adds	r7, #16
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}

08007b92 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b92:	b580      	push	{r7, lr}
 8007b94:	b082      	sub	sp, #8
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d101      	bne.n	8007ba4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	e041      	b.n	8007c28 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d106      	bne.n	8007bbe <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f7fb fd01 	bl	80035c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2202      	movs	r2, #2
 8007bc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	3304      	adds	r3, #4
 8007bce:	4619      	mov	r1, r3
 8007bd0:	4610      	mov	r0, r2
 8007bd2:	f000 f95d 	bl	8007e90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2201      	movs	r2, #1
 8007bda:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2201      	movs	r2, #1
 8007be2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2201      	movs	r2, #1
 8007bea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2201      	movs	r2, #1
 8007c02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2201      	movs	r2, #1
 8007c12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2201      	movs	r2, #1
 8007c1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2201      	movs	r2, #1
 8007c22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007c26:	2300      	movs	r3, #0
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3708      	adds	r7, #8
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b085      	sub	sp, #20
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c3e:	b2db      	uxtb	r3, r3
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d001      	beq.n	8007c48 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	e046      	b.n	8007cd6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2202      	movs	r2, #2
 8007c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a23      	ldr	r2, [pc, #140]	@ (8007ce4 <HAL_TIM_Base_Start+0xb4>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d022      	beq.n	8007ca0 <HAL_TIM_Base_Start+0x70>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c62:	d01d      	beq.n	8007ca0 <HAL_TIM_Base_Start+0x70>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a1f      	ldr	r2, [pc, #124]	@ (8007ce8 <HAL_TIM_Base_Start+0xb8>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d018      	beq.n	8007ca0 <HAL_TIM_Base_Start+0x70>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a1e      	ldr	r2, [pc, #120]	@ (8007cec <HAL_TIM_Base_Start+0xbc>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d013      	beq.n	8007ca0 <HAL_TIM_Base_Start+0x70>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a1c      	ldr	r2, [pc, #112]	@ (8007cf0 <HAL_TIM_Base_Start+0xc0>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d00e      	beq.n	8007ca0 <HAL_TIM_Base_Start+0x70>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a1b      	ldr	r2, [pc, #108]	@ (8007cf4 <HAL_TIM_Base_Start+0xc4>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d009      	beq.n	8007ca0 <HAL_TIM_Base_Start+0x70>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a19      	ldr	r2, [pc, #100]	@ (8007cf8 <HAL_TIM_Base_Start+0xc8>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d004      	beq.n	8007ca0 <HAL_TIM_Base_Start+0x70>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a18      	ldr	r2, [pc, #96]	@ (8007cfc <HAL_TIM_Base_Start+0xcc>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d111      	bne.n	8007cc4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	f003 0307 	and.w	r3, r3, #7
 8007caa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2b06      	cmp	r3, #6
 8007cb0:	d010      	beq.n	8007cd4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	681a      	ldr	r2, [r3, #0]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f042 0201 	orr.w	r2, r2, #1
 8007cc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cc2:	e007      	b.n	8007cd4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f042 0201 	orr.w	r2, r2, #1
 8007cd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3714      	adds	r7, #20
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	40010000 	.word	0x40010000
 8007ce8:	40000400 	.word	0x40000400
 8007cec:	40000800 	.word	0x40000800
 8007cf0:	40000c00 	.word	0x40000c00
 8007cf4:	40010400 	.word	0x40010400
 8007cf8:	40014000 	.word	0x40014000
 8007cfc:	40001800 	.word	0x40001800

08007d00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
 8007d08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d101      	bne.n	8007d1c <HAL_TIM_ConfigClockSource+0x1c>
 8007d18:	2302      	movs	r3, #2
 8007d1a:	e0b4      	b.n	8007e86 <HAL_TIM_ConfigClockSource+0x186>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2202      	movs	r2, #2
 8007d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007d3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68ba      	ldr	r2, [r7, #8]
 8007d4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d54:	d03e      	beq.n	8007dd4 <HAL_TIM_ConfigClockSource+0xd4>
 8007d56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d5a:	f200 8087 	bhi.w	8007e6c <HAL_TIM_ConfigClockSource+0x16c>
 8007d5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d62:	f000 8086 	beq.w	8007e72 <HAL_TIM_ConfigClockSource+0x172>
 8007d66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d6a:	d87f      	bhi.n	8007e6c <HAL_TIM_ConfigClockSource+0x16c>
 8007d6c:	2b70      	cmp	r3, #112	@ 0x70
 8007d6e:	d01a      	beq.n	8007da6 <HAL_TIM_ConfigClockSource+0xa6>
 8007d70:	2b70      	cmp	r3, #112	@ 0x70
 8007d72:	d87b      	bhi.n	8007e6c <HAL_TIM_ConfigClockSource+0x16c>
 8007d74:	2b60      	cmp	r3, #96	@ 0x60
 8007d76:	d050      	beq.n	8007e1a <HAL_TIM_ConfigClockSource+0x11a>
 8007d78:	2b60      	cmp	r3, #96	@ 0x60
 8007d7a:	d877      	bhi.n	8007e6c <HAL_TIM_ConfigClockSource+0x16c>
 8007d7c:	2b50      	cmp	r3, #80	@ 0x50
 8007d7e:	d03c      	beq.n	8007dfa <HAL_TIM_ConfigClockSource+0xfa>
 8007d80:	2b50      	cmp	r3, #80	@ 0x50
 8007d82:	d873      	bhi.n	8007e6c <HAL_TIM_ConfigClockSource+0x16c>
 8007d84:	2b40      	cmp	r3, #64	@ 0x40
 8007d86:	d058      	beq.n	8007e3a <HAL_TIM_ConfigClockSource+0x13a>
 8007d88:	2b40      	cmp	r3, #64	@ 0x40
 8007d8a:	d86f      	bhi.n	8007e6c <HAL_TIM_ConfigClockSource+0x16c>
 8007d8c:	2b30      	cmp	r3, #48	@ 0x30
 8007d8e:	d064      	beq.n	8007e5a <HAL_TIM_ConfigClockSource+0x15a>
 8007d90:	2b30      	cmp	r3, #48	@ 0x30
 8007d92:	d86b      	bhi.n	8007e6c <HAL_TIM_ConfigClockSource+0x16c>
 8007d94:	2b20      	cmp	r3, #32
 8007d96:	d060      	beq.n	8007e5a <HAL_TIM_ConfigClockSource+0x15a>
 8007d98:	2b20      	cmp	r3, #32
 8007d9a:	d867      	bhi.n	8007e6c <HAL_TIM_ConfigClockSource+0x16c>
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d05c      	beq.n	8007e5a <HAL_TIM_ConfigClockSource+0x15a>
 8007da0:	2b10      	cmp	r3, #16
 8007da2:	d05a      	beq.n	8007e5a <HAL_TIM_ConfigClockSource+0x15a>
 8007da4:	e062      	b.n	8007e6c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007db6:	f000 f991 	bl	80080dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007dc8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	68ba      	ldr	r2, [r7, #8]
 8007dd0:	609a      	str	r2, [r3, #8]
      break;
 8007dd2:	e04f      	b.n	8007e74 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007de4:	f000 f97a 	bl	80080dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	689a      	ldr	r2, [r3, #8]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007df6:	609a      	str	r2, [r3, #8]
      break;
 8007df8:	e03c      	b.n	8007e74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e06:	461a      	mov	r2, r3
 8007e08:	f000 f8ee 	bl	8007fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	2150      	movs	r1, #80	@ 0x50
 8007e12:	4618      	mov	r0, r3
 8007e14:	f000 f947 	bl	80080a6 <TIM_ITRx_SetConfig>
      break;
 8007e18:	e02c      	b.n	8007e74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e26:	461a      	mov	r2, r3
 8007e28:	f000 f90d 	bl	8008046 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	2160      	movs	r1, #96	@ 0x60
 8007e32:	4618      	mov	r0, r3
 8007e34:	f000 f937 	bl	80080a6 <TIM_ITRx_SetConfig>
      break;
 8007e38:	e01c      	b.n	8007e74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e46:	461a      	mov	r2, r3
 8007e48:	f000 f8ce 	bl	8007fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	2140      	movs	r1, #64	@ 0x40
 8007e52:	4618      	mov	r0, r3
 8007e54:	f000 f927 	bl	80080a6 <TIM_ITRx_SetConfig>
      break;
 8007e58:	e00c      	b.n	8007e74 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4619      	mov	r1, r3
 8007e64:	4610      	mov	r0, r2
 8007e66:	f000 f91e 	bl	80080a6 <TIM_ITRx_SetConfig>
      break;
 8007e6a:	e003      	b.n	8007e74 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	73fb      	strb	r3, [r7, #15]
      break;
 8007e70:	e000      	b.n	8007e74 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007e72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2201      	movs	r2, #1
 8007e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3710      	adds	r7, #16
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}
	...

08007e90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	4a46      	ldr	r2, [pc, #280]	@ (8007fbc <TIM_Base_SetConfig+0x12c>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d013      	beq.n	8007ed0 <TIM_Base_SetConfig+0x40>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007eae:	d00f      	beq.n	8007ed0 <TIM_Base_SetConfig+0x40>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	4a43      	ldr	r2, [pc, #268]	@ (8007fc0 <TIM_Base_SetConfig+0x130>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d00b      	beq.n	8007ed0 <TIM_Base_SetConfig+0x40>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	4a42      	ldr	r2, [pc, #264]	@ (8007fc4 <TIM_Base_SetConfig+0x134>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d007      	beq.n	8007ed0 <TIM_Base_SetConfig+0x40>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	4a41      	ldr	r2, [pc, #260]	@ (8007fc8 <TIM_Base_SetConfig+0x138>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d003      	beq.n	8007ed0 <TIM_Base_SetConfig+0x40>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	4a40      	ldr	r2, [pc, #256]	@ (8007fcc <TIM_Base_SetConfig+0x13c>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d108      	bne.n	8007ee2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ed6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	68fa      	ldr	r2, [r7, #12]
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	4a35      	ldr	r2, [pc, #212]	@ (8007fbc <TIM_Base_SetConfig+0x12c>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d02b      	beq.n	8007f42 <TIM_Base_SetConfig+0xb2>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ef0:	d027      	beq.n	8007f42 <TIM_Base_SetConfig+0xb2>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	4a32      	ldr	r2, [pc, #200]	@ (8007fc0 <TIM_Base_SetConfig+0x130>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d023      	beq.n	8007f42 <TIM_Base_SetConfig+0xb2>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	4a31      	ldr	r2, [pc, #196]	@ (8007fc4 <TIM_Base_SetConfig+0x134>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d01f      	beq.n	8007f42 <TIM_Base_SetConfig+0xb2>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	4a30      	ldr	r2, [pc, #192]	@ (8007fc8 <TIM_Base_SetConfig+0x138>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d01b      	beq.n	8007f42 <TIM_Base_SetConfig+0xb2>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	4a2f      	ldr	r2, [pc, #188]	@ (8007fcc <TIM_Base_SetConfig+0x13c>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d017      	beq.n	8007f42 <TIM_Base_SetConfig+0xb2>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	4a2e      	ldr	r2, [pc, #184]	@ (8007fd0 <TIM_Base_SetConfig+0x140>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d013      	beq.n	8007f42 <TIM_Base_SetConfig+0xb2>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	4a2d      	ldr	r2, [pc, #180]	@ (8007fd4 <TIM_Base_SetConfig+0x144>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d00f      	beq.n	8007f42 <TIM_Base_SetConfig+0xb2>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	4a2c      	ldr	r2, [pc, #176]	@ (8007fd8 <TIM_Base_SetConfig+0x148>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d00b      	beq.n	8007f42 <TIM_Base_SetConfig+0xb2>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	4a2b      	ldr	r2, [pc, #172]	@ (8007fdc <TIM_Base_SetConfig+0x14c>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d007      	beq.n	8007f42 <TIM_Base_SetConfig+0xb2>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	4a2a      	ldr	r2, [pc, #168]	@ (8007fe0 <TIM_Base_SetConfig+0x150>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d003      	beq.n	8007f42 <TIM_Base_SetConfig+0xb2>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4a29      	ldr	r2, [pc, #164]	@ (8007fe4 <TIM_Base_SetConfig+0x154>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d108      	bne.n	8007f54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	68db      	ldr	r3, [r3, #12]
 8007f4e:	68fa      	ldr	r2, [r7, #12]
 8007f50:	4313      	orrs	r3, r2
 8007f52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	695b      	ldr	r3, [r3, #20]
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	689a      	ldr	r2, [r3, #8]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	4a10      	ldr	r2, [pc, #64]	@ (8007fbc <TIM_Base_SetConfig+0x12c>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d003      	beq.n	8007f88 <TIM_Base_SetConfig+0xf8>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	4a12      	ldr	r2, [pc, #72]	@ (8007fcc <TIM_Base_SetConfig+0x13c>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d103      	bne.n	8007f90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	691a      	ldr	r2, [r3, #16]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2201      	movs	r2, #1
 8007f94:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	691b      	ldr	r3, [r3, #16]
 8007f9a:	f003 0301 	and.w	r3, r3, #1
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	d105      	bne.n	8007fae <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	691b      	ldr	r3, [r3, #16]
 8007fa6:	f023 0201 	bic.w	r2, r3, #1
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	611a      	str	r2, [r3, #16]
  }
}
 8007fae:	bf00      	nop
 8007fb0:	3714      	adds	r7, #20
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb8:	4770      	bx	lr
 8007fba:	bf00      	nop
 8007fbc:	40010000 	.word	0x40010000
 8007fc0:	40000400 	.word	0x40000400
 8007fc4:	40000800 	.word	0x40000800
 8007fc8:	40000c00 	.word	0x40000c00
 8007fcc:	40010400 	.word	0x40010400
 8007fd0:	40014000 	.word	0x40014000
 8007fd4:	40014400 	.word	0x40014400
 8007fd8:	40014800 	.word	0x40014800
 8007fdc:	40001800 	.word	0x40001800
 8007fe0:	40001c00 	.word	0x40001c00
 8007fe4:	40002000 	.word	0x40002000

08007fe8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b087      	sub	sp, #28
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	60b9      	str	r1, [r7, #8]
 8007ff2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	6a1b      	ldr	r3, [r3, #32]
 8007ff8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6a1b      	ldr	r3, [r3, #32]
 8007ffe:	f023 0201 	bic.w	r2, r3, #1
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	699b      	ldr	r3, [r3, #24]
 800800a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008012:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	011b      	lsls	r3, r3, #4
 8008018:	693a      	ldr	r2, [r7, #16]
 800801a:	4313      	orrs	r3, r2
 800801c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	f023 030a 	bic.w	r3, r3, #10
 8008024:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008026:	697a      	ldr	r2, [r7, #20]
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	4313      	orrs	r3, r2
 800802c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	693a      	ldr	r2, [r7, #16]
 8008032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	697a      	ldr	r2, [r7, #20]
 8008038:	621a      	str	r2, [r3, #32]
}
 800803a:	bf00      	nop
 800803c:	371c      	adds	r7, #28
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr

08008046 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008046:	b480      	push	{r7}
 8008048:	b087      	sub	sp, #28
 800804a:	af00      	add	r7, sp, #0
 800804c:	60f8      	str	r0, [r7, #12]
 800804e:	60b9      	str	r1, [r7, #8]
 8008050:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6a1b      	ldr	r3, [r3, #32]
 8008056:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	6a1b      	ldr	r3, [r3, #32]
 800805c:	f023 0210 	bic.w	r2, r3, #16
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	699b      	ldr	r3, [r3, #24]
 8008068:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008070:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	031b      	lsls	r3, r3, #12
 8008076:	693a      	ldr	r2, [r7, #16]
 8008078:	4313      	orrs	r3, r2
 800807a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008082:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	011b      	lsls	r3, r3, #4
 8008088:	697a      	ldr	r2, [r7, #20]
 800808a:	4313      	orrs	r3, r2
 800808c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	693a      	ldr	r2, [r7, #16]
 8008092:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	697a      	ldr	r2, [r7, #20]
 8008098:	621a      	str	r2, [r3, #32]
}
 800809a:	bf00      	nop
 800809c:	371c      	adds	r7, #28
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr

080080a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80080a6:	b480      	push	{r7}
 80080a8:	b085      	sub	sp, #20
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
 80080ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80080be:	683a      	ldr	r2, [r7, #0]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	4313      	orrs	r3, r2
 80080c4:	f043 0307 	orr.w	r3, r3, #7
 80080c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	68fa      	ldr	r2, [r7, #12]
 80080ce:	609a      	str	r2, [r3, #8]
}
 80080d0:	bf00      	nop
 80080d2:	3714      	adds	r7, #20
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr

080080dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80080dc:	b480      	push	{r7}
 80080de:	b087      	sub	sp, #28
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	60f8      	str	r0, [r7, #12]
 80080e4:	60b9      	str	r1, [r7, #8]
 80080e6:	607a      	str	r2, [r7, #4]
 80080e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80080f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	021a      	lsls	r2, r3, #8
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	431a      	orrs	r2, r3
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	4313      	orrs	r3, r2
 8008104:	697a      	ldr	r2, [r7, #20]
 8008106:	4313      	orrs	r3, r2
 8008108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	697a      	ldr	r2, [r7, #20]
 800810e:	609a      	str	r2, [r3, #8]
}
 8008110:	bf00      	nop
 8008112:	371c      	adds	r7, #28
 8008114:	46bd      	mov	sp, r7
 8008116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811a:	4770      	bx	lr

0800811c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800811c:	b480      	push	{r7}
 800811e:	b085      	sub	sp, #20
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800812c:	2b01      	cmp	r3, #1
 800812e:	d101      	bne.n	8008134 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008130:	2302      	movs	r3, #2
 8008132:	e05a      	b.n	80081ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2201      	movs	r2, #1
 8008138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2202      	movs	r2, #2
 8008140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800815a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68fa      	ldr	r2, [r7, #12]
 8008162:	4313      	orrs	r3, r2
 8008164:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a21      	ldr	r2, [pc, #132]	@ (80081f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d022      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008180:	d01d      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a1d      	ldr	r2, [pc, #116]	@ (80081fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d018      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a1b      	ldr	r2, [pc, #108]	@ (8008200 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d013      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a1a      	ldr	r2, [pc, #104]	@ (8008204 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d00e      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a18      	ldr	r2, [pc, #96]	@ (8008208 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d009      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a17      	ldr	r2, [pc, #92]	@ (800820c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d004      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a15      	ldr	r2, [pc, #84]	@ (8008210 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d10c      	bne.n	80081d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	68ba      	ldr	r2, [r7, #8]
 80081cc:	4313      	orrs	r3, r2
 80081ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	68ba      	ldr	r2, [r7, #8]
 80081d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3714      	adds	r7, #20
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	40010000 	.word	0x40010000
 80081fc:	40000400 	.word	0x40000400
 8008200:	40000800 	.word	0x40000800
 8008204:	40000c00 	.word	0x40000c00
 8008208:	40010400 	.word	0x40010400
 800820c:	40014000 	.word	0x40014000
 8008210:	40001800 	.word	0x40001800

08008214 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b082      	sub	sp, #8
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d101      	bne.n	8008226 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	e042      	b.n	80082ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800822c:	b2db      	uxtb	r3, r3
 800822e:	2b00      	cmp	r3, #0
 8008230:	d106      	bne.n	8008240 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f7fb f9e0 	bl	8003600 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2224      	movs	r2, #36	@ 0x24
 8008244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	68da      	ldr	r2, [r3, #12]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008256:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f000 fc85 	bl	8008b68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	691a      	ldr	r2, [r3, #16]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800826c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	695a      	ldr	r2, [r3, #20]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800827c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	68da      	ldr	r2, [r3, #12]
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800828c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2220      	movs	r2, #32
 8008298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2220      	movs	r2, #32
 80082a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2200      	movs	r2, #0
 80082a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80082aa:	2300      	movs	r3, #0
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3708      	adds	r7, #8
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}

080082b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b0ba      	sub	sp, #232	@ 0xe8
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	68db      	ldr	r3, [r3, #12]
 80082cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	695b      	ldr	r3, [r3, #20]
 80082d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80082da:	2300      	movs	r3, #0
 80082dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80082e0:	2300      	movs	r3, #0
 80082e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80082e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082ea:	f003 030f 	and.w	r3, r3, #15
 80082ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80082f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d10f      	bne.n	800831a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082fe:	f003 0320 	and.w	r3, r3, #32
 8008302:	2b00      	cmp	r3, #0
 8008304:	d009      	beq.n	800831a <HAL_UART_IRQHandler+0x66>
 8008306:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800830a:	f003 0320 	and.w	r3, r3, #32
 800830e:	2b00      	cmp	r3, #0
 8008310:	d003      	beq.n	800831a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f000 fb69 	bl	80089ea <UART_Receive_IT>
      return;
 8008318:	e25b      	b.n	80087d2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800831a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800831e:	2b00      	cmp	r3, #0
 8008320:	f000 80de 	beq.w	80084e0 <HAL_UART_IRQHandler+0x22c>
 8008324:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008328:	f003 0301 	and.w	r3, r3, #1
 800832c:	2b00      	cmp	r3, #0
 800832e:	d106      	bne.n	800833e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008334:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008338:	2b00      	cmp	r3, #0
 800833a:	f000 80d1 	beq.w	80084e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800833e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008342:	f003 0301 	and.w	r3, r3, #1
 8008346:	2b00      	cmp	r3, #0
 8008348:	d00b      	beq.n	8008362 <HAL_UART_IRQHandler+0xae>
 800834a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800834e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008352:	2b00      	cmp	r3, #0
 8008354:	d005      	beq.n	8008362 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800835a:	f043 0201 	orr.w	r2, r3, #1
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008366:	f003 0304 	and.w	r3, r3, #4
 800836a:	2b00      	cmp	r3, #0
 800836c:	d00b      	beq.n	8008386 <HAL_UART_IRQHandler+0xd2>
 800836e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008372:	f003 0301 	and.w	r3, r3, #1
 8008376:	2b00      	cmp	r3, #0
 8008378:	d005      	beq.n	8008386 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800837e:	f043 0202 	orr.w	r2, r3, #2
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800838a:	f003 0302 	and.w	r3, r3, #2
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00b      	beq.n	80083aa <HAL_UART_IRQHandler+0xf6>
 8008392:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008396:	f003 0301 	and.w	r3, r3, #1
 800839a:	2b00      	cmp	r3, #0
 800839c:	d005      	beq.n	80083aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083a2:	f043 0204 	orr.w	r2, r3, #4
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80083aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083ae:	f003 0308 	and.w	r3, r3, #8
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d011      	beq.n	80083da <HAL_UART_IRQHandler+0x126>
 80083b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083ba:	f003 0320 	and.w	r3, r3, #32
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d105      	bne.n	80083ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80083c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083c6:	f003 0301 	and.w	r3, r3, #1
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d005      	beq.n	80083da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083d2:	f043 0208 	orr.w	r2, r3, #8
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083de:	2b00      	cmp	r3, #0
 80083e0:	f000 81f2 	beq.w	80087c8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80083e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083e8:	f003 0320 	and.w	r3, r3, #32
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d008      	beq.n	8008402 <HAL_UART_IRQHandler+0x14e>
 80083f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083f4:	f003 0320 	and.w	r3, r3, #32
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d002      	beq.n	8008402 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 faf4 	bl	80089ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	695b      	ldr	r3, [r3, #20]
 8008408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800840c:	2b40      	cmp	r3, #64	@ 0x40
 800840e:	bf0c      	ite	eq
 8008410:	2301      	moveq	r3, #1
 8008412:	2300      	movne	r3, #0
 8008414:	b2db      	uxtb	r3, r3
 8008416:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800841e:	f003 0308 	and.w	r3, r3, #8
 8008422:	2b00      	cmp	r3, #0
 8008424:	d103      	bne.n	800842e <HAL_UART_IRQHandler+0x17a>
 8008426:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800842a:	2b00      	cmp	r3, #0
 800842c:	d04f      	beq.n	80084ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 f9fc 	bl	800882c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	695b      	ldr	r3, [r3, #20]
 800843a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800843e:	2b40      	cmp	r3, #64	@ 0x40
 8008440:	d141      	bne.n	80084c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	3314      	adds	r3, #20
 8008448:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008450:	e853 3f00 	ldrex	r3, [r3]
 8008454:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008458:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800845c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008460:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	3314      	adds	r3, #20
 800846a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800846e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008472:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008476:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800847a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800847e:	e841 2300 	strex	r3, r2, [r1]
 8008482:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008486:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800848a:	2b00      	cmp	r3, #0
 800848c:	d1d9      	bne.n	8008442 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008492:	2b00      	cmp	r3, #0
 8008494:	d013      	beq.n	80084be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800849a:	4a7e      	ldr	r2, [pc, #504]	@ (8008694 <HAL_UART_IRQHandler+0x3e0>)
 800849c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084a2:	4618      	mov	r0, r3
 80084a4:	f7fb fd68 	bl	8003f78 <HAL_DMA_Abort_IT>
 80084a8:	4603      	mov	r3, r0
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d016      	beq.n	80084dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084b4:	687a      	ldr	r2, [r7, #4]
 80084b6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80084b8:	4610      	mov	r0, r2
 80084ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084bc:	e00e      	b.n	80084dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f000 f99e 	bl	8008800 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084c4:	e00a      	b.n	80084dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 f99a 	bl	8008800 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084cc:	e006      	b.n	80084dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f000 f996 	bl	8008800 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2200      	movs	r2, #0
 80084d8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80084da:	e175      	b.n	80087c8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084dc:	bf00      	nop
    return;
 80084de:	e173      	b.n	80087c8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	f040 814f 	bne.w	8008788 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80084ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084ee:	f003 0310 	and.w	r3, r3, #16
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	f000 8148 	beq.w	8008788 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80084f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084fc:	f003 0310 	and.w	r3, r3, #16
 8008500:	2b00      	cmp	r3, #0
 8008502:	f000 8141 	beq.w	8008788 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008506:	2300      	movs	r3, #0
 8008508:	60bb      	str	r3, [r7, #8]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	60bb      	str	r3, [r7, #8]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	60bb      	str	r3, [r7, #8]
 800851a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	695b      	ldr	r3, [r3, #20]
 8008522:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008526:	2b40      	cmp	r3, #64	@ 0x40
 8008528:	f040 80b6 	bne.w	8008698 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008538:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800853c:	2b00      	cmp	r3, #0
 800853e:	f000 8145 	beq.w	80087cc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008546:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800854a:	429a      	cmp	r2, r3
 800854c:	f080 813e 	bcs.w	80087cc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008556:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800855c:	69db      	ldr	r3, [r3, #28]
 800855e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008562:	f000 8088 	beq.w	8008676 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	330c      	adds	r3, #12
 800856c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008570:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008574:	e853 3f00 	ldrex	r3, [r3]
 8008578:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800857c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008580:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008584:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	330c      	adds	r3, #12
 800858e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008592:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008596:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800859e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80085a2:	e841 2300 	strex	r3, r2, [r1]
 80085a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80085aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d1d9      	bne.n	8008566 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	3314      	adds	r3, #20
 80085b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80085bc:	e853 3f00 	ldrex	r3, [r3]
 80085c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80085c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085c4:	f023 0301 	bic.w	r3, r3, #1
 80085c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	3314      	adds	r3, #20
 80085d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80085d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80085da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80085de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80085e2:	e841 2300 	strex	r3, r2, [r1]
 80085e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80085e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1e1      	bne.n	80085b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	3314      	adds	r3, #20
 80085f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085f8:	e853 3f00 	ldrex	r3, [r3]
 80085fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80085fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008600:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008604:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	3314      	adds	r3, #20
 800860e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008612:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008614:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008616:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008618:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800861a:	e841 2300 	strex	r3, r2, [r1]
 800861e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008620:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008622:	2b00      	cmp	r3, #0
 8008624:	d1e3      	bne.n	80085ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2220      	movs	r2, #32
 800862a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	330c      	adds	r3, #12
 800863a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800863c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800863e:	e853 3f00 	ldrex	r3, [r3]
 8008642:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008644:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008646:	f023 0310 	bic.w	r3, r3, #16
 800864a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	330c      	adds	r3, #12
 8008654:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008658:	65ba      	str	r2, [r7, #88]	@ 0x58
 800865a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800865c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800865e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008660:	e841 2300 	strex	r3, r2, [r1]
 8008664:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008666:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008668:	2b00      	cmp	r3, #0
 800866a:	d1e3      	bne.n	8008634 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008670:	4618      	mov	r0, r3
 8008672:	f7fb fc11 	bl	8003e98 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2202      	movs	r2, #2
 800867a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008684:	b29b      	uxth	r3, r3
 8008686:	1ad3      	subs	r3, r2, r3
 8008688:	b29b      	uxth	r3, r3
 800868a:	4619      	mov	r1, r3
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f000 f8c1 	bl	8008814 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008692:	e09b      	b.n	80087cc <HAL_UART_IRQHandler+0x518>
 8008694:	080088f3 	.word	0x080088f3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	1ad3      	subs	r3, r2, r3
 80086a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086ac:	b29b      	uxth	r3, r3
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	f000 808e 	beq.w	80087d0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80086b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	f000 8089 	beq.w	80087d0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	330c      	adds	r3, #12
 80086c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c8:	e853 3f00 	ldrex	r3, [r3]
 80086cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80086ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	330c      	adds	r3, #12
 80086de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80086e2:	647a      	str	r2, [r7, #68]	@ 0x44
 80086e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80086e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80086ea:	e841 2300 	strex	r3, r2, [r1]
 80086ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80086f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d1e3      	bne.n	80086be <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	3314      	adds	r3, #20
 80086fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008700:	e853 3f00 	ldrex	r3, [r3]
 8008704:	623b      	str	r3, [r7, #32]
   return(result);
 8008706:	6a3b      	ldr	r3, [r7, #32]
 8008708:	f023 0301 	bic.w	r3, r3, #1
 800870c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	3314      	adds	r3, #20
 8008716:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800871a:	633a      	str	r2, [r7, #48]	@ 0x30
 800871c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008720:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008722:	e841 2300 	strex	r3, r2, [r1]
 8008726:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800872a:	2b00      	cmp	r3, #0
 800872c:	d1e3      	bne.n	80086f6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2220      	movs	r2, #32
 8008732:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2200      	movs	r2, #0
 800873a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	330c      	adds	r3, #12
 8008742:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	e853 3f00 	ldrex	r3, [r3]
 800874a:	60fb      	str	r3, [r7, #12]
   return(result);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f023 0310 	bic.w	r3, r3, #16
 8008752:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	330c      	adds	r3, #12
 800875c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008760:	61fa      	str	r2, [r7, #28]
 8008762:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008764:	69b9      	ldr	r1, [r7, #24]
 8008766:	69fa      	ldr	r2, [r7, #28]
 8008768:	e841 2300 	strex	r3, r2, [r1]
 800876c:	617b      	str	r3, [r7, #20]
   return(result);
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d1e3      	bne.n	800873c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2202      	movs	r2, #2
 8008778:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800877a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800877e:	4619      	mov	r1, r3
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f000 f847 	bl	8008814 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008786:	e023      	b.n	80087d0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800878c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008790:	2b00      	cmp	r3, #0
 8008792:	d009      	beq.n	80087a8 <HAL_UART_IRQHandler+0x4f4>
 8008794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800879c:	2b00      	cmp	r3, #0
 800879e:	d003      	beq.n	80087a8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 f8ba 	bl	800891a <UART_Transmit_IT>
    return;
 80087a6:	e014      	b.n	80087d2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80087a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d00e      	beq.n	80087d2 <HAL_UART_IRQHandler+0x51e>
 80087b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d008      	beq.n	80087d2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f000 f8fa 	bl	80089ba <UART_EndTransmit_IT>
    return;
 80087c6:	e004      	b.n	80087d2 <HAL_UART_IRQHandler+0x51e>
    return;
 80087c8:	bf00      	nop
 80087ca:	e002      	b.n	80087d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80087cc:	bf00      	nop
 80087ce:	e000      	b.n	80087d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80087d0:	bf00      	nop
  }
}
 80087d2:	37e8      	adds	r7, #232	@ 0xe8
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}

080087d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80087d8:	b480      	push	{r7}
 80087da:	b083      	sub	sp, #12
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80087e0:	bf00      	nop
 80087e2:	370c      	adds	r7, #12
 80087e4:	46bd      	mov	sp, r7
 80087e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ea:	4770      	bx	lr

080087ec <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b083      	sub	sp, #12
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80087f4:	bf00      	nop
 80087f6:	370c      	adds	r7, #12
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008800:	b480      	push	{r7}
 8008802:	b083      	sub	sp, #12
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008808:	bf00      	nop
 800880a:	370c      	adds	r7, #12
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008814:	b480      	push	{r7}
 8008816:	b083      	sub	sp, #12
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	460b      	mov	r3, r1
 800881e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008820:	bf00      	nop
 8008822:	370c      	adds	r7, #12
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr

0800882c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800882c:	b480      	push	{r7}
 800882e:	b095      	sub	sp, #84	@ 0x54
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	330c      	adds	r3, #12
 800883a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800883c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800883e:	e853 3f00 	ldrex	r3, [r3]
 8008842:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008846:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800884a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	330c      	adds	r3, #12
 8008852:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008854:	643a      	str	r2, [r7, #64]	@ 0x40
 8008856:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008858:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800885a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800885c:	e841 2300 	strex	r3, r2, [r1]
 8008860:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008864:	2b00      	cmp	r3, #0
 8008866:	d1e5      	bne.n	8008834 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	3314      	adds	r3, #20
 800886e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008870:	6a3b      	ldr	r3, [r7, #32]
 8008872:	e853 3f00 	ldrex	r3, [r3]
 8008876:	61fb      	str	r3, [r7, #28]
   return(result);
 8008878:	69fb      	ldr	r3, [r7, #28]
 800887a:	f023 0301 	bic.w	r3, r3, #1
 800887e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	3314      	adds	r3, #20
 8008886:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008888:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800888a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800888e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008890:	e841 2300 	strex	r3, r2, [r1]
 8008894:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008898:	2b00      	cmp	r3, #0
 800889a:	d1e5      	bne.n	8008868 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d119      	bne.n	80088d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	330c      	adds	r3, #12
 80088aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	e853 3f00 	ldrex	r3, [r3]
 80088b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	f023 0310 	bic.w	r3, r3, #16
 80088ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	330c      	adds	r3, #12
 80088c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088c4:	61ba      	str	r2, [r7, #24]
 80088c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c8:	6979      	ldr	r1, [r7, #20]
 80088ca:	69ba      	ldr	r2, [r7, #24]
 80088cc:	e841 2300 	strex	r3, r2, [r1]
 80088d0:	613b      	str	r3, [r7, #16]
   return(result);
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d1e5      	bne.n	80088a4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2220      	movs	r2, #32
 80088dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2200      	movs	r2, #0
 80088e4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80088e6:	bf00      	nop
 80088e8:	3754      	adds	r7, #84	@ 0x54
 80088ea:	46bd      	mov	sp, r7
 80088ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f0:	4770      	bx	lr

080088f2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088f2:	b580      	push	{r7, lr}
 80088f4:	b084      	sub	sp, #16
 80088f6:	af00      	add	r7, sp, #0
 80088f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2200      	movs	r2, #0
 8008904:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2200      	movs	r2, #0
 800890a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800890c:	68f8      	ldr	r0, [r7, #12]
 800890e:	f7ff ff77 	bl	8008800 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008912:	bf00      	nop
 8008914:	3710      	adds	r7, #16
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}

0800891a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800891a:	b480      	push	{r7}
 800891c:	b085      	sub	sp, #20
 800891e:	af00      	add	r7, sp, #0
 8008920:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008928:	b2db      	uxtb	r3, r3
 800892a:	2b21      	cmp	r3, #33	@ 0x21
 800892c:	d13e      	bne.n	80089ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	689b      	ldr	r3, [r3, #8]
 8008932:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008936:	d114      	bne.n	8008962 <UART_Transmit_IT+0x48>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	691b      	ldr	r3, [r3, #16]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d110      	bne.n	8008962 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6a1b      	ldr	r3, [r3, #32]
 8008944:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	881b      	ldrh	r3, [r3, #0]
 800894a:	461a      	mov	r2, r3
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008954:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6a1b      	ldr	r3, [r3, #32]
 800895a:	1c9a      	adds	r2, r3, #2
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	621a      	str	r2, [r3, #32]
 8008960:	e008      	b.n	8008974 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6a1b      	ldr	r3, [r3, #32]
 8008966:	1c59      	adds	r1, r3, #1
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	6211      	str	r1, [r2, #32]
 800896c:	781a      	ldrb	r2, [r3, #0]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008978:	b29b      	uxth	r3, r3
 800897a:	3b01      	subs	r3, #1
 800897c:	b29b      	uxth	r3, r3
 800897e:	687a      	ldr	r2, [r7, #4]
 8008980:	4619      	mov	r1, r3
 8008982:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008984:	2b00      	cmp	r3, #0
 8008986:	d10f      	bne.n	80089a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	68da      	ldr	r2, [r3, #12]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008996:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	68da      	ldr	r2, [r3, #12]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80089a8:	2300      	movs	r3, #0
 80089aa:	e000      	b.n	80089ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80089ac:	2302      	movs	r3, #2
  }
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3714      	adds	r7, #20
 80089b2:	46bd      	mov	sp, r7
 80089b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b8:	4770      	bx	lr

080089ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80089ba:	b580      	push	{r7, lr}
 80089bc:	b082      	sub	sp, #8
 80089be:	af00      	add	r7, sp, #0
 80089c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	68da      	ldr	r2, [r3, #12]
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80089d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2220      	movs	r2, #32
 80089d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f7ff fefc 	bl	80087d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80089e0:	2300      	movs	r3, #0
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3708      	adds	r7, #8
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}

080089ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80089ea:	b580      	push	{r7, lr}
 80089ec:	b08c      	sub	sp, #48	@ 0x30
 80089ee:	af00      	add	r7, sp, #0
 80089f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80089f8:	b2db      	uxtb	r3, r3
 80089fa:	2b22      	cmp	r3, #34	@ 0x22
 80089fc:	f040 80ae 	bne.w	8008b5c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	689b      	ldr	r3, [r3, #8]
 8008a04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a08:	d117      	bne.n	8008a3a <UART_Receive_IT+0x50>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	691b      	ldr	r3, [r3, #16]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d113      	bne.n	8008a3a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008a12:	2300      	movs	r3, #0
 8008a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	b29b      	uxth	r3, r3
 8008a24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a28:	b29a      	uxth	r2, r3
 8008a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a2c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a32:	1c9a      	adds	r2, r3, #2
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	629a      	str	r2, [r3, #40]	@ 0x28
 8008a38:	e026      	b.n	8008a88 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008a40:	2300      	movs	r3, #0
 8008a42:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	689b      	ldr	r3, [r3, #8]
 8008a48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a4c:	d007      	beq.n	8008a5e <UART_Receive_IT+0x74>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	689b      	ldr	r3, [r3, #8]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d10a      	bne.n	8008a6c <UART_Receive_IT+0x82>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	691b      	ldr	r3, [r3, #16]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d106      	bne.n	8008a6c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	b2da      	uxtb	r2, r3
 8008a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a68:	701a      	strb	r2, [r3, #0]
 8008a6a:	e008      	b.n	8008a7e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	b2db      	uxtb	r3, r3
 8008a74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a78:	b2da      	uxtb	r2, r3
 8008a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a7c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a82:	1c5a      	adds	r2, r3, #1
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	3b01      	subs	r3, #1
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	687a      	ldr	r2, [r7, #4]
 8008a94:	4619      	mov	r1, r3
 8008a96:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d15d      	bne.n	8008b58 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	68da      	ldr	r2, [r3, #12]
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f022 0220 	bic.w	r2, r2, #32
 8008aaa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	68da      	ldr	r2, [r3, #12]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008aba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	695a      	ldr	r2, [r3, #20]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f022 0201 	bic.w	r2, r2, #1
 8008aca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2220      	movs	r2, #32
 8008ad0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ade:	2b01      	cmp	r3, #1
 8008ae0:	d135      	bne.n	8008b4e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	330c      	adds	r3, #12
 8008aee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	e853 3f00 	ldrex	r3, [r3]
 8008af6:	613b      	str	r3, [r7, #16]
   return(result);
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	f023 0310 	bic.w	r3, r3, #16
 8008afe:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	330c      	adds	r3, #12
 8008b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b08:	623a      	str	r2, [r7, #32]
 8008b0a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b0c:	69f9      	ldr	r1, [r7, #28]
 8008b0e:	6a3a      	ldr	r2, [r7, #32]
 8008b10:	e841 2300 	strex	r3, r2, [r1]
 8008b14:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b16:	69bb      	ldr	r3, [r7, #24]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d1e5      	bne.n	8008ae8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f003 0310 	and.w	r3, r3, #16
 8008b26:	2b10      	cmp	r3, #16
 8008b28:	d10a      	bne.n	8008b40 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	60fb      	str	r3, [r7, #12]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	60fb      	str	r3, [r7, #12]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	685b      	ldr	r3, [r3, #4]
 8008b3c:	60fb      	str	r3, [r7, #12]
 8008b3e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b44:	4619      	mov	r1, r3
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f7ff fe64 	bl	8008814 <HAL_UARTEx_RxEventCallback>
 8008b4c:	e002      	b.n	8008b54 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f7ff fe4c 	bl	80087ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008b54:	2300      	movs	r3, #0
 8008b56:	e002      	b.n	8008b5e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	e000      	b.n	8008b5e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008b5c:	2302      	movs	r3, #2
  }
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3730      	adds	r7, #48	@ 0x30
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
	...

08008b68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b6c:	b0c0      	sub	sp, #256	@ 0x100
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	691b      	ldr	r3, [r3, #16]
 8008b7c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b84:	68d9      	ldr	r1, [r3, #12]
 8008b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b8a:	681a      	ldr	r2, [r3, #0]
 8008b8c:	ea40 0301 	orr.w	r3, r0, r1
 8008b90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b96:	689a      	ldr	r2, [r3, #8]
 8008b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b9c:	691b      	ldr	r3, [r3, #16]
 8008b9e:	431a      	orrs	r2, r3
 8008ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ba4:	695b      	ldr	r3, [r3, #20]
 8008ba6:	431a      	orrs	r2, r3
 8008ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bac:	69db      	ldr	r3, [r3, #28]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	68db      	ldr	r3, [r3, #12]
 8008bbc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008bc0:	f021 010c 	bic.w	r1, r1, #12
 8008bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bc8:	681a      	ldr	r2, [r3, #0]
 8008bca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008bce:	430b      	orrs	r3, r1
 8008bd0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	695b      	ldr	r3, [r3, #20]
 8008bda:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008be2:	6999      	ldr	r1, [r3, #24]
 8008be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	ea40 0301 	orr.w	r3, r0, r1
 8008bee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bf4:	681a      	ldr	r2, [r3, #0]
 8008bf6:	4b8f      	ldr	r3, [pc, #572]	@ (8008e34 <UART_SetConfig+0x2cc>)
 8008bf8:	429a      	cmp	r2, r3
 8008bfa:	d005      	beq.n	8008c08 <UART_SetConfig+0xa0>
 8008bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c00:	681a      	ldr	r2, [r3, #0]
 8008c02:	4b8d      	ldr	r3, [pc, #564]	@ (8008e38 <UART_SetConfig+0x2d0>)
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d104      	bne.n	8008c12 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008c08:	f7fc fa7c 	bl	8005104 <HAL_RCC_GetPCLK2Freq>
 8008c0c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008c10:	e003      	b.n	8008c1a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008c12:	f7fc fa63 	bl	80050dc <HAL_RCC_GetPCLK1Freq>
 8008c16:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c1e:	69db      	ldr	r3, [r3, #28]
 8008c20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c24:	f040 810c 	bne.w	8008e40 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008c28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008c32:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008c36:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008c3a:	4622      	mov	r2, r4
 8008c3c:	462b      	mov	r3, r5
 8008c3e:	1891      	adds	r1, r2, r2
 8008c40:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008c42:	415b      	adcs	r3, r3
 8008c44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c46:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008c4a:	4621      	mov	r1, r4
 8008c4c:	eb12 0801 	adds.w	r8, r2, r1
 8008c50:	4629      	mov	r1, r5
 8008c52:	eb43 0901 	adc.w	r9, r3, r1
 8008c56:	f04f 0200 	mov.w	r2, #0
 8008c5a:	f04f 0300 	mov.w	r3, #0
 8008c5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008c62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008c66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008c6a:	4690      	mov	r8, r2
 8008c6c:	4699      	mov	r9, r3
 8008c6e:	4623      	mov	r3, r4
 8008c70:	eb18 0303 	adds.w	r3, r8, r3
 8008c74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008c78:	462b      	mov	r3, r5
 8008c7a:	eb49 0303 	adc.w	r3, r9, r3
 8008c7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008c8e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008c92:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008c96:	460b      	mov	r3, r1
 8008c98:	18db      	adds	r3, r3, r3
 8008c9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c9c:	4613      	mov	r3, r2
 8008c9e:	eb42 0303 	adc.w	r3, r2, r3
 8008ca2:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ca4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008ca8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008cac:	f7f7 fa94 	bl	80001d8 <__aeabi_uldivmod>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	4b61      	ldr	r3, [pc, #388]	@ (8008e3c <UART_SetConfig+0x2d4>)
 8008cb6:	fba3 2302 	umull	r2, r3, r3, r2
 8008cba:	095b      	lsrs	r3, r3, #5
 8008cbc:	011c      	lsls	r4, r3, #4
 8008cbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008cc8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008ccc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008cd0:	4642      	mov	r2, r8
 8008cd2:	464b      	mov	r3, r9
 8008cd4:	1891      	adds	r1, r2, r2
 8008cd6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008cd8:	415b      	adcs	r3, r3
 8008cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cdc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008ce0:	4641      	mov	r1, r8
 8008ce2:	eb12 0a01 	adds.w	sl, r2, r1
 8008ce6:	4649      	mov	r1, r9
 8008ce8:	eb43 0b01 	adc.w	fp, r3, r1
 8008cec:	f04f 0200 	mov.w	r2, #0
 8008cf0:	f04f 0300 	mov.w	r3, #0
 8008cf4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008cf8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008cfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d00:	4692      	mov	sl, r2
 8008d02:	469b      	mov	fp, r3
 8008d04:	4643      	mov	r3, r8
 8008d06:	eb1a 0303 	adds.w	r3, sl, r3
 8008d0a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008d0e:	464b      	mov	r3, r9
 8008d10:	eb4b 0303 	adc.w	r3, fp, r3
 8008d14:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d24:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008d28:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008d2c:	460b      	mov	r3, r1
 8008d2e:	18db      	adds	r3, r3, r3
 8008d30:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d32:	4613      	mov	r3, r2
 8008d34:	eb42 0303 	adc.w	r3, r2, r3
 8008d38:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d3a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008d3e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008d42:	f7f7 fa49 	bl	80001d8 <__aeabi_uldivmod>
 8008d46:	4602      	mov	r2, r0
 8008d48:	460b      	mov	r3, r1
 8008d4a:	4611      	mov	r1, r2
 8008d4c:	4b3b      	ldr	r3, [pc, #236]	@ (8008e3c <UART_SetConfig+0x2d4>)
 8008d4e:	fba3 2301 	umull	r2, r3, r3, r1
 8008d52:	095b      	lsrs	r3, r3, #5
 8008d54:	2264      	movs	r2, #100	@ 0x64
 8008d56:	fb02 f303 	mul.w	r3, r2, r3
 8008d5a:	1acb      	subs	r3, r1, r3
 8008d5c:	00db      	lsls	r3, r3, #3
 8008d5e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008d62:	4b36      	ldr	r3, [pc, #216]	@ (8008e3c <UART_SetConfig+0x2d4>)
 8008d64:	fba3 2302 	umull	r2, r3, r3, r2
 8008d68:	095b      	lsrs	r3, r3, #5
 8008d6a:	005b      	lsls	r3, r3, #1
 8008d6c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008d70:	441c      	add	r4, r3
 8008d72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d76:	2200      	movs	r2, #0
 8008d78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d7c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008d80:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008d84:	4642      	mov	r2, r8
 8008d86:	464b      	mov	r3, r9
 8008d88:	1891      	adds	r1, r2, r2
 8008d8a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008d8c:	415b      	adcs	r3, r3
 8008d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d90:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008d94:	4641      	mov	r1, r8
 8008d96:	1851      	adds	r1, r2, r1
 8008d98:	6339      	str	r1, [r7, #48]	@ 0x30
 8008d9a:	4649      	mov	r1, r9
 8008d9c:	414b      	adcs	r3, r1
 8008d9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008da0:	f04f 0200 	mov.w	r2, #0
 8008da4:	f04f 0300 	mov.w	r3, #0
 8008da8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008dac:	4659      	mov	r1, fp
 8008dae:	00cb      	lsls	r3, r1, #3
 8008db0:	4651      	mov	r1, sl
 8008db2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008db6:	4651      	mov	r1, sl
 8008db8:	00ca      	lsls	r2, r1, #3
 8008dba:	4610      	mov	r0, r2
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	4642      	mov	r2, r8
 8008dc2:	189b      	adds	r3, r3, r2
 8008dc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008dc8:	464b      	mov	r3, r9
 8008dca:	460a      	mov	r2, r1
 8008dcc:	eb42 0303 	adc.w	r3, r2, r3
 8008dd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008de0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008de4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008de8:	460b      	mov	r3, r1
 8008dea:	18db      	adds	r3, r3, r3
 8008dec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008dee:	4613      	mov	r3, r2
 8008df0:	eb42 0303 	adc.w	r3, r2, r3
 8008df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008df6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008dfa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008dfe:	f7f7 f9eb 	bl	80001d8 <__aeabi_uldivmod>
 8008e02:	4602      	mov	r2, r0
 8008e04:	460b      	mov	r3, r1
 8008e06:	4b0d      	ldr	r3, [pc, #52]	@ (8008e3c <UART_SetConfig+0x2d4>)
 8008e08:	fba3 1302 	umull	r1, r3, r3, r2
 8008e0c:	095b      	lsrs	r3, r3, #5
 8008e0e:	2164      	movs	r1, #100	@ 0x64
 8008e10:	fb01 f303 	mul.w	r3, r1, r3
 8008e14:	1ad3      	subs	r3, r2, r3
 8008e16:	00db      	lsls	r3, r3, #3
 8008e18:	3332      	adds	r3, #50	@ 0x32
 8008e1a:	4a08      	ldr	r2, [pc, #32]	@ (8008e3c <UART_SetConfig+0x2d4>)
 8008e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8008e20:	095b      	lsrs	r3, r3, #5
 8008e22:	f003 0207 	and.w	r2, r3, #7
 8008e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4422      	add	r2, r4
 8008e2e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008e30:	e106      	b.n	8009040 <UART_SetConfig+0x4d8>
 8008e32:	bf00      	nop
 8008e34:	40011000 	.word	0x40011000
 8008e38:	40011400 	.word	0x40011400
 8008e3c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008e40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e44:	2200      	movs	r2, #0
 8008e46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008e4a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008e4e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008e52:	4642      	mov	r2, r8
 8008e54:	464b      	mov	r3, r9
 8008e56:	1891      	adds	r1, r2, r2
 8008e58:	6239      	str	r1, [r7, #32]
 8008e5a:	415b      	adcs	r3, r3
 8008e5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008e62:	4641      	mov	r1, r8
 8008e64:	1854      	adds	r4, r2, r1
 8008e66:	4649      	mov	r1, r9
 8008e68:	eb43 0501 	adc.w	r5, r3, r1
 8008e6c:	f04f 0200 	mov.w	r2, #0
 8008e70:	f04f 0300 	mov.w	r3, #0
 8008e74:	00eb      	lsls	r3, r5, #3
 8008e76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008e7a:	00e2      	lsls	r2, r4, #3
 8008e7c:	4614      	mov	r4, r2
 8008e7e:	461d      	mov	r5, r3
 8008e80:	4643      	mov	r3, r8
 8008e82:	18e3      	adds	r3, r4, r3
 8008e84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008e88:	464b      	mov	r3, r9
 8008e8a:	eb45 0303 	adc.w	r3, r5, r3
 8008e8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008e9e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008ea2:	f04f 0200 	mov.w	r2, #0
 8008ea6:	f04f 0300 	mov.w	r3, #0
 8008eaa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008eae:	4629      	mov	r1, r5
 8008eb0:	008b      	lsls	r3, r1, #2
 8008eb2:	4621      	mov	r1, r4
 8008eb4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008eb8:	4621      	mov	r1, r4
 8008eba:	008a      	lsls	r2, r1, #2
 8008ebc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008ec0:	f7f7 f98a 	bl	80001d8 <__aeabi_uldivmod>
 8008ec4:	4602      	mov	r2, r0
 8008ec6:	460b      	mov	r3, r1
 8008ec8:	4b60      	ldr	r3, [pc, #384]	@ (800904c <UART_SetConfig+0x4e4>)
 8008eca:	fba3 2302 	umull	r2, r3, r3, r2
 8008ece:	095b      	lsrs	r3, r3, #5
 8008ed0:	011c      	lsls	r4, r3, #4
 8008ed2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008edc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008ee0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008ee4:	4642      	mov	r2, r8
 8008ee6:	464b      	mov	r3, r9
 8008ee8:	1891      	adds	r1, r2, r2
 8008eea:	61b9      	str	r1, [r7, #24]
 8008eec:	415b      	adcs	r3, r3
 8008eee:	61fb      	str	r3, [r7, #28]
 8008ef0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008ef4:	4641      	mov	r1, r8
 8008ef6:	1851      	adds	r1, r2, r1
 8008ef8:	6139      	str	r1, [r7, #16]
 8008efa:	4649      	mov	r1, r9
 8008efc:	414b      	adcs	r3, r1
 8008efe:	617b      	str	r3, [r7, #20]
 8008f00:	f04f 0200 	mov.w	r2, #0
 8008f04:	f04f 0300 	mov.w	r3, #0
 8008f08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008f0c:	4659      	mov	r1, fp
 8008f0e:	00cb      	lsls	r3, r1, #3
 8008f10:	4651      	mov	r1, sl
 8008f12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f16:	4651      	mov	r1, sl
 8008f18:	00ca      	lsls	r2, r1, #3
 8008f1a:	4610      	mov	r0, r2
 8008f1c:	4619      	mov	r1, r3
 8008f1e:	4603      	mov	r3, r0
 8008f20:	4642      	mov	r2, r8
 8008f22:	189b      	adds	r3, r3, r2
 8008f24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f28:	464b      	mov	r3, r9
 8008f2a:	460a      	mov	r2, r1
 8008f2c:	eb42 0303 	adc.w	r3, r2, r3
 8008f30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008f3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008f40:	f04f 0200 	mov.w	r2, #0
 8008f44:	f04f 0300 	mov.w	r3, #0
 8008f48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008f4c:	4649      	mov	r1, r9
 8008f4e:	008b      	lsls	r3, r1, #2
 8008f50:	4641      	mov	r1, r8
 8008f52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f56:	4641      	mov	r1, r8
 8008f58:	008a      	lsls	r2, r1, #2
 8008f5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008f5e:	f7f7 f93b 	bl	80001d8 <__aeabi_uldivmod>
 8008f62:	4602      	mov	r2, r0
 8008f64:	460b      	mov	r3, r1
 8008f66:	4611      	mov	r1, r2
 8008f68:	4b38      	ldr	r3, [pc, #224]	@ (800904c <UART_SetConfig+0x4e4>)
 8008f6a:	fba3 2301 	umull	r2, r3, r3, r1
 8008f6e:	095b      	lsrs	r3, r3, #5
 8008f70:	2264      	movs	r2, #100	@ 0x64
 8008f72:	fb02 f303 	mul.w	r3, r2, r3
 8008f76:	1acb      	subs	r3, r1, r3
 8008f78:	011b      	lsls	r3, r3, #4
 8008f7a:	3332      	adds	r3, #50	@ 0x32
 8008f7c:	4a33      	ldr	r2, [pc, #204]	@ (800904c <UART_SetConfig+0x4e4>)
 8008f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8008f82:	095b      	lsrs	r3, r3, #5
 8008f84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008f88:	441c      	add	r4, r3
 8008f8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f8e:	2200      	movs	r2, #0
 8008f90:	673b      	str	r3, [r7, #112]	@ 0x70
 8008f92:	677a      	str	r2, [r7, #116]	@ 0x74
 8008f94:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008f98:	4642      	mov	r2, r8
 8008f9a:	464b      	mov	r3, r9
 8008f9c:	1891      	adds	r1, r2, r2
 8008f9e:	60b9      	str	r1, [r7, #8]
 8008fa0:	415b      	adcs	r3, r3
 8008fa2:	60fb      	str	r3, [r7, #12]
 8008fa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008fa8:	4641      	mov	r1, r8
 8008faa:	1851      	adds	r1, r2, r1
 8008fac:	6039      	str	r1, [r7, #0]
 8008fae:	4649      	mov	r1, r9
 8008fb0:	414b      	adcs	r3, r1
 8008fb2:	607b      	str	r3, [r7, #4]
 8008fb4:	f04f 0200 	mov.w	r2, #0
 8008fb8:	f04f 0300 	mov.w	r3, #0
 8008fbc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008fc0:	4659      	mov	r1, fp
 8008fc2:	00cb      	lsls	r3, r1, #3
 8008fc4:	4651      	mov	r1, sl
 8008fc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fca:	4651      	mov	r1, sl
 8008fcc:	00ca      	lsls	r2, r1, #3
 8008fce:	4610      	mov	r0, r2
 8008fd0:	4619      	mov	r1, r3
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	4642      	mov	r2, r8
 8008fd6:	189b      	adds	r3, r3, r2
 8008fd8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008fda:	464b      	mov	r3, r9
 8008fdc:	460a      	mov	r2, r1
 8008fde:	eb42 0303 	adc.w	r3, r2, r3
 8008fe2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	2200      	movs	r2, #0
 8008fec:	663b      	str	r3, [r7, #96]	@ 0x60
 8008fee:	667a      	str	r2, [r7, #100]	@ 0x64
 8008ff0:	f04f 0200 	mov.w	r2, #0
 8008ff4:	f04f 0300 	mov.w	r3, #0
 8008ff8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008ffc:	4649      	mov	r1, r9
 8008ffe:	008b      	lsls	r3, r1, #2
 8009000:	4641      	mov	r1, r8
 8009002:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009006:	4641      	mov	r1, r8
 8009008:	008a      	lsls	r2, r1, #2
 800900a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800900e:	f7f7 f8e3 	bl	80001d8 <__aeabi_uldivmod>
 8009012:	4602      	mov	r2, r0
 8009014:	460b      	mov	r3, r1
 8009016:	4b0d      	ldr	r3, [pc, #52]	@ (800904c <UART_SetConfig+0x4e4>)
 8009018:	fba3 1302 	umull	r1, r3, r3, r2
 800901c:	095b      	lsrs	r3, r3, #5
 800901e:	2164      	movs	r1, #100	@ 0x64
 8009020:	fb01 f303 	mul.w	r3, r1, r3
 8009024:	1ad3      	subs	r3, r2, r3
 8009026:	011b      	lsls	r3, r3, #4
 8009028:	3332      	adds	r3, #50	@ 0x32
 800902a:	4a08      	ldr	r2, [pc, #32]	@ (800904c <UART_SetConfig+0x4e4>)
 800902c:	fba2 2303 	umull	r2, r3, r2, r3
 8009030:	095b      	lsrs	r3, r3, #5
 8009032:	f003 020f 	and.w	r2, r3, #15
 8009036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4422      	add	r2, r4
 800903e:	609a      	str	r2, [r3, #8]
}
 8009040:	bf00      	nop
 8009042:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009046:	46bd      	mov	sp, r7
 8009048:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800904c:	51eb851f 	.word	0x51eb851f

08009050 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009050:	b084      	sub	sp, #16
 8009052:	b480      	push	{r7}
 8009054:	b085      	sub	sp, #20
 8009056:	af00      	add	r7, sp, #0
 8009058:	6078      	str	r0, [r7, #4]
 800905a:	f107 001c 	add.w	r0, r7, #28
 800905e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009062:	2300      	movs	r3, #0
 8009064:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009066:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009068:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800906a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800906c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800906e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009072:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009076:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800907a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800907c:	68fa      	ldr	r2, [r7, #12]
 800907e:	4313      	orrs	r3, r2
 8009080:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800908a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800908e:	68fa      	ldr	r2, [r7, #12]
 8009090:	431a      	orrs	r2, r3
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009096:	2300      	movs	r3, #0
}
 8009098:	4618      	mov	r0, r3
 800909a:	3714      	adds	r7, #20
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	b004      	add	sp, #16
 80090a4:	4770      	bx	lr

080090a6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80090a6:	b480      	push	{r7}
 80090a8:	b083      	sub	sp, #12
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	370c      	adds	r7, #12
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	681a      	ldr	r2, [r3, #0]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80090d4:	2300      	movs	r3, #0
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	370c      	adds	r7, #12
 80090da:	46bd      	mov	sp, r7
 80090dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e0:	4770      	bx	lr

080090e2 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80090e2:	b480      	push	{r7}
 80090e4:	b083      	sub	sp, #12
 80090e6:	af00      	add	r7, sp, #0
 80090e8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2203      	movs	r2, #3
 80090ee:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80090f0:	2300      	movs	r3, #0
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	370c      	adds	r7, #12
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr

080090fe <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80090fe:	b480      	push	{r7}
 8009100:	b083      	sub	sp, #12
 8009102:	af00      	add	r7, sp, #0
 8009104:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f003 0303 	and.w	r3, r3, #3
}
 800910e:	4618      	mov	r0, r3
 8009110:	370c      	adds	r7, #12
 8009112:	46bd      	mov	sp, r7
 8009114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009118:	4770      	bx	lr

0800911a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800911a:	b480      	push	{r7}
 800911c:	b085      	sub	sp, #20
 800911e:	af00      	add	r7, sp, #0
 8009120:	6078      	str	r0, [r7, #4]
 8009122:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009124:	2300      	movs	r3, #0
 8009126:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	681a      	ldr	r2, [r3, #0]
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009138:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800913e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009144:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009146:	68fa      	ldr	r2, [r7, #12]
 8009148:	4313      	orrs	r3, r2
 800914a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	68db      	ldr	r3, [r3, #12]
 8009150:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8009154:	f023 030f 	bic.w	r3, r3, #15
 8009158:	68fa      	ldr	r2, [r7, #12]
 800915a:	431a      	orrs	r2, r3
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009160:	2300      	movs	r3, #0
}
 8009162:	4618      	mov	r0, r3
 8009164:	3714      	adds	r7, #20
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr

0800916e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800916e:	b480      	push	{r7}
 8009170:	b083      	sub	sp, #12
 8009172:	af00      	add	r7, sp, #0
 8009174:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	691b      	ldr	r3, [r3, #16]
 800917a:	b2db      	uxtb	r3, r3
}
 800917c:	4618      	mov	r0, r3
 800917e:	370c      	adds	r7, #12
 8009180:	46bd      	mov	sp, r7
 8009182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009186:	4770      	bx	lr

08009188 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009188:	b480      	push	{r7}
 800918a:	b085      	sub	sp, #20
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
 8009190:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	3314      	adds	r3, #20
 8009196:	461a      	mov	r2, r3
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	4413      	add	r3, r2
 800919c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
}  
 80091a2:	4618      	mov	r0, r3
 80091a4:	3714      	adds	r7, #20
 80091a6:	46bd      	mov	sp, r7
 80091a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ac:	4770      	bx	lr

080091ae <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80091ae:	b480      	push	{r7}
 80091b0:	b085      	sub	sp, #20
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	6078      	str	r0, [r7, #4]
 80091b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80091b8:	2300      	movs	r3, #0
 80091ba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	685a      	ldr	r2, [r3, #4]
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80091d4:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80091da:	431a      	orrs	r2, r3
                       Data->DPSM);
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80091e0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80091e2:	68fa      	ldr	r2, [r7, #12]
 80091e4:	4313      	orrs	r3, r2
 80091e6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ec:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	431a      	orrs	r2, r3
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80091f8:	2300      	movs	r3, #0

}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3714      	adds	r7, #20
 80091fe:	46bd      	mov	sp, r7
 8009200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009204:	4770      	bx	lr

08009206 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8009206:	b580      	push	{r7, lr}
 8009208:	b088      	sub	sp, #32
 800920a:	af00      	add	r7, sp, #0
 800920c:	6078      	str	r0, [r7, #4]
 800920e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009214:	2310      	movs	r3, #16
 8009216:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009218:	2340      	movs	r3, #64	@ 0x40
 800921a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800921c:	2300      	movs	r3, #0
 800921e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009220:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009224:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009226:	f107 0308 	add.w	r3, r7, #8
 800922a:	4619      	mov	r1, r3
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f7ff ff74 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009232:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009236:	2110      	movs	r1, #16
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f000 f9d7 	bl	80095ec <SDMMC_GetCmdResp1>
 800923e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009240:	69fb      	ldr	r3, [r7, #28]
}
 8009242:	4618      	mov	r0, r3
 8009244:	3720      	adds	r7, #32
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}

0800924a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800924a:	b580      	push	{r7, lr}
 800924c:	b088      	sub	sp, #32
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
 8009252:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009258:	2311      	movs	r3, #17
 800925a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800925c:	2340      	movs	r3, #64	@ 0x40
 800925e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009260:	2300      	movs	r3, #0
 8009262:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009264:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009268:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800926a:	f107 0308 	add.w	r3, r7, #8
 800926e:	4619      	mov	r1, r3
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f7ff ff52 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800927a:	2111      	movs	r1, #17
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f000 f9b5 	bl	80095ec <SDMMC_GetCmdResp1>
 8009282:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009284:	69fb      	ldr	r3, [r7, #28]
}
 8009286:	4618      	mov	r0, r3
 8009288:	3720      	adds	r7, #32
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}

0800928e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800928e:	b580      	push	{r7, lr}
 8009290:	b088      	sub	sp, #32
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
 8009296:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800929c:	2312      	movs	r3, #18
 800929e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80092a0:	2340      	movs	r3, #64	@ 0x40
 80092a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80092a4:	2300      	movs	r3, #0
 80092a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80092a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80092ae:	f107 0308 	add.w	r3, r7, #8
 80092b2:	4619      	mov	r1, r3
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f7ff ff30 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80092ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092be:	2112      	movs	r1, #18
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f000 f993 	bl	80095ec <SDMMC_GetCmdResp1>
 80092c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80092c8:	69fb      	ldr	r3, [r7, #28]
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3720      	adds	r7, #32
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}

080092d2 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80092d2:	b580      	push	{r7, lr}
 80092d4:	b088      	sub	sp, #32
 80092d6:	af00      	add	r7, sp, #0
 80092d8:	6078      	str	r0, [r7, #4]
 80092da:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80092e0:	2318      	movs	r3, #24
 80092e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80092e4:	2340      	movs	r3, #64	@ 0x40
 80092e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80092e8:	2300      	movs	r3, #0
 80092ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80092ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80092f2:	f107 0308 	add.w	r3, r7, #8
 80092f6:	4619      	mov	r1, r3
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f7ff ff0e 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80092fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009302:	2118      	movs	r1, #24
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 f971 	bl	80095ec <SDMMC_GetCmdResp1>
 800930a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800930c:	69fb      	ldr	r3, [r7, #28]
}
 800930e:	4618      	mov	r0, r3
 8009310:	3720      	adds	r7, #32
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}

08009316 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009316:	b580      	push	{r7, lr}
 8009318:	b088      	sub	sp, #32
 800931a:	af00      	add	r7, sp, #0
 800931c:	6078      	str	r0, [r7, #4]
 800931e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009324:	2319      	movs	r3, #25
 8009326:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009328:	2340      	movs	r3, #64	@ 0x40
 800932a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800932c:	2300      	movs	r3, #0
 800932e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009330:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009334:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009336:	f107 0308 	add.w	r3, r7, #8
 800933a:	4619      	mov	r1, r3
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f7ff feec 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009346:	2119      	movs	r1, #25
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f000 f94f 	bl	80095ec <SDMMC_GetCmdResp1>
 800934e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009350:	69fb      	ldr	r3, [r7, #28]
}
 8009352:	4618      	mov	r0, r3
 8009354:	3720      	adds	r7, #32
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}
	...

0800935c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b088      	sub	sp, #32
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009364:	2300      	movs	r3, #0
 8009366:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009368:	230c      	movs	r3, #12
 800936a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800936c:	2340      	movs	r3, #64	@ 0x40
 800936e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009370:	2300      	movs	r3, #0
 8009372:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009374:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009378:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800937a:	f107 0308 	add.w	r3, r7, #8
 800937e:	4619      	mov	r1, r3
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f7ff feca 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8009386:	4a05      	ldr	r2, [pc, #20]	@ (800939c <SDMMC_CmdStopTransfer+0x40>)
 8009388:	210c      	movs	r1, #12
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f000 f92e 	bl	80095ec <SDMMC_GetCmdResp1>
 8009390:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009392:	69fb      	ldr	r3, [r7, #28]
}
 8009394:	4618      	mov	r0, r3
 8009396:	3720      	adds	r7, #32
 8009398:	46bd      	mov	sp, r7
 800939a:	bd80      	pop	{r7, pc}
 800939c:	05f5e100 	.word	0x05f5e100

080093a0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b08a      	sub	sp, #40	@ 0x28
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80093b0:	2307      	movs	r3, #7
 80093b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80093b4:	2340      	movs	r3, #64	@ 0x40
 80093b6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80093b8:	2300      	movs	r3, #0
 80093ba:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80093bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093c0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80093c2:	f107 0310 	add.w	r3, r7, #16
 80093c6:	4619      	mov	r1, r3
 80093c8:	68f8      	ldr	r0, [r7, #12]
 80093ca:	f7ff fea6 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80093ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093d2:	2107      	movs	r1, #7
 80093d4:	68f8      	ldr	r0, [r7, #12]
 80093d6:	f000 f909 	bl	80095ec <SDMMC_GetCmdResp1>
 80093da:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 80093dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80093de:	4618      	mov	r0, r3
 80093e0:	3728      	adds	r7, #40	@ 0x28
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}

080093e6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80093e6:	b580      	push	{r7, lr}
 80093e8:	b088      	sub	sp, #32
 80093ea:	af00      	add	r7, sp, #0
 80093ec:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80093ee:	2300      	movs	r3, #0
 80093f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80093f2:	2300      	movs	r3, #0
 80093f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80093f6:	2300      	movs	r3, #0
 80093f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80093fa:	2300      	movs	r3, #0
 80093fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80093fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009402:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009404:	f107 0308 	add.w	r3, r7, #8
 8009408:	4619      	mov	r1, r3
 800940a:	6878      	ldr	r0, [r7, #4]
 800940c:	f7ff fe85 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 fb23 	bl	8009a5c <SDMMC_GetCmdError>
 8009416:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009418:	69fb      	ldr	r3, [r7, #28]
}
 800941a:	4618      	mov	r0, r3
 800941c:	3720      	adds	r7, #32
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}

08009422 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009422:	b580      	push	{r7, lr}
 8009424:	b088      	sub	sp, #32
 8009426:	af00      	add	r7, sp, #0
 8009428:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800942a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800942e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009430:	2308      	movs	r3, #8
 8009432:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009434:	2340      	movs	r3, #64	@ 0x40
 8009436:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009438:	2300      	movs	r3, #0
 800943a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800943c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009440:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009442:	f107 0308 	add.w	r3, r7, #8
 8009446:	4619      	mov	r1, r3
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f7ff fe66 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 fab6 	bl	80099c0 <SDMMC_GetCmdResp7>
 8009454:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009456:	69fb      	ldr	r3, [r7, #28]
}
 8009458:	4618      	mov	r0, r3
 800945a:	3720      	adds	r7, #32
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b088      	sub	sp, #32
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800946e:	2337      	movs	r3, #55	@ 0x37
 8009470:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009472:	2340      	movs	r3, #64	@ 0x40
 8009474:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009476:	2300      	movs	r3, #0
 8009478:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800947a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800947e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009480:	f107 0308 	add.w	r3, r7, #8
 8009484:	4619      	mov	r1, r3
 8009486:	6878      	ldr	r0, [r7, #4]
 8009488:	f7ff fe47 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800948c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009490:	2137      	movs	r1, #55	@ 0x37
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f000 f8aa 	bl	80095ec <SDMMC_GetCmdResp1>
 8009498:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800949a:	69fb      	ldr	r3, [r7, #28]
}
 800949c:	4618      	mov	r0, r3
 800949e:	3720      	adds	r7, #32
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}

080094a4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b088      	sub	sp, #32
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80094b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80094b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80094ba:	2329      	movs	r3, #41	@ 0x29
 80094bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80094be:	2340      	movs	r3, #64	@ 0x40
 80094c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80094c2:	2300      	movs	r3, #0
 80094c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80094c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80094cc:	f107 0308 	add.w	r3, r7, #8
 80094d0:	4619      	mov	r1, r3
 80094d2:	6878      	ldr	r0, [r7, #4]
 80094d4:	f7ff fe21 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f000 f9bd 	bl	8009858 <SDMMC_GetCmdResp3>
 80094de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094e0:	69fb      	ldr	r3, [r7, #28]
}
 80094e2:	4618      	mov	r0, r3
 80094e4:	3720      	adds	r7, #32
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}

080094ea <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80094ea:	b580      	push	{r7, lr}
 80094ec:	b088      	sub	sp, #32
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80094f2:	2300      	movs	r3, #0
 80094f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80094f6:	2302      	movs	r3, #2
 80094f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80094fa:	23c0      	movs	r3, #192	@ 0xc0
 80094fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80094fe:	2300      	movs	r3, #0
 8009500:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009502:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009506:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009508:	f107 0308 	add.w	r3, r7, #8
 800950c:	4619      	mov	r1, r3
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f7ff fe03 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009514:	6878      	ldr	r0, [r7, #4]
 8009516:	f000 f957 	bl	80097c8 <SDMMC_GetCmdResp2>
 800951a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800951c:	69fb      	ldr	r3, [r7, #28]
}
 800951e:	4618      	mov	r0, r3
 8009520:	3720      	adds	r7, #32
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}

08009526 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009526:	b580      	push	{r7, lr}
 8009528:	b088      	sub	sp, #32
 800952a:	af00      	add	r7, sp, #0
 800952c:	6078      	str	r0, [r7, #4]
 800952e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009534:	2309      	movs	r3, #9
 8009536:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009538:	23c0      	movs	r3, #192	@ 0xc0
 800953a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800953c:	2300      	movs	r3, #0
 800953e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009540:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009544:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009546:	f107 0308 	add.w	r3, r7, #8
 800954a:	4619      	mov	r1, r3
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f7ff fde4 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f000 f938 	bl	80097c8 <SDMMC_GetCmdResp2>
 8009558:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800955a:	69fb      	ldr	r3, [r7, #28]
}
 800955c:	4618      	mov	r0, r3
 800955e:	3720      	adds	r7, #32
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}

08009564 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b088      	sub	sp, #32
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800956e:	2300      	movs	r3, #0
 8009570:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009572:	2303      	movs	r3, #3
 8009574:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009576:	2340      	movs	r3, #64	@ 0x40
 8009578:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800957a:	2300      	movs	r3, #0
 800957c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800957e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009582:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009584:	f107 0308 	add.w	r3, r7, #8
 8009588:	4619      	mov	r1, r3
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f7ff fdc5 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009590:	683a      	ldr	r2, [r7, #0]
 8009592:	2103      	movs	r1, #3
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f000 f99d 	bl	80098d4 <SDMMC_GetCmdResp6>
 800959a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800959c:	69fb      	ldr	r3, [r7, #28]
}
 800959e:	4618      	mov	r0, r3
 80095a0:	3720      	adds	r7, #32
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}

080095a6 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80095a6:	b580      	push	{r7, lr}
 80095a8:	b088      	sub	sp, #32
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	6078      	str	r0, [r7, #4]
 80095ae:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80095b4:	230d      	movs	r3, #13
 80095b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80095b8:	2340      	movs	r3, #64	@ 0x40
 80095ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80095bc:	2300      	movs	r3, #0
 80095be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80095c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80095c4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80095c6:	f107 0308 	add.w	r3, r7, #8
 80095ca:	4619      	mov	r1, r3
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f7ff fda4 	bl	800911a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80095d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095d6:	210d      	movs	r1, #13
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	f000 f807 	bl	80095ec <SDMMC_GetCmdResp1>
 80095de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80095e0:	69fb      	ldr	r3, [r7, #28]
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3720      	adds	r7, #32
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}
	...

080095ec <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b088      	sub	sp, #32
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	60f8      	str	r0, [r7, #12]
 80095f4:	460b      	mov	r3, r1
 80095f6:	607a      	str	r2, [r7, #4]
 80095f8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80095fa:	4b70      	ldr	r3, [pc, #448]	@ (80097bc <SDMMC_GetCmdResp1+0x1d0>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4a70      	ldr	r2, [pc, #448]	@ (80097c0 <SDMMC_GetCmdResp1+0x1d4>)
 8009600:	fba2 2303 	umull	r2, r3, r2, r3
 8009604:	0a5a      	lsrs	r2, r3, #9
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	fb02 f303 	mul.w	r3, r2, r3
 800960c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800960e:	69fb      	ldr	r3, [r7, #28]
 8009610:	1e5a      	subs	r2, r3, #1
 8009612:	61fa      	str	r2, [r7, #28]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d102      	bne.n	800961e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009618:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800961c:	e0c9      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009622:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009624:	69bb      	ldr	r3, [r7, #24]
 8009626:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800962a:	2b00      	cmp	r3, #0
 800962c:	d0ef      	beq.n	800960e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800962e:	69bb      	ldr	r3, [r7, #24]
 8009630:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009634:	2b00      	cmp	r3, #0
 8009636:	d1ea      	bne.n	800960e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800963c:	f003 0304 	and.w	r3, r3, #4
 8009640:	2b00      	cmp	r3, #0
 8009642:	d004      	beq.n	800964e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2204      	movs	r2, #4
 8009648:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800964a:	2304      	movs	r3, #4
 800964c:	e0b1      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009652:	f003 0301 	and.w	r3, r3, #1
 8009656:	2b00      	cmp	r3, #0
 8009658:	d004      	beq.n	8009664 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2201      	movs	r2, #1
 800965e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009660:	2301      	movs	r3, #1
 8009662:	e0a6      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	22c5      	movs	r2, #197	@ 0xc5
 8009668:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800966a:	68f8      	ldr	r0, [r7, #12]
 800966c:	f7ff fd7f 	bl	800916e <SDIO_GetCommandResponse>
 8009670:	4603      	mov	r3, r0
 8009672:	461a      	mov	r2, r3
 8009674:	7afb      	ldrb	r3, [r7, #11]
 8009676:	4293      	cmp	r3, r2
 8009678:	d001      	beq.n	800967e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800967a:	2301      	movs	r3, #1
 800967c:	e099      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800967e:	2100      	movs	r1, #0
 8009680:	68f8      	ldr	r0, [r7, #12]
 8009682:	f7ff fd81 	bl	8009188 <SDIO_GetResponse>
 8009686:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009688:	697a      	ldr	r2, [r7, #20]
 800968a:	4b4e      	ldr	r3, [pc, #312]	@ (80097c4 <SDMMC_GetCmdResp1+0x1d8>)
 800968c:	4013      	ands	r3, r2
 800968e:	2b00      	cmp	r3, #0
 8009690:	d101      	bne.n	8009696 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8009692:	2300      	movs	r3, #0
 8009694:	e08d      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	2b00      	cmp	r3, #0
 800969a:	da02      	bge.n	80096a2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800969c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80096a0:	e087      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d001      	beq.n	80096b0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80096ac:	2340      	movs	r3, #64	@ 0x40
 80096ae:	e080      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d001      	beq.n	80096be <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80096ba:	2380      	movs	r3, #128	@ 0x80
 80096bc:	e079      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d002      	beq.n	80096ce <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80096c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80096cc:	e071      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d002      	beq.n	80096de <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80096d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80096dc:	e069      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d002      	beq.n	80096ee <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80096e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80096ec:	e061      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d002      	beq.n	80096fe <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80096f8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80096fc:	e059      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80096fe:	697b      	ldr	r3, [r7, #20]
 8009700:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009704:	2b00      	cmp	r3, #0
 8009706:	d002      	beq.n	800970e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009708:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800970c:	e051      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009714:	2b00      	cmp	r3, #0
 8009716:	d002      	beq.n	800971e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009718:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800971c:	e049      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009724:	2b00      	cmp	r3, #0
 8009726:	d002      	beq.n	800972e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009728:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800972c:	e041      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800972e:	697b      	ldr	r3, [r7, #20]
 8009730:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009734:	2b00      	cmp	r3, #0
 8009736:	d002      	beq.n	800973e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009738:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800973c:	e039      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009744:	2b00      	cmp	r3, #0
 8009746:	d002      	beq.n	800974e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009748:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800974c:	e031      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800974e:	697b      	ldr	r3, [r7, #20]
 8009750:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009754:	2b00      	cmp	r3, #0
 8009756:	d002      	beq.n	800975e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009758:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800975c:	e029      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009764:	2b00      	cmp	r3, #0
 8009766:	d002      	beq.n	800976e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009768:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800976c:	e021      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009774:	2b00      	cmp	r3, #0
 8009776:	d002      	beq.n	800977e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009778:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800977c:	e019      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800977e:	697b      	ldr	r3, [r7, #20]
 8009780:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009784:	2b00      	cmp	r3, #0
 8009786:	d002      	beq.n	800978e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009788:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800978c:	e011      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800978e:	697b      	ldr	r3, [r7, #20]
 8009790:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009794:	2b00      	cmp	r3, #0
 8009796:	d002      	beq.n	800979e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009798:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800979c:	e009      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	f003 0308 	and.w	r3, r3, #8
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d002      	beq.n	80097ae <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80097a8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80097ac:	e001      	b.n	80097b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80097ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3720      	adds	r7, #32
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}
 80097ba:	bf00      	nop
 80097bc:	2000000c 	.word	0x2000000c
 80097c0:	10624dd3 	.word	0x10624dd3
 80097c4:	fdffe008 	.word	0xfdffe008

080097c8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b085      	sub	sp, #20
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80097d0:	4b1f      	ldr	r3, [pc, #124]	@ (8009850 <SDMMC_GetCmdResp2+0x88>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	4a1f      	ldr	r2, [pc, #124]	@ (8009854 <SDMMC_GetCmdResp2+0x8c>)
 80097d6:	fba2 2303 	umull	r2, r3, r2, r3
 80097da:	0a5b      	lsrs	r3, r3, #9
 80097dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80097e0:	fb02 f303 	mul.w	r3, r2, r3
 80097e4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	1e5a      	subs	r2, r3, #1
 80097ea:	60fa      	str	r2, [r7, #12]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d102      	bne.n	80097f6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80097f0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80097f4:	e026      	b.n	8009844 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097fa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009802:	2b00      	cmp	r3, #0
 8009804:	d0ef      	beq.n	80097e6 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800980c:	2b00      	cmp	r3, #0
 800980e:	d1ea      	bne.n	80097e6 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009814:	f003 0304 	and.w	r3, r3, #4
 8009818:	2b00      	cmp	r3, #0
 800981a:	d004      	beq.n	8009826 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2204      	movs	r2, #4
 8009820:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009822:	2304      	movs	r3, #4
 8009824:	e00e      	b.n	8009844 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800982a:	f003 0301 	and.w	r3, r3, #1
 800982e:	2b00      	cmp	r3, #0
 8009830:	d004      	beq.n	800983c <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2201      	movs	r2, #1
 8009836:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009838:	2301      	movs	r3, #1
 800983a:	e003      	b.n	8009844 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	22c5      	movs	r2, #197	@ 0xc5
 8009840:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8009842:	2300      	movs	r3, #0
}
 8009844:	4618      	mov	r0, r3
 8009846:	3714      	adds	r7, #20
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr
 8009850:	2000000c 	.word	0x2000000c
 8009854:	10624dd3 	.word	0x10624dd3

08009858 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009858:	b480      	push	{r7}
 800985a:	b085      	sub	sp, #20
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009860:	4b1a      	ldr	r3, [pc, #104]	@ (80098cc <SDMMC_GetCmdResp3+0x74>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	4a1a      	ldr	r2, [pc, #104]	@ (80098d0 <SDMMC_GetCmdResp3+0x78>)
 8009866:	fba2 2303 	umull	r2, r3, r2, r3
 800986a:	0a5b      	lsrs	r3, r3, #9
 800986c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009870:	fb02 f303 	mul.w	r3, r2, r3
 8009874:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	1e5a      	subs	r2, r3, #1
 800987a:	60fa      	str	r2, [r7, #12]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d102      	bne.n	8009886 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009880:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009884:	e01b      	b.n	80098be <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800988a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009892:	2b00      	cmp	r3, #0
 8009894:	d0ef      	beq.n	8009876 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800989c:	2b00      	cmp	r3, #0
 800989e:	d1ea      	bne.n	8009876 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098a4:	f003 0304 	and.w	r3, r3, #4
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d004      	beq.n	80098b6 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2204      	movs	r2, #4
 80098b0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80098b2:	2304      	movs	r3, #4
 80098b4:	e003      	b.n	80098be <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	22c5      	movs	r2, #197	@ 0xc5
 80098ba:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80098bc:	2300      	movs	r3, #0
}
 80098be:	4618      	mov	r0, r3
 80098c0:	3714      	adds	r7, #20
 80098c2:	46bd      	mov	sp, r7
 80098c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c8:	4770      	bx	lr
 80098ca:	bf00      	nop
 80098cc:	2000000c 	.word	0x2000000c
 80098d0:	10624dd3 	.word	0x10624dd3

080098d4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b088      	sub	sp, #32
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	460b      	mov	r3, r1
 80098de:	607a      	str	r2, [r7, #4]
 80098e0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80098e2:	4b35      	ldr	r3, [pc, #212]	@ (80099b8 <SDMMC_GetCmdResp6+0xe4>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a35      	ldr	r2, [pc, #212]	@ (80099bc <SDMMC_GetCmdResp6+0xe8>)
 80098e8:	fba2 2303 	umull	r2, r3, r2, r3
 80098ec:	0a5b      	lsrs	r3, r3, #9
 80098ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098f2:	fb02 f303 	mul.w	r3, r2, r3
 80098f6:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80098f8:	69fb      	ldr	r3, [r7, #28]
 80098fa:	1e5a      	subs	r2, r3, #1
 80098fc:	61fa      	str	r2, [r7, #28]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d102      	bne.n	8009908 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009902:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009906:	e052      	b.n	80099ae <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800990c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800990e:	69bb      	ldr	r3, [r7, #24]
 8009910:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009914:	2b00      	cmp	r3, #0
 8009916:	d0ef      	beq.n	80098f8 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009918:	69bb      	ldr	r3, [r7, #24]
 800991a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800991e:	2b00      	cmp	r3, #0
 8009920:	d1ea      	bne.n	80098f8 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009926:	f003 0304 	and.w	r3, r3, #4
 800992a:	2b00      	cmp	r3, #0
 800992c:	d004      	beq.n	8009938 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	2204      	movs	r2, #4
 8009932:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009934:	2304      	movs	r3, #4
 8009936:	e03a      	b.n	80099ae <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800993c:	f003 0301 	and.w	r3, r3, #1
 8009940:	2b00      	cmp	r3, #0
 8009942:	d004      	beq.n	800994e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	2201      	movs	r2, #1
 8009948:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800994a:	2301      	movs	r3, #1
 800994c:	e02f      	b.n	80099ae <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800994e:	68f8      	ldr	r0, [r7, #12]
 8009950:	f7ff fc0d 	bl	800916e <SDIO_GetCommandResponse>
 8009954:	4603      	mov	r3, r0
 8009956:	461a      	mov	r2, r3
 8009958:	7afb      	ldrb	r3, [r7, #11]
 800995a:	4293      	cmp	r3, r2
 800995c:	d001      	beq.n	8009962 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800995e:	2301      	movs	r3, #1
 8009960:	e025      	b.n	80099ae <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	22c5      	movs	r2, #197	@ 0xc5
 8009966:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009968:	2100      	movs	r1, #0
 800996a:	68f8      	ldr	r0, [r7, #12]
 800996c:	f7ff fc0c 	bl	8009188 <SDIO_GetResponse>
 8009970:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8009978:	2b00      	cmp	r3, #0
 800997a:	d106      	bne.n	800998a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	0c1b      	lsrs	r3, r3, #16
 8009980:	b29a      	uxth	r2, r3
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009986:	2300      	movs	r3, #0
 8009988:	e011      	b.n	80099ae <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009990:	2b00      	cmp	r3, #0
 8009992:	d002      	beq.n	800999a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009994:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009998:	e009      	b.n	80099ae <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d002      	beq.n	80099aa <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80099a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80099a8:	e001      	b.n	80099ae <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80099aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3720      	adds	r7, #32
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}
 80099b6:	bf00      	nop
 80099b8:	2000000c 	.word	0x2000000c
 80099bc:	10624dd3 	.word	0x10624dd3

080099c0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b085      	sub	sp, #20
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80099c8:	4b22      	ldr	r3, [pc, #136]	@ (8009a54 <SDMMC_GetCmdResp7+0x94>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a22      	ldr	r2, [pc, #136]	@ (8009a58 <SDMMC_GetCmdResp7+0x98>)
 80099ce:	fba2 2303 	umull	r2, r3, r2, r3
 80099d2:	0a5b      	lsrs	r3, r3, #9
 80099d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099d8:	fb02 f303 	mul.w	r3, r2, r3
 80099dc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	1e5a      	subs	r2, r3, #1
 80099e2:	60fa      	str	r2, [r7, #12]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d102      	bne.n	80099ee <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80099e8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80099ec:	e02c      	b.n	8009a48 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099f2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d0ef      	beq.n	80099de <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d1ea      	bne.n	80099de <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a0c:	f003 0304 	and.w	r3, r3, #4
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d004      	beq.n	8009a1e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2204      	movs	r2, #4
 8009a18:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009a1a:	2304      	movs	r3, #4
 8009a1c:	e014      	b.n	8009a48 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a22:	f003 0301 	and.w	r3, r3, #1
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d004      	beq.n	8009a34 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2201      	movs	r2, #1
 8009a2e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009a30:	2301      	movs	r3, #1
 8009a32:	e009      	b.n	8009a48 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d002      	beq.n	8009a46 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2240      	movs	r2, #64	@ 0x40
 8009a44:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009a46:	2300      	movs	r3, #0
  
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	3714      	adds	r7, #20
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a52:	4770      	bx	lr
 8009a54:	2000000c 	.word	0x2000000c
 8009a58:	10624dd3 	.word	0x10624dd3

08009a5c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b085      	sub	sp, #20
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009a64:	4b11      	ldr	r3, [pc, #68]	@ (8009aac <SDMMC_GetCmdError+0x50>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4a11      	ldr	r2, [pc, #68]	@ (8009ab0 <SDMMC_GetCmdError+0x54>)
 8009a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8009a6e:	0a5b      	lsrs	r3, r3, #9
 8009a70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a74:	fb02 f303 	mul.w	r3, r2, r3
 8009a78:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	1e5a      	subs	r2, r3, #1
 8009a7e:	60fa      	str	r2, [r7, #12]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d102      	bne.n	8009a8a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009a84:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009a88:	e009      	b.n	8009a9e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d0f1      	beq.n	8009a7a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	22c5      	movs	r2, #197	@ 0xc5
 8009a9a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8009a9c:	2300      	movs	r3, #0
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3714      	adds	r7, #20
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa8:	4770      	bx	lr
 8009aaa:	bf00      	nop
 8009aac:	2000000c 	.word	0x2000000c
 8009ab0:	10624dd3 	.word	0x10624dd3

08009ab4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8009ab8:	4904      	ldr	r1, [pc, #16]	@ (8009acc <MX_FATFS_Init+0x18>)
 8009aba:	4805      	ldr	r0, [pc, #20]	@ (8009ad0 <MX_FATFS_Init+0x1c>)
 8009abc:	f003 f886 	bl	800cbcc <FATFS_LinkDriver>
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	461a      	mov	r2, r3
 8009ac4:	4b03      	ldr	r3, [pc, #12]	@ (8009ad4 <MX_FATFS_Init+0x20>)
 8009ac6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009ac8:	bf00      	nop
 8009aca:	bd80      	pop	{r7, pc}
 8009acc:	200005e4 	.word	0x200005e4
 8009ad0:	0800de40 	.word	0x0800de40
 8009ad4:	200005e0 	.word	0x200005e0

08009ad8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009ad8:	b480      	push	{r7}
 8009ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009adc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr

08009ae8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b082      	sub	sp, #8
 8009aec:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8009aee:	2300      	movs	r3, #0
 8009af0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8009af2:	f000 f86b 	bl	8009bcc <BSP_SD_IsDetected>
 8009af6:	4603      	mov	r3, r0
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	d001      	beq.n	8009b00 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8009afc:	2301      	movs	r3, #1
 8009afe:	e005      	b.n	8009b0c <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8009b00:	4804      	ldr	r0, [pc, #16]	@ (8009b14 <BSP_SD_Init+0x2c>)
 8009b02:	f7fb fb13 	bl	800512c <HAL_SD_Init>
 8009b06:	4603      	mov	r3, r0
 8009b08:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8009b0a:	79fb      	ldrb	r3, [r7, #7]
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	3708      	adds	r7, #8
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}
 8009b14:	200000f8 	.word	0x200000f8

08009b18 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b088      	sub	sp, #32
 8009b1c:	af02      	add	r7, sp, #8
 8009b1e:	60f8      	str	r0, [r7, #12]
 8009b20:	60b9      	str	r1, [r7, #8]
 8009b22:	607a      	str	r2, [r7, #4]
 8009b24:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8009b26:	2300      	movs	r3, #0
 8009b28:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	9300      	str	r3, [sp, #0]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	68ba      	ldr	r2, [r7, #8]
 8009b32:	68f9      	ldr	r1, [r7, #12]
 8009b34:	4806      	ldr	r0, [pc, #24]	@ (8009b50 <BSP_SD_ReadBlocks+0x38>)
 8009b36:	f7fb fba9 	bl	800528c <HAL_SD_ReadBlocks>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d001      	beq.n	8009b44 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8009b40:	2301      	movs	r3, #1
 8009b42:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	3718      	adds	r7, #24
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}
 8009b4e:	bf00      	nop
 8009b50:	200000f8 	.word	0x200000f8

08009b54 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b088      	sub	sp, #32
 8009b58:	af02      	add	r7, sp, #8
 8009b5a:	60f8      	str	r0, [r7, #12]
 8009b5c:	60b9      	str	r1, [r7, #8]
 8009b5e:	607a      	str	r2, [r7, #4]
 8009b60:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8009b62:	2300      	movs	r3, #0
 8009b64:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	9300      	str	r3, [sp, #0]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	68ba      	ldr	r2, [r7, #8]
 8009b6e:	68f9      	ldr	r1, [r7, #12]
 8009b70:	4806      	ldr	r0, [pc, #24]	@ (8009b8c <BSP_SD_WriteBlocks+0x38>)
 8009b72:	f7fb fd71 	bl	8005658 <HAL_SD_WriteBlocks>
 8009b76:	4603      	mov	r3, r0
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d001      	beq.n	8009b80 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009b80:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3718      	adds	r7, #24
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}
 8009b8a:	bf00      	nop
 8009b8c:	200000f8 	.word	0x200000f8

08009b90 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8009b94:	4805      	ldr	r0, [pc, #20]	@ (8009bac <BSP_SD_GetCardState+0x1c>)
 8009b96:	f7fc f8bd 	bl	8005d14 <HAL_SD_GetCardState>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2b04      	cmp	r3, #4
 8009b9e:	bf14      	ite	ne
 8009ba0:	2301      	movne	r3, #1
 8009ba2:	2300      	moveq	r3, #0
 8009ba4:	b2db      	uxtb	r3, r3
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	bd80      	pop	{r7, pc}
 8009baa:	bf00      	nop
 8009bac:	200000f8 	.word	0x200000f8

08009bb0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b082      	sub	sp, #8
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8009bb8:	6879      	ldr	r1, [r7, #4]
 8009bba:	4803      	ldr	r0, [pc, #12]	@ (8009bc8 <BSP_SD_GetCardInfo+0x18>)
 8009bbc:	f7fc f87e 	bl	8005cbc <HAL_SD_GetCardInfo>
}
 8009bc0:	bf00      	nop
 8009bc2:	3708      	adds	r7, #8
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}
 8009bc8:	200000f8 	.word	0x200000f8

08009bcc <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b083      	sub	sp, #12
 8009bd0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8009bd6:	79fb      	ldrb	r3, [r7, #7]
 8009bd8:	b2db      	uxtb	r3, r3
}
 8009bda:	4618      	mov	r0, r3
 8009bdc:	370c      	adds	r7, #12
 8009bde:	46bd      	mov	sp, r7
 8009be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be4:	4770      	bx	lr
	...

08009be8 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b082      	sub	sp, #8
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	4603      	mov	r3, r0
 8009bf0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8009bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8009c20 <SD_CheckStatus+0x38>)
 8009bf4:	2201      	movs	r2, #1
 8009bf6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8009bf8:	f7ff ffca 	bl	8009b90 <BSP_SD_GetCardState>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d107      	bne.n	8009c12 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8009c02:	4b07      	ldr	r3, [pc, #28]	@ (8009c20 <SD_CheckStatus+0x38>)
 8009c04:	781b      	ldrb	r3, [r3, #0]
 8009c06:	b2db      	uxtb	r3, r3
 8009c08:	f023 0301 	bic.w	r3, r3, #1
 8009c0c:	b2da      	uxtb	r2, r3
 8009c0e:	4b04      	ldr	r3, [pc, #16]	@ (8009c20 <SD_CheckStatus+0x38>)
 8009c10:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8009c12:	4b03      	ldr	r3, [pc, #12]	@ (8009c20 <SD_CheckStatus+0x38>)
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	b2db      	uxtb	r3, r3
}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	3708      	adds	r7, #8
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd80      	pop	{r7, pc}
 8009c20:	20000015 	.word	0x20000015

08009c24 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b082      	sub	sp, #8
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8009c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8009c5c <SD_initialize+0x38>)
 8009c30:	2201      	movs	r2, #1
 8009c32:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8009c34:	f7ff ff58 	bl	8009ae8 <BSP_SD_Init>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d107      	bne.n	8009c4e <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8009c3e:	79fb      	ldrb	r3, [r7, #7]
 8009c40:	4618      	mov	r0, r3
 8009c42:	f7ff ffd1 	bl	8009be8 <SD_CheckStatus>
 8009c46:	4603      	mov	r3, r0
 8009c48:	461a      	mov	r2, r3
 8009c4a:	4b04      	ldr	r3, [pc, #16]	@ (8009c5c <SD_initialize+0x38>)
 8009c4c:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8009c4e:	4b03      	ldr	r3, [pc, #12]	@ (8009c5c <SD_initialize+0x38>)
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	b2db      	uxtb	r3, r3
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3708      	adds	r7, #8
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}
 8009c5c:	20000015 	.word	0x20000015

08009c60 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b082      	sub	sp, #8
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	4603      	mov	r3, r0
 8009c68:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8009c6a:	79fb      	ldrb	r3, [r7, #7]
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	f7ff ffbb 	bl	8009be8 <SD_CheckStatus>
 8009c72:	4603      	mov	r3, r0
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3708      	adds	r7, #8
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b086      	sub	sp, #24
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	60b9      	str	r1, [r7, #8]
 8009c84:	607a      	str	r2, [r7, #4]
 8009c86:	603b      	str	r3, [r7, #0]
 8009c88:	4603      	mov	r3, r0
 8009c8a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8009c90:	f04f 33ff 	mov.w	r3, #4294967295
 8009c94:	683a      	ldr	r2, [r7, #0]
 8009c96:	6879      	ldr	r1, [r7, #4]
 8009c98:	68b8      	ldr	r0, [r7, #8]
 8009c9a:	f7ff ff3d 	bl	8009b18 <BSP_SD_ReadBlocks>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d107      	bne.n	8009cb4 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8009ca4:	bf00      	nop
 8009ca6:	f7ff ff73 	bl	8009b90 <BSP_SD_GetCardState>
 8009caa:	4603      	mov	r3, r0
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d1fa      	bne.n	8009ca6 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8009cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3718      	adds	r7, #24
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009cbe:	b580      	push	{r7, lr}
 8009cc0:	b086      	sub	sp, #24
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	60b9      	str	r1, [r7, #8]
 8009cc6:	607a      	str	r2, [r7, #4]
 8009cc8:	603b      	str	r3, [r7, #0]
 8009cca:	4603      	mov	r3, r0
 8009ccc:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009cce:	2301      	movs	r3, #1
 8009cd0:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8009cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8009cd6:	683a      	ldr	r2, [r7, #0]
 8009cd8:	6879      	ldr	r1, [r7, #4]
 8009cda:	68b8      	ldr	r0, [r7, #8]
 8009cdc:	f7ff ff3a 	bl	8009b54 <BSP_SD_WriteBlocks>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d107      	bne.n	8009cf6 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8009ce6:	bf00      	nop
 8009ce8:	f7ff ff52 	bl	8009b90 <BSP_SD_GetCardState>
 8009cec:	4603      	mov	r3, r0
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d1fa      	bne.n	8009ce8 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8009cf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3718      	adds	r7, #24
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bd80      	pop	{r7, pc}

08009d00 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b08c      	sub	sp, #48	@ 0x30
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	4603      	mov	r3, r0
 8009d08:	603a      	str	r2, [r7, #0]
 8009d0a:	71fb      	strb	r3, [r7, #7]
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8009d10:	2301      	movs	r3, #1
 8009d12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009d16:	4b25      	ldr	r3, [pc, #148]	@ (8009dac <SD_ioctl+0xac>)
 8009d18:	781b      	ldrb	r3, [r3, #0]
 8009d1a:	b2db      	uxtb	r3, r3
 8009d1c:	f003 0301 	and.w	r3, r3, #1
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d001      	beq.n	8009d28 <SD_ioctl+0x28>
 8009d24:	2303      	movs	r3, #3
 8009d26:	e03c      	b.n	8009da2 <SD_ioctl+0xa2>

  switch (cmd)
 8009d28:	79bb      	ldrb	r3, [r7, #6]
 8009d2a:	2b03      	cmp	r3, #3
 8009d2c:	d834      	bhi.n	8009d98 <SD_ioctl+0x98>
 8009d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8009d34 <SD_ioctl+0x34>)
 8009d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d34:	08009d45 	.word	0x08009d45
 8009d38:	08009d4d 	.word	0x08009d4d
 8009d3c:	08009d65 	.word	0x08009d65
 8009d40:	08009d7f 	.word	0x08009d7f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8009d44:	2300      	movs	r3, #0
 8009d46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8009d4a:	e028      	b.n	8009d9e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8009d4c:	f107 030c 	add.w	r3, r7, #12
 8009d50:	4618      	mov	r0, r3
 8009d52:	f7ff ff2d 	bl	8009bb0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8009d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8009d62:	e01c      	b.n	8009d9e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009d64:	f107 030c 	add.w	r3, r7, #12
 8009d68:	4618      	mov	r0, r3
 8009d6a:	f7ff ff21 	bl	8009bb0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8009d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d70:	b29a      	uxth	r2, r3
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8009d76:	2300      	movs	r3, #0
 8009d78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8009d7c:	e00f      	b.n	8009d9e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009d7e:	f107 030c 	add.w	r3, r7, #12
 8009d82:	4618      	mov	r0, r3
 8009d84:	f7ff ff14 	bl	8009bb0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8009d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d8a:	0a5a      	lsrs	r2, r3, #9
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009d90:	2300      	movs	r3, #0
 8009d92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8009d96:	e002      	b.n	8009d9e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8009d98:	2304      	movs	r3, #4
 8009d9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8009d9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3730      	adds	r7, #48	@ 0x30
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}
 8009daa:	bf00      	nop
 8009dac:	20000015 	.word	0x20000015

08009db0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b084      	sub	sp, #16
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	4603      	mov	r3, r0
 8009db8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009dba:	79fb      	ldrb	r3, [r7, #7]
 8009dbc:	4a08      	ldr	r2, [pc, #32]	@ (8009de0 <disk_status+0x30>)
 8009dbe:	009b      	lsls	r3, r3, #2
 8009dc0:	4413      	add	r3, r2
 8009dc2:	685b      	ldr	r3, [r3, #4]
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	79fa      	ldrb	r2, [r7, #7]
 8009dc8:	4905      	ldr	r1, [pc, #20]	@ (8009de0 <disk_status+0x30>)
 8009dca:	440a      	add	r2, r1
 8009dcc:	7a12      	ldrb	r2, [r2, #8]
 8009dce:	4610      	mov	r0, r2
 8009dd0:	4798      	blx	r3
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	73fb      	strb	r3, [r7, #15]
  return stat;
 8009dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	3710      	adds	r7, #16
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}
 8009de0:	20000610 	.word	0x20000610

08009de4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b084      	sub	sp, #16
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	4603      	mov	r3, r0
 8009dec:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009dee:	2300      	movs	r3, #0
 8009df0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8009df2:	79fb      	ldrb	r3, [r7, #7]
 8009df4:	4a0e      	ldr	r2, [pc, #56]	@ (8009e30 <disk_initialize+0x4c>)
 8009df6:	5cd3      	ldrb	r3, [r2, r3]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d114      	bne.n	8009e26 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009dfc:	79fb      	ldrb	r3, [r7, #7]
 8009dfe:	4a0c      	ldr	r2, [pc, #48]	@ (8009e30 <disk_initialize+0x4c>)
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	4413      	add	r3, r2
 8009e04:	685b      	ldr	r3, [r3, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	79fa      	ldrb	r2, [r7, #7]
 8009e0a:	4909      	ldr	r1, [pc, #36]	@ (8009e30 <disk_initialize+0x4c>)
 8009e0c:	440a      	add	r2, r1
 8009e0e:	7a12      	ldrb	r2, [r2, #8]
 8009e10:	4610      	mov	r0, r2
 8009e12:	4798      	blx	r3
 8009e14:	4603      	mov	r3, r0
 8009e16:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8009e18:	7bfb      	ldrb	r3, [r7, #15]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d103      	bne.n	8009e26 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8009e1e:	79fb      	ldrb	r3, [r7, #7]
 8009e20:	4a03      	ldr	r2, [pc, #12]	@ (8009e30 <disk_initialize+0x4c>)
 8009e22:	2101      	movs	r1, #1
 8009e24:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8009e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3710      	adds	r7, #16
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}
 8009e30:	20000610 	.word	0x20000610

08009e34 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009e34:	b590      	push	{r4, r7, lr}
 8009e36:	b087      	sub	sp, #28
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	60b9      	str	r1, [r7, #8]
 8009e3c:	607a      	str	r2, [r7, #4]
 8009e3e:	603b      	str	r3, [r7, #0]
 8009e40:	4603      	mov	r3, r0
 8009e42:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009e44:	7bfb      	ldrb	r3, [r7, #15]
 8009e46:	4a0a      	ldr	r2, [pc, #40]	@ (8009e70 <disk_read+0x3c>)
 8009e48:	009b      	lsls	r3, r3, #2
 8009e4a:	4413      	add	r3, r2
 8009e4c:	685b      	ldr	r3, [r3, #4]
 8009e4e:	689c      	ldr	r4, [r3, #8]
 8009e50:	7bfb      	ldrb	r3, [r7, #15]
 8009e52:	4a07      	ldr	r2, [pc, #28]	@ (8009e70 <disk_read+0x3c>)
 8009e54:	4413      	add	r3, r2
 8009e56:	7a18      	ldrb	r0, [r3, #8]
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	687a      	ldr	r2, [r7, #4]
 8009e5c:	68b9      	ldr	r1, [r7, #8]
 8009e5e:	47a0      	blx	r4
 8009e60:	4603      	mov	r3, r0
 8009e62:	75fb      	strb	r3, [r7, #23]
  return res;
 8009e64:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	371c      	adds	r7, #28
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd90      	pop	{r4, r7, pc}
 8009e6e:	bf00      	nop
 8009e70:	20000610 	.word	0x20000610

08009e74 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009e74:	b590      	push	{r4, r7, lr}
 8009e76:	b087      	sub	sp, #28
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	60b9      	str	r1, [r7, #8]
 8009e7c:	607a      	str	r2, [r7, #4]
 8009e7e:	603b      	str	r3, [r7, #0]
 8009e80:	4603      	mov	r3, r0
 8009e82:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009e84:	7bfb      	ldrb	r3, [r7, #15]
 8009e86:	4a0a      	ldr	r2, [pc, #40]	@ (8009eb0 <disk_write+0x3c>)
 8009e88:	009b      	lsls	r3, r3, #2
 8009e8a:	4413      	add	r3, r2
 8009e8c:	685b      	ldr	r3, [r3, #4]
 8009e8e:	68dc      	ldr	r4, [r3, #12]
 8009e90:	7bfb      	ldrb	r3, [r7, #15]
 8009e92:	4a07      	ldr	r2, [pc, #28]	@ (8009eb0 <disk_write+0x3c>)
 8009e94:	4413      	add	r3, r2
 8009e96:	7a18      	ldrb	r0, [r3, #8]
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	687a      	ldr	r2, [r7, #4]
 8009e9c:	68b9      	ldr	r1, [r7, #8]
 8009e9e:	47a0      	blx	r4
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	75fb      	strb	r3, [r7, #23]
  return res;
 8009ea4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	371c      	adds	r7, #28
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd90      	pop	{r4, r7, pc}
 8009eae:	bf00      	nop
 8009eb0:	20000610 	.word	0x20000610

08009eb4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b084      	sub	sp, #16
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	4603      	mov	r3, r0
 8009ebc:	603a      	str	r2, [r7, #0]
 8009ebe:	71fb      	strb	r3, [r7, #7]
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009ec4:	79fb      	ldrb	r3, [r7, #7]
 8009ec6:	4a09      	ldr	r2, [pc, #36]	@ (8009eec <disk_ioctl+0x38>)
 8009ec8:	009b      	lsls	r3, r3, #2
 8009eca:	4413      	add	r3, r2
 8009ecc:	685b      	ldr	r3, [r3, #4]
 8009ece:	691b      	ldr	r3, [r3, #16]
 8009ed0:	79fa      	ldrb	r2, [r7, #7]
 8009ed2:	4906      	ldr	r1, [pc, #24]	@ (8009eec <disk_ioctl+0x38>)
 8009ed4:	440a      	add	r2, r1
 8009ed6:	7a10      	ldrb	r0, [r2, #8]
 8009ed8:	79b9      	ldrb	r1, [r7, #6]
 8009eda:	683a      	ldr	r2, [r7, #0]
 8009edc:	4798      	blx	r3
 8009ede:	4603      	mov	r3, r0
 8009ee0:	73fb      	strb	r3, [r7, #15]
  return res;
 8009ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	3710      	adds	r7, #16
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bd80      	pop	{r7, pc}
 8009eec:	20000610 	.word	0x20000610

08009ef0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b085      	sub	sp, #20
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	3301      	adds	r3, #1
 8009efc:	781b      	ldrb	r3, [r3, #0]
 8009efe:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009f00:	89fb      	ldrh	r3, [r7, #14]
 8009f02:	021b      	lsls	r3, r3, #8
 8009f04:	b21a      	sxth	r2, r3
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	781b      	ldrb	r3, [r3, #0]
 8009f0a:	b21b      	sxth	r3, r3
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	b21b      	sxth	r3, r3
 8009f10:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009f12:	89fb      	ldrh	r3, [r7, #14]
}
 8009f14:	4618      	mov	r0, r3
 8009f16:	3714      	adds	r7, #20
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1e:	4770      	bx	lr

08009f20 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009f20:	b480      	push	{r7}
 8009f22:	b085      	sub	sp, #20
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	3303      	adds	r3, #3
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	021b      	lsls	r3, r3, #8
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	3202      	adds	r2, #2
 8009f38:	7812      	ldrb	r2, [r2, #0]
 8009f3a:	4313      	orrs	r3, r2
 8009f3c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	021b      	lsls	r3, r3, #8
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	3201      	adds	r2, #1
 8009f46:	7812      	ldrb	r2, [r2, #0]
 8009f48:	4313      	orrs	r3, r2
 8009f4a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	021b      	lsls	r3, r3, #8
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	7812      	ldrb	r2, [r2, #0]
 8009f54:	4313      	orrs	r3, r2
 8009f56:	60fb      	str	r3, [r7, #12]
	return rv;
 8009f58:	68fb      	ldr	r3, [r7, #12]
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3714      	adds	r7, #20
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f64:	4770      	bx	lr

08009f66 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009f66:	b480      	push	{r7}
 8009f68:	b083      	sub	sp, #12
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
 8009f6e:	460b      	mov	r3, r1
 8009f70:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	1c5a      	adds	r2, r3, #1
 8009f76:	607a      	str	r2, [r7, #4]
 8009f78:	887a      	ldrh	r2, [r7, #2]
 8009f7a:	b2d2      	uxtb	r2, r2
 8009f7c:	701a      	strb	r2, [r3, #0]
 8009f7e:	887b      	ldrh	r3, [r7, #2]
 8009f80:	0a1b      	lsrs	r3, r3, #8
 8009f82:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	1c5a      	adds	r2, r3, #1
 8009f88:	607a      	str	r2, [r7, #4]
 8009f8a:	887a      	ldrh	r2, [r7, #2]
 8009f8c:	b2d2      	uxtb	r2, r2
 8009f8e:	701a      	strb	r2, [r3, #0]
}
 8009f90:	bf00      	nop
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr

08009f9c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b083      	sub	sp, #12
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
 8009fa4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	1c5a      	adds	r2, r3, #1
 8009faa:	607a      	str	r2, [r7, #4]
 8009fac:	683a      	ldr	r2, [r7, #0]
 8009fae:	b2d2      	uxtb	r2, r2
 8009fb0:	701a      	strb	r2, [r3, #0]
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	0a1b      	lsrs	r3, r3, #8
 8009fb6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	1c5a      	adds	r2, r3, #1
 8009fbc:	607a      	str	r2, [r7, #4]
 8009fbe:	683a      	ldr	r2, [r7, #0]
 8009fc0:	b2d2      	uxtb	r2, r2
 8009fc2:	701a      	strb	r2, [r3, #0]
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	0a1b      	lsrs	r3, r3, #8
 8009fc8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	1c5a      	adds	r2, r3, #1
 8009fce:	607a      	str	r2, [r7, #4]
 8009fd0:	683a      	ldr	r2, [r7, #0]
 8009fd2:	b2d2      	uxtb	r2, r2
 8009fd4:	701a      	strb	r2, [r3, #0]
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	0a1b      	lsrs	r3, r3, #8
 8009fda:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	1c5a      	adds	r2, r3, #1
 8009fe0:	607a      	str	r2, [r7, #4]
 8009fe2:	683a      	ldr	r2, [r7, #0]
 8009fe4:	b2d2      	uxtb	r2, r2
 8009fe6:	701a      	strb	r2, [r3, #0]
}
 8009fe8:	bf00      	nop
 8009fea:	370c      	adds	r7, #12
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009ff4:	b480      	push	{r7}
 8009ff6:	b087      	sub	sp, #28
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	60f8      	str	r0, [r7, #12]
 8009ffc:	60b9      	str	r1, [r7, #8]
 8009ffe:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d00d      	beq.n	800a02a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a00e:	693a      	ldr	r2, [r7, #16]
 800a010:	1c53      	adds	r3, r2, #1
 800a012:	613b      	str	r3, [r7, #16]
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	1c59      	adds	r1, r3, #1
 800a018:	6179      	str	r1, [r7, #20]
 800a01a:	7812      	ldrb	r2, [r2, #0]
 800a01c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	3b01      	subs	r3, #1
 800a022:	607b      	str	r3, [r7, #4]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d1f1      	bne.n	800a00e <mem_cpy+0x1a>
	}
}
 800a02a:	bf00      	nop
 800a02c:	371c      	adds	r7, #28
 800a02e:	46bd      	mov	sp, r7
 800a030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a034:	4770      	bx	lr

0800a036 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a036:	b480      	push	{r7}
 800a038:	b087      	sub	sp, #28
 800a03a:	af00      	add	r7, sp, #0
 800a03c:	60f8      	str	r0, [r7, #12]
 800a03e:	60b9      	str	r1, [r7, #8]
 800a040:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	1c5a      	adds	r2, r3, #1
 800a04a:	617a      	str	r2, [r7, #20]
 800a04c:	68ba      	ldr	r2, [r7, #8]
 800a04e:	b2d2      	uxtb	r2, r2
 800a050:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	3b01      	subs	r3, #1
 800a056:	607b      	str	r3, [r7, #4]
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d1f3      	bne.n	800a046 <mem_set+0x10>
}
 800a05e:	bf00      	nop
 800a060:	bf00      	nop
 800a062:	371c      	adds	r7, #28
 800a064:	46bd      	mov	sp, r7
 800a066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06a:	4770      	bx	lr

0800a06c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a06c:	b480      	push	{r7}
 800a06e:	b089      	sub	sp, #36	@ 0x24
 800a070:	af00      	add	r7, sp, #0
 800a072:	60f8      	str	r0, [r7, #12]
 800a074:	60b9      	str	r1, [r7, #8]
 800a076:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	61fb      	str	r3, [r7, #28]
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a080:	2300      	movs	r3, #0
 800a082:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a084:	69fb      	ldr	r3, [r7, #28]
 800a086:	1c5a      	adds	r2, r3, #1
 800a088:	61fa      	str	r2, [r7, #28]
 800a08a:	781b      	ldrb	r3, [r3, #0]
 800a08c:	4619      	mov	r1, r3
 800a08e:	69bb      	ldr	r3, [r7, #24]
 800a090:	1c5a      	adds	r2, r3, #1
 800a092:	61ba      	str	r2, [r7, #24]
 800a094:	781b      	ldrb	r3, [r3, #0]
 800a096:	1acb      	subs	r3, r1, r3
 800a098:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	3b01      	subs	r3, #1
 800a09e:	607b      	str	r3, [r7, #4]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d002      	beq.n	800a0ac <mem_cmp+0x40>
 800a0a6:	697b      	ldr	r3, [r7, #20]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d0eb      	beq.n	800a084 <mem_cmp+0x18>

	return r;
 800a0ac:	697b      	ldr	r3, [r7, #20]
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	3724      	adds	r7, #36	@ 0x24
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b8:	4770      	bx	lr

0800a0ba <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800a0ba:	b480      	push	{r7}
 800a0bc:	b083      	sub	sp, #12
 800a0be:	af00      	add	r7, sp, #0
 800a0c0:	6078      	str	r0, [r7, #4]
 800a0c2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800a0c4:	e002      	b.n	800a0cc <chk_chr+0x12>
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	3301      	adds	r3, #1
 800a0ca:	607b      	str	r3, [r7, #4]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	781b      	ldrb	r3, [r3, #0]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d005      	beq.n	800a0e0 <chk_chr+0x26>
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	781b      	ldrb	r3, [r3, #0]
 800a0d8:	461a      	mov	r2, r3
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d1f2      	bne.n	800a0c6 <chk_chr+0xc>
	return *str;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	781b      	ldrb	r3, [r3, #0]
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	370c      	adds	r7, #12
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ee:	4770      	bx	lr

0800a0f0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b085      	sub	sp, #20
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
 800a0f8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	60bb      	str	r3, [r7, #8]
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	60fb      	str	r3, [r7, #12]
 800a102:	e029      	b.n	800a158 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800a104:	4a27      	ldr	r2, [pc, #156]	@ (800a1a4 <chk_lock+0xb4>)
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	011b      	lsls	r3, r3, #4
 800a10a:	4413      	add	r3, r2
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d01d      	beq.n	800a14e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a112:	4a24      	ldr	r2, [pc, #144]	@ (800a1a4 <chk_lock+0xb4>)
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	011b      	lsls	r3, r3, #4
 800a118:	4413      	add	r3, r2
 800a11a:	681a      	ldr	r2, [r3, #0]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	429a      	cmp	r2, r3
 800a122:	d116      	bne.n	800a152 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800a124:	4a1f      	ldr	r2, [pc, #124]	@ (800a1a4 <chk_lock+0xb4>)
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	011b      	lsls	r3, r3, #4
 800a12a:	4413      	add	r3, r2
 800a12c:	3304      	adds	r3, #4
 800a12e:	681a      	ldr	r2, [r3, #0]
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a134:	429a      	cmp	r2, r3
 800a136:	d10c      	bne.n	800a152 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a138:	4a1a      	ldr	r2, [pc, #104]	@ (800a1a4 <chk_lock+0xb4>)
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	011b      	lsls	r3, r3, #4
 800a13e:	4413      	add	r3, r2
 800a140:	3308      	adds	r3, #8
 800a142:	681a      	ldr	r2, [r3, #0]
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800a148:	429a      	cmp	r2, r3
 800a14a:	d102      	bne.n	800a152 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a14c:	e007      	b.n	800a15e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800a14e:	2301      	movs	r3, #1
 800a150:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	3301      	adds	r3, #1
 800a156:	60fb      	str	r3, [r7, #12]
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	2b01      	cmp	r3, #1
 800a15c:	d9d2      	bls.n	800a104 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2b02      	cmp	r3, #2
 800a162:	d109      	bne.n	800a178 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d102      	bne.n	800a170 <chk_lock+0x80>
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	2b02      	cmp	r3, #2
 800a16e:	d101      	bne.n	800a174 <chk_lock+0x84>
 800a170:	2300      	movs	r3, #0
 800a172:	e010      	b.n	800a196 <chk_lock+0xa6>
 800a174:	2312      	movs	r3, #18
 800a176:	e00e      	b.n	800a196 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d108      	bne.n	800a190 <chk_lock+0xa0>
 800a17e:	4a09      	ldr	r2, [pc, #36]	@ (800a1a4 <chk_lock+0xb4>)
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	011b      	lsls	r3, r3, #4
 800a184:	4413      	add	r3, r2
 800a186:	330c      	adds	r3, #12
 800a188:	881b      	ldrh	r3, [r3, #0]
 800a18a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a18e:	d101      	bne.n	800a194 <chk_lock+0xa4>
 800a190:	2310      	movs	r3, #16
 800a192:	e000      	b.n	800a196 <chk_lock+0xa6>
 800a194:	2300      	movs	r3, #0
}
 800a196:	4618      	mov	r0, r3
 800a198:	3714      	adds	r7, #20
 800a19a:	46bd      	mov	sp, r7
 800a19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a0:	4770      	bx	lr
 800a1a2:	bf00      	nop
 800a1a4:	200005f0 	.word	0x200005f0

0800a1a8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b083      	sub	sp, #12
 800a1ac:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	607b      	str	r3, [r7, #4]
 800a1b2:	e002      	b.n	800a1ba <enq_lock+0x12>
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	3301      	adds	r3, #1
 800a1b8:	607b      	str	r3, [r7, #4]
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2b01      	cmp	r3, #1
 800a1be:	d806      	bhi.n	800a1ce <enq_lock+0x26>
 800a1c0:	4a09      	ldr	r2, [pc, #36]	@ (800a1e8 <enq_lock+0x40>)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	011b      	lsls	r3, r3, #4
 800a1c6:	4413      	add	r3, r2
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d1f2      	bne.n	800a1b4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2b02      	cmp	r3, #2
 800a1d2:	bf14      	ite	ne
 800a1d4:	2301      	movne	r3, #1
 800a1d6:	2300      	moveq	r3, #0
 800a1d8:	b2db      	uxtb	r3, r3
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	370c      	adds	r7, #12
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e4:	4770      	bx	lr
 800a1e6:	bf00      	nop
 800a1e8:	200005f0 	.word	0x200005f0

0800a1ec <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b085      	sub	sp, #20
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
 800a1f4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	60fb      	str	r3, [r7, #12]
 800a1fa:	e01f      	b.n	800a23c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800a1fc:	4a41      	ldr	r2, [pc, #260]	@ (800a304 <inc_lock+0x118>)
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	011b      	lsls	r3, r3, #4
 800a202:	4413      	add	r3, r2
 800a204:	681a      	ldr	r2, [r3, #0]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	429a      	cmp	r2, r3
 800a20c:	d113      	bne.n	800a236 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800a20e:	4a3d      	ldr	r2, [pc, #244]	@ (800a304 <inc_lock+0x118>)
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	011b      	lsls	r3, r3, #4
 800a214:	4413      	add	r3, r2
 800a216:	3304      	adds	r3, #4
 800a218:	681a      	ldr	r2, [r3, #0]
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800a21e:	429a      	cmp	r2, r3
 800a220:	d109      	bne.n	800a236 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800a222:	4a38      	ldr	r2, [pc, #224]	@ (800a304 <inc_lock+0x118>)
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	011b      	lsls	r3, r3, #4
 800a228:	4413      	add	r3, r2
 800a22a:	3308      	adds	r3, #8
 800a22c:	681a      	ldr	r2, [r3, #0]
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800a232:	429a      	cmp	r2, r3
 800a234:	d006      	beq.n	800a244 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	3301      	adds	r3, #1
 800a23a:	60fb      	str	r3, [r7, #12]
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	2b01      	cmp	r3, #1
 800a240:	d9dc      	bls.n	800a1fc <inc_lock+0x10>
 800a242:	e000      	b.n	800a246 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800a244:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	2b02      	cmp	r3, #2
 800a24a:	d132      	bne.n	800a2b2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a24c:	2300      	movs	r3, #0
 800a24e:	60fb      	str	r3, [r7, #12]
 800a250:	e002      	b.n	800a258 <inc_lock+0x6c>
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	3301      	adds	r3, #1
 800a256:	60fb      	str	r3, [r7, #12]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2b01      	cmp	r3, #1
 800a25c:	d806      	bhi.n	800a26c <inc_lock+0x80>
 800a25e:	4a29      	ldr	r2, [pc, #164]	@ (800a304 <inc_lock+0x118>)
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	011b      	lsls	r3, r3, #4
 800a264:	4413      	add	r3, r2
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d1f2      	bne.n	800a252 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	2b02      	cmp	r3, #2
 800a270:	d101      	bne.n	800a276 <inc_lock+0x8a>
 800a272:	2300      	movs	r3, #0
 800a274:	e040      	b.n	800a2f8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681a      	ldr	r2, [r3, #0]
 800a27a:	4922      	ldr	r1, [pc, #136]	@ (800a304 <inc_lock+0x118>)
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	011b      	lsls	r3, r3, #4
 800a280:	440b      	add	r3, r1
 800a282:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	689a      	ldr	r2, [r3, #8]
 800a288:	491e      	ldr	r1, [pc, #120]	@ (800a304 <inc_lock+0x118>)
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	011b      	lsls	r3, r3, #4
 800a28e:	440b      	add	r3, r1
 800a290:	3304      	adds	r3, #4
 800a292:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	695a      	ldr	r2, [r3, #20]
 800a298:	491a      	ldr	r1, [pc, #104]	@ (800a304 <inc_lock+0x118>)
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	011b      	lsls	r3, r3, #4
 800a29e:	440b      	add	r3, r1
 800a2a0:	3308      	adds	r3, #8
 800a2a2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800a2a4:	4a17      	ldr	r2, [pc, #92]	@ (800a304 <inc_lock+0x118>)
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	011b      	lsls	r3, r3, #4
 800a2aa:	4413      	add	r3, r2
 800a2ac:	330c      	adds	r3, #12
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d009      	beq.n	800a2cc <inc_lock+0xe0>
 800a2b8:	4a12      	ldr	r2, [pc, #72]	@ (800a304 <inc_lock+0x118>)
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	011b      	lsls	r3, r3, #4
 800a2be:	4413      	add	r3, r2
 800a2c0:	330c      	adds	r3, #12
 800a2c2:	881b      	ldrh	r3, [r3, #0]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d001      	beq.n	800a2cc <inc_lock+0xe0>
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	e015      	b.n	800a2f8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d108      	bne.n	800a2e4 <inc_lock+0xf8>
 800a2d2:	4a0c      	ldr	r2, [pc, #48]	@ (800a304 <inc_lock+0x118>)
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	011b      	lsls	r3, r3, #4
 800a2d8:	4413      	add	r3, r2
 800a2da:	330c      	adds	r3, #12
 800a2dc:	881b      	ldrh	r3, [r3, #0]
 800a2de:	3301      	adds	r3, #1
 800a2e0:	b29a      	uxth	r2, r3
 800a2e2:	e001      	b.n	800a2e8 <inc_lock+0xfc>
 800a2e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a2e8:	4906      	ldr	r1, [pc, #24]	@ (800a304 <inc_lock+0x118>)
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	011b      	lsls	r3, r3, #4
 800a2ee:	440b      	add	r3, r1
 800a2f0:	330c      	adds	r3, #12
 800a2f2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	3301      	adds	r3, #1
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3714      	adds	r7, #20
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr
 800a304:	200005f0 	.word	0x200005f0

0800a308 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800a308:	b480      	push	{r7}
 800a30a:	b085      	sub	sp, #20
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	3b01      	subs	r3, #1
 800a314:	607b      	str	r3, [r7, #4]
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2b01      	cmp	r3, #1
 800a31a:	d825      	bhi.n	800a368 <dec_lock+0x60>
		n = Files[i].ctr;
 800a31c:	4a17      	ldr	r2, [pc, #92]	@ (800a37c <dec_lock+0x74>)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	011b      	lsls	r3, r3, #4
 800a322:	4413      	add	r3, r2
 800a324:	330c      	adds	r3, #12
 800a326:	881b      	ldrh	r3, [r3, #0]
 800a328:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800a32a:	89fb      	ldrh	r3, [r7, #14]
 800a32c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a330:	d101      	bne.n	800a336 <dec_lock+0x2e>
 800a332:	2300      	movs	r3, #0
 800a334:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800a336:	89fb      	ldrh	r3, [r7, #14]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d002      	beq.n	800a342 <dec_lock+0x3a>
 800a33c:	89fb      	ldrh	r3, [r7, #14]
 800a33e:	3b01      	subs	r3, #1
 800a340:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800a342:	4a0e      	ldr	r2, [pc, #56]	@ (800a37c <dec_lock+0x74>)
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	011b      	lsls	r3, r3, #4
 800a348:	4413      	add	r3, r2
 800a34a:	330c      	adds	r3, #12
 800a34c:	89fa      	ldrh	r2, [r7, #14]
 800a34e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800a350:	89fb      	ldrh	r3, [r7, #14]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d105      	bne.n	800a362 <dec_lock+0x5a>
 800a356:	4a09      	ldr	r2, [pc, #36]	@ (800a37c <dec_lock+0x74>)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	011b      	lsls	r3, r3, #4
 800a35c:	4413      	add	r3, r2
 800a35e:	2200      	movs	r2, #0
 800a360:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800a362:	2300      	movs	r3, #0
 800a364:	737b      	strb	r3, [r7, #13]
 800a366:	e001      	b.n	800a36c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800a368:	2302      	movs	r3, #2
 800a36a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800a36c:	7b7b      	ldrb	r3, [r7, #13]
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3714      	adds	r7, #20
 800a372:	46bd      	mov	sp, r7
 800a374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a378:	4770      	bx	lr
 800a37a:	bf00      	nop
 800a37c:	200005f0 	.word	0x200005f0

0800a380 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a380:	b480      	push	{r7}
 800a382:	b085      	sub	sp, #20
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a388:	2300      	movs	r3, #0
 800a38a:	60fb      	str	r3, [r7, #12]
 800a38c:	e010      	b.n	800a3b0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a38e:	4a0d      	ldr	r2, [pc, #52]	@ (800a3c4 <clear_lock+0x44>)
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	011b      	lsls	r3, r3, #4
 800a394:	4413      	add	r3, r2
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	687a      	ldr	r2, [r7, #4]
 800a39a:	429a      	cmp	r2, r3
 800a39c:	d105      	bne.n	800a3aa <clear_lock+0x2a>
 800a39e:	4a09      	ldr	r2, [pc, #36]	@ (800a3c4 <clear_lock+0x44>)
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	011b      	lsls	r3, r3, #4
 800a3a4:	4413      	add	r3, r2
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	3301      	adds	r3, #1
 800a3ae:	60fb      	str	r3, [r7, #12]
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	2b01      	cmp	r3, #1
 800a3b4:	d9eb      	bls.n	800a38e <clear_lock+0xe>
	}
}
 800a3b6:	bf00      	nop
 800a3b8:	bf00      	nop
 800a3ba:	3714      	adds	r7, #20
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c2:	4770      	bx	lr
 800a3c4:	200005f0 	.word	0x200005f0

0800a3c8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b086      	sub	sp, #24
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	78db      	ldrb	r3, [r3, #3]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d034      	beq.n	800a446 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3e0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	7858      	ldrb	r0, [r3, #1]
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	697a      	ldr	r2, [r7, #20]
 800a3f0:	f7ff fd40 	bl	8009e74 <disk_write>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d002      	beq.n	800a400 <sync_window+0x38>
			res = FR_DISK_ERR;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	73fb      	strb	r3, [r7, #15]
 800a3fe:	e022      	b.n	800a446 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2200      	movs	r2, #0
 800a404:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6a1b      	ldr	r3, [r3, #32]
 800a40a:	697a      	ldr	r2, [r7, #20]
 800a40c:	1ad2      	subs	r2, r2, r3
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	699b      	ldr	r3, [r3, #24]
 800a412:	429a      	cmp	r2, r3
 800a414:	d217      	bcs.n	800a446 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	789b      	ldrb	r3, [r3, #2]
 800a41a:	613b      	str	r3, [r7, #16]
 800a41c:	e010      	b.n	800a440 <sync_window+0x78>
					wsect += fs->fsize;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	699b      	ldr	r3, [r3, #24]
 800a422:	697a      	ldr	r2, [r7, #20]
 800a424:	4413      	add	r3, r2
 800a426:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	7858      	ldrb	r0, [r3, #1]
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a432:	2301      	movs	r3, #1
 800a434:	697a      	ldr	r2, [r7, #20]
 800a436:	f7ff fd1d 	bl	8009e74 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a43a:	693b      	ldr	r3, [r7, #16]
 800a43c:	3b01      	subs	r3, #1
 800a43e:	613b      	str	r3, [r7, #16]
 800a440:	693b      	ldr	r3, [r7, #16]
 800a442:	2b01      	cmp	r3, #1
 800a444:	d8eb      	bhi.n	800a41e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800a446:	7bfb      	ldrb	r3, [r7, #15]
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3718      	adds	r7, #24
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd80      	pop	{r7, pc}

0800a450 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b084      	sub	sp, #16
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
 800a458:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a45a:	2300      	movs	r3, #0
 800a45c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a462:	683a      	ldr	r2, [r7, #0]
 800a464:	429a      	cmp	r2, r3
 800a466:	d01b      	beq.n	800a4a0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f7ff ffad 	bl	800a3c8 <sync_window>
 800a46e:	4603      	mov	r3, r0
 800a470:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a472:	7bfb      	ldrb	r3, [r7, #15]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d113      	bne.n	800a4a0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	7858      	ldrb	r0, [r3, #1]
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a482:	2301      	movs	r3, #1
 800a484:	683a      	ldr	r2, [r7, #0]
 800a486:	f7ff fcd5 	bl	8009e34 <disk_read>
 800a48a:	4603      	mov	r3, r0
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d004      	beq.n	800a49a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a490:	f04f 33ff 	mov.w	r3, #4294967295
 800a494:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a496:	2301      	movs	r3, #1
 800a498:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	683a      	ldr	r2, [r7, #0]
 800a49e:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800a4a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3710      	adds	r7, #16
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}
	...

0800a4ac <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b084      	sub	sp, #16
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f7ff ff87 	bl	800a3c8 <sync_window>
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a4be:	7bfb      	ldrb	r3, [r7, #15]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d158      	bne.n	800a576 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	781b      	ldrb	r3, [r3, #0]
 800a4c8:	2b03      	cmp	r3, #3
 800a4ca:	d148      	bne.n	800a55e <sync_fs+0xb2>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	791b      	ldrb	r3, [r3, #4]
 800a4d0:	2b01      	cmp	r3, #1
 800a4d2:	d144      	bne.n	800a55e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	3330      	adds	r3, #48	@ 0x30
 800a4d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a4dc:	2100      	movs	r1, #0
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f7ff fda9 	bl	800a036 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	3330      	adds	r3, #48	@ 0x30
 800a4e8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a4ec:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f7ff fd38 	bl	8009f66 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	3330      	adds	r3, #48	@ 0x30
 800a4fa:	4921      	ldr	r1, [pc, #132]	@ (800a580 <sync_fs+0xd4>)
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	f7ff fd4d 	bl	8009f9c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	3330      	adds	r3, #48	@ 0x30
 800a506:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a50a:	491e      	ldr	r1, [pc, #120]	@ (800a584 <sync_fs+0xd8>)
 800a50c:	4618      	mov	r0, r3
 800a50e:	f7ff fd45 	bl	8009f9c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	3330      	adds	r3, #48	@ 0x30
 800a516:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	691b      	ldr	r3, [r3, #16]
 800a51e:	4619      	mov	r1, r3
 800a520:	4610      	mov	r0, r2
 800a522:	f7ff fd3b 	bl	8009f9c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	3330      	adds	r3, #48	@ 0x30
 800a52a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	68db      	ldr	r3, [r3, #12]
 800a532:	4619      	mov	r1, r3
 800a534:	4610      	mov	r0, r2
 800a536:	f7ff fd31 	bl	8009f9c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	69db      	ldr	r3, [r3, #28]
 800a53e:	1c5a      	adds	r2, r3, #1
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	7858      	ldrb	r0, [r3, #1]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a552:	2301      	movs	r3, #1
 800a554:	f7ff fc8e 	bl	8009e74 <disk_write>
			fs->fsi_flag = 0;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2200      	movs	r2, #0
 800a55c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	785b      	ldrb	r3, [r3, #1]
 800a562:	2200      	movs	r2, #0
 800a564:	2100      	movs	r1, #0
 800a566:	4618      	mov	r0, r3
 800a568:	f7ff fca4 	bl	8009eb4 <disk_ioctl>
 800a56c:	4603      	mov	r3, r0
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d001      	beq.n	800a576 <sync_fs+0xca>
 800a572:	2301      	movs	r3, #1
 800a574:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800a576:	7bfb      	ldrb	r3, [r7, #15]
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3710      	adds	r7, #16
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}
 800a580:	41615252 	.word	0x41615252
 800a584:	61417272 	.word	0x61417272

0800a588 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a588:	b480      	push	{r7}
 800a58a:	b083      	sub	sp, #12
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
 800a590:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	3b02      	subs	r3, #2
 800a596:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	695b      	ldr	r3, [r3, #20]
 800a59c:	3b02      	subs	r3, #2
 800a59e:	683a      	ldr	r2, [r7, #0]
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d301      	bcc.n	800a5a8 <clust2sect+0x20>
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	e008      	b.n	800a5ba <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	895b      	ldrh	r3, [r3, #10]
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	fb03 f202 	mul.w	r2, r3, r2
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5b8:	4413      	add	r3, r2
}
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	370c      	adds	r7, #12
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c4:	4770      	bx	lr

0800a5c6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a5c6:	b580      	push	{r7, lr}
 800a5c8:	b086      	sub	sp, #24
 800a5ca:	af00      	add	r7, sp, #0
 800a5cc:	6078      	str	r0, [r7, #4]
 800a5ce:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	2b01      	cmp	r3, #1
 800a5da:	d904      	bls.n	800a5e6 <get_fat+0x20>
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	695b      	ldr	r3, [r3, #20]
 800a5e0:	683a      	ldr	r2, [r7, #0]
 800a5e2:	429a      	cmp	r2, r3
 800a5e4:	d302      	bcc.n	800a5ec <get_fat+0x26>
		val = 1;	/* Internal error */
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	617b      	str	r3, [r7, #20]
 800a5ea:	e08e      	b.n	800a70a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a5ec:	f04f 33ff 	mov.w	r3, #4294967295
 800a5f0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a5f2:	693b      	ldr	r3, [r7, #16]
 800a5f4:	781b      	ldrb	r3, [r3, #0]
 800a5f6:	2b03      	cmp	r3, #3
 800a5f8:	d061      	beq.n	800a6be <get_fat+0xf8>
 800a5fa:	2b03      	cmp	r3, #3
 800a5fc:	dc7b      	bgt.n	800a6f6 <get_fat+0x130>
 800a5fe:	2b01      	cmp	r3, #1
 800a600:	d002      	beq.n	800a608 <get_fat+0x42>
 800a602:	2b02      	cmp	r3, #2
 800a604:	d041      	beq.n	800a68a <get_fat+0xc4>
 800a606:	e076      	b.n	800a6f6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	60fb      	str	r3, [r7, #12]
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	085b      	lsrs	r3, r3, #1
 800a610:	68fa      	ldr	r2, [r7, #12]
 800a612:	4413      	add	r3, r2
 800a614:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a616:	693b      	ldr	r3, [r7, #16]
 800a618:	6a1a      	ldr	r2, [r3, #32]
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	0a5b      	lsrs	r3, r3, #9
 800a61e:	4413      	add	r3, r2
 800a620:	4619      	mov	r1, r3
 800a622:	6938      	ldr	r0, [r7, #16]
 800a624:	f7ff ff14 	bl	800a450 <move_window>
 800a628:	4603      	mov	r3, r0
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d166      	bne.n	800a6fc <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	1c5a      	adds	r2, r3, #1
 800a632:	60fa      	str	r2, [r7, #12]
 800a634:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a638:	693a      	ldr	r2, [r7, #16]
 800a63a:	4413      	add	r3, r2
 800a63c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a640:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	6a1a      	ldr	r2, [r3, #32]
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	0a5b      	lsrs	r3, r3, #9
 800a64a:	4413      	add	r3, r2
 800a64c:	4619      	mov	r1, r3
 800a64e:	6938      	ldr	r0, [r7, #16]
 800a650:	f7ff fefe 	bl	800a450 <move_window>
 800a654:	4603      	mov	r3, r0
 800a656:	2b00      	cmp	r3, #0
 800a658:	d152      	bne.n	800a700 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a660:	693a      	ldr	r2, [r7, #16]
 800a662:	4413      	add	r3, r2
 800a664:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a668:	021b      	lsls	r3, r3, #8
 800a66a:	68ba      	ldr	r2, [r7, #8]
 800a66c:	4313      	orrs	r3, r2
 800a66e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	f003 0301 	and.w	r3, r3, #1
 800a676:	2b00      	cmp	r3, #0
 800a678:	d002      	beq.n	800a680 <get_fat+0xba>
 800a67a:	68bb      	ldr	r3, [r7, #8]
 800a67c:	091b      	lsrs	r3, r3, #4
 800a67e:	e002      	b.n	800a686 <get_fat+0xc0>
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a686:	617b      	str	r3, [r7, #20]
			break;
 800a688:	e03f      	b.n	800a70a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	6a1a      	ldr	r2, [r3, #32]
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	0a1b      	lsrs	r3, r3, #8
 800a692:	4413      	add	r3, r2
 800a694:	4619      	mov	r1, r3
 800a696:	6938      	ldr	r0, [r7, #16]
 800a698:	f7ff feda 	bl	800a450 <move_window>
 800a69c:	4603      	mov	r3, r0
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d130      	bne.n	800a704 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	005b      	lsls	r3, r3, #1
 800a6ac:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800a6b0:	4413      	add	r3, r2
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f7ff fc1c 	bl	8009ef0 <ld_word>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	617b      	str	r3, [r7, #20]
			break;
 800a6bc:	e025      	b.n	800a70a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	6a1a      	ldr	r2, [r3, #32]
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	09db      	lsrs	r3, r3, #7
 800a6c6:	4413      	add	r3, r2
 800a6c8:	4619      	mov	r1, r3
 800a6ca:	6938      	ldr	r0, [r7, #16]
 800a6cc:	f7ff fec0 	bl	800a450 <move_window>
 800a6d0:	4603      	mov	r3, r0
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d118      	bne.n	800a708 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a6d6:	693b      	ldr	r3, [r7, #16]
 800a6d8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	009b      	lsls	r3, r3, #2
 800a6e0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a6e4:	4413      	add	r3, r2
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7ff fc1a 	bl	8009f20 <ld_dword>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a6f2:	617b      	str	r3, [r7, #20]
			break;
 800a6f4:	e009      	b.n	800a70a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	617b      	str	r3, [r7, #20]
 800a6fa:	e006      	b.n	800a70a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a6fc:	bf00      	nop
 800a6fe:	e004      	b.n	800a70a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a700:	bf00      	nop
 800a702:	e002      	b.n	800a70a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a704:	bf00      	nop
 800a706:	e000      	b.n	800a70a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a708:	bf00      	nop
		}
	}

	return val;
 800a70a:	697b      	ldr	r3, [r7, #20]
}
 800a70c:	4618      	mov	r0, r3
 800a70e:	3718      	adds	r7, #24
 800a710:	46bd      	mov	sp, r7
 800a712:	bd80      	pop	{r7, pc}

0800a714 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a714:	b590      	push	{r4, r7, lr}
 800a716:	b089      	sub	sp, #36	@ 0x24
 800a718:	af00      	add	r7, sp, #0
 800a71a:	60f8      	str	r0, [r7, #12]
 800a71c:	60b9      	str	r1, [r7, #8]
 800a71e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a720:	2302      	movs	r3, #2
 800a722:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	2b01      	cmp	r3, #1
 800a728:	f240 80d9 	bls.w	800a8de <put_fat+0x1ca>
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	695b      	ldr	r3, [r3, #20]
 800a730:	68ba      	ldr	r2, [r7, #8]
 800a732:	429a      	cmp	r2, r3
 800a734:	f080 80d3 	bcs.w	800a8de <put_fat+0x1ca>
		switch (fs->fs_type) {
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	781b      	ldrb	r3, [r3, #0]
 800a73c:	2b03      	cmp	r3, #3
 800a73e:	f000 8096 	beq.w	800a86e <put_fat+0x15a>
 800a742:	2b03      	cmp	r3, #3
 800a744:	f300 80cb 	bgt.w	800a8de <put_fat+0x1ca>
 800a748:	2b01      	cmp	r3, #1
 800a74a:	d002      	beq.n	800a752 <put_fat+0x3e>
 800a74c:	2b02      	cmp	r3, #2
 800a74e:	d06e      	beq.n	800a82e <put_fat+0x11a>
 800a750:	e0c5      	b.n	800a8de <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	61bb      	str	r3, [r7, #24]
 800a756:	69bb      	ldr	r3, [r7, #24]
 800a758:	085b      	lsrs	r3, r3, #1
 800a75a:	69ba      	ldr	r2, [r7, #24]
 800a75c:	4413      	add	r3, r2
 800a75e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	6a1a      	ldr	r2, [r3, #32]
 800a764:	69bb      	ldr	r3, [r7, #24]
 800a766:	0a5b      	lsrs	r3, r3, #9
 800a768:	4413      	add	r3, r2
 800a76a:	4619      	mov	r1, r3
 800a76c:	68f8      	ldr	r0, [r7, #12]
 800a76e:	f7ff fe6f 	bl	800a450 <move_window>
 800a772:	4603      	mov	r3, r0
 800a774:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a776:	7ffb      	ldrb	r3, [r7, #31]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	f040 80a9 	bne.w	800a8d0 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a784:	69bb      	ldr	r3, [r7, #24]
 800a786:	1c59      	adds	r1, r3, #1
 800a788:	61b9      	str	r1, [r7, #24]
 800a78a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a78e:	4413      	add	r3, r2
 800a790:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a792:	68bb      	ldr	r3, [r7, #8]
 800a794:	f003 0301 	and.w	r3, r3, #1
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d00d      	beq.n	800a7b8 <put_fat+0xa4>
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	781b      	ldrb	r3, [r3, #0]
 800a7a0:	b25b      	sxtb	r3, r3
 800a7a2:	f003 030f 	and.w	r3, r3, #15
 800a7a6:	b25a      	sxtb	r2, r3
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	b2db      	uxtb	r3, r3
 800a7ac:	011b      	lsls	r3, r3, #4
 800a7ae:	b25b      	sxtb	r3, r3
 800a7b0:	4313      	orrs	r3, r2
 800a7b2:	b25b      	sxtb	r3, r3
 800a7b4:	b2db      	uxtb	r3, r3
 800a7b6:	e001      	b.n	800a7bc <put_fat+0xa8>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	697a      	ldr	r2, [r7, #20]
 800a7be:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	6a1a      	ldr	r2, [r3, #32]
 800a7ca:	69bb      	ldr	r3, [r7, #24]
 800a7cc:	0a5b      	lsrs	r3, r3, #9
 800a7ce:	4413      	add	r3, r2
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	68f8      	ldr	r0, [r7, #12]
 800a7d4:	f7ff fe3c 	bl	800a450 <move_window>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a7dc:	7ffb      	ldrb	r3, [r7, #31]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d178      	bne.n	800a8d4 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a7e8:	69bb      	ldr	r3, [r7, #24]
 800a7ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7ee:	4413      	add	r3, r2
 800a7f0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	f003 0301 	and.w	r3, r3, #1
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d003      	beq.n	800a804 <put_fat+0xf0>
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	091b      	lsrs	r3, r3, #4
 800a800:	b2db      	uxtb	r3, r3
 800a802:	e00e      	b.n	800a822 <put_fat+0x10e>
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	b25b      	sxtb	r3, r3
 800a80a:	f023 030f 	bic.w	r3, r3, #15
 800a80e:	b25a      	sxtb	r2, r3
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	0a1b      	lsrs	r3, r3, #8
 800a814:	b25b      	sxtb	r3, r3
 800a816:	f003 030f 	and.w	r3, r3, #15
 800a81a:	b25b      	sxtb	r3, r3
 800a81c:	4313      	orrs	r3, r2
 800a81e:	b25b      	sxtb	r3, r3
 800a820:	b2db      	uxtb	r3, r3
 800a822:	697a      	ldr	r2, [r7, #20]
 800a824:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2201      	movs	r2, #1
 800a82a:	70da      	strb	r2, [r3, #3]
			break;
 800a82c:	e057      	b.n	800a8de <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	6a1a      	ldr	r2, [r3, #32]
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	0a1b      	lsrs	r3, r3, #8
 800a836:	4413      	add	r3, r2
 800a838:	4619      	mov	r1, r3
 800a83a:	68f8      	ldr	r0, [r7, #12]
 800a83c:	f7ff fe08 	bl	800a450 <move_window>
 800a840:	4603      	mov	r3, r0
 800a842:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a844:	7ffb      	ldrb	r3, [r7, #31]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d146      	bne.n	800a8d8 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	005b      	lsls	r3, r3, #1
 800a854:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800a858:	4413      	add	r3, r2
 800a85a:	687a      	ldr	r2, [r7, #4]
 800a85c:	b292      	uxth	r2, r2
 800a85e:	4611      	mov	r1, r2
 800a860:	4618      	mov	r0, r3
 800a862:	f7ff fb80 	bl	8009f66 <st_word>
			fs->wflag = 1;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	2201      	movs	r2, #1
 800a86a:	70da      	strb	r2, [r3, #3]
			break;
 800a86c:	e037      	b.n	800a8de <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	6a1a      	ldr	r2, [r3, #32]
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	09db      	lsrs	r3, r3, #7
 800a876:	4413      	add	r3, r2
 800a878:	4619      	mov	r1, r3
 800a87a:	68f8      	ldr	r0, [r7, #12]
 800a87c:	f7ff fde8 	bl	800a450 <move_window>
 800a880:	4603      	mov	r3, r0
 800a882:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a884:	7ffb      	ldrb	r3, [r7, #31]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d128      	bne.n	800a8dc <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	009b      	lsls	r3, r3, #2
 800a89a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a89e:	4413      	add	r3, r2
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	f7ff fb3d 	bl	8009f20 <ld_dword>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800a8ac:	4323      	orrs	r3, r4
 800a8ae:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	009b      	lsls	r3, r3, #2
 800a8ba:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a8be:	4413      	add	r3, r2
 800a8c0:	6879      	ldr	r1, [r7, #4]
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f7ff fb6a 	bl	8009f9c <st_dword>
			fs->wflag = 1;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	70da      	strb	r2, [r3, #3]
			break;
 800a8ce:	e006      	b.n	800a8de <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a8d0:	bf00      	nop
 800a8d2:	e004      	b.n	800a8de <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a8d4:	bf00      	nop
 800a8d6:	e002      	b.n	800a8de <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a8d8:	bf00      	nop
 800a8da:	e000      	b.n	800a8de <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a8dc:	bf00      	nop
		}
	}
	return res;
 800a8de:	7ffb      	ldrb	r3, [r7, #31]
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	3724      	adds	r7, #36	@ 0x24
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd90      	pop	{r4, r7, pc}

0800a8e8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b088      	sub	sp, #32
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	60f8      	str	r0, [r7, #12]
 800a8f0:	60b9      	str	r1, [r7, #8]
 800a8f2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	2b01      	cmp	r3, #1
 800a902:	d904      	bls.n	800a90e <remove_chain+0x26>
 800a904:	69bb      	ldr	r3, [r7, #24]
 800a906:	695b      	ldr	r3, [r3, #20]
 800a908:	68ba      	ldr	r2, [r7, #8]
 800a90a:	429a      	cmp	r2, r3
 800a90c:	d301      	bcc.n	800a912 <remove_chain+0x2a>
 800a90e:	2302      	movs	r3, #2
 800a910:	e04b      	b.n	800a9aa <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d00c      	beq.n	800a932 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a918:	f04f 32ff 	mov.w	r2, #4294967295
 800a91c:	6879      	ldr	r1, [r7, #4]
 800a91e:	69b8      	ldr	r0, [r7, #24]
 800a920:	f7ff fef8 	bl	800a714 <put_fat>
 800a924:	4603      	mov	r3, r0
 800a926:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a928:	7ffb      	ldrb	r3, [r7, #31]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d001      	beq.n	800a932 <remove_chain+0x4a>
 800a92e:	7ffb      	ldrb	r3, [r7, #31]
 800a930:	e03b      	b.n	800a9aa <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a932:	68b9      	ldr	r1, [r7, #8]
 800a934:	68f8      	ldr	r0, [r7, #12]
 800a936:	f7ff fe46 	bl	800a5c6 <get_fat>
 800a93a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d031      	beq.n	800a9a6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a942:	697b      	ldr	r3, [r7, #20]
 800a944:	2b01      	cmp	r3, #1
 800a946:	d101      	bne.n	800a94c <remove_chain+0x64>
 800a948:	2302      	movs	r3, #2
 800a94a:	e02e      	b.n	800a9aa <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a94c:	697b      	ldr	r3, [r7, #20]
 800a94e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a952:	d101      	bne.n	800a958 <remove_chain+0x70>
 800a954:	2301      	movs	r3, #1
 800a956:	e028      	b.n	800a9aa <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a958:	2200      	movs	r2, #0
 800a95a:	68b9      	ldr	r1, [r7, #8]
 800a95c:	69b8      	ldr	r0, [r7, #24]
 800a95e:	f7ff fed9 	bl	800a714 <put_fat>
 800a962:	4603      	mov	r3, r0
 800a964:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a966:	7ffb      	ldrb	r3, [r7, #31]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d001      	beq.n	800a970 <remove_chain+0x88>
 800a96c:	7ffb      	ldrb	r3, [r7, #31]
 800a96e:	e01c      	b.n	800a9aa <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a970:	69bb      	ldr	r3, [r7, #24]
 800a972:	691a      	ldr	r2, [r3, #16]
 800a974:	69bb      	ldr	r3, [r7, #24]
 800a976:	695b      	ldr	r3, [r3, #20]
 800a978:	3b02      	subs	r3, #2
 800a97a:	429a      	cmp	r2, r3
 800a97c:	d20b      	bcs.n	800a996 <remove_chain+0xae>
			fs->free_clst++;
 800a97e:	69bb      	ldr	r3, [r7, #24]
 800a980:	691b      	ldr	r3, [r3, #16]
 800a982:	1c5a      	adds	r2, r3, #1
 800a984:	69bb      	ldr	r3, [r7, #24]
 800a986:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800a988:	69bb      	ldr	r3, [r7, #24]
 800a98a:	791b      	ldrb	r3, [r3, #4]
 800a98c:	f043 0301 	orr.w	r3, r3, #1
 800a990:	b2da      	uxtb	r2, r3
 800a992:	69bb      	ldr	r3, [r7, #24]
 800a994:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a996:	697b      	ldr	r3, [r7, #20]
 800a998:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a99a:	69bb      	ldr	r3, [r7, #24]
 800a99c:	695b      	ldr	r3, [r3, #20]
 800a99e:	68ba      	ldr	r2, [r7, #8]
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d3c6      	bcc.n	800a932 <remove_chain+0x4a>
 800a9a4:	e000      	b.n	800a9a8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a9a6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a9a8:	2300      	movs	r3, #0
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3720      	adds	r7, #32
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}

0800a9b2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a9b2:	b580      	push	{r7, lr}
 800a9b4:	b088      	sub	sp, #32
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	6078      	str	r0, [r7, #4]
 800a9ba:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d10d      	bne.n	800a9e4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a9c8:	693b      	ldr	r3, [r7, #16]
 800a9ca:	68db      	ldr	r3, [r3, #12]
 800a9cc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a9ce:	69bb      	ldr	r3, [r7, #24]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d004      	beq.n	800a9de <create_chain+0x2c>
 800a9d4:	693b      	ldr	r3, [r7, #16]
 800a9d6:	695b      	ldr	r3, [r3, #20]
 800a9d8:	69ba      	ldr	r2, [r7, #24]
 800a9da:	429a      	cmp	r2, r3
 800a9dc:	d31b      	bcc.n	800aa16 <create_chain+0x64>
 800a9de:	2301      	movs	r3, #1
 800a9e0:	61bb      	str	r3, [r7, #24]
 800a9e2:	e018      	b.n	800aa16 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a9e4:	6839      	ldr	r1, [r7, #0]
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f7ff fded 	bl	800a5c6 <get_fat>
 800a9ec:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	2b01      	cmp	r3, #1
 800a9f2:	d801      	bhi.n	800a9f8 <create_chain+0x46>
 800a9f4:	2301      	movs	r3, #1
 800a9f6:	e070      	b.n	800aada <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9fe:	d101      	bne.n	800aa04 <create_chain+0x52>
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	e06a      	b.n	800aada <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	695b      	ldr	r3, [r3, #20]
 800aa08:	68fa      	ldr	r2, [r7, #12]
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	d201      	bcs.n	800aa12 <create_chain+0x60>
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	e063      	b.n	800aada <create_chain+0x128>
		scl = clst;
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800aa16:	69bb      	ldr	r3, [r7, #24]
 800aa18:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800aa1a:	69fb      	ldr	r3, [r7, #28]
 800aa1c:	3301      	adds	r3, #1
 800aa1e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800aa20:	693b      	ldr	r3, [r7, #16]
 800aa22:	695b      	ldr	r3, [r3, #20]
 800aa24:	69fa      	ldr	r2, [r7, #28]
 800aa26:	429a      	cmp	r2, r3
 800aa28:	d307      	bcc.n	800aa3a <create_chain+0x88>
				ncl = 2;
 800aa2a:	2302      	movs	r3, #2
 800aa2c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800aa2e:	69fa      	ldr	r2, [r7, #28]
 800aa30:	69bb      	ldr	r3, [r7, #24]
 800aa32:	429a      	cmp	r2, r3
 800aa34:	d901      	bls.n	800aa3a <create_chain+0x88>
 800aa36:	2300      	movs	r3, #0
 800aa38:	e04f      	b.n	800aada <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800aa3a:	69f9      	ldr	r1, [r7, #28]
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f7ff fdc2 	bl	800a5c6 <get_fat>
 800aa42:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d00e      	beq.n	800aa68 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2b01      	cmp	r3, #1
 800aa4e:	d003      	beq.n	800aa58 <create_chain+0xa6>
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa56:	d101      	bne.n	800aa5c <create_chain+0xaa>
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	e03e      	b.n	800aada <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800aa5c:	69fa      	ldr	r2, [r7, #28]
 800aa5e:	69bb      	ldr	r3, [r7, #24]
 800aa60:	429a      	cmp	r2, r3
 800aa62:	d1da      	bne.n	800aa1a <create_chain+0x68>
 800aa64:	2300      	movs	r3, #0
 800aa66:	e038      	b.n	800aada <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800aa68:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800aa6a:	f04f 32ff 	mov.w	r2, #4294967295
 800aa6e:	69f9      	ldr	r1, [r7, #28]
 800aa70:	6938      	ldr	r0, [r7, #16]
 800aa72:	f7ff fe4f 	bl	800a714 <put_fat>
 800aa76:	4603      	mov	r3, r0
 800aa78:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800aa7a:	7dfb      	ldrb	r3, [r7, #23]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d109      	bne.n	800aa94 <create_chain+0xe2>
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d006      	beq.n	800aa94 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800aa86:	69fa      	ldr	r2, [r7, #28]
 800aa88:	6839      	ldr	r1, [r7, #0]
 800aa8a:	6938      	ldr	r0, [r7, #16]
 800aa8c:	f7ff fe42 	bl	800a714 <put_fat>
 800aa90:	4603      	mov	r3, r0
 800aa92:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800aa94:	7dfb      	ldrb	r3, [r7, #23]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d116      	bne.n	800aac8 <create_chain+0x116>
		fs->last_clst = ncl;
 800aa9a:	693b      	ldr	r3, [r7, #16]
 800aa9c:	69fa      	ldr	r2, [r7, #28]
 800aa9e:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800aaa0:	693b      	ldr	r3, [r7, #16]
 800aaa2:	691a      	ldr	r2, [r3, #16]
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	695b      	ldr	r3, [r3, #20]
 800aaa8:	3b02      	subs	r3, #2
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	d804      	bhi.n	800aab8 <create_chain+0x106>
 800aaae:	693b      	ldr	r3, [r7, #16]
 800aab0:	691b      	ldr	r3, [r3, #16]
 800aab2:	1e5a      	subs	r2, r3, #1
 800aab4:	693b      	ldr	r3, [r7, #16]
 800aab6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800aab8:	693b      	ldr	r3, [r7, #16]
 800aaba:	791b      	ldrb	r3, [r3, #4]
 800aabc:	f043 0301 	orr.w	r3, r3, #1
 800aac0:	b2da      	uxtb	r2, r3
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	711a      	strb	r2, [r3, #4]
 800aac6:	e007      	b.n	800aad8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800aac8:	7dfb      	ldrb	r3, [r7, #23]
 800aaca:	2b01      	cmp	r3, #1
 800aacc:	d102      	bne.n	800aad4 <create_chain+0x122>
 800aace:	f04f 33ff 	mov.w	r3, #4294967295
 800aad2:	e000      	b.n	800aad6 <create_chain+0x124>
 800aad4:	2301      	movs	r3, #1
 800aad6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800aad8:	69fb      	ldr	r3, [r7, #28]
}
 800aada:	4618      	mov	r0, r3
 800aadc:	3720      	adds	r7, #32
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}

0800aae2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800aae2:	b480      	push	{r7}
 800aae4:	b087      	sub	sp, #28
 800aae6:	af00      	add	r7, sp, #0
 800aae8:	6078      	str	r0, [r7, #4]
 800aaea:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaf6:	3304      	adds	r3, #4
 800aaf8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	0a5b      	lsrs	r3, r3, #9
 800aafe:	68fa      	ldr	r2, [r7, #12]
 800ab00:	8952      	ldrh	r2, [r2, #10]
 800ab02:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab06:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	1d1a      	adds	r2, r3, #4
 800ab0c:	613a      	str	r2, [r7, #16]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d101      	bne.n	800ab1c <clmt_clust+0x3a>
 800ab18:	2300      	movs	r3, #0
 800ab1a:	e010      	b.n	800ab3e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800ab1c:	697a      	ldr	r2, [r7, #20]
 800ab1e:	68bb      	ldr	r3, [r7, #8]
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d307      	bcc.n	800ab34 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800ab24:	697a      	ldr	r2, [r7, #20]
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	1ad3      	subs	r3, r2, r3
 800ab2a:	617b      	str	r3, [r7, #20]
 800ab2c:	693b      	ldr	r3, [r7, #16]
 800ab2e:	3304      	adds	r3, #4
 800ab30:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ab32:	e7e9      	b.n	800ab08 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800ab34:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	681a      	ldr	r2, [r3, #0]
 800ab3a:	697b      	ldr	r3, [r7, #20]
 800ab3c:	4413      	add	r3, r2
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	371c      	adds	r7, #28
 800ab42:	46bd      	mov	sp, r7
 800ab44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab48:	4770      	bx	lr

0800ab4a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800ab4a:	b580      	push	{r7, lr}
 800ab4c:	b086      	sub	sp, #24
 800ab4e:	af00      	add	r7, sp, #0
 800ab50:	6078      	str	r0, [r7, #4]
 800ab52:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ab60:	d204      	bcs.n	800ab6c <dir_sdi+0x22>
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	f003 031f 	and.w	r3, r3, #31
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d001      	beq.n	800ab70 <dir_sdi+0x26>
		return FR_INT_ERR;
 800ab6c:	2302      	movs	r3, #2
 800ab6e:	e063      	b.n	800ac38 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	683a      	ldr	r2, [r7, #0]
 800ab74:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	689b      	ldr	r3, [r3, #8]
 800ab7a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d106      	bne.n	800ab90 <dir_sdi+0x46>
 800ab82:	693b      	ldr	r3, [r7, #16]
 800ab84:	781b      	ldrb	r3, [r3, #0]
 800ab86:	2b02      	cmp	r3, #2
 800ab88:	d902      	bls.n	800ab90 <dir_sdi+0x46>
		clst = fs->dirbase;
 800ab8a:	693b      	ldr	r3, [r7, #16]
 800ab8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab8e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ab90:	697b      	ldr	r3, [r7, #20]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d10c      	bne.n	800abb0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	095b      	lsrs	r3, r3, #5
 800ab9a:	693a      	ldr	r2, [r7, #16]
 800ab9c:	8912      	ldrh	r2, [r2, #8]
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d301      	bcc.n	800aba6 <dir_sdi+0x5c>
 800aba2:	2302      	movs	r3, #2
 800aba4:	e048      	b.n	800ac38 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	61da      	str	r2, [r3, #28]
 800abae:	e029      	b.n	800ac04 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800abb0:	693b      	ldr	r3, [r7, #16]
 800abb2:	895b      	ldrh	r3, [r3, #10]
 800abb4:	025b      	lsls	r3, r3, #9
 800abb6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800abb8:	e019      	b.n	800abee <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6979      	ldr	r1, [r7, #20]
 800abbe:	4618      	mov	r0, r3
 800abc0:	f7ff fd01 	bl	800a5c6 <get_fat>
 800abc4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abcc:	d101      	bne.n	800abd2 <dir_sdi+0x88>
 800abce:	2301      	movs	r3, #1
 800abd0:	e032      	b.n	800ac38 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800abd2:	697b      	ldr	r3, [r7, #20]
 800abd4:	2b01      	cmp	r3, #1
 800abd6:	d904      	bls.n	800abe2 <dir_sdi+0x98>
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	695b      	ldr	r3, [r3, #20]
 800abdc:	697a      	ldr	r2, [r7, #20]
 800abde:	429a      	cmp	r2, r3
 800abe0:	d301      	bcc.n	800abe6 <dir_sdi+0x9c>
 800abe2:	2302      	movs	r3, #2
 800abe4:	e028      	b.n	800ac38 <dir_sdi+0xee>
			ofs -= csz;
 800abe6:	683a      	ldr	r2, [r7, #0]
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	1ad3      	subs	r3, r2, r3
 800abec:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800abee:	683a      	ldr	r2, [r7, #0]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d2e1      	bcs.n	800abba <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800abf6:	6979      	ldr	r1, [r7, #20]
 800abf8:	6938      	ldr	r0, [r7, #16]
 800abfa:	f7ff fcc5 	bl	800a588 <clust2sect>
 800abfe:	4602      	mov	r2, r0
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	697a      	ldr	r2, [r7, #20]
 800ac08:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	69db      	ldr	r3, [r3, #28]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d101      	bne.n	800ac16 <dir_sdi+0xcc>
 800ac12:	2302      	movs	r3, #2
 800ac14:	e010      	b.n	800ac38 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	69da      	ldr	r2, [r3, #28]
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	0a5b      	lsrs	r3, r3, #9
 800ac1e:	441a      	add	r2, r3
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ac24:	693b      	ldr	r3, [r7, #16]
 800ac26:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac30:	441a      	add	r2, r3
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ac36:	2300      	movs	r3, #0
}
 800ac38:	4618      	mov	r0, r3
 800ac3a:	3718      	adds	r7, #24
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bd80      	pop	{r7, pc}

0800ac40 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b086      	sub	sp, #24
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
 800ac48:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	695b      	ldr	r3, [r3, #20]
 800ac54:	3320      	adds	r3, #32
 800ac56:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	69db      	ldr	r3, [r3, #28]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d003      	beq.n	800ac68 <dir_next+0x28>
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ac66:	d301      	bcc.n	800ac6c <dir_next+0x2c>
 800ac68:	2304      	movs	r3, #4
 800ac6a:	e0aa      	b.n	800adc2 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	f040 8098 	bne.w	800ada8 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	69db      	ldr	r3, [r3, #28]
 800ac7c:	1c5a      	adds	r2, r3, #1
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	699b      	ldr	r3, [r3, #24]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d10b      	bne.n	800aca2 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	095b      	lsrs	r3, r3, #5
 800ac8e:	68fa      	ldr	r2, [r7, #12]
 800ac90:	8912      	ldrh	r2, [r2, #8]
 800ac92:	4293      	cmp	r3, r2
 800ac94:	f0c0 8088 	bcc.w	800ada8 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	61da      	str	r2, [r3, #28]
 800ac9e:	2304      	movs	r3, #4
 800aca0:	e08f      	b.n	800adc2 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	0a5b      	lsrs	r3, r3, #9
 800aca6:	68fa      	ldr	r2, [r7, #12]
 800aca8:	8952      	ldrh	r2, [r2, #10]
 800acaa:	3a01      	subs	r2, #1
 800acac:	4013      	ands	r3, r2
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d17a      	bne.n	800ada8 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800acb2:	687a      	ldr	r2, [r7, #4]
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	699b      	ldr	r3, [r3, #24]
 800acb8:	4619      	mov	r1, r3
 800acba:	4610      	mov	r0, r2
 800acbc:	f7ff fc83 	bl	800a5c6 <get_fat>
 800acc0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800acc2:	697b      	ldr	r3, [r7, #20]
 800acc4:	2b01      	cmp	r3, #1
 800acc6:	d801      	bhi.n	800accc <dir_next+0x8c>
 800acc8:	2302      	movs	r3, #2
 800acca:	e07a      	b.n	800adc2 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acd2:	d101      	bne.n	800acd8 <dir_next+0x98>
 800acd4:	2301      	movs	r3, #1
 800acd6:	e074      	b.n	800adc2 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	695b      	ldr	r3, [r3, #20]
 800acdc:	697a      	ldr	r2, [r7, #20]
 800acde:	429a      	cmp	r2, r3
 800ace0:	d358      	bcc.n	800ad94 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d104      	bne.n	800acf2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2200      	movs	r2, #0
 800acec:	61da      	str	r2, [r3, #28]
 800acee:	2304      	movs	r3, #4
 800acf0:	e067      	b.n	800adc2 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800acf2:	687a      	ldr	r2, [r7, #4]
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	699b      	ldr	r3, [r3, #24]
 800acf8:	4619      	mov	r1, r3
 800acfa:	4610      	mov	r0, r2
 800acfc:	f7ff fe59 	bl	800a9b2 <create_chain>
 800ad00:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d101      	bne.n	800ad0c <dir_next+0xcc>
 800ad08:	2307      	movs	r3, #7
 800ad0a:	e05a      	b.n	800adc2 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ad0c:	697b      	ldr	r3, [r7, #20]
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	d101      	bne.n	800ad16 <dir_next+0xd6>
 800ad12:	2302      	movs	r3, #2
 800ad14:	e055      	b.n	800adc2 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad1c:	d101      	bne.n	800ad22 <dir_next+0xe2>
 800ad1e:	2301      	movs	r3, #1
 800ad20:	e04f      	b.n	800adc2 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ad22:	68f8      	ldr	r0, [r7, #12]
 800ad24:	f7ff fb50 	bl	800a3c8 <sync_window>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d001      	beq.n	800ad32 <dir_next+0xf2>
 800ad2e:	2301      	movs	r3, #1
 800ad30:	e047      	b.n	800adc2 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	3330      	adds	r3, #48	@ 0x30
 800ad36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ad3a:	2100      	movs	r1, #0
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	f7ff f97a 	bl	800a036 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ad42:	2300      	movs	r3, #0
 800ad44:	613b      	str	r3, [r7, #16]
 800ad46:	6979      	ldr	r1, [r7, #20]
 800ad48:	68f8      	ldr	r0, [r7, #12]
 800ad4a:	f7ff fc1d 	bl	800a588 <clust2sect>
 800ad4e:	4602      	mov	r2, r0
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ad54:	e012      	b.n	800ad7c <dir_next+0x13c>
						fs->wflag = 1;
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	2201      	movs	r2, #1
 800ad5a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ad5c:	68f8      	ldr	r0, [r7, #12]
 800ad5e:	f7ff fb33 	bl	800a3c8 <sync_window>
 800ad62:	4603      	mov	r3, r0
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d001      	beq.n	800ad6c <dir_next+0x12c>
 800ad68:	2301      	movs	r3, #1
 800ad6a:	e02a      	b.n	800adc2 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ad6c:	693b      	ldr	r3, [r7, #16]
 800ad6e:	3301      	adds	r3, #1
 800ad70:	613b      	str	r3, [r7, #16]
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad76:	1c5a      	adds	r2, r3, #1
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	895b      	ldrh	r3, [r3, #10]
 800ad80:	461a      	mov	r2, r3
 800ad82:	693b      	ldr	r3, [r7, #16]
 800ad84:	4293      	cmp	r3, r2
 800ad86:	d3e6      	bcc.n	800ad56 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	1ad2      	subs	r2, r2, r3
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	697a      	ldr	r2, [r7, #20]
 800ad98:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ad9a:	6979      	ldr	r1, [r7, #20]
 800ad9c:	68f8      	ldr	r0, [r7, #12]
 800ad9e:	f7ff fbf3 	bl	800a588 <clust2sect>
 800ada2:	4602      	mov	r2, r0
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	68ba      	ldr	r2, [r7, #8]
 800adac:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adba:	441a      	add	r2, r3
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800adc0:	2300      	movs	r3, #0
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3718      	adds	r7, #24
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}

0800adca <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800adca:	b580      	push	{r7, lr}
 800adcc:	b086      	sub	sp, #24
 800adce:	af00      	add	r7, sp, #0
 800add0:	6078      	str	r0, [r7, #4]
 800add2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800adda:	2100      	movs	r1, #0
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f7ff feb4 	bl	800ab4a <dir_sdi>
 800ade2:	4603      	mov	r3, r0
 800ade4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ade6:	7dfb      	ldrb	r3, [r7, #23]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d12b      	bne.n	800ae44 <dir_alloc+0x7a>
		n = 0;
 800adec:	2300      	movs	r3, #0
 800adee:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	69db      	ldr	r3, [r3, #28]
 800adf4:	4619      	mov	r1, r3
 800adf6:	68f8      	ldr	r0, [r7, #12]
 800adf8:	f7ff fb2a 	bl	800a450 <move_window>
 800adfc:	4603      	mov	r3, r0
 800adfe:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ae00:	7dfb      	ldrb	r3, [r7, #23]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d11d      	bne.n	800ae42 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6a1b      	ldr	r3, [r3, #32]
 800ae0a:	781b      	ldrb	r3, [r3, #0]
 800ae0c:	2be5      	cmp	r3, #229	@ 0xe5
 800ae0e:	d004      	beq.n	800ae1a <dir_alloc+0x50>
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	6a1b      	ldr	r3, [r3, #32]
 800ae14:	781b      	ldrb	r3, [r3, #0]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d107      	bne.n	800ae2a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	3301      	adds	r3, #1
 800ae1e:	613b      	str	r3, [r7, #16]
 800ae20:	693a      	ldr	r2, [r7, #16]
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	429a      	cmp	r2, r3
 800ae26:	d102      	bne.n	800ae2e <dir_alloc+0x64>
 800ae28:	e00c      	b.n	800ae44 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800ae2e:	2101      	movs	r1, #1
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f7ff ff05 	bl	800ac40 <dir_next>
 800ae36:	4603      	mov	r3, r0
 800ae38:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800ae3a:	7dfb      	ldrb	r3, [r7, #23]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d0d7      	beq.n	800adf0 <dir_alloc+0x26>
 800ae40:	e000      	b.n	800ae44 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800ae42:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800ae44:	7dfb      	ldrb	r3, [r7, #23]
 800ae46:	2b04      	cmp	r3, #4
 800ae48:	d101      	bne.n	800ae4e <dir_alloc+0x84>
 800ae4a:	2307      	movs	r3, #7
 800ae4c:	75fb      	strb	r3, [r7, #23]
	return res;
 800ae4e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3718      	adds	r7, #24
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd80      	pop	{r7, pc}

0800ae58 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b084      	sub	sp, #16
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
 800ae60:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	331a      	adds	r3, #26
 800ae66:	4618      	mov	r0, r3
 800ae68:	f7ff f842 	bl	8009ef0 <ld_word>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	781b      	ldrb	r3, [r3, #0]
 800ae74:	2b03      	cmp	r3, #3
 800ae76:	d109      	bne.n	800ae8c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	3314      	adds	r3, #20
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	f7ff f837 	bl	8009ef0 <ld_word>
 800ae82:	4603      	mov	r3, r0
 800ae84:	041b      	lsls	r3, r3, #16
 800ae86:	68fa      	ldr	r2, [r7, #12]
 800ae88:	4313      	orrs	r3, r2
 800ae8a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3710      	adds	r7, #16
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}

0800ae96 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800ae96:	b580      	push	{r7, lr}
 800ae98:	b084      	sub	sp, #16
 800ae9a:	af00      	add	r7, sp, #0
 800ae9c:	60f8      	str	r0, [r7, #12]
 800ae9e:	60b9      	str	r1, [r7, #8]
 800aea0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	331a      	adds	r3, #26
 800aea6:	687a      	ldr	r2, [r7, #4]
 800aea8:	b292      	uxth	r2, r2
 800aeaa:	4611      	mov	r1, r2
 800aeac:	4618      	mov	r0, r3
 800aeae:	f7ff f85a 	bl	8009f66 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	781b      	ldrb	r3, [r3, #0]
 800aeb6:	2b03      	cmp	r3, #3
 800aeb8:	d109      	bne.n	800aece <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800aeba:	68bb      	ldr	r3, [r7, #8]
 800aebc:	f103 0214 	add.w	r2, r3, #20
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	0c1b      	lsrs	r3, r3, #16
 800aec4:	b29b      	uxth	r3, r3
 800aec6:	4619      	mov	r1, r3
 800aec8:	4610      	mov	r0, r2
 800aeca:	f7ff f84c 	bl	8009f66 <st_word>
	}
}
 800aece:	bf00      	nop
 800aed0:	3710      	adds	r7, #16
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}

0800aed6 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800aed6:	b580      	push	{r7, lr}
 800aed8:	b086      	sub	sp, #24
 800aeda:	af00      	add	r7, sp, #0
 800aedc:	6078      	str	r0, [r7, #4]
 800aede:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800aee0:	2304      	movs	r3, #4
 800aee2:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800aeea:	e03c      	b.n	800af66 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	69db      	ldr	r3, [r3, #28]
 800aef0:	4619      	mov	r1, r3
 800aef2:	6938      	ldr	r0, [r7, #16]
 800aef4:	f7ff faac 	bl	800a450 <move_window>
 800aef8:	4603      	mov	r3, r0
 800aefa:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800aefc:	7dfb      	ldrb	r3, [r7, #23]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d136      	bne.n	800af70 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6a1b      	ldr	r3, [r3, #32]
 800af06:	781b      	ldrb	r3, [r3, #0]
 800af08:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800af0a:	7bfb      	ldrb	r3, [r7, #15]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d102      	bne.n	800af16 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800af10:	2304      	movs	r3, #4
 800af12:	75fb      	strb	r3, [r7, #23]
 800af14:	e031      	b.n	800af7a <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6a1b      	ldr	r3, [r3, #32]
 800af1a:	330b      	adds	r3, #11
 800af1c:	781b      	ldrb	r3, [r3, #0]
 800af1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800af22:	73bb      	strb	r3, [r7, #14]
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	7bba      	ldrb	r2, [r7, #14]
 800af28:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800af2a:	7bfb      	ldrb	r3, [r7, #15]
 800af2c:	2be5      	cmp	r3, #229	@ 0xe5
 800af2e:	d011      	beq.n	800af54 <dir_read+0x7e>
 800af30:	7bfb      	ldrb	r3, [r7, #15]
 800af32:	2b2e      	cmp	r3, #46	@ 0x2e
 800af34:	d00e      	beq.n	800af54 <dir_read+0x7e>
 800af36:	7bbb      	ldrb	r3, [r7, #14]
 800af38:	2b0f      	cmp	r3, #15
 800af3a:	d00b      	beq.n	800af54 <dir_read+0x7e>
 800af3c:	7bbb      	ldrb	r3, [r7, #14]
 800af3e:	f023 0320 	bic.w	r3, r3, #32
 800af42:	2b08      	cmp	r3, #8
 800af44:	bf0c      	ite	eq
 800af46:	2301      	moveq	r3, #1
 800af48:	2300      	movne	r3, #0
 800af4a:	b2db      	uxtb	r3, r3
 800af4c:	461a      	mov	r2, r3
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	4293      	cmp	r3, r2
 800af52:	d00f      	beq.n	800af74 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800af54:	2100      	movs	r1, #0
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f7ff fe72 	bl	800ac40 <dir_next>
 800af5c:	4603      	mov	r3, r0
 800af5e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800af60:	7dfb      	ldrb	r3, [r7, #23]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d108      	bne.n	800af78 <dir_read+0xa2>
	while (dp->sect) {
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	69db      	ldr	r3, [r3, #28]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d1be      	bne.n	800aeec <dir_read+0x16>
 800af6e:	e004      	b.n	800af7a <dir_read+0xa4>
		if (res != FR_OK) break;
 800af70:	bf00      	nop
 800af72:	e002      	b.n	800af7a <dir_read+0xa4>
				break;
 800af74:	bf00      	nop
 800af76:	e000      	b.n	800af7a <dir_read+0xa4>
		if (res != FR_OK) break;
 800af78:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800af7a:	7dfb      	ldrb	r3, [r7, #23]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d002      	beq.n	800af86 <dir_read+0xb0>
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2200      	movs	r2, #0
 800af84:	61da      	str	r2, [r3, #28]
	return res;
 800af86:	7dfb      	ldrb	r3, [r7, #23]
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3718      	adds	r7, #24
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b086      	sub	sp, #24
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800af9e:	2100      	movs	r1, #0
 800afa0:	6878      	ldr	r0, [r7, #4]
 800afa2:	f7ff fdd2 	bl	800ab4a <dir_sdi>
 800afa6:	4603      	mov	r3, r0
 800afa8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800afaa:	7dfb      	ldrb	r3, [r7, #23]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d001      	beq.n	800afb4 <dir_find+0x24>
 800afb0:	7dfb      	ldrb	r3, [r7, #23]
 800afb2:	e03e      	b.n	800b032 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	69db      	ldr	r3, [r3, #28]
 800afb8:	4619      	mov	r1, r3
 800afba:	6938      	ldr	r0, [r7, #16]
 800afbc:	f7ff fa48 	bl	800a450 <move_window>
 800afc0:	4603      	mov	r3, r0
 800afc2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800afc4:	7dfb      	ldrb	r3, [r7, #23]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d12f      	bne.n	800b02a <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	6a1b      	ldr	r3, [r3, #32]
 800afce:	781b      	ldrb	r3, [r3, #0]
 800afd0:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800afd2:	7bfb      	ldrb	r3, [r7, #15]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d102      	bne.n	800afde <dir_find+0x4e>
 800afd8:	2304      	movs	r3, #4
 800afda:	75fb      	strb	r3, [r7, #23]
 800afdc:	e028      	b.n	800b030 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	6a1b      	ldr	r3, [r3, #32]
 800afe2:	330b      	adds	r3, #11
 800afe4:	781b      	ldrb	r3, [r3, #0]
 800afe6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800afea:	b2da      	uxtb	r2, r3
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	6a1b      	ldr	r3, [r3, #32]
 800aff4:	330b      	adds	r3, #11
 800aff6:	781b      	ldrb	r3, [r3, #0]
 800aff8:	f003 0308 	and.w	r3, r3, #8
 800affc:	2b00      	cmp	r3, #0
 800affe:	d10a      	bne.n	800b016 <dir_find+0x86>
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	6a18      	ldr	r0, [r3, #32]
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	3324      	adds	r3, #36	@ 0x24
 800b008:	220b      	movs	r2, #11
 800b00a:	4619      	mov	r1, r3
 800b00c:	f7ff f82e 	bl	800a06c <mem_cmp>
 800b010:	4603      	mov	r3, r0
 800b012:	2b00      	cmp	r3, #0
 800b014:	d00b      	beq.n	800b02e <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800b016:	2100      	movs	r1, #0
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f7ff fe11 	bl	800ac40 <dir_next>
 800b01e:	4603      	mov	r3, r0
 800b020:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800b022:	7dfb      	ldrb	r3, [r7, #23]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d0c5      	beq.n	800afb4 <dir_find+0x24>
 800b028:	e002      	b.n	800b030 <dir_find+0xa0>
		if (res != FR_OK) break;
 800b02a:	bf00      	nop
 800b02c:	e000      	b.n	800b030 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800b02e:	bf00      	nop

	return res;
 800b030:	7dfb      	ldrb	r3, [r7, #23]
}
 800b032:	4618      	mov	r0, r3
 800b034:	3718      	adds	r7, #24
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}

0800b03a <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800b03a:	b580      	push	{r7, lr}
 800b03c:	b084      	sub	sp, #16
 800b03e:	af00      	add	r7, sp, #0
 800b040:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800b048:	2101      	movs	r1, #1
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f7ff febd 	bl	800adca <dir_alloc>
 800b050:	4603      	mov	r3, r0
 800b052:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b054:	7bfb      	ldrb	r3, [r7, #15]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d11c      	bne.n	800b094 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	69db      	ldr	r3, [r3, #28]
 800b05e:	4619      	mov	r1, r3
 800b060:	68b8      	ldr	r0, [r7, #8]
 800b062:	f7ff f9f5 	bl	800a450 <move_window>
 800b066:	4603      	mov	r3, r0
 800b068:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b06a:	7bfb      	ldrb	r3, [r7, #15]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d111      	bne.n	800b094 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	6a1b      	ldr	r3, [r3, #32]
 800b074:	2220      	movs	r2, #32
 800b076:	2100      	movs	r1, #0
 800b078:	4618      	mov	r0, r3
 800b07a:	f7fe ffdc 	bl	800a036 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	6a18      	ldr	r0, [r3, #32]
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	3324      	adds	r3, #36	@ 0x24
 800b086:	220b      	movs	r2, #11
 800b088:	4619      	mov	r1, r3
 800b08a:	f7fe ffb3 	bl	8009ff4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	2201      	movs	r2, #1
 800b092:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b094:	7bfb      	ldrb	r3, [r7, #15]
}
 800b096:	4618      	mov	r0, r3
 800b098:	3710      	adds	r7, #16
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800b09e:	b580      	push	{r7, lr}
 800b0a0:	b084      	sub	sp, #16
 800b0a2:	af00      	add	r7, sp, #0
 800b0a4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	69db      	ldr	r3, [r3, #28]
 800b0b0:	4619      	mov	r1, r3
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	f7ff f9cc 	bl	800a450 <move_window>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 800b0bc:	7afb      	ldrb	r3, [r7, #11]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d106      	bne.n	800b0d0 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6a1b      	ldr	r3, [r3, #32]
 800b0c6:	22e5      	movs	r2, #229	@ 0xe5
 800b0c8:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	2201      	movs	r2, #1
 800b0ce:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 800b0d0:	7afb      	ldrb	r3, [r7, #11]
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	3710      	adds	r7, #16
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}
	...

0800b0dc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b088      	sub	sp, #32
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
 800b0e4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	60fb      	str	r3, [r7, #12]
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	3324      	adds	r3, #36	@ 0x24
 800b0f0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800b0f2:	220b      	movs	r2, #11
 800b0f4:	2120      	movs	r1, #32
 800b0f6:	68b8      	ldr	r0, [r7, #8]
 800b0f8:	f7fe ff9d 	bl	800a036 <mem_set>
	si = i = 0; ni = 8;
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	613b      	str	r3, [r7, #16]
 800b100:	693b      	ldr	r3, [r7, #16]
 800b102:	61fb      	str	r3, [r7, #28]
 800b104:	2308      	movs	r3, #8
 800b106:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800b108:	69fb      	ldr	r3, [r7, #28]
 800b10a:	1c5a      	adds	r2, r3, #1
 800b10c:	61fa      	str	r2, [r7, #28]
 800b10e:	68fa      	ldr	r2, [r7, #12]
 800b110:	4413      	add	r3, r2
 800b112:	781b      	ldrb	r3, [r3, #0]
 800b114:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800b116:	7efb      	ldrb	r3, [r7, #27]
 800b118:	2b20      	cmp	r3, #32
 800b11a:	d94e      	bls.n	800b1ba <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800b11c:	7efb      	ldrb	r3, [r7, #27]
 800b11e:	2b2f      	cmp	r3, #47	@ 0x2f
 800b120:	d006      	beq.n	800b130 <create_name+0x54>
 800b122:	7efb      	ldrb	r3, [r7, #27]
 800b124:	2b5c      	cmp	r3, #92	@ 0x5c
 800b126:	d110      	bne.n	800b14a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b128:	e002      	b.n	800b130 <create_name+0x54>
 800b12a:	69fb      	ldr	r3, [r7, #28]
 800b12c:	3301      	adds	r3, #1
 800b12e:	61fb      	str	r3, [r7, #28]
 800b130:	68fa      	ldr	r2, [r7, #12]
 800b132:	69fb      	ldr	r3, [r7, #28]
 800b134:	4413      	add	r3, r2
 800b136:	781b      	ldrb	r3, [r3, #0]
 800b138:	2b2f      	cmp	r3, #47	@ 0x2f
 800b13a:	d0f6      	beq.n	800b12a <create_name+0x4e>
 800b13c:	68fa      	ldr	r2, [r7, #12]
 800b13e:	69fb      	ldr	r3, [r7, #28]
 800b140:	4413      	add	r3, r2
 800b142:	781b      	ldrb	r3, [r3, #0]
 800b144:	2b5c      	cmp	r3, #92	@ 0x5c
 800b146:	d0f0      	beq.n	800b12a <create_name+0x4e>
			break;
 800b148:	e038      	b.n	800b1bc <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800b14a:	7efb      	ldrb	r3, [r7, #27]
 800b14c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b14e:	d003      	beq.n	800b158 <create_name+0x7c>
 800b150:	693a      	ldr	r2, [r7, #16]
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	429a      	cmp	r2, r3
 800b156:	d30c      	bcc.n	800b172 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800b158:	697b      	ldr	r3, [r7, #20]
 800b15a:	2b0b      	cmp	r3, #11
 800b15c:	d002      	beq.n	800b164 <create_name+0x88>
 800b15e:	7efb      	ldrb	r3, [r7, #27]
 800b160:	2b2e      	cmp	r3, #46	@ 0x2e
 800b162:	d001      	beq.n	800b168 <create_name+0x8c>
 800b164:	2306      	movs	r3, #6
 800b166:	e044      	b.n	800b1f2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800b168:	2308      	movs	r3, #8
 800b16a:	613b      	str	r3, [r7, #16]
 800b16c:	230b      	movs	r3, #11
 800b16e:	617b      	str	r3, [r7, #20]
			continue;
 800b170:	e022      	b.n	800b1b8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800b172:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800b176:	2b00      	cmp	r3, #0
 800b178:	da04      	bge.n	800b184 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800b17a:	7efb      	ldrb	r3, [r7, #27]
 800b17c:	3b80      	subs	r3, #128	@ 0x80
 800b17e:	4a1f      	ldr	r2, [pc, #124]	@ (800b1fc <create_name+0x120>)
 800b180:	5cd3      	ldrb	r3, [r2, r3]
 800b182:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800b184:	7efb      	ldrb	r3, [r7, #27]
 800b186:	4619      	mov	r1, r3
 800b188:	481d      	ldr	r0, [pc, #116]	@ (800b200 <create_name+0x124>)
 800b18a:	f7fe ff96 	bl	800a0ba <chk_chr>
 800b18e:	4603      	mov	r3, r0
 800b190:	2b00      	cmp	r3, #0
 800b192:	d001      	beq.n	800b198 <create_name+0xbc>
 800b194:	2306      	movs	r3, #6
 800b196:	e02c      	b.n	800b1f2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800b198:	7efb      	ldrb	r3, [r7, #27]
 800b19a:	2b60      	cmp	r3, #96	@ 0x60
 800b19c:	d905      	bls.n	800b1aa <create_name+0xce>
 800b19e:	7efb      	ldrb	r3, [r7, #27]
 800b1a0:	2b7a      	cmp	r3, #122	@ 0x7a
 800b1a2:	d802      	bhi.n	800b1aa <create_name+0xce>
 800b1a4:	7efb      	ldrb	r3, [r7, #27]
 800b1a6:	3b20      	subs	r3, #32
 800b1a8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800b1aa:	693b      	ldr	r3, [r7, #16]
 800b1ac:	1c5a      	adds	r2, r3, #1
 800b1ae:	613a      	str	r2, [r7, #16]
 800b1b0:	68ba      	ldr	r2, [r7, #8]
 800b1b2:	4413      	add	r3, r2
 800b1b4:	7efa      	ldrb	r2, [r7, #27]
 800b1b6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800b1b8:	e7a6      	b.n	800b108 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800b1ba:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800b1bc:	68fa      	ldr	r2, [r7, #12]
 800b1be:	69fb      	ldr	r3, [r7, #28]
 800b1c0:	441a      	add	r2, r3
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800b1c6:	693b      	ldr	r3, [r7, #16]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d101      	bne.n	800b1d0 <create_name+0xf4>
 800b1cc:	2306      	movs	r3, #6
 800b1ce:	e010      	b.n	800b1f2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b1d0:	68bb      	ldr	r3, [r7, #8]
 800b1d2:	781b      	ldrb	r3, [r3, #0]
 800b1d4:	2be5      	cmp	r3, #229	@ 0xe5
 800b1d6:	d102      	bne.n	800b1de <create_name+0x102>
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	2205      	movs	r2, #5
 800b1dc:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b1de:	7efb      	ldrb	r3, [r7, #27]
 800b1e0:	2b20      	cmp	r3, #32
 800b1e2:	d801      	bhi.n	800b1e8 <create_name+0x10c>
 800b1e4:	2204      	movs	r2, #4
 800b1e6:	e000      	b.n	800b1ea <create_name+0x10e>
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	330b      	adds	r3, #11
 800b1ee:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800b1f0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3720      	adds	r7, #32
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}
 800b1fa:	bf00      	nop
 800b1fc:	0800de54 	.word	0x0800de54
 800b200:	0800d07c 	.word	0x0800d07c

0800b204 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b086      	sub	sp, #24
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
 800b20c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b212:	693b      	ldr	r3, [r7, #16]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b218:	e002      	b.n	800b220 <follow_path+0x1c>
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	3301      	adds	r3, #1
 800b21e:	603b      	str	r3, [r7, #0]
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	2b2f      	cmp	r3, #47	@ 0x2f
 800b226:	d0f8      	beq.n	800b21a <follow_path+0x16>
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	781b      	ldrb	r3, [r3, #0]
 800b22c:	2b5c      	cmp	r3, #92	@ 0x5c
 800b22e:	d0f4      	beq.n	800b21a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b230:	693b      	ldr	r3, [r7, #16]
 800b232:	2200      	movs	r2, #0
 800b234:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	781b      	ldrb	r3, [r3, #0]
 800b23a:	2b1f      	cmp	r3, #31
 800b23c:	d80a      	bhi.n	800b254 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2280      	movs	r2, #128	@ 0x80
 800b242:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800b246:	2100      	movs	r1, #0
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f7ff fc7e 	bl	800ab4a <dir_sdi>
 800b24e:	4603      	mov	r3, r0
 800b250:	75fb      	strb	r3, [r7, #23]
 800b252:	e043      	b.n	800b2dc <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b254:	463b      	mov	r3, r7
 800b256:	4619      	mov	r1, r3
 800b258:	6878      	ldr	r0, [r7, #4]
 800b25a:	f7ff ff3f 	bl	800b0dc <create_name>
 800b25e:	4603      	mov	r3, r0
 800b260:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b262:	7dfb      	ldrb	r3, [r7, #23]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d134      	bne.n	800b2d2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f7ff fe91 	bl	800af90 <dir_find>
 800b26e:	4603      	mov	r3, r0
 800b270:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b278:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b27a:	7dfb      	ldrb	r3, [r7, #23]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d00a      	beq.n	800b296 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b280:	7dfb      	ldrb	r3, [r7, #23]
 800b282:	2b04      	cmp	r3, #4
 800b284:	d127      	bne.n	800b2d6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b286:	7afb      	ldrb	r3, [r7, #11]
 800b288:	f003 0304 	and.w	r3, r3, #4
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d122      	bne.n	800b2d6 <follow_path+0xd2>
 800b290:	2305      	movs	r3, #5
 800b292:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b294:	e01f      	b.n	800b2d6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b296:	7afb      	ldrb	r3, [r7, #11]
 800b298:	f003 0304 	and.w	r3, r3, #4
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d11c      	bne.n	800b2da <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b2a0:	693b      	ldr	r3, [r7, #16]
 800b2a2:	799b      	ldrb	r3, [r3, #6]
 800b2a4:	f003 0310 	and.w	r3, r3, #16
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d102      	bne.n	800b2b2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b2ac:	2305      	movs	r3, #5
 800b2ae:	75fb      	strb	r3, [r7, #23]
 800b2b0:	e014      	b.n	800b2dc <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	695b      	ldr	r3, [r3, #20]
 800b2bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2c0:	4413      	add	r3, r2
 800b2c2:	4619      	mov	r1, r3
 800b2c4:	68f8      	ldr	r0, [r7, #12]
 800b2c6:	f7ff fdc7 	bl	800ae58 <ld_clust>
 800b2ca:	4602      	mov	r2, r0
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b2d0:	e7c0      	b.n	800b254 <follow_path+0x50>
			if (res != FR_OK) break;
 800b2d2:	bf00      	nop
 800b2d4:	e002      	b.n	800b2dc <follow_path+0xd8>
				break;
 800b2d6:	bf00      	nop
 800b2d8:	e000      	b.n	800b2dc <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b2da:	bf00      	nop
			}
		}
	}

	return res;
 800b2dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2de:	4618      	mov	r0, r3
 800b2e0:	3718      	adds	r7, #24
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}

0800b2e6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b2e6:	b480      	push	{r7}
 800b2e8:	b087      	sub	sp, #28
 800b2ea:	af00      	add	r7, sp, #0
 800b2ec:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b2ee:	f04f 33ff 	mov.w	r3, #4294967295
 800b2f2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d031      	beq.n	800b360 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	617b      	str	r3, [r7, #20]
 800b302:	e002      	b.n	800b30a <get_ldnumber+0x24>
 800b304:	697b      	ldr	r3, [r7, #20]
 800b306:	3301      	adds	r3, #1
 800b308:	617b      	str	r3, [r7, #20]
 800b30a:	697b      	ldr	r3, [r7, #20]
 800b30c:	781b      	ldrb	r3, [r3, #0]
 800b30e:	2b20      	cmp	r3, #32
 800b310:	d903      	bls.n	800b31a <get_ldnumber+0x34>
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	781b      	ldrb	r3, [r3, #0]
 800b316:	2b3a      	cmp	r3, #58	@ 0x3a
 800b318:	d1f4      	bne.n	800b304 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	781b      	ldrb	r3, [r3, #0]
 800b31e:	2b3a      	cmp	r3, #58	@ 0x3a
 800b320:	d11c      	bne.n	800b35c <get_ldnumber+0x76>
			tp = *path;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	1c5a      	adds	r2, r3, #1
 800b32c:	60fa      	str	r2, [r7, #12]
 800b32e:	781b      	ldrb	r3, [r3, #0]
 800b330:	3b30      	subs	r3, #48	@ 0x30
 800b332:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	2b09      	cmp	r3, #9
 800b338:	d80e      	bhi.n	800b358 <get_ldnumber+0x72>
 800b33a:	68fa      	ldr	r2, [r7, #12]
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	429a      	cmp	r2, r3
 800b340:	d10a      	bne.n	800b358 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d107      	bne.n	800b358 <get_ldnumber+0x72>
					vol = (int)i;
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b34c:	697b      	ldr	r3, [r7, #20]
 800b34e:	3301      	adds	r3, #1
 800b350:	617b      	str	r3, [r7, #20]
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	697a      	ldr	r2, [r7, #20]
 800b356:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b358:	693b      	ldr	r3, [r7, #16]
 800b35a:	e002      	b.n	800b362 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b35c:	2300      	movs	r3, #0
 800b35e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b360:	693b      	ldr	r3, [r7, #16]
}
 800b362:	4618      	mov	r0, r3
 800b364:	371c      	adds	r7, #28
 800b366:	46bd      	mov	sp, r7
 800b368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36c:	4770      	bx	lr
	...

0800b370 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b082      	sub	sp, #8
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
 800b378:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	2200      	movs	r2, #0
 800b37e:	70da      	strb	r2, [r3, #3]
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f04f 32ff 	mov.w	r2, #4294967295
 800b386:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b388:	6839      	ldr	r1, [r7, #0]
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f7ff f860 	bl	800a450 <move_window>
 800b390:	4603      	mov	r3, r0
 800b392:	2b00      	cmp	r3, #0
 800b394:	d001      	beq.n	800b39a <check_fs+0x2a>
 800b396:	2304      	movs	r3, #4
 800b398:	e038      	b.n	800b40c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	3330      	adds	r3, #48	@ 0x30
 800b39e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	f7fe fda4 	bl	8009ef0 <ld_word>
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	461a      	mov	r2, r3
 800b3ac:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800b3b0:	429a      	cmp	r2, r3
 800b3b2:	d001      	beq.n	800b3b8 <check_fs+0x48>
 800b3b4:	2303      	movs	r3, #3
 800b3b6:	e029      	b.n	800b40c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b3be:	2be9      	cmp	r3, #233	@ 0xe9
 800b3c0:	d009      	beq.n	800b3d6 <check_fs+0x66>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b3c8:	2beb      	cmp	r3, #235	@ 0xeb
 800b3ca:	d11e      	bne.n	800b40a <check_fs+0x9a>
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800b3d2:	2b90      	cmp	r3, #144	@ 0x90
 800b3d4:	d119      	bne.n	800b40a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	3330      	adds	r3, #48	@ 0x30
 800b3da:	3336      	adds	r3, #54	@ 0x36
 800b3dc:	4618      	mov	r0, r3
 800b3de:	f7fe fd9f 	bl	8009f20 <ld_dword>
 800b3e2:	4603      	mov	r3, r0
 800b3e4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b3e8:	4a0a      	ldr	r2, [pc, #40]	@ (800b414 <check_fs+0xa4>)
 800b3ea:	4293      	cmp	r3, r2
 800b3ec:	d101      	bne.n	800b3f2 <check_fs+0x82>
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	e00c      	b.n	800b40c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	3330      	adds	r3, #48	@ 0x30
 800b3f6:	3352      	adds	r3, #82	@ 0x52
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	f7fe fd91 	bl	8009f20 <ld_dword>
 800b3fe:	4603      	mov	r3, r0
 800b400:	4a05      	ldr	r2, [pc, #20]	@ (800b418 <check_fs+0xa8>)
 800b402:	4293      	cmp	r3, r2
 800b404:	d101      	bne.n	800b40a <check_fs+0x9a>
 800b406:	2300      	movs	r3, #0
 800b408:	e000      	b.n	800b40c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b40a:	2302      	movs	r3, #2
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3708      	adds	r7, #8
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}
 800b414:	00544146 	.word	0x00544146
 800b418:	33544146 	.word	0x33544146

0800b41c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b096      	sub	sp, #88	@ 0x58
 800b420:	af00      	add	r7, sp, #0
 800b422:	60f8      	str	r0, [r7, #12]
 800b424:	60b9      	str	r1, [r7, #8]
 800b426:	4613      	mov	r3, r2
 800b428:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	2200      	movs	r2, #0
 800b42e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b430:	68f8      	ldr	r0, [r7, #12]
 800b432:	f7ff ff58 	bl	800b2e6 <get_ldnumber>
 800b436:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b438:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	da01      	bge.n	800b442 <find_volume+0x26>
 800b43e:	230b      	movs	r3, #11
 800b440:	e22d      	b.n	800b89e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b442:	4aa1      	ldr	r2, [pc, #644]	@ (800b6c8 <find_volume+0x2ac>)
 800b444:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b44a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b44c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d101      	bne.n	800b456 <find_volume+0x3a>
 800b452:	230c      	movs	r3, #12
 800b454:	e223      	b.n	800b89e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b45a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b45c:	79fb      	ldrb	r3, [r7, #7]
 800b45e:	f023 0301 	bic.w	r3, r3, #1
 800b462:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b466:	781b      	ldrb	r3, [r3, #0]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d01a      	beq.n	800b4a2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800b46c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b46e:	785b      	ldrb	r3, [r3, #1]
 800b470:	4618      	mov	r0, r3
 800b472:	f7fe fc9d 	bl	8009db0 <disk_status>
 800b476:	4603      	mov	r3, r0
 800b478:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b47c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b480:	f003 0301 	and.w	r3, r3, #1
 800b484:	2b00      	cmp	r3, #0
 800b486:	d10c      	bne.n	800b4a2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b488:	79fb      	ldrb	r3, [r7, #7]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d007      	beq.n	800b49e <find_volume+0x82>
 800b48e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b492:	f003 0304 	and.w	r3, r3, #4
 800b496:	2b00      	cmp	r3, #0
 800b498:	d001      	beq.n	800b49e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800b49a:	230a      	movs	r3, #10
 800b49c:	e1ff      	b.n	800b89e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800b49e:	2300      	movs	r3, #0
 800b4a0:	e1fd      	b.n	800b89e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b4a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b4a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4aa:	b2da      	uxtb	r2, r3
 800b4ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4ae:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b4b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4b2:	785b      	ldrb	r3, [r3, #1]
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f7fe fc95 	bl	8009de4 <disk_initialize>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b4c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b4c4:	f003 0301 	and.w	r3, r3, #1
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d001      	beq.n	800b4d0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b4cc:	2303      	movs	r3, #3
 800b4ce:	e1e6      	b.n	800b89e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b4d0:	79fb      	ldrb	r3, [r7, #7]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d007      	beq.n	800b4e6 <find_volume+0xca>
 800b4d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b4da:	f003 0304 	and.w	r3, r3, #4
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d001      	beq.n	800b4e6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800b4e2:	230a      	movs	r3, #10
 800b4e4:	e1db      	b.n	800b89e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b4ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b4ec:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b4ee:	f7ff ff3f 	bl	800b370 <check_fs>
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b4f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b4fc:	2b02      	cmp	r3, #2
 800b4fe:	d149      	bne.n	800b594 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b500:	2300      	movs	r3, #0
 800b502:	643b      	str	r3, [r7, #64]	@ 0x40
 800b504:	e01e      	b.n	800b544 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b508:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b50c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b50e:	011b      	lsls	r3, r3, #4
 800b510:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800b514:	4413      	add	r3, r2
 800b516:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b51a:	3304      	adds	r3, #4
 800b51c:	781b      	ldrb	r3, [r3, #0]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d006      	beq.n	800b530 <find_volume+0x114>
 800b522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b524:	3308      	adds	r3, #8
 800b526:	4618      	mov	r0, r3
 800b528:	f7fe fcfa 	bl	8009f20 <ld_dword>
 800b52c:	4602      	mov	r2, r0
 800b52e:	e000      	b.n	800b532 <find_volume+0x116>
 800b530:	2200      	movs	r2, #0
 800b532:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b534:	009b      	lsls	r3, r3, #2
 800b536:	3358      	adds	r3, #88	@ 0x58
 800b538:	443b      	add	r3, r7
 800b53a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b53e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b540:	3301      	adds	r3, #1
 800b542:	643b      	str	r3, [r7, #64]	@ 0x40
 800b544:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b546:	2b03      	cmp	r3, #3
 800b548:	d9dd      	bls.n	800b506 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b54a:	2300      	movs	r3, #0
 800b54c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800b54e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b550:	2b00      	cmp	r3, #0
 800b552:	d002      	beq.n	800b55a <find_volume+0x13e>
 800b554:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b556:	3b01      	subs	r3, #1
 800b558:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b55a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b55c:	009b      	lsls	r3, r3, #2
 800b55e:	3358      	adds	r3, #88	@ 0x58
 800b560:	443b      	add	r3, r7
 800b562:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b566:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b568:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d005      	beq.n	800b57a <find_volume+0x15e>
 800b56e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b570:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b572:	f7ff fefd 	bl	800b370 <check_fs>
 800b576:	4603      	mov	r3, r0
 800b578:	e000      	b.n	800b57c <find_volume+0x160>
 800b57a:	2303      	movs	r3, #3
 800b57c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b580:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b584:	2b01      	cmp	r3, #1
 800b586:	d905      	bls.n	800b594 <find_volume+0x178>
 800b588:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b58a:	3301      	adds	r3, #1
 800b58c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b58e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b590:	2b03      	cmp	r3, #3
 800b592:	d9e2      	bls.n	800b55a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b594:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b598:	2b04      	cmp	r3, #4
 800b59a:	d101      	bne.n	800b5a0 <find_volume+0x184>
 800b59c:	2301      	movs	r3, #1
 800b59e:	e17e      	b.n	800b89e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b5a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b5a4:	2b01      	cmp	r3, #1
 800b5a6:	d901      	bls.n	800b5ac <find_volume+0x190>
 800b5a8:	230d      	movs	r3, #13
 800b5aa:	e178      	b.n	800b89e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b5ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ae:	3330      	adds	r3, #48	@ 0x30
 800b5b0:	330b      	adds	r3, #11
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	f7fe fc9c 	bl	8009ef0 <ld_word>
 800b5b8:	4603      	mov	r3, r0
 800b5ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b5be:	d001      	beq.n	800b5c4 <find_volume+0x1a8>
 800b5c0:	230d      	movs	r3, #13
 800b5c2:	e16c      	b.n	800b89e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b5c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5c6:	3330      	adds	r3, #48	@ 0x30
 800b5c8:	3316      	adds	r3, #22
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f7fe fc90 	bl	8009ef0 <ld_word>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b5d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d106      	bne.n	800b5e8 <find_volume+0x1cc>
 800b5da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5dc:	3330      	adds	r3, #48	@ 0x30
 800b5de:	3324      	adds	r3, #36	@ 0x24
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f7fe fc9d 	bl	8009f20 <ld_dword>
 800b5e6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800b5e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b5ec:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b5ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5f0:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800b5f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5f6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b5f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5fa:	789b      	ldrb	r3, [r3, #2]
 800b5fc:	2b01      	cmp	r3, #1
 800b5fe:	d005      	beq.n	800b60c <find_volume+0x1f0>
 800b600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b602:	789b      	ldrb	r3, [r3, #2]
 800b604:	2b02      	cmp	r3, #2
 800b606:	d001      	beq.n	800b60c <find_volume+0x1f0>
 800b608:	230d      	movs	r3, #13
 800b60a:	e148      	b.n	800b89e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b60c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b60e:	789b      	ldrb	r3, [r3, #2]
 800b610:	461a      	mov	r2, r3
 800b612:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b614:	fb02 f303 	mul.w	r3, r2, r3
 800b618:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b61a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b61c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b620:	461a      	mov	r2, r3
 800b622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b624:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b628:	895b      	ldrh	r3, [r3, #10]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d008      	beq.n	800b640 <find_volume+0x224>
 800b62e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b630:	895b      	ldrh	r3, [r3, #10]
 800b632:	461a      	mov	r2, r3
 800b634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b636:	895b      	ldrh	r3, [r3, #10]
 800b638:	3b01      	subs	r3, #1
 800b63a:	4013      	ands	r3, r2
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d001      	beq.n	800b644 <find_volume+0x228>
 800b640:	230d      	movs	r3, #13
 800b642:	e12c      	b.n	800b89e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b646:	3330      	adds	r3, #48	@ 0x30
 800b648:	3311      	adds	r3, #17
 800b64a:	4618      	mov	r0, r3
 800b64c:	f7fe fc50 	bl	8009ef0 <ld_word>
 800b650:	4603      	mov	r3, r0
 800b652:	461a      	mov	r2, r3
 800b654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b656:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b65a:	891b      	ldrh	r3, [r3, #8]
 800b65c:	f003 030f 	and.w	r3, r3, #15
 800b660:	b29b      	uxth	r3, r3
 800b662:	2b00      	cmp	r3, #0
 800b664:	d001      	beq.n	800b66a <find_volume+0x24e>
 800b666:	230d      	movs	r3, #13
 800b668:	e119      	b.n	800b89e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b66a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b66c:	3330      	adds	r3, #48	@ 0x30
 800b66e:	3313      	adds	r3, #19
 800b670:	4618      	mov	r0, r3
 800b672:	f7fe fc3d 	bl	8009ef0 <ld_word>
 800b676:	4603      	mov	r3, r0
 800b678:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b67a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d106      	bne.n	800b68e <find_volume+0x272>
 800b680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b682:	3330      	adds	r3, #48	@ 0x30
 800b684:	3320      	adds	r3, #32
 800b686:	4618      	mov	r0, r3
 800b688:	f7fe fc4a 	bl	8009f20 <ld_dword>
 800b68c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b68e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b690:	3330      	adds	r3, #48	@ 0x30
 800b692:	330e      	adds	r3, #14
 800b694:	4618      	mov	r0, r3
 800b696:	f7fe fc2b 	bl	8009ef0 <ld_word>
 800b69a:	4603      	mov	r3, r0
 800b69c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b69e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d101      	bne.n	800b6a8 <find_volume+0x28c>
 800b6a4:	230d      	movs	r3, #13
 800b6a6:	e0fa      	b.n	800b89e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b6a8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b6aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b6ac:	4413      	add	r3, r2
 800b6ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b6b0:	8912      	ldrh	r2, [r2, #8]
 800b6b2:	0912      	lsrs	r2, r2, #4
 800b6b4:	b292      	uxth	r2, r2
 800b6b6:	4413      	add	r3, r2
 800b6b8:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b6ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b6bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	d204      	bcs.n	800b6cc <find_volume+0x2b0>
 800b6c2:	230d      	movs	r3, #13
 800b6c4:	e0eb      	b.n	800b89e <find_volume+0x482>
 800b6c6:	bf00      	nop
 800b6c8:	200005e8 	.word	0x200005e8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b6cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b6ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6d0:	1ad3      	subs	r3, r2, r3
 800b6d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b6d4:	8952      	ldrh	r2, [r2, #10]
 800b6d6:	fbb3 f3f2 	udiv	r3, r3, r2
 800b6da:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b6dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d101      	bne.n	800b6e6 <find_volume+0x2ca>
 800b6e2:	230d      	movs	r3, #13
 800b6e4:	e0db      	b.n	800b89e <find_volume+0x482>
		fmt = FS_FAT32;
 800b6e6:	2303      	movs	r3, #3
 800b6e8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b6ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6ee:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d802      	bhi.n	800b6fc <find_volume+0x2e0>
 800b6f6:	2302      	movs	r3, #2
 800b6f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b6fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6fe:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800b702:	4293      	cmp	r3, r2
 800b704:	d802      	bhi.n	800b70c <find_volume+0x2f0>
 800b706:	2301      	movs	r3, #1
 800b708:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b70e:	1c9a      	adds	r2, r3, #2
 800b710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b712:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800b714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b716:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b718:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b71a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b71c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b71e:	441a      	add	r2, r3
 800b720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b722:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800b724:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b728:	441a      	add	r2, r3
 800b72a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b72c:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800b72e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b732:	2b03      	cmp	r3, #3
 800b734:	d11e      	bne.n	800b774 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b738:	3330      	adds	r3, #48	@ 0x30
 800b73a:	332a      	adds	r3, #42	@ 0x2a
 800b73c:	4618      	mov	r0, r3
 800b73e:	f7fe fbd7 	bl	8009ef0 <ld_word>
 800b742:	4603      	mov	r3, r0
 800b744:	2b00      	cmp	r3, #0
 800b746:	d001      	beq.n	800b74c <find_volume+0x330>
 800b748:	230d      	movs	r3, #13
 800b74a:	e0a8      	b.n	800b89e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b74c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b74e:	891b      	ldrh	r3, [r3, #8]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d001      	beq.n	800b758 <find_volume+0x33c>
 800b754:	230d      	movs	r3, #13
 800b756:	e0a2      	b.n	800b89e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b75a:	3330      	adds	r3, #48	@ 0x30
 800b75c:	332c      	adds	r3, #44	@ 0x2c
 800b75e:	4618      	mov	r0, r3
 800b760:	f7fe fbde 	bl	8009f20 <ld_dword>
 800b764:	4602      	mov	r2, r0
 800b766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b768:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b76a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b76c:	695b      	ldr	r3, [r3, #20]
 800b76e:	009b      	lsls	r3, r3, #2
 800b770:	647b      	str	r3, [r7, #68]	@ 0x44
 800b772:	e01f      	b.n	800b7b4 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b776:	891b      	ldrh	r3, [r3, #8]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d101      	bne.n	800b780 <find_volume+0x364>
 800b77c:	230d      	movs	r3, #13
 800b77e:	e08e      	b.n	800b89e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b782:	6a1a      	ldr	r2, [r3, #32]
 800b784:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b786:	441a      	add	r2, r3
 800b788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b78a:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b78c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b790:	2b02      	cmp	r3, #2
 800b792:	d103      	bne.n	800b79c <find_volume+0x380>
 800b794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b796:	695b      	ldr	r3, [r3, #20]
 800b798:	005b      	lsls	r3, r3, #1
 800b79a:	e00a      	b.n	800b7b2 <find_volume+0x396>
 800b79c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b79e:	695a      	ldr	r2, [r3, #20]
 800b7a0:	4613      	mov	r3, r2
 800b7a2:	005b      	lsls	r3, r3, #1
 800b7a4:	4413      	add	r3, r2
 800b7a6:	085a      	lsrs	r2, r3, #1
 800b7a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7aa:	695b      	ldr	r3, [r3, #20]
 800b7ac:	f003 0301 	and.w	r3, r3, #1
 800b7b0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800b7b2:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b7b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7b6:	699a      	ldr	r2, [r3, #24]
 800b7b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7ba:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800b7be:	0a5b      	lsrs	r3, r3, #9
 800b7c0:	429a      	cmp	r2, r3
 800b7c2:	d201      	bcs.n	800b7c8 <find_volume+0x3ac>
 800b7c4:	230d      	movs	r3, #13
 800b7c6:	e06a      	b.n	800b89e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800b7c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ca:	f04f 32ff 	mov.w	r2, #4294967295
 800b7ce:	611a      	str	r2, [r3, #16]
 800b7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7d2:	691a      	ldr	r2, [r3, #16]
 800b7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7d6:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800b7d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7da:	2280      	movs	r2, #128	@ 0x80
 800b7dc:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800b7de:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b7e2:	2b03      	cmp	r3, #3
 800b7e4:	d149      	bne.n	800b87a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800b7e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7e8:	3330      	adds	r3, #48	@ 0x30
 800b7ea:	3330      	adds	r3, #48	@ 0x30
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	f7fe fb7f 	bl	8009ef0 <ld_word>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	2b01      	cmp	r3, #1
 800b7f6:	d140      	bne.n	800b87a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800b7f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7fa:	3301      	adds	r3, #1
 800b7fc:	4619      	mov	r1, r3
 800b7fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b800:	f7fe fe26 	bl	800a450 <move_window>
 800b804:	4603      	mov	r3, r0
 800b806:	2b00      	cmp	r3, #0
 800b808:	d137      	bne.n	800b87a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800b80a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b80c:	2200      	movs	r2, #0
 800b80e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b812:	3330      	adds	r3, #48	@ 0x30
 800b814:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b818:	4618      	mov	r0, r3
 800b81a:	f7fe fb69 	bl	8009ef0 <ld_word>
 800b81e:	4603      	mov	r3, r0
 800b820:	461a      	mov	r2, r3
 800b822:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800b826:	429a      	cmp	r2, r3
 800b828:	d127      	bne.n	800b87a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800b82a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b82c:	3330      	adds	r3, #48	@ 0x30
 800b82e:	4618      	mov	r0, r3
 800b830:	f7fe fb76 	bl	8009f20 <ld_dword>
 800b834:	4603      	mov	r3, r0
 800b836:	4a1c      	ldr	r2, [pc, #112]	@ (800b8a8 <find_volume+0x48c>)
 800b838:	4293      	cmp	r3, r2
 800b83a:	d11e      	bne.n	800b87a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800b83c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b83e:	3330      	adds	r3, #48	@ 0x30
 800b840:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b844:	4618      	mov	r0, r3
 800b846:	f7fe fb6b 	bl	8009f20 <ld_dword>
 800b84a:	4603      	mov	r3, r0
 800b84c:	4a17      	ldr	r2, [pc, #92]	@ (800b8ac <find_volume+0x490>)
 800b84e:	4293      	cmp	r3, r2
 800b850:	d113      	bne.n	800b87a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800b852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b854:	3330      	adds	r3, #48	@ 0x30
 800b856:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800b85a:	4618      	mov	r0, r3
 800b85c:	f7fe fb60 	bl	8009f20 <ld_dword>
 800b860:	4602      	mov	r2, r0
 800b862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b864:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800b866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b868:	3330      	adds	r3, #48	@ 0x30
 800b86a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800b86e:	4618      	mov	r0, r3
 800b870:	f7fe fb56 	bl	8009f20 <ld_dword>
 800b874:	4602      	mov	r2, r0
 800b876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b878:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800b87a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b87c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800b880:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800b882:	4b0b      	ldr	r3, [pc, #44]	@ (800b8b0 <find_volume+0x494>)
 800b884:	881b      	ldrh	r3, [r3, #0]
 800b886:	3301      	adds	r3, #1
 800b888:	b29a      	uxth	r2, r3
 800b88a:	4b09      	ldr	r3, [pc, #36]	@ (800b8b0 <find_volume+0x494>)
 800b88c:	801a      	strh	r2, [r3, #0]
 800b88e:	4b08      	ldr	r3, [pc, #32]	@ (800b8b0 <find_volume+0x494>)
 800b890:	881a      	ldrh	r2, [r3, #0]
 800b892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b894:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800b896:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b898:	f7fe fd72 	bl	800a380 <clear_lock>
#endif
	return FR_OK;
 800b89c:	2300      	movs	r3, #0
}
 800b89e:	4618      	mov	r0, r3
 800b8a0:	3758      	adds	r7, #88	@ 0x58
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}
 800b8a6:	bf00      	nop
 800b8a8:	41615252 	.word	0x41615252
 800b8ac:	61417272 	.word	0x61417272
 800b8b0:	200005ec 	.word	0x200005ec

0800b8b4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	b084      	sub	sp, #16
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	6078      	str	r0, [r7, #4]
 800b8bc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800b8be:	2309      	movs	r3, #9
 800b8c0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d01c      	beq.n	800b902 <validate+0x4e>
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d018      	beq.n	800b902 <validate+0x4e>
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	781b      	ldrb	r3, [r3, #0]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d013      	beq.n	800b902 <validate+0x4e>
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	889a      	ldrh	r2, [r3, #4]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	88db      	ldrh	r3, [r3, #6]
 800b8e4:	429a      	cmp	r2, r3
 800b8e6:	d10c      	bne.n	800b902 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	785b      	ldrb	r3, [r3, #1]
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	f7fe fa5e 	bl	8009db0 <disk_status>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	f003 0301 	and.w	r3, r3, #1
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d101      	bne.n	800b902 <validate+0x4e>
			res = FR_OK;
 800b8fe:	2300      	movs	r3, #0
 800b900:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800b902:	7bfb      	ldrb	r3, [r7, #15]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d102      	bne.n	800b90e <validate+0x5a>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	e000      	b.n	800b910 <validate+0x5c>
 800b90e:	2300      	movs	r3, #0
 800b910:	683a      	ldr	r2, [r7, #0]
 800b912:	6013      	str	r3, [r2, #0]
	return res;
 800b914:	7bfb      	ldrb	r3, [r7, #15]
}
 800b916:	4618      	mov	r0, r3
 800b918:	3710      	adds	r7, #16
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}
	...

0800b920 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b088      	sub	sp, #32
 800b924:	af00      	add	r7, sp, #0
 800b926:	60f8      	str	r0, [r7, #12]
 800b928:	60b9      	str	r1, [r7, #8]
 800b92a:	4613      	mov	r3, r2
 800b92c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b92e:	68bb      	ldr	r3, [r7, #8]
 800b930:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800b932:	f107 0310 	add.w	r3, r7, #16
 800b936:	4618      	mov	r0, r3
 800b938:	f7ff fcd5 	bl	800b2e6 <get_ldnumber>
 800b93c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b93e:	69fb      	ldr	r3, [r7, #28]
 800b940:	2b00      	cmp	r3, #0
 800b942:	da01      	bge.n	800b948 <f_mount+0x28>
 800b944:	230b      	movs	r3, #11
 800b946:	e02b      	b.n	800b9a0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800b948:	4a17      	ldr	r2, [pc, #92]	@ (800b9a8 <f_mount+0x88>)
 800b94a:	69fb      	ldr	r3, [r7, #28]
 800b94c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b950:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800b952:	69bb      	ldr	r3, [r7, #24]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d005      	beq.n	800b964 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800b958:	69b8      	ldr	r0, [r7, #24]
 800b95a:	f7fe fd11 	bl	800a380 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800b95e:	69bb      	ldr	r3, [r7, #24]
 800b960:	2200      	movs	r2, #0
 800b962:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d002      	beq.n	800b970 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	2200      	movs	r2, #0
 800b96e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800b970:	68fa      	ldr	r2, [r7, #12]
 800b972:	490d      	ldr	r1, [pc, #52]	@ (800b9a8 <f_mount+0x88>)
 800b974:	69fb      	ldr	r3, [r7, #28]
 800b976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d002      	beq.n	800b986 <f_mount+0x66>
 800b980:	79fb      	ldrb	r3, [r7, #7]
 800b982:	2b01      	cmp	r3, #1
 800b984:	d001      	beq.n	800b98a <f_mount+0x6a>
 800b986:	2300      	movs	r3, #0
 800b988:	e00a      	b.n	800b9a0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800b98a:	f107 010c 	add.w	r1, r7, #12
 800b98e:	f107 0308 	add.w	r3, r7, #8
 800b992:	2200      	movs	r2, #0
 800b994:	4618      	mov	r0, r3
 800b996:	f7ff fd41 	bl	800b41c <find_volume>
 800b99a:	4603      	mov	r3, r0
 800b99c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b99e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	3720      	adds	r7, #32
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	bd80      	pop	{r7, pc}
 800b9a8:	200005e8 	.word	0x200005e8

0800b9ac <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b098      	sub	sp, #96	@ 0x60
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	60f8      	str	r0, [r7, #12]
 800b9b4:	60b9      	str	r1, [r7, #8]
 800b9b6:	4613      	mov	r3, r2
 800b9b8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d101      	bne.n	800b9c4 <f_open+0x18>
 800b9c0:	2309      	movs	r3, #9
 800b9c2:	e1a9      	b.n	800bd18 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800b9c4:	79fb      	ldrb	r3, [r7, #7]
 800b9c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b9ca:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800b9cc:	79fa      	ldrb	r2, [r7, #7]
 800b9ce:	f107 0110 	add.w	r1, r7, #16
 800b9d2:	f107 0308 	add.w	r3, r7, #8
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	f7ff fd20 	bl	800b41c <find_volume>
 800b9dc:	4603      	mov	r3, r0
 800b9de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800b9e2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	f040 818d 	bne.w	800bd06 <f_open+0x35a>
		dj.obj.fs = fs;
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800b9f0:	68ba      	ldr	r2, [r7, #8]
 800b9f2:	f107 0314 	add.w	r3, r7, #20
 800b9f6:	4611      	mov	r1, r2
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f7ff fc03 	bl	800b204 <follow_path>
 800b9fe:	4603      	mov	r3, r0
 800ba00:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ba04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d118      	bne.n	800ba3e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ba0c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ba10:	b25b      	sxtb	r3, r3
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	da03      	bge.n	800ba1e <f_open+0x72>
				res = FR_INVALID_NAME;
 800ba16:	2306      	movs	r3, #6
 800ba18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ba1c:	e00f      	b.n	800ba3e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ba1e:	79fb      	ldrb	r3, [r7, #7]
 800ba20:	2b01      	cmp	r3, #1
 800ba22:	bf8c      	ite	hi
 800ba24:	2301      	movhi	r3, #1
 800ba26:	2300      	movls	r3, #0
 800ba28:	b2db      	uxtb	r3, r3
 800ba2a:	461a      	mov	r2, r3
 800ba2c:	f107 0314 	add.w	r3, r7, #20
 800ba30:	4611      	mov	r1, r2
 800ba32:	4618      	mov	r0, r3
 800ba34:	f7fe fb5c 	bl	800a0f0 <chk_lock>
 800ba38:	4603      	mov	r3, r0
 800ba3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ba3e:	79fb      	ldrb	r3, [r7, #7]
 800ba40:	f003 031c 	and.w	r3, r3, #28
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d07f      	beq.n	800bb48 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800ba48:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d017      	beq.n	800ba80 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ba50:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ba54:	2b04      	cmp	r3, #4
 800ba56:	d10e      	bne.n	800ba76 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ba58:	f7fe fba6 	bl	800a1a8 <enq_lock>
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d006      	beq.n	800ba70 <f_open+0xc4>
 800ba62:	f107 0314 	add.w	r3, r7, #20
 800ba66:	4618      	mov	r0, r3
 800ba68:	f7ff fae7 	bl	800b03a <dir_register>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	e000      	b.n	800ba72 <f_open+0xc6>
 800ba70:	2312      	movs	r3, #18
 800ba72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ba76:	79fb      	ldrb	r3, [r7, #7]
 800ba78:	f043 0308 	orr.w	r3, r3, #8
 800ba7c:	71fb      	strb	r3, [r7, #7]
 800ba7e:	e010      	b.n	800baa2 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ba80:	7ebb      	ldrb	r3, [r7, #26]
 800ba82:	f003 0311 	and.w	r3, r3, #17
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d003      	beq.n	800ba92 <f_open+0xe6>
					res = FR_DENIED;
 800ba8a:	2307      	movs	r3, #7
 800ba8c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ba90:	e007      	b.n	800baa2 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ba92:	79fb      	ldrb	r3, [r7, #7]
 800ba94:	f003 0304 	and.w	r3, r3, #4
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d002      	beq.n	800baa2 <f_open+0xf6>
 800ba9c:	2308      	movs	r3, #8
 800ba9e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800baa2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d168      	bne.n	800bb7c <f_open+0x1d0>
 800baaa:	79fb      	ldrb	r3, [r7, #7]
 800baac:	f003 0308 	and.w	r3, r3, #8
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d063      	beq.n	800bb7c <f_open+0x1d0>
				dw = GET_FATTIME();
 800bab4:	f7fe f810 	bl	8009ad8 <get_fattime>
 800bab8:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800baba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800babc:	330e      	adds	r3, #14
 800babe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bac0:	4618      	mov	r0, r3
 800bac2:	f7fe fa6b 	bl	8009f9c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800bac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bac8:	3316      	adds	r3, #22
 800baca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bacc:	4618      	mov	r0, r3
 800bace:	f7fe fa65 	bl	8009f9c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800bad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bad4:	330b      	adds	r3, #11
 800bad6:	2220      	movs	r2, #32
 800bad8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800bada:	693b      	ldr	r3, [r7, #16]
 800badc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bade:	4611      	mov	r1, r2
 800bae0:	4618      	mov	r0, r3
 800bae2:	f7ff f9b9 	bl	800ae58 <ld_clust>
 800bae6:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800bae8:	693b      	ldr	r3, [r7, #16]
 800baea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800baec:	2200      	movs	r2, #0
 800baee:	4618      	mov	r0, r3
 800baf0:	f7ff f9d1 	bl	800ae96 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800baf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800baf6:	331c      	adds	r3, #28
 800baf8:	2100      	movs	r1, #0
 800bafa:	4618      	mov	r0, r3
 800bafc:	f7fe fa4e 	bl	8009f9c <st_dword>
					fs->wflag = 1;
 800bb00:	693b      	ldr	r3, [r7, #16]
 800bb02:	2201      	movs	r2, #1
 800bb04:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800bb06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d037      	beq.n	800bb7c <f_open+0x1d0>
						dw = fs->winsect;
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb10:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800bb12:	f107 0314 	add.w	r3, r7, #20
 800bb16:	2200      	movs	r2, #0
 800bb18:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	f7fe fee4 	bl	800a8e8 <remove_chain>
 800bb20:	4603      	mov	r3, r0
 800bb22:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800bb26:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d126      	bne.n	800bb7c <f_open+0x1d0>
							res = move_window(fs, dw);
 800bb2e:	693b      	ldr	r3, [r7, #16]
 800bb30:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bb32:	4618      	mov	r0, r3
 800bb34:	f7fe fc8c 	bl	800a450 <move_window>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800bb3e:	693b      	ldr	r3, [r7, #16]
 800bb40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bb42:	3a01      	subs	r2, #1
 800bb44:	60da      	str	r2, [r3, #12]
 800bb46:	e019      	b.n	800bb7c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800bb48:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d115      	bne.n	800bb7c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800bb50:	7ebb      	ldrb	r3, [r7, #26]
 800bb52:	f003 0310 	and.w	r3, r3, #16
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d003      	beq.n	800bb62 <f_open+0x1b6>
					res = FR_NO_FILE;
 800bb5a:	2304      	movs	r3, #4
 800bb5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800bb60:	e00c      	b.n	800bb7c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800bb62:	79fb      	ldrb	r3, [r7, #7]
 800bb64:	f003 0302 	and.w	r3, r3, #2
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d007      	beq.n	800bb7c <f_open+0x1d0>
 800bb6c:	7ebb      	ldrb	r3, [r7, #26]
 800bb6e:	f003 0301 	and.w	r3, r3, #1
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d002      	beq.n	800bb7c <f_open+0x1d0>
						res = FR_DENIED;
 800bb76:	2307      	movs	r3, #7
 800bb78:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800bb7c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d126      	bne.n	800bbd2 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800bb84:	79fb      	ldrb	r3, [r7, #7]
 800bb86:	f003 0308 	and.w	r3, r3, #8
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d003      	beq.n	800bb96 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800bb8e:	79fb      	ldrb	r3, [r7, #7]
 800bb90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb94:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800bb96:	693b      	ldr	r3, [r7, #16]
 800bb98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800bb9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bba4:	79fb      	ldrb	r3, [r7, #7]
 800bba6:	2b01      	cmp	r3, #1
 800bba8:	bf8c      	ite	hi
 800bbaa:	2301      	movhi	r3, #1
 800bbac:	2300      	movls	r3, #0
 800bbae:	b2db      	uxtb	r3, r3
 800bbb0:	461a      	mov	r2, r3
 800bbb2:	f107 0314 	add.w	r3, r7, #20
 800bbb6:	4611      	mov	r1, r2
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f7fe fb17 	bl	800a1ec <inc_lock>
 800bbbe:	4602      	mov	r2, r0
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	691b      	ldr	r3, [r3, #16]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d102      	bne.n	800bbd2 <f_open+0x226>
 800bbcc:	2302      	movs	r3, #2
 800bbce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800bbd2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	f040 8095 	bne.w	800bd06 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800bbdc:	693b      	ldr	r3, [r7, #16]
 800bbde:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bbe0:	4611      	mov	r1, r2
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	f7ff f938 	bl	800ae58 <ld_clust>
 800bbe8:	4602      	mov	r2, r0
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800bbee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbf0:	331c      	adds	r3, #28
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	f7fe f994 	bl	8009f20 <ld_dword>
 800bbf8:	4602      	mov	r2, r0
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	2200      	movs	r2, #0
 800bc02:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800bc04:	693a      	ldr	r2, [r7, #16]
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800bc0a:	693b      	ldr	r3, [r7, #16]
 800bc0c:	88da      	ldrh	r2, [r3, #6]
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	79fa      	ldrb	r2, [r7, #7]
 800bc16:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	2200      	movs	r2, #0
 800bc22:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	2200      	movs	r2, #0
 800bc28:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	3330      	adds	r3, #48	@ 0x30
 800bc2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bc32:	2100      	movs	r1, #0
 800bc34:	4618      	mov	r0, r3
 800bc36:	f7fe f9fe 	bl	800a036 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800bc3a:	79fb      	ldrb	r3, [r7, #7]
 800bc3c:	f003 0320 	and.w	r3, r3, #32
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d060      	beq.n	800bd06 <f_open+0x35a>
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	68db      	ldr	r3, [r3, #12]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d05c      	beq.n	800bd06 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	68da      	ldr	r2, [r3, #12]
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800bc54:	693b      	ldr	r3, [r7, #16]
 800bc56:	895b      	ldrh	r3, [r3, #10]
 800bc58:	025b      	lsls	r3, r3, #9
 800bc5a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	689b      	ldr	r3, [r3, #8]
 800bc60:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	68db      	ldr	r3, [r3, #12]
 800bc66:	657b      	str	r3, [r7, #84]	@ 0x54
 800bc68:	e016      	b.n	800bc98 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bc6e:	4618      	mov	r0, r3
 800bc70:	f7fe fca9 	bl	800a5c6 <get_fat>
 800bc74:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800bc76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc78:	2b01      	cmp	r3, #1
 800bc7a:	d802      	bhi.n	800bc82 <f_open+0x2d6>
 800bc7c:	2302      	movs	r3, #2
 800bc7e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800bc82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc88:	d102      	bne.n	800bc90 <f_open+0x2e4>
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bc90:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bc92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc94:	1ad3      	subs	r3, r2, r3
 800bc96:	657b      	str	r3, [r7, #84]	@ 0x54
 800bc98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d103      	bne.n	800bca8 <f_open+0x2fc>
 800bca0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bca2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bca4:	429a      	cmp	r2, r3
 800bca6:	d8e0      	bhi.n	800bc6a <f_open+0x2be>
				}
				fp->clust = clst;
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bcac:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800bcae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d127      	bne.n	800bd06 <f_open+0x35a>
 800bcb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bcb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d022      	beq.n	800bd06 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800bcc0:	693b      	ldr	r3, [r7, #16]
 800bcc2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	f7fe fc5f 	bl	800a588 <clust2sect>
 800bcca:	6478      	str	r0, [r7, #68]	@ 0x44
 800bccc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d103      	bne.n	800bcda <f_open+0x32e>
						res = FR_INT_ERR;
 800bcd2:	2302      	movs	r3, #2
 800bcd4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800bcd8:	e015      	b.n	800bd06 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800bcda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bcdc:	0a5a      	lsrs	r2, r3, #9
 800bcde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bce0:	441a      	add	r2, r3
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800bce6:	693b      	ldr	r3, [r7, #16]
 800bce8:	7858      	ldrb	r0, [r3, #1]
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	6a1a      	ldr	r2, [r3, #32]
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	f7fe f89d 	bl	8009e34 <disk_read>
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d002      	beq.n	800bd06 <f_open+0x35a>
 800bd00:	2301      	movs	r3, #1
 800bd02:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800bd06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d002      	beq.n	800bd14 <f_open+0x368>
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	2200      	movs	r2, #0
 800bd12:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800bd14:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	3760      	adds	r7, #96	@ 0x60
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}

0800bd20 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b08e      	sub	sp, #56	@ 0x38
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	60f8      	str	r0, [r7, #12]
 800bd28:	60b9      	str	r1, [r7, #8]
 800bd2a:	607a      	str	r2, [r7, #4]
 800bd2c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800bd2e:	68bb      	ldr	r3, [r7, #8]
 800bd30:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	2200      	movs	r2, #0
 800bd36:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	f107 0214 	add.w	r2, r7, #20
 800bd3e:	4611      	mov	r1, r2
 800bd40:	4618      	mov	r0, r3
 800bd42:	f7ff fdb7 	bl	800b8b4 <validate>
 800bd46:	4603      	mov	r3, r0
 800bd48:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800bd4c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d107      	bne.n	800bd64 <f_read+0x44>
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	7d5b      	ldrb	r3, [r3, #21]
 800bd58:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800bd5c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d002      	beq.n	800bd6a <f_read+0x4a>
 800bd64:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bd68:	e115      	b.n	800bf96 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	7d1b      	ldrb	r3, [r3, #20]
 800bd6e:	f003 0301 	and.w	r3, r3, #1
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d101      	bne.n	800bd7a <f_read+0x5a>
 800bd76:	2307      	movs	r3, #7
 800bd78:	e10d      	b.n	800bf96 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	68da      	ldr	r2, [r3, #12]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	699b      	ldr	r3, [r3, #24]
 800bd82:	1ad3      	subs	r3, r2, r3
 800bd84:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800bd86:	687a      	ldr	r2, [r7, #4]
 800bd88:	6a3b      	ldr	r3, [r7, #32]
 800bd8a:	429a      	cmp	r2, r3
 800bd8c:	f240 80fe 	bls.w	800bf8c <f_read+0x26c>
 800bd90:	6a3b      	ldr	r3, [r7, #32]
 800bd92:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800bd94:	e0fa      	b.n	800bf8c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	699b      	ldr	r3, [r3, #24]
 800bd9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	f040 80c6 	bne.w	800bf30 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	699b      	ldr	r3, [r3, #24]
 800bda8:	0a5b      	lsrs	r3, r3, #9
 800bdaa:	697a      	ldr	r2, [r7, #20]
 800bdac:	8952      	ldrh	r2, [r2, #10]
 800bdae:	3a01      	subs	r2, #1
 800bdb0:	4013      	ands	r3, r2
 800bdb2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800bdb4:	69fb      	ldr	r3, [r7, #28]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d12f      	bne.n	800be1a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	699b      	ldr	r3, [r3, #24]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d103      	bne.n	800bdca <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	689b      	ldr	r3, [r3, #8]
 800bdc6:	633b      	str	r3, [r7, #48]	@ 0x30
 800bdc8:	e013      	b.n	800bdf2 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d007      	beq.n	800bde2 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	699b      	ldr	r3, [r3, #24]
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	68f8      	ldr	r0, [r7, #12]
 800bdda:	f7fe fe82 	bl	800aae2 <clmt_clust>
 800bdde:	6338      	str	r0, [r7, #48]	@ 0x30
 800bde0:	e007      	b.n	800bdf2 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800bde2:	68fa      	ldr	r2, [r7, #12]
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	69db      	ldr	r3, [r3, #28]
 800bde8:	4619      	mov	r1, r3
 800bdea:	4610      	mov	r0, r2
 800bdec:	f7fe fbeb 	bl	800a5c6 <get_fat>
 800bdf0:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800bdf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdf4:	2b01      	cmp	r3, #1
 800bdf6:	d804      	bhi.n	800be02 <f_read+0xe2>
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	2202      	movs	r2, #2
 800bdfc:	755a      	strb	r2, [r3, #21]
 800bdfe:	2302      	movs	r3, #2
 800be00:	e0c9      	b.n	800bf96 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800be02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be08:	d104      	bne.n	800be14 <f_read+0xf4>
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	2201      	movs	r2, #1
 800be0e:	755a      	strb	r2, [r3, #21]
 800be10:	2301      	movs	r3, #1
 800be12:	e0c0      	b.n	800bf96 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be18:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800be1a:	697a      	ldr	r2, [r7, #20]
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	69db      	ldr	r3, [r3, #28]
 800be20:	4619      	mov	r1, r3
 800be22:	4610      	mov	r0, r2
 800be24:	f7fe fbb0 	bl	800a588 <clust2sect>
 800be28:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800be2a:	69bb      	ldr	r3, [r7, #24]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d104      	bne.n	800be3a <f_read+0x11a>
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	2202      	movs	r2, #2
 800be34:	755a      	strb	r2, [r3, #21]
 800be36:	2302      	movs	r3, #2
 800be38:	e0ad      	b.n	800bf96 <f_read+0x276>
			sect += csect;
 800be3a:	69ba      	ldr	r2, [r7, #24]
 800be3c:	69fb      	ldr	r3, [r7, #28]
 800be3e:	4413      	add	r3, r2
 800be40:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	0a5b      	lsrs	r3, r3, #9
 800be46:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800be48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d039      	beq.n	800bec2 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800be4e:	69fa      	ldr	r2, [r7, #28]
 800be50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be52:	4413      	add	r3, r2
 800be54:	697a      	ldr	r2, [r7, #20]
 800be56:	8952      	ldrh	r2, [r2, #10]
 800be58:	4293      	cmp	r3, r2
 800be5a:	d905      	bls.n	800be68 <f_read+0x148>
					cc = fs->csize - csect;
 800be5c:	697b      	ldr	r3, [r7, #20]
 800be5e:	895b      	ldrh	r3, [r3, #10]
 800be60:	461a      	mov	r2, r3
 800be62:	69fb      	ldr	r3, [r7, #28]
 800be64:	1ad3      	subs	r3, r2, r3
 800be66:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800be68:	697b      	ldr	r3, [r7, #20]
 800be6a:	7858      	ldrb	r0, [r3, #1]
 800be6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be6e:	69ba      	ldr	r2, [r7, #24]
 800be70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800be72:	f7fd ffdf 	bl	8009e34 <disk_read>
 800be76:	4603      	mov	r3, r0
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d004      	beq.n	800be86 <f_read+0x166>
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	2201      	movs	r2, #1
 800be80:	755a      	strb	r2, [r3, #21]
 800be82:	2301      	movs	r3, #1
 800be84:	e087      	b.n	800bf96 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	7d1b      	ldrb	r3, [r3, #20]
 800be8a:	b25b      	sxtb	r3, r3
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	da14      	bge.n	800beba <f_read+0x19a>
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	6a1a      	ldr	r2, [r3, #32]
 800be94:	69bb      	ldr	r3, [r7, #24]
 800be96:	1ad3      	subs	r3, r2, r3
 800be98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be9a:	429a      	cmp	r2, r3
 800be9c:	d90d      	bls.n	800beba <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	6a1a      	ldr	r2, [r3, #32]
 800bea2:	69bb      	ldr	r3, [r7, #24]
 800bea4:	1ad3      	subs	r3, r2, r3
 800bea6:	025b      	lsls	r3, r3, #9
 800bea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800beaa:	18d0      	adds	r0, r2, r3
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	3330      	adds	r3, #48	@ 0x30
 800beb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800beb4:	4619      	mov	r1, r3
 800beb6:	f7fe f89d 	bl	8009ff4 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800beba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bebc:	025b      	lsls	r3, r3, #9
 800bebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800bec0:	e050      	b.n	800bf64 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	6a1b      	ldr	r3, [r3, #32]
 800bec6:	69ba      	ldr	r2, [r7, #24]
 800bec8:	429a      	cmp	r2, r3
 800beca:	d02e      	beq.n	800bf2a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	7d1b      	ldrb	r3, [r3, #20]
 800bed0:	b25b      	sxtb	r3, r3
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	da18      	bge.n	800bf08 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800bed6:	697b      	ldr	r3, [r7, #20]
 800bed8:	7858      	ldrb	r0, [r3, #1]
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	6a1a      	ldr	r2, [r3, #32]
 800bee4:	2301      	movs	r3, #1
 800bee6:	f7fd ffc5 	bl	8009e74 <disk_write>
 800beea:	4603      	mov	r3, r0
 800beec:	2b00      	cmp	r3, #0
 800beee:	d004      	beq.n	800befa <f_read+0x1da>
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	2201      	movs	r2, #1
 800bef4:	755a      	strb	r2, [r3, #21]
 800bef6:	2301      	movs	r3, #1
 800bef8:	e04d      	b.n	800bf96 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	7d1b      	ldrb	r3, [r3, #20]
 800befe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bf02:	b2da      	uxtb	r2, r3
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800bf08:	697b      	ldr	r3, [r7, #20]
 800bf0a:	7858      	ldrb	r0, [r3, #1]
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bf12:	2301      	movs	r3, #1
 800bf14:	69ba      	ldr	r2, [r7, #24]
 800bf16:	f7fd ff8d 	bl	8009e34 <disk_read>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d004      	beq.n	800bf2a <f_read+0x20a>
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	2201      	movs	r2, #1
 800bf24:	755a      	strb	r2, [r3, #21]
 800bf26:	2301      	movs	r3, #1
 800bf28:	e035      	b.n	800bf96 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	69ba      	ldr	r2, [r7, #24]
 800bf2e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	699b      	ldr	r3, [r3, #24]
 800bf34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf38:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800bf3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800bf3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	429a      	cmp	r2, r3
 800bf44:	d901      	bls.n	800bf4a <f_read+0x22a>
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	699b      	ldr	r3, [r3, #24]
 800bf54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf58:	4413      	add	r3, r2
 800bf5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf5c:	4619      	mov	r1, r3
 800bf5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bf60:	f7fe f848 	bl	8009ff4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800bf64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf68:	4413      	add	r3, r2
 800bf6a:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	699a      	ldr	r2, [r3, #24]
 800bf70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf72:	441a      	add	r2, r3
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	619a      	str	r2, [r3, #24]
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	681a      	ldr	r2, [r3, #0]
 800bf7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf7e:	441a      	add	r2, r3
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	601a      	str	r2, [r3, #0]
 800bf84:	687a      	ldr	r2, [r7, #4]
 800bf86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf88:	1ad3      	subs	r3, r2, r3
 800bf8a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	f47f af01 	bne.w	800bd96 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800bf94:	2300      	movs	r3, #0
}
 800bf96:	4618      	mov	r0, r3
 800bf98:	3738      	adds	r7, #56	@ 0x38
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}

0800bf9e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800bf9e:	b580      	push	{r7, lr}
 800bfa0:	b08c      	sub	sp, #48	@ 0x30
 800bfa2:	af00      	add	r7, sp, #0
 800bfa4:	60f8      	str	r0, [r7, #12]
 800bfa6:	60b9      	str	r1, [r7, #8]
 800bfa8:	607a      	str	r2, [r7, #4]
 800bfaa:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800bfac:	68bb      	ldr	r3, [r7, #8]
 800bfae:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f107 0210 	add.w	r2, r7, #16
 800bfbc:	4611      	mov	r1, r2
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f7ff fc78 	bl	800b8b4 <validate>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800bfca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d107      	bne.n	800bfe2 <f_write+0x44>
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	7d5b      	ldrb	r3, [r3, #21]
 800bfd6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800bfda:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d002      	beq.n	800bfe8 <f_write+0x4a>
 800bfe2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bfe6:	e14b      	b.n	800c280 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	7d1b      	ldrb	r3, [r3, #20]
 800bfec:	f003 0302 	and.w	r3, r3, #2
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d101      	bne.n	800bff8 <f_write+0x5a>
 800bff4:	2307      	movs	r3, #7
 800bff6:	e143      	b.n	800c280 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	699a      	ldr	r2, [r3, #24]
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	441a      	add	r2, r3
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	699b      	ldr	r3, [r3, #24]
 800c004:	429a      	cmp	r2, r3
 800c006:	f080 812d 	bcs.w	800c264 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	699b      	ldr	r3, [r3, #24]
 800c00e:	43db      	mvns	r3, r3
 800c010:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800c012:	e127      	b.n	800c264 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	699b      	ldr	r3, [r3, #24]
 800c018:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	f040 80e3 	bne.w	800c1e8 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	699b      	ldr	r3, [r3, #24]
 800c026:	0a5b      	lsrs	r3, r3, #9
 800c028:	693a      	ldr	r2, [r7, #16]
 800c02a:	8952      	ldrh	r2, [r2, #10]
 800c02c:	3a01      	subs	r2, #1
 800c02e:	4013      	ands	r3, r2
 800c030:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800c032:	69bb      	ldr	r3, [r7, #24]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d143      	bne.n	800c0c0 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	699b      	ldr	r3, [r3, #24]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d10c      	bne.n	800c05a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	689b      	ldr	r3, [r3, #8]
 800c044:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800c046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d11a      	bne.n	800c082 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	2100      	movs	r1, #0
 800c050:	4618      	mov	r0, r3
 800c052:	f7fe fcae 	bl	800a9b2 <create_chain>
 800c056:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c058:	e013      	b.n	800c082 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d007      	beq.n	800c072 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	699b      	ldr	r3, [r3, #24]
 800c066:	4619      	mov	r1, r3
 800c068:	68f8      	ldr	r0, [r7, #12]
 800c06a:	f7fe fd3a 	bl	800aae2 <clmt_clust>
 800c06e:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c070:	e007      	b.n	800c082 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c072:	68fa      	ldr	r2, [r7, #12]
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	69db      	ldr	r3, [r3, #28]
 800c078:	4619      	mov	r1, r3
 800c07a:	4610      	mov	r0, r2
 800c07c:	f7fe fc99 	bl	800a9b2 <create_chain>
 800c080:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c084:	2b00      	cmp	r3, #0
 800c086:	f000 80f2 	beq.w	800c26e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c08a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c08c:	2b01      	cmp	r3, #1
 800c08e:	d104      	bne.n	800c09a <f_write+0xfc>
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	2202      	movs	r2, #2
 800c094:	755a      	strb	r2, [r3, #21]
 800c096:	2302      	movs	r3, #2
 800c098:	e0f2      	b.n	800c280 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c09a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c09c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0a0:	d104      	bne.n	800c0ac <f_write+0x10e>
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	2201      	movs	r2, #1
 800c0a6:	755a      	strb	r2, [r3, #21]
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	e0e9      	b.n	800c280 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0b0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	689b      	ldr	r3, [r3, #8]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d102      	bne.n	800c0c0 <f_write+0x122>
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0be:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	7d1b      	ldrb	r3, [r3, #20]
 800c0c4:	b25b      	sxtb	r3, r3
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	da18      	bge.n	800c0fc <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	7858      	ldrb	r0, [r3, #1]
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	6a1a      	ldr	r2, [r3, #32]
 800c0d8:	2301      	movs	r3, #1
 800c0da:	f7fd fecb 	bl	8009e74 <disk_write>
 800c0de:	4603      	mov	r3, r0
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d004      	beq.n	800c0ee <f_write+0x150>
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	2201      	movs	r2, #1
 800c0e8:	755a      	strb	r2, [r3, #21]
 800c0ea:	2301      	movs	r3, #1
 800c0ec:	e0c8      	b.n	800c280 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	7d1b      	ldrb	r3, [r3, #20]
 800c0f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c0f6:	b2da      	uxtb	r2, r3
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c0fc:	693a      	ldr	r2, [r7, #16]
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	69db      	ldr	r3, [r3, #28]
 800c102:	4619      	mov	r1, r3
 800c104:	4610      	mov	r0, r2
 800c106:	f7fe fa3f 	bl	800a588 <clust2sect>
 800c10a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c10c:	697b      	ldr	r3, [r7, #20]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d104      	bne.n	800c11c <f_write+0x17e>
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	2202      	movs	r2, #2
 800c116:	755a      	strb	r2, [r3, #21]
 800c118:	2302      	movs	r3, #2
 800c11a:	e0b1      	b.n	800c280 <f_write+0x2e2>
			sect += csect;
 800c11c:	697a      	ldr	r2, [r7, #20]
 800c11e:	69bb      	ldr	r3, [r7, #24]
 800c120:	4413      	add	r3, r2
 800c122:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	0a5b      	lsrs	r3, r3, #9
 800c128:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c12a:	6a3b      	ldr	r3, [r7, #32]
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d03c      	beq.n	800c1aa <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c130:	69ba      	ldr	r2, [r7, #24]
 800c132:	6a3b      	ldr	r3, [r7, #32]
 800c134:	4413      	add	r3, r2
 800c136:	693a      	ldr	r2, [r7, #16]
 800c138:	8952      	ldrh	r2, [r2, #10]
 800c13a:	4293      	cmp	r3, r2
 800c13c:	d905      	bls.n	800c14a <f_write+0x1ac>
					cc = fs->csize - csect;
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	895b      	ldrh	r3, [r3, #10]
 800c142:	461a      	mov	r2, r3
 800c144:	69bb      	ldr	r3, [r7, #24]
 800c146:	1ad3      	subs	r3, r2, r3
 800c148:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c14a:	693b      	ldr	r3, [r7, #16]
 800c14c:	7858      	ldrb	r0, [r3, #1]
 800c14e:	6a3b      	ldr	r3, [r7, #32]
 800c150:	697a      	ldr	r2, [r7, #20]
 800c152:	69f9      	ldr	r1, [r7, #28]
 800c154:	f7fd fe8e 	bl	8009e74 <disk_write>
 800c158:	4603      	mov	r3, r0
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d004      	beq.n	800c168 <f_write+0x1ca>
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	2201      	movs	r2, #1
 800c162:	755a      	strb	r2, [r3, #21]
 800c164:	2301      	movs	r3, #1
 800c166:	e08b      	b.n	800c280 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	6a1a      	ldr	r2, [r3, #32]
 800c16c:	697b      	ldr	r3, [r7, #20]
 800c16e:	1ad3      	subs	r3, r2, r3
 800c170:	6a3a      	ldr	r2, [r7, #32]
 800c172:	429a      	cmp	r2, r3
 800c174:	d915      	bls.n	800c1a2 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	6a1a      	ldr	r2, [r3, #32]
 800c180:	697b      	ldr	r3, [r7, #20]
 800c182:	1ad3      	subs	r3, r2, r3
 800c184:	025b      	lsls	r3, r3, #9
 800c186:	69fa      	ldr	r2, [r7, #28]
 800c188:	4413      	add	r3, r2
 800c18a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c18e:	4619      	mov	r1, r3
 800c190:	f7fd ff30 	bl	8009ff4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	7d1b      	ldrb	r3, [r3, #20]
 800c198:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c19c:	b2da      	uxtb	r2, r3
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800c1a2:	6a3b      	ldr	r3, [r7, #32]
 800c1a4:	025b      	lsls	r3, r3, #9
 800c1a6:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800c1a8:	e03f      	b.n	800c22a <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	6a1b      	ldr	r3, [r3, #32]
 800c1ae:	697a      	ldr	r2, [r7, #20]
 800c1b0:	429a      	cmp	r2, r3
 800c1b2:	d016      	beq.n	800c1e2 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	699a      	ldr	r2, [r3, #24]
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c1bc:	429a      	cmp	r2, r3
 800c1be:	d210      	bcs.n	800c1e2 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800c1c0:	693b      	ldr	r3, [r7, #16]
 800c1c2:	7858      	ldrb	r0, [r3, #1]
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c1ca:	2301      	movs	r3, #1
 800c1cc:	697a      	ldr	r2, [r7, #20]
 800c1ce:	f7fd fe31 	bl	8009e34 <disk_read>
 800c1d2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d004      	beq.n	800c1e2 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2201      	movs	r2, #1
 800c1dc:	755a      	strb	r2, [r3, #21]
 800c1de:	2301      	movs	r3, #1
 800c1e0:	e04e      	b.n	800c280 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	697a      	ldr	r2, [r7, #20]
 800c1e6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	699b      	ldr	r3, [r3, #24]
 800c1ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1f0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800c1f4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800c1f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	429a      	cmp	r2, r3
 800c1fc:	d901      	bls.n	800c202 <f_write+0x264>
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	699b      	ldr	r3, [r3, #24]
 800c20c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c210:	4413      	add	r3, r2
 800c212:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c214:	69f9      	ldr	r1, [r7, #28]
 800c216:	4618      	mov	r0, r3
 800c218:	f7fd feec 	bl	8009ff4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	7d1b      	ldrb	r3, [r3, #20]
 800c220:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c224:	b2da      	uxtb	r2, r3
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800c22a:	69fa      	ldr	r2, [r7, #28]
 800c22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c22e:	4413      	add	r3, r2
 800c230:	61fb      	str	r3, [r7, #28]
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	699a      	ldr	r2, [r3, #24]
 800c236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c238:	441a      	add	r2, r3
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	619a      	str	r2, [r3, #24]
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	68da      	ldr	r2, [r3, #12]
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	699b      	ldr	r3, [r3, #24]
 800c246:	429a      	cmp	r2, r3
 800c248:	bf38      	it	cc
 800c24a:	461a      	movcc	r2, r3
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	60da      	str	r2, [r3, #12]
 800c250:	683b      	ldr	r3, [r7, #0]
 800c252:	681a      	ldr	r2, [r3, #0]
 800c254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c256:	441a      	add	r2, r3
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	601a      	str	r2, [r3, #0]
 800c25c:	687a      	ldr	r2, [r7, #4]
 800c25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c260:	1ad3      	subs	r3, r2, r3
 800c262:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	2b00      	cmp	r3, #0
 800c268:	f47f aed4 	bne.w	800c014 <f_write+0x76>
 800c26c:	e000      	b.n	800c270 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c26e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	7d1b      	ldrb	r3, [r3, #20]
 800c274:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c278:	b2da      	uxtb	r2, r3
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800c27e:	2300      	movs	r3, #0
}
 800c280:	4618      	mov	r0, r3
 800c282:	3730      	adds	r7, #48	@ 0x30
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b086      	sub	sp, #24
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	f107 0208 	add.w	r2, r7, #8
 800c296:	4611      	mov	r1, r2
 800c298:	4618      	mov	r0, r3
 800c29a:	f7ff fb0b 	bl	800b8b4 <validate>
 800c29e:	4603      	mov	r3, r0
 800c2a0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c2a2:	7dfb      	ldrb	r3, [r7, #23]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d168      	bne.n	800c37a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	7d1b      	ldrb	r3, [r3, #20]
 800c2ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d062      	beq.n	800c37a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	7d1b      	ldrb	r3, [r3, #20]
 800c2b8:	b25b      	sxtb	r3, r3
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	da15      	bge.n	800c2ea <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c2be:	68bb      	ldr	r3, [r7, #8]
 800c2c0:	7858      	ldrb	r0, [r3, #1]
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	6a1a      	ldr	r2, [r3, #32]
 800c2cc:	2301      	movs	r3, #1
 800c2ce:	f7fd fdd1 	bl	8009e74 <disk_write>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d001      	beq.n	800c2dc <f_sync+0x54>
 800c2d8:	2301      	movs	r3, #1
 800c2da:	e04f      	b.n	800c37c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	7d1b      	ldrb	r3, [r3, #20]
 800c2e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c2e4:	b2da      	uxtb	r2, r3
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800c2ea:	f7fd fbf5 	bl	8009ad8 <get_fattime>
 800c2ee:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800c2f0:	68ba      	ldr	r2, [r7, #8]
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2f6:	4619      	mov	r1, r3
 800c2f8:	4610      	mov	r0, r2
 800c2fa:	f7fe f8a9 	bl	800a450 <move_window>
 800c2fe:	4603      	mov	r3, r0
 800c300:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800c302:	7dfb      	ldrb	r3, [r7, #23]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d138      	bne.n	800c37a <f_sync+0xf2>
					dir = fp->dir_ptr;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c30c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	330b      	adds	r3, #11
 800c312:	781a      	ldrb	r2, [r3, #0]
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	330b      	adds	r3, #11
 800c318:	f042 0220 	orr.w	r2, r2, #32
 800c31c:	b2d2      	uxtb	r2, r2
 800c31e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6818      	ldr	r0, [r3, #0]
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	689b      	ldr	r3, [r3, #8]
 800c328:	461a      	mov	r2, r3
 800c32a:	68f9      	ldr	r1, [r7, #12]
 800c32c:	f7fe fdb3 	bl	800ae96 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	f103 021c 	add.w	r2, r3, #28
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	68db      	ldr	r3, [r3, #12]
 800c33a:	4619      	mov	r1, r3
 800c33c:	4610      	mov	r0, r2
 800c33e:	f7fd fe2d 	bl	8009f9c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	3316      	adds	r3, #22
 800c346:	6939      	ldr	r1, [r7, #16]
 800c348:	4618      	mov	r0, r3
 800c34a:	f7fd fe27 	bl	8009f9c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	3312      	adds	r3, #18
 800c352:	2100      	movs	r1, #0
 800c354:	4618      	mov	r0, r3
 800c356:	f7fd fe06 	bl	8009f66 <st_word>
					fs->wflag = 1;
 800c35a:	68bb      	ldr	r3, [r7, #8]
 800c35c:	2201      	movs	r2, #1
 800c35e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c360:	68bb      	ldr	r3, [r7, #8]
 800c362:	4618      	mov	r0, r3
 800c364:	f7fe f8a2 	bl	800a4ac <sync_fs>
 800c368:	4603      	mov	r3, r0
 800c36a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	7d1b      	ldrb	r3, [r3, #20]
 800c370:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c374:	b2da      	uxtb	r2, r3
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c37a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3718      	adds	r7, #24
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}

0800c384 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b084      	sub	sp, #16
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f7ff ff7b 	bl	800c288 <f_sync>
 800c392:	4603      	mov	r3, r0
 800c394:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c396:	7bfb      	ldrb	r3, [r7, #15]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d118      	bne.n	800c3ce <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	f107 0208 	add.w	r2, r7, #8
 800c3a2:	4611      	mov	r1, r2
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	f7ff fa85 	bl	800b8b4 <validate>
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c3ae:	7bfb      	ldrb	r3, [r7, #15]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d10c      	bne.n	800c3ce <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	691b      	ldr	r3, [r3, #16]
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f7fd ffa5 	bl	800a308 <dec_lock>
 800c3be:	4603      	mov	r3, r0
 800c3c0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c3c2:	7bfb      	ldrb	r3, [r7, #15]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d102      	bne.n	800c3ce <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800c3ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	3710      	adds	r7, #16
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	bd80      	pop	{r7, pc}

0800c3d8 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b090      	sub	sp, #64	@ 0x40
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	6078      	str	r0, [r7, #4]
 800c3e0:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	f107 0208 	add.w	r2, r7, #8
 800c3e8:	4611      	mov	r1, r2
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f7ff fa62 	bl	800b8b4 <validate>
 800c3f0:	4603      	mov	r3, r0
 800c3f2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800c3f6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d103      	bne.n	800c406 <f_lseek+0x2e>
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	7d5b      	ldrb	r3, [r3, #21]
 800c402:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800c406:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d002      	beq.n	800c414 <f_lseek+0x3c>
 800c40e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c412:	e1e6      	b.n	800c7e2 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c418:	2b00      	cmp	r3, #0
 800c41a:	f000 80d1 	beq.w	800c5c0 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800c41e:	683b      	ldr	r3, [r7, #0]
 800c420:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c424:	d15a      	bne.n	800c4dc <f_lseek+0x104>
			tbl = fp->cltbl;
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c42a:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800c42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c42e:	1d1a      	adds	r2, r3, #4
 800c430:	627a      	str	r2, [r7, #36]	@ 0x24
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	617b      	str	r3, [r7, #20]
 800c436:	2302      	movs	r3, #2
 800c438:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	689b      	ldr	r3, [r3, #8]
 800c43e:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800c440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c442:	2b00      	cmp	r3, #0
 800c444:	d03a      	beq.n	800c4bc <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800c446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c448:	613b      	str	r3, [r7, #16]
 800c44a:	2300      	movs	r3, #0
 800c44c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c44e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c450:	3302      	adds	r3, #2
 800c452:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800c454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c456:	60fb      	str	r3, [r7, #12]
 800c458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c45a:	3301      	adds	r3, #1
 800c45c:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c462:	4618      	mov	r0, r3
 800c464:	f7fe f8af 	bl	800a5c6 <get_fat>
 800c468:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800c46a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c46c:	2b01      	cmp	r3, #1
 800c46e:	d804      	bhi.n	800c47a <f_lseek+0xa2>
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2202      	movs	r2, #2
 800c474:	755a      	strb	r2, [r3, #21]
 800c476:	2302      	movs	r3, #2
 800c478:	e1b3      	b.n	800c7e2 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c47a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c47c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c480:	d104      	bne.n	800c48c <f_lseek+0xb4>
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2201      	movs	r2, #1
 800c486:	755a      	strb	r2, [r3, #21]
 800c488:	2301      	movs	r3, #1
 800c48a:	e1aa      	b.n	800c7e2 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	3301      	adds	r3, #1
 800c490:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c492:	429a      	cmp	r2, r3
 800c494:	d0de      	beq.n	800c454 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800c496:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c498:	697b      	ldr	r3, [r7, #20]
 800c49a:	429a      	cmp	r2, r3
 800c49c:	d809      	bhi.n	800c4b2 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800c49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4a0:	1d1a      	adds	r2, r3, #4
 800c4a2:	627a      	str	r2, [r7, #36]	@ 0x24
 800c4a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c4a6:	601a      	str	r2, [r3, #0]
 800c4a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4aa:	1d1a      	adds	r2, r3, #4
 800c4ac:	627a      	str	r2, [r7, #36]	@ 0x24
 800c4ae:	693a      	ldr	r2, [r7, #16]
 800c4b0:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800c4b2:	68bb      	ldr	r3, [r7, #8]
 800c4b4:	695b      	ldr	r3, [r3, #20]
 800c4b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4b8:	429a      	cmp	r2, r3
 800c4ba:	d3c4      	bcc.n	800c446 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c4c2:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800c4c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c4c6:	697b      	ldr	r3, [r7, #20]
 800c4c8:	429a      	cmp	r2, r3
 800c4ca:	d803      	bhi.n	800c4d4 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800c4cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	601a      	str	r2, [r3, #0]
 800c4d2:	e184      	b.n	800c7de <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800c4d4:	2311      	movs	r3, #17
 800c4d6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c4da:	e180      	b.n	800c7de <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	68db      	ldr	r3, [r3, #12]
 800c4e0:	683a      	ldr	r2, [r7, #0]
 800c4e2:	429a      	cmp	r2, r3
 800c4e4:	d902      	bls.n	800c4ec <f_lseek+0x114>
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	68db      	ldr	r3, [r3, #12]
 800c4ea:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	683a      	ldr	r2, [r7, #0]
 800c4f0:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	f000 8172 	beq.w	800c7de <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	3b01      	subs	r3, #1
 800c4fe:	4619      	mov	r1, r3
 800c500:	6878      	ldr	r0, [r7, #4]
 800c502:	f7fe faee 	bl	800aae2 <clmt_clust>
 800c506:	4602      	mov	r2, r0
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800c50c:	68ba      	ldr	r2, [r7, #8]
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	69db      	ldr	r3, [r3, #28]
 800c512:	4619      	mov	r1, r3
 800c514:	4610      	mov	r0, r2
 800c516:	f7fe f837 	bl	800a588 <clust2sect>
 800c51a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800c51c:	69bb      	ldr	r3, [r7, #24]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d104      	bne.n	800c52c <f_lseek+0x154>
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	2202      	movs	r2, #2
 800c526:	755a      	strb	r2, [r3, #21]
 800c528:	2302      	movs	r3, #2
 800c52a:	e15a      	b.n	800c7e2 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	3b01      	subs	r3, #1
 800c530:	0a5b      	lsrs	r3, r3, #9
 800c532:	68ba      	ldr	r2, [r7, #8]
 800c534:	8952      	ldrh	r2, [r2, #10]
 800c536:	3a01      	subs	r2, #1
 800c538:	4013      	ands	r3, r2
 800c53a:	69ba      	ldr	r2, [r7, #24]
 800c53c:	4413      	add	r3, r2
 800c53e:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	699b      	ldr	r3, [r3, #24]
 800c544:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c548:	2b00      	cmp	r3, #0
 800c54a:	f000 8148 	beq.w	800c7de <f_lseek+0x406>
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	6a1b      	ldr	r3, [r3, #32]
 800c552:	69ba      	ldr	r2, [r7, #24]
 800c554:	429a      	cmp	r2, r3
 800c556:	f000 8142 	beq.w	800c7de <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	7d1b      	ldrb	r3, [r3, #20]
 800c55e:	b25b      	sxtb	r3, r3
 800c560:	2b00      	cmp	r3, #0
 800c562:	da18      	bge.n	800c596 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	7858      	ldrb	r0, [r3, #1]
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	6a1a      	ldr	r2, [r3, #32]
 800c572:	2301      	movs	r3, #1
 800c574:	f7fd fc7e 	bl	8009e74 <disk_write>
 800c578:	4603      	mov	r3, r0
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d004      	beq.n	800c588 <f_lseek+0x1b0>
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	2201      	movs	r2, #1
 800c582:	755a      	strb	r2, [r3, #21]
 800c584:	2301      	movs	r3, #1
 800c586:	e12c      	b.n	800c7e2 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	7d1b      	ldrb	r3, [r3, #20]
 800c58c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c590:	b2da      	uxtb	r2, r3
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	7858      	ldrb	r0, [r3, #1]
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	69ba      	ldr	r2, [r7, #24]
 800c5a4:	f7fd fc46 	bl	8009e34 <disk_read>
 800c5a8:	4603      	mov	r3, r0
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d004      	beq.n	800c5b8 <f_lseek+0x1e0>
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	755a      	strb	r2, [r3, #21]
 800c5b4:	2301      	movs	r3, #1
 800c5b6:	e114      	b.n	800c7e2 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	69ba      	ldr	r2, [r7, #24]
 800c5bc:	621a      	str	r2, [r3, #32]
 800c5be:	e10e      	b.n	800c7de <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	68db      	ldr	r3, [r3, #12]
 800c5c4:	683a      	ldr	r2, [r7, #0]
 800c5c6:	429a      	cmp	r2, r3
 800c5c8:	d908      	bls.n	800c5dc <f_lseek+0x204>
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	7d1b      	ldrb	r3, [r3, #20]
 800c5ce:	f003 0302 	and.w	r3, r3, #2
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d102      	bne.n	800c5dc <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	68db      	ldr	r3, [r3, #12]
 800c5da:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	699b      	ldr	r3, [r3, #24]
 800c5e0:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c5ea:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800c5ec:	683b      	ldr	r3, [r7, #0]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	f000 80a7 	beq.w	800c742 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	895b      	ldrh	r3, [r3, #10]
 800c5f8:	025b      	lsls	r3, r3, #9
 800c5fa:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800c5fc:	6a3b      	ldr	r3, [r7, #32]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d01b      	beq.n	800c63a <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	1e5a      	subs	r2, r3, #1
 800c606:	69fb      	ldr	r3, [r7, #28]
 800c608:	fbb2 f2f3 	udiv	r2, r2, r3
 800c60c:	6a3b      	ldr	r3, [r7, #32]
 800c60e:	1e59      	subs	r1, r3, #1
 800c610:	69fb      	ldr	r3, [r7, #28]
 800c612:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800c616:	429a      	cmp	r2, r3
 800c618:	d30f      	bcc.n	800c63a <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800c61a:	6a3b      	ldr	r3, [r7, #32]
 800c61c:	1e5a      	subs	r2, r3, #1
 800c61e:	69fb      	ldr	r3, [r7, #28]
 800c620:	425b      	negs	r3, r3
 800c622:	401a      	ands	r2, r3
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	699b      	ldr	r3, [r3, #24]
 800c62c:	683a      	ldr	r2, [r7, #0]
 800c62e:	1ad3      	subs	r3, r2, r3
 800c630:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	69db      	ldr	r3, [r3, #28]
 800c636:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c638:	e022      	b.n	800c680 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	689b      	ldr	r3, [r3, #8]
 800c63e:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800c640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c642:	2b00      	cmp	r3, #0
 800c644:	d119      	bne.n	800c67a <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	2100      	movs	r1, #0
 800c64a:	4618      	mov	r0, r3
 800c64c:	f7fe f9b1 	bl	800a9b2 <create_chain>
 800c650:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c654:	2b01      	cmp	r3, #1
 800c656:	d104      	bne.n	800c662 <f_lseek+0x28a>
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	2202      	movs	r2, #2
 800c65c:	755a      	strb	r2, [r3, #21]
 800c65e:	2302      	movs	r3, #2
 800c660:	e0bf      	b.n	800c7e2 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c664:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c668:	d104      	bne.n	800c674 <f_lseek+0x29c>
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	2201      	movs	r2, #1
 800c66e:	755a      	strb	r2, [r3, #21]
 800c670:	2301      	movs	r3, #1
 800c672:	e0b6      	b.n	800c7e2 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c678:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c67e:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800c680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c682:	2b00      	cmp	r3, #0
 800c684:	d05d      	beq.n	800c742 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800c686:	e03a      	b.n	800c6fe <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800c688:	683a      	ldr	r2, [r7, #0]
 800c68a:	69fb      	ldr	r3, [r7, #28]
 800c68c:	1ad3      	subs	r3, r2, r3
 800c68e:	603b      	str	r3, [r7, #0]
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	699a      	ldr	r2, [r3, #24]
 800c694:	69fb      	ldr	r3, [r7, #28]
 800c696:	441a      	add	r2, r3
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	7d1b      	ldrb	r3, [r3, #20]
 800c6a0:	f003 0302 	and.w	r3, r3, #2
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d00b      	beq.n	800c6c0 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	f7fe f980 	bl	800a9b2 <create_chain>
 800c6b2:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800c6b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d108      	bne.n	800c6cc <f_lseek+0x2f4>
							ofs = 0; break;
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	603b      	str	r3, [r7, #0]
 800c6be:	e022      	b.n	800c706 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	f7fd ff7e 	bl	800a5c6 <get_fat>
 800c6ca:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c6cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6d2:	d104      	bne.n	800c6de <f_lseek+0x306>
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2201      	movs	r2, #1
 800c6d8:	755a      	strb	r2, [r3, #21]
 800c6da:	2301      	movs	r3, #1
 800c6dc:	e081      	b.n	800c7e2 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800c6de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6e0:	2b01      	cmp	r3, #1
 800c6e2:	d904      	bls.n	800c6ee <f_lseek+0x316>
 800c6e4:	68bb      	ldr	r3, [r7, #8]
 800c6e6:	695b      	ldr	r3, [r3, #20]
 800c6e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c6ea:	429a      	cmp	r2, r3
 800c6ec:	d304      	bcc.n	800c6f8 <f_lseek+0x320>
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	2202      	movs	r2, #2
 800c6f2:	755a      	strb	r2, [r3, #21]
 800c6f4:	2302      	movs	r3, #2
 800c6f6:	e074      	b.n	800c7e2 <f_lseek+0x40a>
					fp->clust = clst;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c6fc:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800c6fe:	683a      	ldr	r2, [r7, #0]
 800c700:	69fb      	ldr	r3, [r7, #28]
 800c702:	429a      	cmp	r2, r3
 800c704:	d8c0      	bhi.n	800c688 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	699a      	ldr	r2, [r3, #24]
 800c70a:	683b      	ldr	r3, [r7, #0]
 800c70c:	441a      	add	r2, r3
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d012      	beq.n	800c742 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800c71c:	68bb      	ldr	r3, [r7, #8]
 800c71e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c720:	4618      	mov	r0, r3
 800c722:	f7fd ff31 	bl	800a588 <clust2sect>
 800c726:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800c728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d104      	bne.n	800c738 <f_lseek+0x360>
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2202      	movs	r2, #2
 800c732:	755a      	strb	r2, [r3, #21]
 800c734:	2302      	movs	r3, #2
 800c736:	e054      	b.n	800c7e2 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	0a5b      	lsrs	r3, r3, #9
 800c73c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c73e:	4413      	add	r3, r2
 800c740:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	699a      	ldr	r2, [r3, #24]
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	68db      	ldr	r3, [r3, #12]
 800c74a:	429a      	cmp	r2, r3
 800c74c:	d90a      	bls.n	800c764 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	699a      	ldr	r2, [r3, #24]
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	7d1b      	ldrb	r3, [r3, #20]
 800c75a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c75e:	b2da      	uxtb	r2, r3
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	699b      	ldr	r3, [r3, #24]
 800c768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d036      	beq.n	800c7de <f_lseek+0x406>
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	6a1b      	ldr	r3, [r3, #32]
 800c774:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c776:	429a      	cmp	r2, r3
 800c778:	d031      	beq.n	800c7de <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	7d1b      	ldrb	r3, [r3, #20]
 800c77e:	b25b      	sxtb	r3, r3
 800c780:	2b00      	cmp	r3, #0
 800c782:	da18      	bge.n	800c7b6 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c784:	68bb      	ldr	r3, [r7, #8]
 800c786:	7858      	ldrb	r0, [r3, #1]
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	6a1a      	ldr	r2, [r3, #32]
 800c792:	2301      	movs	r3, #1
 800c794:	f7fd fb6e 	bl	8009e74 <disk_write>
 800c798:	4603      	mov	r3, r0
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d004      	beq.n	800c7a8 <f_lseek+0x3d0>
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	2201      	movs	r2, #1
 800c7a2:	755a      	strb	r2, [r3, #21]
 800c7a4:	2301      	movs	r3, #1
 800c7a6:	e01c      	b.n	800c7e2 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	7d1b      	ldrb	r3, [r3, #20]
 800c7ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c7b0:	b2da      	uxtb	r2, r3
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800c7b6:	68bb      	ldr	r3, [r7, #8]
 800c7b8:	7858      	ldrb	r0, [r3, #1]
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c7c0:	2301      	movs	r3, #1
 800c7c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c7c4:	f7fd fb36 	bl	8009e34 <disk_read>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d004      	beq.n	800c7d8 <f_lseek+0x400>
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	2201      	movs	r2, #1
 800c7d2:	755a      	strb	r2, [r3, #21]
 800c7d4:	2301      	movs	r3, #1
 800c7d6:	e004      	b.n	800c7e2 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c7dc:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800c7de:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	3740      	adds	r7, #64	@ 0x40
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	bd80      	pop	{r7, pc}

0800c7ea <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800c7ea:	b580      	push	{r7, lr}
 800c7ec:	b09e      	sub	sp, #120	@ 0x78
 800c7ee:	af00      	add	r7, sp, #0
 800c7f0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	673b      	str	r3, [r7, #112]	@ 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800c7f6:	f107 010c 	add.w	r1, r7, #12
 800c7fa:	1d3b      	adds	r3, r7, #4
 800c7fc:	2202      	movs	r2, #2
 800c7fe:	4618      	mov	r0, r3
 800c800:	f7fe fe0c 	bl	800b41c <find_volume>
 800c804:	4603      	mov	r3, r0
 800c806:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	dj.obj.fs = fs;
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	643b      	str	r3, [r7, #64]	@ 0x40
	if (res == FR_OK) {
 800c80e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c812:	2b00      	cmp	r3, #0
 800c814:	f040 808e 	bne.w	800c934 <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 800c818:	687a      	ldr	r2, [r7, #4]
 800c81a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800c81e:	4611      	mov	r1, r2
 800c820:	4618      	mov	r0, r3
 800c822:	f7fe fcef 	bl	800b204 <follow_path>
 800c826:	4603      	mov	r3, r0
 800c828:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800c82c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c830:	2b00      	cmp	r3, #0
 800c832:	d108      	bne.n	800c846 <f_unlink+0x5c>
 800c834:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800c838:	2102      	movs	r1, #2
 800c83a:	4618      	mov	r0, r3
 800c83c:	f7fd fc58 	bl	800a0f0 <chk_lock>
 800c840:	4603      	mov	r3, r0
 800c842:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800c846:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d172      	bne.n	800c934 <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800c84e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c852:	b25b      	sxtb	r3, r3
 800c854:	2b00      	cmp	r3, #0
 800c856:	da03      	bge.n	800c860 <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800c858:	2306      	movs	r3, #6
 800c85a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800c85e:	e008      	b.n	800c872 <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800c860:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800c864:	f003 0301 	and.w	r3, r3, #1
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d002      	beq.n	800c872 <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800c86c:	2307      	movs	r3, #7
 800c86e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
				}
			}
			if (res == FR_OK) {
 800c872:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c876:	2b00      	cmp	r3, #0
 800c878:	d134      	bne.n	800c8e4 <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c87e:	4611      	mov	r1, r2
 800c880:	4618      	mov	r0, r3
 800c882:	f7fe fae9 	bl	800ae58 <ld_clust>
 800c886:	6738      	str	r0, [r7, #112]	@ 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800c888:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800c88c:	f003 0310 	and.w	r3, r3, #16
 800c890:	2b00      	cmp	r3, #0
 800c892:	d027      	beq.n	800c8e4 <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 800c898:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c89a:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800c89c:	f107 0310 	add.w	r3, r7, #16
 800c8a0:	2100      	movs	r1, #0
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	f7fe f951 	bl	800ab4a <dir_sdi>
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
						if (res == FR_OK) {
 800c8ae:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d116      	bne.n	800c8e4 <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 800c8b6:	f107 0310 	add.w	r3, r7, #16
 800c8ba:	2100      	movs	r1, #0
 800c8bc:	4618      	mov	r0, r3
 800c8be:	f7fe fb0a 	bl	800aed6 <dir_read>
 800c8c2:	4603      	mov	r3, r0
 800c8c4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800c8c8:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d102      	bne.n	800c8d6 <f_unlink+0xec>
 800c8d0:	2307      	movs	r3, #7
 800c8d2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800c8d6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c8da:	2b04      	cmp	r3, #4
 800c8dc:	d102      	bne.n	800c8e4 <f_unlink+0xfa>
 800c8de:	2300      	movs	r3, #0
 800c8e0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 800c8e4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d123      	bne.n	800c934 <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800c8ec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	f7fe fbd4 	bl	800b09e <dir_remove>
 800c8f6:	4603      	mov	r3, r0
 800c8f8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800c8fc:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c900:	2b00      	cmp	r3, #0
 800c902:	d10c      	bne.n	800c91e <f_unlink+0x134>
 800c904:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c906:	2b00      	cmp	r3, #0
 800c908:	d009      	beq.n	800c91e <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800c90a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800c90e:	2200      	movs	r2, #0
 800c910:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800c912:	4618      	mov	r0, r3
 800c914:	f7fd ffe8 	bl	800a8e8 <remove_chain>
 800c918:	4603      	mov	r3, r0
 800c91a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800c91e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c922:	2b00      	cmp	r3, #0
 800c924:	d106      	bne.n	800c934 <f_unlink+0x14a>
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	4618      	mov	r0, r3
 800c92a:	f7fd fdbf 	bl	800a4ac <sync_fs>
 800c92e:	4603      	mov	r3, r0
 800c930:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800c934:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800c938:	4618      	mov	r0, r3
 800c93a:	3778      	adds	r7, #120	@ 0x78
 800c93c:	46bd      	mov	sp, r7
 800c93e:	bd80      	pop	{r7, pc}

0800c940 <f_rename>:

FRESULT f_rename (
	const TCHAR* path_old,	/* Pointer to the object name to be renamed */
	const TCHAR* path_new	/* Pointer to the new name */
)
{
 800c940:	b590      	push	{r4, r7, lr}
 800c942:	b0a5      	sub	sp, #148	@ 0x94
 800c944:	af00      	add	r7, sp, #0
 800c946:	6078      	str	r0, [r7, #4]
 800c948:	6039      	str	r1, [r7, #0]
	BYTE buf[_FS_EXFAT ? SZDIRE * 2 : 24], *dir;
	DWORD dw;
	DEF_NAMBUF


	get_ldnumber(&path_new);						/* Snip drive number of new name off */
 800c94a:	463b      	mov	r3, r7
 800c94c:	4618      	mov	r0, r3
 800c94e:	f7fe fcca 	bl	800b2e6 <get_ldnumber>
	res = find_volume(&path_old, &fs, FA_WRITE);	/* Get logical drive of the old object */
 800c952:	f107 0120 	add.w	r1, r7, #32
 800c956:	1d3b      	adds	r3, r7, #4
 800c958:	2202      	movs	r2, #2
 800c95a:	4618      	mov	r0, r3
 800c95c:	f7fe fd5e 	bl	800b41c <find_volume>
 800c960:	4603      	mov	r3, r0
 800c962:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	if (res == FR_OK) {
 800c966:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	f040 80db 	bne.w	800cb26 <f_rename+0x1e6>
		djo.obj.fs = fs;
 800c970:	6a3b      	ldr	r3, [r7, #32]
 800c972:	657b      	str	r3, [r7, #84]	@ 0x54
		INIT_NAMBUF(fs);
		res = follow_path(&djo, path_old);		/* Check old object */
 800c974:	687a      	ldr	r2, [r7, #4]
 800c976:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c97a:	4611      	mov	r1, r2
 800c97c:	4618      	mov	r0, r3
 800c97e:	f7fe fc41 	bl	800b204 <follow_path>
 800c982:	4603      	mov	r3, r0
 800c984:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
		if (res == FR_OK && (djo.fn[NSFLAG] & (NS_DOT | NS_NONAME))) res = FR_INVALID_NAME;	/* Check validity of name */
 800c988:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d108      	bne.n	800c9a2 <f_rename+0x62>
 800c990:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800c994:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d002      	beq.n	800c9a2 <f_rename+0x62>
 800c99c:	2306      	movs	r3, #6
 800c99e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
#if _FS_LOCK != 0
		if (res == FR_OK) {
 800c9a2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d108      	bne.n	800c9bc <f_rename+0x7c>
			res = chk_lock(&djo, 2);
 800c9aa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c9ae:	2102      	movs	r1, #2
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	f7fd fb9d 	bl	800a0f0 <chk_lock>
 800c9b6:	4603      	mov	r3, r0
 800c9b8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
		}
#endif
		if (res == FR_OK) {						/* Object to be renamed is found */
 800c9bc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	f040 80b0 	bne.w	800cb26 <f_rename+0x1e6>
					}
				}
			} else
#endif
			{	/* At FAT12/FAT16/FAT32 */
				mem_cpy(buf, djo.dir + DIR_Attr, 21);	/* Save information about the object except name */
 800c9c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c9c8:	f103 010b 	add.w	r1, r3, #11
 800c9cc:	f107 0308 	add.w	r3, r7, #8
 800c9d0:	2215      	movs	r2, #21
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	f7fd fb0e 	bl	8009ff4 <mem_cpy>
				mem_cpy(&djn, &djo, sizeof (DIR));		/* Duplicate the directory object */
 800c9d8:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800c9dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c9e0:	2230      	movs	r2, #48	@ 0x30
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	f7fd fb06 	bl	8009ff4 <mem_cpy>
				res = follow_path(&djn, path_new);		/* Make sure if new object name is not in use */
 800c9e8:	683a      	ldr	r2, [r7, #0]
 800c9ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c9ee:	4611      	mov	r1, r2
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	f7fe fc07 	bl	800b204 <follow_path>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				if (res == FR_OK) {						/* Is new name already in use by any other object? */
 800c9fc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d10c      	bne.n	800ca1e <f_rename+0xde>
					res = (djn.obj.sclust == djo.obj.sclust && djn.dptr == djo.dptr) ? FR_NO_FILE : FR_EXIST;
 800ca04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca08:	429a      	cmp	r2, r3
 800ca0a:	d105      	bne.n	800ca18 <f_rename+0xd8>
 800ca0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ca0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca10:	429a      	cmp	r2, r3
 800ca12:	d101      	bne.n	800ca18 <f_rename+0xd8>
 800ca14:	2304      	movs	r3, #4
 800ca16:	e000      	b.n	800ca1a <f_rename+0xda>
 800ca18:	2308      	movs	r3, #8
 800ca1a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				}
				if (res == FR_NO_FILE) { 				/* It is a valid path and no name collision */
 800ca1e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ca22:	2b04      	cmp	r3, #4
 800ca24:	d168      	bne.n	800caf8 <f_rename+0x1b8>
					res = dir_register(&djn);			/* Register the new entry */
 800ca26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	f7fe fb05 	bl	800b03a <dir_register>
 800ca30:	4603      	mov	r3, r0
 800ca32:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
					if (res == FR_OK) {
 800ca36:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d15c      	bne.n	800caf8 <f_rename+0x1b8>
						dir = djn.dir;					/* Copy information about object except name */
 800ca3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
						mem_cpy(dir + 13, buf + 2, 19);
 800ca44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ca48:	f103 000d 	add.w	r0, r3, #13
 800ca4c:	f107 0308 	add.w	r3, r7, #8
 800ca50:	3302      	adds	r3, #2
 800ca52:	2213      	movs	r2, #19
 800ca54:	4619      	mov	r1, r3
 800ca56:	f7fd facd 	bl	8009ff4 <mem_cpy>
						dir[DIR_Attr] = buf[0] | AM_ARC;
 800ca5a:	7a3a      	ldrb	r2, [r7, #8]
 800ca5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ca60:	330b      	adds	r3, #11
 800ca62:	f042 0220 	orr.w	r2, r2, #32
 800ca66:	b2d2      	uxtb	r2, r2
 800ca68:	701a      	strb	r2, [r3, #0]
						fs->wflag = 1;
 800ca6a:	6a3b      	ldr	r3, [r7, #32]
 800ca6c:	2201      	movs	r2, #1
 800ca6e:	70da      	strb	r2, [r3, #3]
						if ((dir[DIR_Attr] & AM_DIR) && djo.obj.sclust != djn.obj.sclust) {	/* Update .. entry in the sub-directory if needed */
 800ca70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ca74:	330b      	adds	r3, #11
 800ca76:	781b      	ldrb	r3, [r3, #0]
 800ca78:	f003 0310 	and.w	r3, r3, #16
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d03b      	beq.n	800caf8 <f_rename+0x1b8>
 800ca80:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ca82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca84:	429a      	cmp	r2, r3
 800ca86:	d037      	beq.n	800caf8 <f_rename+0x1b8>
							dw = clust2sect(fs, ld_clust(fs, dir));
 800ca88:	6a3c      	ldr	r4, [r7, #32]
 800ca8a:	6a3b      	ldr	r3, [r7, #32]
 800ca8c:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800ca90:	4618      	mov	r0, r3
 800ca92:	f7fe f9e1 	bl	800ae58 <ld_clust>
 800ca96:	4603      	mov	r3, r0
 800ca98:	4619      	mov	r1, r3
 800ca9a:	4620      	mov	r0, r4
 800ca9c:	f7fd fd74 	bl	800a588 <clust2sect>
 800caa0:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
							if (!dw) {
 800caa4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d103      	bne.n	800cab4 <f_rename+0x174>
								res = FR_INT_ERR;
 800caac:	2302      	movs	r3, #2
 800caae:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800cab2:	e021      	b.n	800caf8 <f_rename+0x1b8>
							} else {
/* Start of critical section where an interruption can cause a cross-link */
								res = move_window(fs, dw);
 800cab4:	6a3b      	ldr	r3, [r7, #32]
 800cab6:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800caba:	4618      	mov	r0, r3
 800cabc:	f7fd fcc8 	bl	800a450 <move_window>
 800cac0:	4603      	mov	r3, r0
 800cac2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
								dir = fs->win + SZDIRE * 1;	/* Ptr to .. entry */
 800cac6:	6a3b      	ldr	r3, [r7, #32]
 800cac8:	3330      	adds	r3, #48	@ 0x30
 800caca:	3320      	adds	r3, #32
 800cacc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
								if (res == FR_OK && dir[1] == '.') {
 800cad0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d10f      	bne.n	800caf8 <f_rename+0x1b8>
 800cad8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cadc:	3301      	adds	r3, #1
 800cade:	781b      	ldrb	r3, [r3, #0]
 800cae0:	2b2e      	cmp	r3, #46	@ 0x2e
 800cae2:	d109      	bne.n	800caf8 <f_rename+0x1b8>
									st_clust(fs, dir, djn.obj.sclust);
 800cae4:	6a3b      	ldr	r3, [r7, #32]
 800cae6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cae8:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800caec:	4618      	mov	r0, r3
 800caee:	f7fe f9d2 	bl	800ae96 <st_clust>
									fs->wflag = 1;
 800caf2:	6a3b      	ldr	r3, [r7, #32]
 800caf4:	2201      	movs	r2, #1
 800caf6:	70da      	strb	r2, [r3, #3]
							}
						}
					}
				}
			}
			if (res == FR_OK) {
 800caf8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d112      	bne.n	800cb26 <f_rename+0x1e6>
				res = dir_remove(&djo);		/* Remove old entry */
 800cb00:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800cb04:	4618      	mov	r0, r3
 800cb06:	f7fe faca 	bl	800b09e <dir_remove>
 800cb0a:	4603      	mov	r3, r0
 800cb0c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				if (res == FR_OK) {
 800cb10:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d106      	bne.n	800cb26 <f_rename+0x1e6>
					res = sync_fs(fs);
 800cb18:	6a3b      	ldr	r3, [r7, #32]
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	f7fd fcc6 	bl	800a4ac <sync_fs>
 800cb20:	4603      	mov	r3, r0
 800cb22:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
/* End of the critical section */
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800cb26:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	3794      	adds	r7, #148	@ 0x94
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	bd90      	pop	{r4, r7, pc}
	...

0800cb34 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800cb34:	b480      	push	{r7}
 800cb36:	b087      	sub	sp, #28
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	60f8      	str	r0, [r7, #12]
 800cb3c:	60b9      	str	r1, [r7, #8]
 800cb3e:	4613      	mov	r3, r2
 800cb40:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800cb42:	2301      	movs	r3, #1
 800cb44:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800cb46:	2300      	movs	r3, #0
 800cb48:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800cb4a:	4b1f      	ldr	r3, [pc, #124]	@ (800cbc8 <FATFS_LinkDriverEx+0x94>)
 800cb4c:	7a5b      	ldrb	r3, [r3, #9]
 800cb4e:	b2db      	uxtb	r3, r3
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d131      	bne.n	800cbb8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800cb54:	4b1c      	ldr	r3, [pc, #112]	@ (800cbc8 <FATFS_LinkDriverEx+0x94>)
 800cb56:	7a5b      	ldrb	r3, [r3, #9]
 800cb58:	b2db      	uxtb	r3, r3
 800cb5a:	461a      	mov	r2, r3
 800cb5c:	4b1a      	ldr	r3, [pc, #104]	@ (800cbc8 <FATFS_LinkDriverEx+0x94>)
 800cb5e:	2100      	movs	r1, #0
 800cb60:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800cb62:	4b19      	ldr	r3, [pc, #100]	@ (800cbc8 <FATFS_LinkDriverEx+0x94>)
 800cb64:	7a5b      	ldrb	r3, [r3, #9]
 800cb66:	b2db      	uxtb	r3, r3
 800cb68:	4a17      	ldr	r2, [pc, #92]	@ (800cbc8 <FATFS_LinkDriverEx+0x94>)
 800cb6a:	009b      	lsls	r3, r3, #2
 800cb6c:	4413      	add	r3, r2
 800cb6e:	68fa      	ldr	r2, [r7, #12]
 800cb70:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800cb72:	4b15      	ldr	r3, [pc, #84]	@ (800cbc8 <FATFS_LinkDriverEx+0x94>)
 800cb74:	7a5b      	ldrb	r3, [r3, #9]
 800cb76:	b2db      	uxtb	r3, r3
 800cb78:	461a      	mov	r2, r3
 800cb7a:	4b13      	ldr	r3, [pc, #76]	@ (800cbc8 <FATFS_LinkDriverEx+0x94>)
 800cb7c:	4413      	add	r3, r2
 800cb7e:	79fa      	ldrb	r2, [r7, #7]
 800cb80:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800cb82:	4b11      	ldr	r3, [pc, #68]	@ (800cbc8 <FATFS_LinkDriverEx+0x94>)
 800cb84:	7a5b      	ldrb	r3, [r3, #9]
 800cb86:	b2db      	uxtb	r3, r3
 800cb88:	1c5a      	adds	r2, r3, #1
 800cb8a:	b2d1      	uxtb	r1, r2
 800cb8c:	4a0e      	ldr	r2, [pc, #56]	@ (800cbc8 <FATFS_LinkDriverEx+0x94>)
 800cb8e:	7251      	strb	r1, [r2, #9]
 800cb90:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800cb92:	7dbb      	ldrb	r3, [r7, #22]
 800cb94:	3330      	adds	r3, #48	@ 0x30
 800cb96:	b2da      	uxtb	r2, r3
 800cb98:	68bb      	ldr	r3, [r7, #8]
 800cb9a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800cb9c:	68bb      	ldr	r3, [r7, #8]
 800cb9e:	3301      	adds	r3, #1
 800cba0:	223a      	movs	r2, #58	@ 0x3a
 800cba2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800cba4:	68bb      	ldr	r3, [r7, #8]
 800cba6:	3302      	adds	r3, #2
 800cba8:	222f      	movs	r2, #47	@ 0x2f
 800cbaa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800cbac:	68bb      	ldr	r3, [r7, #8]
 800cbae:	3303      	adds	r3, #3
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800cbb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbba:	4618      	mov	r0, r3
 800cbbc:	371c      	adds	r7, #28
 800cbbe:	46bd      	mov	sp, r7
 800cbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc4:	4770      	bx	lr
 800cbc6:	bf00      	nop
 800cbc8:	20000610 	.word	0x20000610

0800cbcc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800cbcc:	b580      	push	{r7, lr}
 800cbce:	b082      	sub	sp, #8
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
 800cbd4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	6839      	ldr	r1, [r7, #0]
 800cbda:	6878      	ldr	r0, [r7, #4]
 800cbdc:	f7ff ffaa 	bl	800cb34 <FATFS_LinkDriverEx>
 800cbe0:	4603      	mov	r3, r0
}
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	3708      	adds	r7, #8
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	bd80      	pop	{r7, pc}
	...

0800cbec <malloc>:
 800cbec:	4b02      	ldr	r3, [pc, #8]	@ (800cbf8 <malloc+0xc>)
 800cbee:	4601      	mov	r1, r0
 800cbf0:	6818      	ldr	r0, [r3, #0]
 800cbf2:	f000 b82d 	b.w	800cc50 <_malloc_r>
 800cbf6:	bf00      	nop
 800cbf8:	20000018 	.word	0x20000018

0800cbfc <free>:
 800cbfc:	4b02      	ldr	r3, [pc, #8]	@ (800cc08 <free+0xc>)
 800cbfe:	4601      	mov	r1, r0
 800cc00:	6818      	ldr	r0, [r3, #0]
 800cc02:	f000 b967 	b.w	800ced4 <_free_r>
 800cc06:	bf00      	nop
 800cc08:	20000018 	.word	0x20000018

0800cc0c <sbrk_aligned>:
 800cc0c:	b570      	push	{r4, r5, r6, lr}
 800cc0e:	4e0f      	ldr	r6, [pc, #60]	@ (800cc4c <sbrk_aligned+0x40>)
 800cc10:	460c      	mov	r4, r1
 800cc12:	6831      	ldr	r1, [r6, #0]
 800cc14:	4605      	mov	r5, r0
 800cc16:	b911      	cbnz	r1, 800cc1e <sbrk_aligned+0x12>
 800cc18:	f000 f90a 	bl	800ce30 <_sbrk_r>
 800cc1c:	6030      	str	r0, [r6, #0]
 800cc1e:	4621      	mov	r1, r4
 800cc20:	4628      	mov	r0, r5
 800cc22:	f000 f905 	bl	800ce30 <_sbrk_r>
 800cc26:	1c43      	adds	r3, r0, #1
 800cc28:	d103      	bne.n	800cc32 <sbrk_aligned+0x26>
 800cc2a:	f04f 34ff 	mov.w	r4, #4294967295
 800cc2e:	4620      	mov	r0, r4
 800cc30:	bd70      	pop	{r4, r5, r6, pc}
 800cc32:	1cc4      	adds	r4, r0, #3
 800cc34:	f024 0403 	bic.w	r4, r4, #3
 800cc38:	42a0      	cmp	r0, r4
 800cc3a:	d0f8      	beq.n	800cc2e <sbrk_aligned+0x22>
 800cc3c:	1a21      	subs	r1, r4, r0
 800cc3e:	4628      	mov	r0, r5
 800cc40:	f000 f8f6 	bl	800ce30 <_sbrk_r>
 800cc44:	3001      	adds	r0, #1
 800cc46:	d1f2      	bne.n	800cc2e <sbrk_aligned+0x22>
 800cc48:	e7ef      	b.n	800cc2a <sbrk_aligned+0x1e>
 800cc4a:	bf00      	nop
 800cc4c:	2000061c 	.word	0x2000061c

0800cc50 <_malloc_r>:
 800cc50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc54:	1ccd      	adds	r5, r1, #3
 800cc56:	f025 0503 	bic.w	r5, r5, #3
 800cc5a:	3508      	adds	r5, #8
 800cc5c:	2d0c      	cmp	r5, #12
 800cc5e:	bf38      	it	cc
 800cc60:	250c      	movcc	r5, #12
 800cc62:	2d00      	cmp	r5, #0
 800cc64:	4606      	mov	r6, r0
 800cc66:	db01      	blt.n	800cc6c <_malloc_r+0x1c>
 800cc68:	42a9      	cmp	r1, r5
 800cc6a:	d904      	bls.n	800cc76 <_malloc_r+0x26>
 800cc6c:	230c      	movs	r3, #12
 800cc6e:	6033      	str	r3, [r6, #0]
 800cc70:	2000      	movs	r0, #0
 800cc72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cd4c <_malloc_r+0xfc>
 800cc7a:	f000 f869 	bl	800cd50 <__malloc_lock>
 800cc7e:	f8d8 3000 	ldr.w	r3, [r8]
 800cc82:	461c      	mov	r4, r3
 800cc84:	bb44      	cbnz	r4, 800ccd8 <_malloc_r+0x88>
 800cc86:	4629      	mov	r1, r5
 800cc88:	4630      	mov	r0, r6
 800cc8a:	f7ff ffbf 	bl	800cc0c <sbrk_aligned>
 800cc8e:	1c43      	adds	r3, r0, #1
 800cc90:	4604      	mov	r4, r0
 800cc92:	d158      	bne.n	800cd46 <_malloc_r+0xf6>
 800cc94:	f8d8 4000 	ldr.w	r4, [r8]
 800cc98:	4627      	mov	r7, r4
 800cc9a:	2f00      	cmp	r7, #0
 800cc9c:	d143      	bne.n	800cd26 <_malloc_r+0xd6>
 800cc9e:	2c00      	cmp	r4, #0
 800cca0:	d04b      	beq.n	800cd3a <_malloc_r+0xea>
 800cca2:	6823      	ldr	r3, [r4, #0]
 800cca4:	4639      	mov	r1, r7
 800cca6:	4630      	mov	r0, r6
 800cca8:	eb04 0903 	add.w	r9, r4, r3
 800ccac:	f000 f8c0 	bl	800ce30 <_sbrk_r>
 800ccb0:	4581      	cmp	r9, r0
 800ccb2:	d142      	bne.n	800cd3a <_malloc_r+0xea>
 800ccb4:	6821      	ldr	r1, [r4, #0]
 800ccb6:	1a6d      	subs	r5, r5, r1
 800ccb8:	4629      	mov	r1, r5
 800ccba:	4630      	mov	r0, r6
 800ccbc:	f7ff ffa6 	bl	800cc0c <sbrk_aligned>
 800ccc0:	3001      	adds	r0, #1
 800ccc2:	d03a      	beq.n	800cd3a <_malloc_r+0xea>
 800ccc4:	6823      	ldr	r3, [r4, #0]
 800ccc6:	442b      	add	r3, r5
 800ccc8:	6023      	str	r3, [r4, #0]
 800ccca:	f8d8 3000 	ldr.w	r3, [r8]
 800ccce:	685a      	ldr	r2, [r3, #4]
 800ccd0:	bb62      	cbnz	r2, 800cd2c <_malloc_r+0xdc>
 800ccd2:	f8c8 7000 	str.w	r7, [r8]
 800ccd6:	e00f      	b.n	800ccf8 <_malloc_r+0xa8>
 800ccd8:	6822      	ldr	r2, [r4, #0]
 800ccda:	1b52      	subs	r2, r2, r5
 800ccdc:	d420      	bmi.n	800cd20 <_malloc_r+0xd0>
 800ccde:	2a0b      	cmp	r2, #11
 800cce0:	d917      	bls.n	800cd12 <_malloc_r+0xc2>
 800cce2:	1961      	adds	r1, r4, r5
 800cce4:	42a3      	cmp	r3, r4
 800cce6:	6025      	str	r5, [r4, #0]
 800cce8:	bf18      	it	ne
 800ccea:	6059      	strne	r1, [r3, #4]
 800ccec:	6863      	ldr	r3, [r4, #4]
 800ccee:	bf08      	it	eq
 800ccf0:	f8c8 1000 	streq.w	r1, [r8]
 800ccf4:	5162      	str	r2, [r4, r5]
 800ccf6:	604b      	str	r3, [r1, #4]
 800ccf8:	4630      	mov	r0, r6
 800ccfa:	f000 f82f 	bl	800cd5c <__malloc_unlock>
 800ccfe:	f104 000b 	add.w	r0, r4, #11
 800cd02:	1d23      	adds	r3, r4, #4
 800cd04:	f020 0007 	bic.w	r0, r0, #7
 800cd08:	1ac2      	subs	r2, r0, r3
 800cd0a:	bf1c      	itt	ne
 800cd0c:	1a1b      	subne	r3, r3, r0
 800cd0e:	50a3      	strne	r3, [r4, r2]
 800cd10:	e7af      	b.n	800cc72 <_malloc_r+0x22>
 800cd12:	6862      	ldr	r2, [r4, #4]
 800cd14:	42a3      	cmp	r3, r4
 800cd16:	bf0c      	ite	eq
 800cd18:	f8c8 2000 	streq.w	r2, [r8]
 800cd1c:	605a      	strne	r2, [r3, #4]
 800cd1e:	e7eb      	b.n	800ccf8 <_malloc_r+0xa8>
 800cd20:	4623      	mov	r3, r4
 800cd22:	6864      	ldr	r4, [r4, #4]
 800cd24:	e7ae      	b.n	800cc84 <_malloc_r+0x34>
 800cd26:	463c      	mov	r4, r7
 800cd28:	687f      	ldr	r7, [r7, #4]
 800cd2a:	e7b6      	b.n	800cc9a <_malloc_r+0x4a>
 800cd2c:	461a      	mov	r2, r3
 800cd2e:	685b      	ldr	r3, [r3, #4]
 800cd30:	42a3      	cmp	r3, r4
 800cd32:	d1fb      	bne.n	800cd2c <_malloc_r+0xdc>
 800cd34:	2300      	movs	r3, #0
 800cd36:	6053      	str	r3, [r2, #4]
 800cd38:	e7de      	b.n	800ccf8 <_malloc_r+0xa8>
 800cd3a:	230c      	movs	r3, #12
 800cd3c:	6033      	str	r3, [r6, #0]
 800cd3e:	4630      	mov	r0, r6
 800cd40:	f000 f80c 	bl	800cd5c <__malloc_unlock>
 800cd44:	e794      	b.n	800cc70 <_malloc_r+0x20>
 800cd46:	6005      	str	r5, [r0, #0]
 800cd48:	e7d6      	b.n	800ccf8 <_malloc_r+0xa8>
 800cd4a:	bf00      	nop
 800cd4c:	20000620 	.word	0x20000620

0800cd50 <__malloc_lock>:
 800cd50:	4801      	ldr	r0, [pc, #4]	@ (800cd58 <__malloc_lock+0x8>)
 800cd52:	f000 b8a7 	b.w	800cea4 <__retarget_lock_acquire_recursive>
 800cd56:	bf00      	nop
 800cd58:	20000760 	.word	0x20000760

0800cd5c <__malloc_unlock>:
 800cd5c:	4801      	ldr	r0, [pc, #4]	@ (800cd64 <__malloc_unlock+0x8>)
 800cd5e:	f000 b8a2 	b.w	800cea6 <__retarget_lock_release_recursive>
 800cd62:	bf00      	nop
 800cd64:	20000760 	.word	0x20000760

0800cd68 <realloc>:
 800cd68:	4b02      	ldr	r3, [pc, #8]	@ (800cd74 <realloc+0xc>)
 800cd6a:	460a      	mov	r2, r1
 800cd6c:	4601      	mov	r1, r0
 800cd6e:	6818      	ldr	r0, [r3, #0]
 800cd70:	f000 b802 	b.w	800cd78 <_realloc_r>
 800cd74:	20000018 	.word	0x20000018

0800cd78 <_realloc_r>:
 800cd78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd7c:	4680      	mov	r8, r0
 800cd7e:	4615      	mov	r5, r2
 800cd80:	460c      	mov	r4, r1
 800cd82:	b921      	cbnz	r1, 800cd8e <_realloc_r+0x16>
 800cd84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cd88:	4611      	mov	r1, r2
 800cd8a:	f7ff bf61 	b.w	800cc50 <_malloc_r>
 800cd8e:	b92a      	cbnz	r2, 800cd9c <_realloc_r+0x24>
 800cd90:	f000 f8a0 	bl	800ced4 <_free_r>
 800cd94:	2400      	movs	r4, #0
 800cd96:	4620      	mov	r0, r4
 800cd98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd9c:	f000 f8e4 	bl	800cf68 <_malloc_usable_size_r>
 800cda0:	4285      	cmp	r5, r0
 800cda2:	4606      	mov	r6, r0
 800cda4:	d802      	bhi.n	800cdac <_realloc_r+0x34>
 800cda6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800cdaa:	d8f4      	bhi.n	800cd96 <_realloc_r+0x1e>
 800cdac:	4629      	mov	r1, r5
 800cdae:	4640      	mov	r0, r8
 800cdb0:	f7ff ff4e 	bl	800cc50 <_malloc_r>
 800cdb4:	4607      	mov	r7, r0
 800cdb6:	2800      	cmp	r0, #0
 800cdb8:	d0ec      	beq.n	800cd94 <_realloc_r+0x1c>
 800cdba:	42b5      	cmp	r5, r6
 800cdbc:	462a      	mov	r2, r5
 800cdbe:	4621      	mov	r1, r4
 800cdc0:	bf28      	it	cs
 800cdc2:	4632      	movcs	r2, r6
 800cdc4:	f000 f878 	bl	800ceb8 <memcpy>
 800cdc8:	4621      	mov	r1, r4
 800cdca:	4640      	mov	r0, r8
 800cdcc:	f000 f882 	bl	800ced4 <_free_r>
 800cdd0:	463c      	mov	r4, r7
 800cdd2:	e7e0      	b.n	800cd96 <_realloc_r+0x1e>

0800cdd4 <memset>:
 800cdd4:	4402      	add	r2, r0
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	4293      	cmp	r3, r2
 800cdda:	d100      	bne.n	800cdde <memset+0xa>
 800cddc:	4770      	bx	lr
 800cdde:	f803 1b01 	strb.w	r1, [r3], #1
 800cde2:	e7f9      	b.n	800cdd8 <memset+0x4>

0800cde4 <strcat>:
 800cde4:	b510      	push	{r4, lr}
 800cde6:	4602      	mov	r2, r0
 800cde8:	7814      	ldrb	r4, [r2, #0]
 800cdea:	4613      	mov	r3, r2
 800cdec:	3201      	adds	r2, #1
 800cdee:	2c00      	cmp	r4, #0
 800cdf0:	d1fa      	bne.n	800cde8 <strcat+0x4>
 800cdf2:	3b01      	subs	r3, #1
 800cdf4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cdf8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cdfc:	2a00      	cmp	r2, #0
 800cdfe:	d1f9      	bne.n	800cdf4 <strcat+0x10>
 800ce00:	bd10      	pop	{r4, pc}

0800ce02 <strrchr>:
 800ce02:	b538      	push	{r3, r4, r5, lr}
 800ce04:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800ce08:	4603      	mov	r3, r0
 800ce0a:	d10e      	bne.n	800ce2a <strrchr+0x28>
 800ce0c:	4621      	mov	r1, r4
 800ce0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce12:	f000 b8b1 	b.w	800cf78 <strchr>
 800ce16:	1c43      	adds	r3, r0, #1
 800ce18:	4605      	mov	r5, r0
 800ce1a:	4621      	mov	r1, r4
 800ce1c:	4618      	mov	r0, r3
 800ce1e:	f000 f8ab 	bl	800cf78 <strchr>
 800ce22:	2800      	cmp	r0, #0
 800ce24:	d1f7      	bne.n	800ce16 <strrchr+0x14>
 800ce26:	4628      	mov	r0, r5
 800ce28:	bd38      	pop	{r3, r4, r5, pc}
 800ce2a:	2500      	movs	r5, #0
 800ce2c:	e7f5      	b.n	800ce1a <strrchr+0x18>
	...

0800ce30 <_sbrk_r>:
 800ce30:	b538      	push	{r3, r4, r5, lr}
 800ce32:	4d06      	ldr	r5, [pc, #24]	@ (800ce4c <_sbrk_r+0x1c>)
 800ce34:	2300      	movs	r3, #0
 800ce36:	4604      	mov	r4, r0
 800ce38:	4608      	mov	r0, r1
 800ce3a:	602b      	str	r3, [r5, #0]
 800ce3c:	f7f6 fc92 	bl	8003764 <_sbrk>
 800ce40:	1c43      	adds	r3, r0, #1
 800ce42:	d102      	bne.n	800ce4a <_sbrk_r+0x1a>
 800ce44:	682b      	ldr	r3, [r5, #0]
 800ce46:	b103      	cbz	r3, 800ce4a <_sbrk_r+0x1a>
 800ce48:	6023      	str	r3, [r4, #0]
 800ce4a:	bd38      	pop	{r3, r4, r5, pc}
 800ce4c:	2000075c 	.word	0x2000075c

0800ce50 <__errno>:
 800ce50:	4b01      	ldr	r3, [pc, #4]	@ (800ce58 <__errno+0x8>)
 800ce52:	6818      	ldr	r0, [r3, #0]
 800ce54:	4770      	bx	lr
 800ce56:	bf00      	nop
 800ce58:	20000018 	.word	0x20000018

0800ce5c <__libc_init_array>:
 800ce5c:	b570      	push	{r4, r5, r6, lr}
 800ce5e:	4d0d      	ldr	r5, [pc, #52]	@ (800ce94 <__libc_init_array+0x38>)
 800ce60:	4c0d      	ldr	r4, [pc, #52]	@ (800ce98 <__libc_init_array+0x3c>)
 800ce62:	1b64      	subs	r4, r4, r5
 800ce64:	10a4      	asrs	r4, r4, #2
 800ce66:	2600      	movs	r6, #0
 800ce68:	42a6      	cmp	r6, r4
 800ce6a:	d109      	bne.n	800ce80 <__libc_init_array+0x24>
 800ce6c:	4d0b      	ldr	r5, [pc, #44]	@ (800ce9c <__libc_init_array+0x40>)
 800ce6e:	4c0c      	ldr	r4, [pc, #48]	@ (800cea0 <__libc_init_array+0x44>)
 800ce70:	f000 f890 	bl	800cf94 <_init>
 800ce74:	1b64      	subs	r4, r4, r5
 800ce76:	10a4      	asrs	r4, r4, #2
 800ce78:	2600      	movs	r6, #0
 800ce7a:	42a6      	cmp	r6, r4
 800ce7c:	d105      	bne.n	800ce8a <__libc_init_array+0x2e>
 800ce7e:	bd70      	pop	{r4, r5, r6, pc}
 800ce80:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce84:	4798      	blx	r3
 800ce86:	3601      	adds	r6, #1
 800ce88:	e7ee      	b.n	800ce68 <__libc_init_array+0xc>
 800ce8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce8e:	4798      	blx	r3
 800ce90:	3601      	adds	r6, #1
 800ce92:	e7f2      	b.n	800ce7a <__libc_init_array+0x1e>
 800ce94:	0800dedc 	.word	0x0800dedc
 800ce98:	0800dedc 	.word	0x0800dedc
 800ce9c:	0800dedc 	.word	0x0800dedc
 800cea0:	0800dee0 	.word	0x0800dee0

0800cea4 <__retarget_lock_acquire_recursive>:
 800cea4:	4770      	bx	lr

0800cea6 <__retarget_lock_release_recursive>:
 800cea6:	4770      	bx	lr

0800cea8 <strcpy>:
 800cea8:	4603      	mov	r3, r0
 800ceaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ceae:	f803 2b01 	strb.w	r2, [r3], #1
 800ceb2:	2a00      	cmp	r2, #0
 800ceb4:	d1f9      	bne.n	800ceaa <strcpy+0x2>
 800ceb6:	4770      	bx	lr

0800ceb8 <memcpy>:
 800ceb8:	440a      	add	r2, r1
 800ceba:	4291      	cmp	r1, r2
 800cebc:	f100 33ff 	add.w	r3, r0, #4294967295
 800cec0:	d100      	bne.n	800cec4 <memcpy+0xc>
 800cec2:	4770      	bx	lr
 800cec4:	b510      	push	{r4, lr}
 800cec6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ceca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cece:	4291      	cmp	r1, r2
 800ced0:	d1f9      	bne.n	800cec6 <memcpy+0xe>
 800ced2:	bd10      	pop	{r4, pc}

0800ced4 <_free_r>:
 800ced4:	b538      	push	{r3, r4, r5, lr}
 800ced6:	4605      	mov	r5, r0
 800ced8:	2900      	cmp	r1, #0
 800ceda:	d041      	beq.n	800cf60 <_free_r+0x8c>
 800cedc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cee0:	1f0c      	subs	r4, r1, #4
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	bfb8      	it	lt
 800cee6:	18e4      	addlt	r4, r4, r3
 800cee8:	f7ff ff32 	bl	800cd50 <__malloc_lock>
 800ceec:	4a1d      	ldr	r2, [pc, #116]	@ (800cf64 <_free_r+0x90>)
 800ceee:	6813      	ldr	r3, [r2, #0]
 800cef0:	b933      	cbnz	r3, 800cf00 <_free_r+0x2c>
 800cef2:	6063      	str	r3, [r4, #4]
 800cef4:	6014      	str	r4, [r2, #0]
 800cef6:	4628      	mov	r0, r5
 800cef8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cefc:	f7ff bf2e 	b.w	800cd5c <__malloc_unlock>
 800cf00:	42a3      	cmp	r3, r4
 800cf02:	d908      	bls.n	800cf16 <_free_r+0x42>
 800cf04:	6820      	ldr	r0, [r4, #0]
 800cf06:	1821      	adds	r1, r4, r0
 800cf08:	428b      	cmp	r3, r1
 800cf0a:	bf01      	itttt	eq
 800cf0c:	6819      	ldreq	r1, [r3, #0]
 800cf0e:	685b      	ldreq	r3, [r3, #4]
 800cf10:	1809      	addeq	r1, r1, r0
 800cf12:	6021      	streq	r1, [r4, #0]
 800cf14:	e7ed      	b.n	800cef2 <_free_r+0x1e>
 800cf16:	461a      	mov	r2, r3
 800cf18:	685b      	ldr	r3, [r3, #4]
 800cf1a:	b10b      	cbz	r3, 800cf20 <_free_r+0x4c>
 800cf1c:	42a3      	cmp	r3, r4
 800cf1e:	d9fa      	bls.n	800cf16 <_free_r+0x42>
 800cf20:	6811      	ldr	r1, [r2, #0]
 800cf22:	1850      	adds	r0, r2, r1
 800cf24:	42a0      	cmp	r0, r4
 800cf26:	d10b      	bne.n	800cf40 <_free_r+0x6c>
 800cf28:	6820      	ldr	r0, [r4, #0]
 800cf2a:	4401      	add	r1, r0
 800cf2c:	1850      	adds	r0, r2, r1
 800cf2e:	4283      	cmp	r3, r0
 800cf30:	6011      	str	r1, [r2, #0]
 800cf32:	d1e0      	bne.n	800cef6 <_free_r+0x22>
 800cf34:	6818      	ldr	r0, [r3, #0]
 800cf36:	685b      	ldr	r3, [r3, #4]
 800cf38:	6053      	str	r3, [r2, #4]
 800cf3a:	4408      	add	r0, r1
 800cf3c:	6010      	str	r0, [r2, #0]
 800cf3e:	e7da      	b.n	800cef6 <_free_r+0x22>
 800cf40:	d902      	bls.n	800cf48 <_free_r+0x74>
 800cf42:	230c      	movs	r3, #12
 800cf44:	602b      	str	r3, [r5, #0]
 800cf46:	e7d6      	b.n	800cef6 <_free_r+0x22>
 800cf48:	6820      	ldr	r0, [r4, #0]
 800cf4a:	1821      	adds	r1, r4, r0
 800cf4c:	428b      	cmp	r3, r1
 800cf4e:	bf04      	itt	eq
 800cf50:	6819      	ldreq	r1, [r3, #0]
 800cf52:	685b      	ldreq	r3, [r3, #4]
 800cf54:	6063      	str	r3, [r4, #4]
 800cf56:	bf04      	itt	eq
 800cf58:	1809      	addeq	r1, r1, r0
 800cf5a:	6021      	streq	r1, [r4, #0]
 800cf5c:	6054      	str	r4, [r2, #4]
 800cf5e:	e7ca      	b.n	800cef6 <_free_r+0x22>
 800cf60:	bd38      	pop	{r3, r4, r5, pc}
 800cf62:	bf00      	nop
 800cf64:	20000620 	.word	0x20000620

0800cf68 <_malloc_usable_size_r>:
 800cf68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf6c:	1f18      	subs	r0, r3, #4
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	bfbc      	itt	lt
 800cf72:	580b      	ldrlt	r3, [r1, r0]
 800cf74:	18c0      	addlt	r0, r0, r3
 800cf76:	4770      	bx	lr

0800cf78 <strchr>:
 800cf78:	b2c9      	uxtb	r1, r1
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf82:	b112      	cbz	r2, 800cf8a <strchr+0x12>
 800cf84:	428a      	cmp	r2, r1
 800cf86:	d1f9      	bne.n	800cf7c <strchr+0x4>
 800cf88:	4770      	bx	lr
 800cf8a:	2900      	cmp	r1, #0
 800cf8c:	bf18      	it	ne
 800cf8e:	2000      	movne	r0, #0
 800cf90:	4770      	bx	lr
	...

0800cf94 <_init>:
 800cf94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf96:	bf00      	nop
 800cf98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf9a:	bc08      	pop	{r3}
 800cf9c:	469e      	mov	lr, r3
 800cf9e:	4770      	bx	lr

0800cfa0 <_fini>:
 800cfa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfa2:	bf00      	nop
 800cfa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfa6:	bc08      	pop	{r3}
 800cfa8:	469e      	mov	lr, r3
 800cfaa:	4770      	bx	lr
