

================================================================
== Vivado HLS Report for 'fill_n'
================================================================
* Date:           Thu May 22 20:21:38 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.254 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      129|      129| 1.290 us | 1.290 us |  129|  129|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      128|      128|         1|          -|          -|   128|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (1.76ns)   --->   "br label %1" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798]   --->   Operation 3 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "%p_0_rec_i = phi i8 [ 0, %0 ], [ %add_ln762, %2 ]" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798]   --->   Operation 4 'phi' 'p_0_rec_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%p_0_rec_i_cast = zext i8 %p_0_rec_i to i64" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798]   --->   Operation 5 'zext' 'p_0_rec_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%p_first_addr = getelementptr [128 x float]* %p_first, i64 0, i64 %p_0_rec_i_cast" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798]   --->   Operation 6 'getelementptr' 'p_first_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.55ns)   --->   "%icmp_ln762 = icmp eq i8 %p_0_rec_i, -128" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798]   --->   Operation 8 'icmp' 'icmp_ln762' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (1.91ns)   --->   "%add_ln762 = add i8 %p_0_rec_i, 1" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798]   --->   Operation 9 'add' 'add_ln762' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln762, label %"__fill_n_a<float*, int, double>.exit", label %2" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %p_first_addr, align 4" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798]   --->   Operation 11 'store' <Predicate = (!icmp_ln762)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br label %1" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798]   --->   Operation 12 'br' <Predicate = (!icmp_ln762)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 13 'ret' <Predicate = (icmp_ln762)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_first]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln762       (br               ) [ 011]
p_0_rec_i      (phi              ) [ 001]
p_0_rec_i_cast (zext             ) [ 000]
p_first_addr   (getelementptr    ) [ 000]
empty          (speclooptripcount) [ 000]
icmp_ln762     (icmp             ) [ 001]
add_ln762      (add              ) [ 011]
br_ln762       (br               ) [ 000]
store_ln763    (store            ) [ 000]
br_ln762       (br               ) [ 011]
ret_ln0        (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_first">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_first"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="p_first_addr_gep_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="32" slack="0"/>
<pin id="18" dir="0" index="1" bw="1" slack="0"/>
<pin id="19" dir="0" index="2" bw="8" slack="0"/>
<pin id="20" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_first_addr/2 "/>
</bind>
</comp>

<comp id="23" class="1004" name="store_ln763_access_fu_23">
<pin_list>
<pin id="24" dir="0" index="0" bw="7" slack="0"/>
<pin id="25" dir="0" index="1" bw="32" slack="0"/>
<pin id="26" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="27" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln763/2 "/>
</bind>
</comp>

<comp id="30" class="1005" name="p_0_rec_i_reg_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="1"/>
<pin id="32" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i (phireg) "/>
</bind>
</comp>

<comp id="34" class="1004" name="p_0_rec_i_phi_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="1"/>
<pin id="36" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="37" dir="0" index="2" bw="8" slack="0"/>
<pin id="38" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="p_0_rec_i_cast_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="8" slack="0"/>
<pin id="43" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_i_cast/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="icmp_ln762_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln762/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="add_ln762_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln762/2 "/>
</bind>
</comp>

<comp id="61" class="1005" name="add_ln762_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln762 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="0" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="22"><net_src comp="4" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="28"><net_src comp="14" pin="0"/><net_sink comp="23" pin=1"/></net>

<net id="29"><net_src comp="16" pin="3"/><net_sink comp="23" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="40"><net_src comp="30" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="44"><net_src comp="34" pin="4"/><net_sink comp="41" pin=0"/></net>

<net id="45"><net_src comp="41" pin="1"/><net_sink comp="16" pin=2"/></net>

<net id="50"><net_src comp="34" pin="4"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="34" pin="4"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="34" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_first | {2 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		p_0_rec_i_cast : 1
		p_first_addr : 2
		icmp_ln762 : 1
		add_ln762 : 1
		br_ln762 : 2
		store_ln763 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |    add_ln762_fu_52   |    0    |    15   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln762_fu_46   |    0    |    11   |
|----------|----------------------|---------|---------|
|   zext   | p_0_rec_i_cast_fu_41 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    26   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|add_ln762_reg_61|    8   |
|p_0_rec_i_reg_30|    8   |
+----------------+--------+
|      Total     |   16   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   16   |    -   |
+-----------+--------+--------+
|   Total   |   16   |   26   |
+-----------+--------+--------+
