INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/aFIFO/aFIFO.sim/sim_1/impl/func/xsim/aFIFO_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/TB/aFIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO_tb
