@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_notrv_test\onelane_notrv_test.v":9:7:9:24|Found compile point of type hard on View view:work.OneLane_NoTRV_test(verilog) 
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_transciever\onelane_transciever.v":9:7:9:25|Found compile point of type hard on View view:work.OneLane_Transciever_OneLane_Transciever_0_0(verilog) 
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_transciever\onelane_transciever.v":9:7:9:25|Found compile point of type hard on View view:work.OneLane_Transciever_OneLane_Transciever_0(verilog) 
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\top\top.v":9:7:9:9|Old database up-to-date, remapping Compile point view:work.Top(verilog) unnecessary 
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_transciever\onelane_transciever.v":9:7:9:25|Old database up-to-date, remapping Compile point view:work.OneLane_Transciever_OneLane_Transciever_0_0(verilog) unnecessary 
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_transciever\onelane_transciever.v":9:7:9:25|Old database up-to-date, remapping Compile point view:work.OneLane_Transciever_OneLane_Transciever_0(verilog) unnecessary 
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_notrv_test\onelane_notrv_test.v":9:7:9:24|Old database up-to-date, remapping Compile point view:work.OneLane_NoTRV_test(verilog) unnecessary 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 6.67ns 
@N: MT615 |Found clock DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 6.67ns 
@N: MT615 |Found clock DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 6.67ns 
@N: MT615 |Found clock DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 6.67ns 
@N: MT615 |Found clock FTDI_CLK with period 10.00ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
