#[doc = "Register `APB1EN` reader"]
pub type R = crate::R<Apb1enSpec>;
#[doc = "Register `APB1EN` writer"]
pub type W = crate::W<Apb1enSpec>;
#[doc = "Field `TMR2EN` reader - Timer2 clock enable"]
pub type Tmr2enR = crate::BitReader;
#[doc = "Field `TMR2EN` writer - Timer2 clock enable"]
pub type Tmr2enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TMR3EN` reader - Timer3 clock enable"]
pub type Tmr3enR = crate::BitReader;
#[doc = "Field `TMR3EN` writer - Timer3 clock enable"]
pub type Tmr3enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TMR4EN` reader - Timer4 clock enable"]
pub type Tmr4enR = crate::BitReader;
#[doc = "Field `TMR4EN` writer - Timer4 clock enable"]
pub type Tmr4enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TMR5EN` reader - Timer5 clock enable"]
pub type Tmr5enR = crate::BitReader;
#[doc = "Field `TMR5EN` writer - Timer5 clock enable"]
pub type Tmr5enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TMR6EN` reader - Timer6 clock enable"]
pub type Tmr6enR = crate::BitReader;
#[doc = "Field `TMR6EN` writer - Timer6 clock enable"]
pub type Tmr6enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TMR7EN` reader - Timer7 clock enable"]
pub type Tmr7enR = crate::BitReader;
#[doc = "Field `TMR7EN` writer - Timer7 clock enable"]
pub type Tmr7enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TMR12EN` reader - Timer12 clock enable"]
pub type Tmr12enR = crate::BitReader;
#[doc = "Field `TMR12EN` writer - Timer12 clock enable"]
pub type Tmr12enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TMR13EN` reader - Timer13 clock enable"]
pub type Tmr13enR = crate::BitReader;
#[doc = "Field `TMR13EN` writer - Timer13 clock enable"]
pub type Tmr13enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TMR14EN` reader - Timer14 clock enable"]
pub type Tmr14enR = crate::BitReader;
#[doc = "Field `TMR14EN` writer - Timer14 clock enable"]
pub type Tmr14enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `WWDTEN` reader - WWDT clock enable"]
pub type WwdtenR = crate::BitReader;
#[doc = "Field `WWDTEN` writer - WWDT clock enable"]
pub type WwdtenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SPI2EN` reader - SPI2 clock enable"]
pub type Spi2enR = crate::BitReader;
#[doc = "Field `SPI2EN` writer - SPI2 clock enable"]
pub type Spi2enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SPI3EN` reader - SPI3 clock enable"]
pub type Spi3enR = crate::BitReader;
#[doc = "Field `SPI3EN` writer - SPI3 clock enable"]
pub type Spi3enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `USART2EN` reader - USART2 clock enable"]
pub type Usart2enR = crate::BitReader;
#[doc = "Field `USART2EN` writer - USART2 clock enable"]
pub type Usart2enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `USART3EN` reader - USART3 clock enable"]
pub type Usart3enR = crate::BitReader;
#[doc = "Field `USART3EN` writer - USART3 clock enable"]
pub type Usart3enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `UART4EN` reader - UART4 clock enable"]
pub type Uart4enR = crate::BitReader;
#[doc = "Field `UART4EN` writer - UART4 clock enable"]
pub type Uart4enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `UART5EN` reader - UART5 clock enable"]
pub type Uart5enR = crate::BitReader;
#[doc = "Field `UART5EN` writer - UART5 clock enable"]
pub type Uart5enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `I2C1EN` reader - I2C1 clock enable"]
pub type I2c1enR = crate::BitReader;
#[doc = "Field `I2C1EN` writer - I2C1 clock enable"]
pub type I2c1enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `I2C2EN` reader - I2C2 clock enable"]
pub type I2c2enR = crate::BitReader;
#[doc = "Field `I2C2EN` writer - I2C2 clock enable"]
pub type I2c2enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `I2C3EN` reader - I2C3 clock enable"]
pub type I2c3enR = crate::BitReader;
#[doc = "Field `I2C3EN` writer - I2C3 clock enable"]
pub type I2c3enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CAN1EN` reader - CAN1 clock enable"]
pub type Can1enR = crate::BitReader;
#[doc = "Field `CAN1EN` writer - CAN1 clock enable"]
pub type Can1enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CAN2EN` reader - CAN2 clock enable"]
pub type Can2enR = crate::BitReader;
#[doc = "Field `CAN2EN` writer - CAN2 clock enable"]
pub type Can2enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PWCEN` reader - PWC clock enable"]
pub type PwcenR = crate::BitReader;
#[doc = "Field `PWCEN` writer - PWC clock enable"]
pub type PwcenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DACEN` reader - DAC clock enable"]
pub type DacenR = crate::BitReader;
#[doc = "Field `DACEN` writer - DAC clock enable"]
pub type DacenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `UART7EN` reader - UART7 clock enable"]
pub type Uart7enR = crate::BitReader;
#[doc = "Field `UART7EN` writer - UART7 clock enable"]
pub type Uart7enW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `UART8EN` reader - UART8 clock enable"]
pub type Uart8enR = crate::BitReader;
#[doc = "Field `UART8EN` writer - UART8 clock enable"]
pub type Uart8enW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Timer2 clock enable"]
    #[inline(always)]
    pub fn tmr2en(&self) -> Tmr2enR {
        Tmr2enR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Timer3 clock enable"]
    #[inline(always)]
    pub fn tmr3en(&self) -> Tmr3enR {
        Tmr3enR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Timer4 clock enable"]
    #[inline(always)]
    pub fn tmr4en(&self) -> Tmr4enR {
        Tmr4enR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Timer5 clock enable"]
    #[inline(always)]
    pub fn tmr5en(&self) -> Tmr5enR {
        Tmr5enR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Timer6 clock enable"]
    #[inline(always)]
    pub fn tmr6en(&self) -> Tmr6enR {
        Tmr6enR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Timer7 clock enable"]
    #[inline(always)]
    pub fn tmr7en(&self) -> Tmr7enR {
        Tmr7enR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Timer12 clock enable"]
    #[inline(always)]
    pub fn tmr12en(&self) -> Tmr12enR {
        Tmr12enR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Timer13 clock enable"]
    #[inline(always)]
    pub fn tmr13en(&self) -> Tmr13enR {
        Tmr13enR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Timer14 clock enable"]
    #[inline(always)]
    pub fn tmr14en(&self) -> Tmr14enR {
        Tmr14enR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 11 - WWDT clock enable"]
    #[inline(always)]
    pub fn wwdten(&self) -> WwdtenR {
        WwdtenR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 14 - SPI2 clock enable"]
    #[inline(always)]
    pub fn spi2en(&self) -> Spi2enR {
        Spi2enR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - SPI3 clock enable"]
    #[inline(always)]
    pub fn spi3en(&self) -> Spi3enR {
        Spi3enR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 17 - USART2 clock enable"]
    #[inline(always)]
    pub fn usart2en(&self) -> Usart2enR {
        Usart2enR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - USART3 clock enable"]
    #[inline(always)]
    pub fn usart3en(&self) -> Usart3enR {
        Usart3enR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - UART4 clock enable"]
    #[inline(always)]
    pub fn uart4en(&self) -> Uart4enR {
        Uart4enR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - UART5 clock enable"]
    #[inline(always)]
    pub fn uart5en(&self) -> Uart5enR {
        Uart5enR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - I2C1 clock enable"]
    #[inline(always)]
    pub fn i2c1en(&self) -> I2c1enR {
        I2c1enR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - I2C2 clock enable"]
    #[inline(always)]
    pub fn i2c2en(&self) -> I2c2enR {
        I2c2enR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - I2C3 clock enable"]
    #[inline(always)]
    pub fn i2c3en(&self) -> I2c3enR {
        I2c3enR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 25 - CAN1 clock enable"]
    #[inline(always)]
    pub fn can1en(&self) -> Can1enR {
        Can1enR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - CAN2 clock enable"]
    #[inline(always)]
    pub fn can2en(&self) -> Can2enR {
        Can2enR::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 28 - PWC clock enable"]
    #[inline(always)]
    pub fn pwcen(&self) -> PwcenR {
        PwcenR::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - DAC clock enable"]
    #[inline(always)]
    pub fn dacen(&self) -> DacenR {
        DacenR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - UART7 clock enable"]
    #[inline(always)]
    pub fn uart7en(&self) -> Uart7enR {
        Uart7enR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - UART8 clock enable"]
    #[inline(always)]
    pub fn uart8en(&self) -> Uart8enR {
        Uart8enR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("APB1EN")
            .field("tmr2en", &self.tmr2en())
            .field("tmr3en", &self.tmr3en())
            .field("tmr4en", &self.tmr4en())
            .field("tmr5en", &self.tmr5en())
            .field("tmr6en", &self.tmr6en())
            .field("tmr7en", &self.tmr7en())
            .field("tmr12en", &self.tmr12en())
            .field("tmr13en", &self.tmr13en())
            .field("tmr14en", &self.tmr14en())
            .field("wwdten", &self.wwdten())
            .field("spi2en", &self.spi2en())
            .field("spi3en", &self.spi3en())
            .field("usart2en", &self.usart2en())
            .field("usart3en", &self.usart3en())
            .field("uart4en", &self.uart4en())
            .field("uart5en", &self.uart5en())
            .field("i2c1en", &self.i2c1en())
            .field("i2c2en", &self.i2c2en())
            .field("i2c3en", &self.i2c3en())
            .field("can1en", &self.can1en())
            .field("can2en", &self.can2en())
            .field("pwcen", &self.pwcen())
            .field("dacen", &self.dacen())
            .field("uart7en", &self.uart7en())
            .field("uart8en", &self.uart8en())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - Timer2 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn tmr2en(&mut self) -> Tmr2enW<Apb1enSpec> {
        Tmr2enW::new(self, 0)
    }
    #[doc = "Bit 1 - Timer3 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn tmr3en(&mut self) -> Tmr3enW<Apb1enSpec> {
        Tmr3enW::new(self, 1)
    }
    #[doc = "Bit 2 - Timer4 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn tmr4en(&mut self) -> Tmr4enW<Apb1enSpec> {
        Tmr4enW::new(self, 2)
    }
    #[doc = "Bit 3 - Timer5 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn tmr5en(&mut self) -> Tmr5enW<Apb1enSpec> {
        Tmr5enW::new(self, 3)
    }
    #[doc = "Bit 4 - Timer6 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn tmr6en(&mut self) -> Tmr6enW<Apb1enSpec> {
        Tmr6enW::new(self, 4)
    }
    #[doc = "Bit 5 - Timer7 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn tmr7en(&mut self) -> Tmr7enW<Apb1enSpec> {
        Tmr7enW::new(self, 5)
    }
    #[doc = "Bit 6 - Timer12 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn tmr12en(&mut self) -> Tmr12enW<Apb1enSpec> {
        Tmr12enW::new(self, 6)
    }
    #[doc = "Bit 7 - Timer13 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn tmr13en(&mut self) -> Tmr13enW<Apb1enSpec> {
        Tmr13enW::new(self, 7)
    }
    #[doc = "Bit 8 - Timer14 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn tmr14en(&mut self) -> Tmr14enW<Apb1enSpec> {
        Tmr14enW::new(self, 8)
    }
    #[doc = "Bit 11 - WWDT clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn wwdten(&mut self) -> WwdtenW<Apb1enSpec> {
        WwdtenW::new(self, 11)
    }
    #[doc = "Bit 14 - SPI2 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn spi2en(&mut self) -> Spi2enW<Apb1enSpec> {
        Spi2enW::new(self, 14)
    }
    #[doc = "Bit 15 - SPI3 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn spi3en(&mut self) -> Spi3enW<Apb1enSpec> {
        Spi3enW::new(self, 15)
    }
    #[doc = "Bit 17 - USART2 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn usart2en(&mut self) -> Usart2enW<Apb1enSpec> {
        Usart2enW::new(self, 17)
    }
    #[doc = "Bit 18 - USART3 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn usart3en(&mut self) -> Usart3enW<Apb1enSpec> {
        Usart3enW::new(self, 18)
    }
    #[doc = "Bit 19 - UART4 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn uart4en(&mut self) -> Uart4enW<Apb1enSpec> {
        Uart4enW::new(self, 19)
    }
    #[doc = "Bit 20 - UART5 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn uart5en(&mut self) -> Uart5enW<Apb1enSpec> {
        Uart5enW::new(self, 20)
    }
    #[doc = "Bit 21 - I2C1 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn i2c1en(&mut self) -> I2c1enW<Apb1enSpec> {
        I2c1enW::new(self, 21)
    }
    #[doc = "Bit 22 - I2C2 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn i2c2en(&mut self) -> I2c2enW<Apb1enSpec> {
        I2c2enW::new(self, 22)
    }
    #[doc = "Bit 23 - I2C3 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn i2c3en(&mut self) -> I2c3enW<Apb1enSpec> {
        I2c3enW::new(self, 23)
    }
    #[doc = "Bit 25 - CAN1 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn can1en(&mut self) -> Can1enW<Apb1enSpec> {
        Can1enW::new(self, 25)
    }
    #[doc = "Bit 26 - CAN2 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn can2en(&mut self) -> Can2enW<Apb1enSpec> {
        Can2enW::new(self, 26)
    }
    #[doc = "Bit 28 - PWC clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn pwcen(&mut self) -> PwcenW<Apb1enSpec> {
        PwcenW::new(self, 28)
    }
    #[doc = "Bit 29 - DAC clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn dacen(&mut self) -> DacenW<Apb1enSpec> {
        DacenW::new(self, 29)
    }
    #[doc = "Bit 30 - UART7 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn uart7en(&mut self) -> Uart7enW<Apb1enSpec> {
        Uart7enW::new(self, 30)
    }
    #[doc = "Bit 31 - UART8 clock enable"]
    #[inline(always)]
    #[must_use]
    pub fn uart8en(&mut self) -> Uart8enW<Apb1enSpec> {
        Uart8enW::new(self, 31)
    }
}
#[doc = "APB1 peripheral clock enable register (CRM_APB1EN)\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`apb1en::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`apb1en::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Apb1enSpec;
impl crate::RegisterSpec for Apb1enSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`apb1en::R`](R) reader structure"]
impl crate::Readable for Apb1enSpec {}
#[doc = "`write(|w| ..)` method takes [`apb1en::W`](W) writer structure"]
impl crate::Writable for Apb1enSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets APB1EN to value 0"]
impl crate::Resettable for Apb1enSpec {
    const RESET_VALUE: u32 = 0;
}
