Testig ,,,,,,,,,,
,,,,,,,,,,
Reg Values,reg1 ,b1111111111111111,,,,,,,,
,reg3,b0000000000000001,,,,,,,,
,,,,,,,,,,
Instruction Order,,,,,,,,,,
1,,,,,,,,,,
,ADD ,r1,r3,r6,mem[0] <= 16'b0000001011110000; ,// ADD,,,,
,NDU,r1,r3,r5,mem[1] <= 16'b0010001011101000;,// NDU,,,,
,ADC,r1,r3,r4,mem[2] <= 16'b0000001011100010;,// ADC,,,,
,NDZ,r1,r3,r2,mem[3] <= 16'b0010001011010001;,// NDZ,,,,
,ADI,r3,r1,b110000,mem[4] <= 16'b0001001011110000;,// ADI,,,,
,,,,,,,,,,
2,,,,,,,,,,
,BEQ,r1,r3,b000010,mem[0] <= 16'b1100001011000010;,// BEQ,,,,
,LHI,r1,b101101001,,mem[1] <= 16'b0011001101101001; ,// LHI,,,,
,SW,r1,r3,b000011,mem[2] <= 16'b0101001011000011;,// SW,,,,
,LW,r2,r3,b000011,mem[3] <= 16'b0100010011000011;,// LW,,,,
,,,,,,,,,,
3,JAL,R0,b000000011,,mem[0] <= 16'b1000000000000011; ,// JAL,,,,
,ADC,r1,r3,r4,mem[1] <= 16'b0000001011100010;,// ADC,,,,
,NDU,r1,r3,r5,mem[2] <= 16'b0010001011101000;,// NDU,,,,
,NDZ,r1,r3,r2,mem[3] <= 16'b0010001011010001;,// NDZ,,,,
,ADI,r3,r1,b110000,mem[4] <= 16'b0001001011110000;,// ADI,,,,
,,,,,,,,,,
4,JLR,r0,r2,,mem[0] <= 16'b1001000010000000; ,// JLR,,,,
,ADC,r1,r3,r4,mem[1] <= 16'b0000001011100010;,// ADC,,,mem[1] <= 16'b0000001011100010;,// ADC
,NDU,r1,r3,r5,mem[2] <= 16'b0010001011101000;,// NDU,,,mem[2] <= 16'b0010001011101000;,// NDU
,,,,,,,,,mem[3] <= 16'b0010001011010001;,// NDZ
5,LM,R0,b01100100,,mem[0] <= 16'b0110000001100100; ,// LM,,,,
,,,,,mem[1] <= 16'b0000001011100000;,// ADD,,,mem[1] <= 16'b0000001011100000;,// ADD
,,,,,,,,,,
,,,,,mem[2] <= 16'd1;,,,,mem[2] <= 16'd1;,// NDU
,,,,,mem[3] <= 16'd2;,,,,mem[3] <= 16'd2;,// NDZ
,,,,,mem[4] <= 16'd3;,,,,mem[4] <= 16'd3;,// ADI
,,,,,mem[5] <= 16'd4;,,,,mem[5] <= 16'd4;,// ADC
,,,,,mem[6] <= 16'd5;,,,,mem[6] <= 16'd5;,// NDU
,,,,,mem[7] <= 16'd6;,,,,mem[7] <= 16'd6;,// NDZ
,,,,,mem[8] <= 16'd7;,,,,mem[8] <= 16'd7;,// ADI
,,,,,mem[9] <= 16'd8;,,,,mem[9] <= 16'd8;,// ADI
,,,,,,,,,,
6,mem[0] <= 16'b0111000001100100; // SM,,,,,,,,,
,,,,,mem[1] <= 16'b0000001011100000;,// ADD,,,,