/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_1_12z = ~celloutsig_1_4z;
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_1z) & (in_data[53] | celloutsig_0_3z));
  always_ff @(posedge clkin_data[32], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 14'h0000;
    else _00_ <= in_data[78:65];
  assign celloutsig_0_9z = { _00_[5:0], celloutsig_0_3z, celloutsig_0_6z } == { _00_[2], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[140:133] == in_data[121:114];
  assign celloutsig_1_3z = { in_data[129:125], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } == { in_data[177:171], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[106:104] == { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_11z } == { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_0_3z = { in_data[23:0], celloutsig_0_1z, celloutsig_0_0z } >= { in_data[42:21], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = ! in_data[57:46];
  assign celloutsig_1_2z = { in_data[189:183], celloutsig_1_1z, celloutsig_1_0z } < { in_data[191:186], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z } < { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z } < { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_16z[12:9], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z } < { celloutsig_1_9z[2:1], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_8z = celloutsig_0_3z & ~(celloutsig_0_6z);
  assign celloutsig_1_18z = celloutsig_1_11z & ~(celloutsig_1_11z);
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_16z = { in_data[183:177], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_5z } * { in_data[156:148], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_1_10z = ~^ in_data[137:127];
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z } << { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_1z = ~((in_data[10] & celloutsig_0_0z) | in_data[5]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_2z);
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_2z) | celloutsig_1_7z[1]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_2z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_2z = { in_data[54], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
