<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2419</identifier><datestamp>2013-11-09T05:54:38Z</datestamp><dc:title>Benchmarking the device performance at SUB 22 NM node technologies using an SOC framework</dc:title><dc:creator>SHRIVASTAVA, M</dc:creator><dc:creator>VERMA, B</dc:creator><dc:creator>BAGHINI, MS</dc:creator><dc:creator>RUSS, C</dc:creator><dc:creator>SHARMA, DK</dc:creator><dc:creator>GOSSNER, H</dc:creator><dc:creator>RAO, VR</dc:creator><dc:description>For the first time this paper makes an attempt at predicting the System-on-Chip (SoC) performance (i.e. logic, SRAM, ESD and I/O) of various sub 20 nm channel length planar and non-planar SOI devices using extensive &amp; well calibrated 3D device and mixed-mode TCAD simulations. It has been shown that the non-planar devices such as FinFETs are not the ideal choice for SoC applications and perform poorly in comparison to the Ultra thin body (UTB) planar SOT MOSFETs. We further show different strategies to optimize the planar UTB MOSFETs for improved ESD robustness and I/O performance.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-25T15:59:18Z</dc:date><dc:date>2011-12-15T09:12:00Z</dc:date><dc:date>2011-10-25T15:59:18Z</dc:date><dc:date>2011-12-15T09:12:00Z</dc:date><dc:date>2009</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING,471-474</dc:identifier><dc:identifier>978-1-4244-5639-0</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15761</dc:identifier><dc:identifier>http://hdl.handle.net/100/2419</dc:identifier><dc:source>IEEE International Electron Devices Meeting (IEDM 2009),Baltimore, MD,DEC 07-09, 2009</dc:source><dc:language>English</dc:language></oai_dc:dc>