# pipelined-floating-point-processor
Verilog implementation of a five-stage floating point pipelined processor based on the PinKY instruction set. This implementation is able to handle conditional and dependencies as well as jumps
