<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>llvm-rtdyld - manual page for llvm-rtdyld 11</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/jammy/+package/llvm-11">llvm-11_11.1.0-6_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       llvm-rtdyld - manual page for llvm-rtdyld 11

</pre><h4><b>DESCRIPTION</b></h4><pre>
       OVERVIEW: llvm MC-JIT tool

       USAGE: llvm-rtdyld [options] &lt;input files&gt; <b>--args</b> &lt;program arguments&gt;...

       OPTIONS:

       Color Options:

       <b>--color</b>                                            - Use colors in output (default=autodetect)

       General options:

       <b>--aarch64-neon-syntax=</b>&lt;value&gt;                       -  Choose  style  of  NEON  code to emit from AArch64
              backend:

       =generic
              -   Emit generic NEON assembly

       =apple -   Emit Apple-style NEON assembly

       <b>--amdgpu-bypass-slow-div</b>                           - Skip 64-bit divide for dynamic 32-bit values

       <b>--amdgpu-disable-loop-alignment</b>                    - Do not align and prefetch loops

       <b>--amdgpu-disable-power-sched</b>                       - Disable scheduling to minimize mAI power bursts

       <b>--amdgpu-dpp-combine</b>                               - Enable DPP combiner

       <b>--amdgpu-dump-hsa-metadata</b>                         - Dump AMDGPU HSA Metadata

       <b>--amdgpu-enable-global-sgpr-addr</b>                   - Enable  use  of  SGPR  regs  for  GLOBAL  LOAD/STORE
              instructions

       <b>--amdgpu-enable-merge-m0</b>                           - Merge and hoist M0 initializations

       <b>--amdgpu-promote-alloca-to-vector-limit=</b>&lt;uint&gt;      -  Maximum  byte  size  to consider promote alloca to
              vector

       <b>--amdgpu-reserve-vgpr-for-sgpr-spill</b>               - Allocates one VGPR for future SGPR Spill

       <b>--amdgpu-sdwa-peephole</b>                             - Enable SDWA peepholer

       <b>--amdgpu-verify-hsa-metadata</b>                       - Verify AMDGPU HSA Metadata

       <b>--amdgpu-vgpr-index-mode</b>                           - Use GPR indexing mode instead of movrel  for  vector
              indexing

       <b>--args</b> &lt;string&gt;...                                 - &lt;program arguments&gt;...

       <b>--arm-add-build-attributes</b>                         -

       <b>--arm-implicit-it=</b>&lt;value&gt;                           -  Allow  conditional  instructions outdside of an IT
              block

       =always
              -   Accept in both ISAs, emit implicit ITs in Thumb

       =never -   Warn in ARM, reject in Thumb

       =arm   -   Accept in ARM, reject in Thumb

       =thumb -   Warn in ARM, emit implicit ITs in Thumb

       <b>--atomic-counter-update-promoted</b>                   - Do counter update using atomic fetch add
              for promoted counters only

       <b>--atomic-first-counter</b>                             - Use atomic fetch add for first counter in a function
              (usually the entry counter)

       <b>--bounds-checking-single-trap</b>                      - Use one trap block per function

       <b>--cfg-hide-deoptimize-paths</b>                        -

       <b>--cfg-hide-unreachable-paths</b>                       -

       <b>--check=</b>&lt;string&gt;                                   - File containing RuntimeDyld verifier checks.

       <b>--cost-kind=</b>&lt;value&gt;                                - Target cost kind

       =throughput
              -   Reciprocal throughput

       =latency
              -   Instruction latency

       =code-size
              -   Code size

       <b>--cvp-dont-add-nowrap-flags</b>                        -

       <b>--debugify-level=</b>&lt;value&gt;                           - Kind of debug info to add

       =locations
              -   Locations only

       =location+variables
              -   Locations and Variables

       <b>--debugify-quiet</b>                                   - Suppress verbose debugify output

       <b>--disable-promote-alloca-to-lds</b>                    - Disable promote alloca to LDS

       <b>--disable-promote-alloca-to-vector</b>                 - Disable promote alloca to vector

       <b>--do-counter-promotion</b>                             - Do counter register promotion

       <b>--dylib=</b>&lt;string&gt;                                   - Add library.

       <b>--emscripten-cxx-exceptions-allowed=</b>&lt;string&gt;       - The list of function names in which Emscripten-style
              exception handling is enabled (see emscripten EMSCRIPTEN_CATCHING_ALLOWED options)

       <b>--enable-cse-in-irtranslator</b>                       - Should enable CSE in irtranslator

       <b>--enable-cse-in-legalizer</b>                          - Should enable CSE in Legalizer

       <b>--enable-emscripten-cxx-exceptions</b>                 - WebAssembly Emscripten-style exception handling

       <b>--enable-emscripten-sjlj</b>                           - WebAssembly Emscripten-style setjmp/longjmp handling

       <b>--enable-gvn-hoist</b>                                 - Enable the GVN hoisting pass (default = off)

       <b>--enable-gvn-memdep</b>                                -

       <b>--enable-gvn-sink</b>                                  - Enable the GVN sinking pass (default = off)

       <b>--enable-load-in-loop-pre</b>                          -

       <b>--enable-load-pre</b>                                  -

       <b>--enable-loop-simplifycfg-term-folding</b>             -

       <b>--enable-name-compression</b>                          - Enable name/filename string compression

       <b>--entry=</b>&lt;string&gt;                                   - Function to call as entry point.

       <b>--gpsize=</b>&lt;uint&gt;                                    - Global Pointer Addressing Size.
              The default size is 8.

       <b>--hash-based-counter-split</b>                         - Rename counter variable of a comdat  function  based
              on cfg hash

       <b>--hot-cold-split</b>                                   - Enable hot-cold splitting pass

       <b>--import-all-index</b>                                 - Import all external functions in index.

       <b>--instcombine-code-sinking</b>                         - Enable code sinking

       <b>--instcombine-guard-widening-window=</b>&lt;uint&gt;         - How wide an instruction window to bypass looking for
              another guard

       <b>--instcombine-max-iterations=</b>&lt;uint&gt;                 -  Limit  the maximum number of instruction combining
              iterations

       <b>--instcombine-max-num-phis=</b>&lt;uint&gt;                  - Maximum  number  phis  to  handle  in  intptr/ptrint
              folding

       <b>--instcombine-maxarray-size=</b>&lt;uint&gt;                 - Maximum array size considered when doing a combine

       <b>--instcombine-negator-enabled</b>                      - Should we attempt to sink negations?

       <b>--instcombine-negator-max-depth=</b>&lt;uint&gt;              -  What  is  the  maximal lookup depth when trying to
              check for viability of negation sinking.

       <b>--instrprof-atomic-counter-update-all</b>              - Make all profile counter updates atomic (for testing
              only)

       <b>--internalize-public-api-file=</b>&lt;filename&gt;           - A file containing list of symbol names to preserve

       <b>--internalize-public-api-list=</b>&lt;list&gt;               - A list of symbol names to preserve

       <b>--iterative-counter-promotion</b>                      - Allow counter promotion across the whole loop  nest.

       <b>--lto-embed-bitcode</b>                                - Embed LLVM bitcode in object files produced by LTO

       <b>--lto-pass-remarks-filter=</b>&lt;regex&gt;                   -  Only record optimization remarks from passes whose
              names match the given regular expression

       <b>--lto-pass-remarks-format=</b>&lt;format&gt;                 - The format used for  serializing  remarks  (default:
              YAML)

       <b>--lto-pass-remarks-output=</b>&lt;filename&gt;               - Output filename for pass remarks

       <b>--matrix-default-layout=</b>&lt;value&gt;                    - Sets the default matrix layout

       =column-major
              -   Use column-major layout

       =row-major
              -   Use row-major layout

       <b>--max-counter-promotions=</b>&lt;int&gt;                     - Max number of allowed counter promotions

       <b>--max-counter-promotions-per-loop=</b>&lt;uint&gt;            -  Max  number  counter  promotions per loop to avoid
              increasing register pressure too much

       <b>--mcpu=</b>&lt;cpu-name&gt;                                  - Target a specific cpu type (<b>-mcpu</b>=<u>help</u> for details)

       <b>--memop-size-large=</b>&lt;uint&gt;                          - Set large value thresthold in memory intrinsic  size
              profiling. Value of 0 disables the large value profiling.

       <b>--memop-size-range=</b>&lt;string&gt;                         -  Set the range of size in memory intrinsic calls to
              be profiled precisely, in a format of &lt;start_val&gt;:&lt;end_val&gt;

       <b>--merror-missing-parenthesis</b>                       -  Error  for  missing  parenthesis  around  predicate
              registers

       <b>--merror-noncontigious-register</b>                    - Error for register names that aren't contigious

       <b>--mhvx</b>                                             - Enable Hexagon Vector eXtensions

       <b>--mhvx=</b>&lt;value&gt;                                     - Enable Hexagon Vector eXtensions

       =v60   -   Build for HVX v60

       =v62   -   Build for HVX v62

       =v65   -   Build for HVX v65

       =v66   -   Build for HVX v66

       =v67   -   Build for HVX v67

       <b>--mips-compact-branches=</b>&lt;value&gt;                    - MIPS Specific: Compact branch policy.

       =never
              -   Do not use compact branches if possible.

       =optimal
              -   Use compact branches where appropriate (default).

       =always
              -   Always use compact branches if possible.

       <b>--mips16-constant-islands</b>                          - Enable mips16 constant islands.

       <b>--mips16-hard-float</b>                                - Enable mips16 hard float.

       <b>--mir-strip-debugify-only</b>                           -  Should  mir-strip-debug only strip debug info from
              debugified modules by default

       <b>--mno-compound</b>                                      -  Disable  looking  for  compound  instructions  for
              Hexagon

       <b>--mno-fixup</b>                                        - Disable fixing up resolved relocations for Hexagon

       <b>--mno-ldc1-sdc1</b>                                     -  Expand  double precision loads and stores to their
              single precision counterparts

       <b>--mno-pairing</b>                                      - Disable looking for duplex instructions for Hexagon

       <b>--mwarn-missing-parenthesis</b>                         -  Warn  for  missing  parenthesis  around  predicate
              registers

       <b>--mwarn-noncontigious-register</b>                     - Warn for register names that arent contigious

       <b>--mwarn-sign-mismatch</b>                              - Warn for mismatching a signed and unsigned value

       <b>--no-discriminators</b>                                - Disable generation of discriminator information.

       <b>--nvptx-sched4reg</b>                                  - NVPTX Specific: schedule for register pressue

       <b>--poison-checking-function-local</b>                   - Check that returns are non-poison (for testing)

       <b>--preallocate=</b>&lt;ulong&gt;                              - Allocate memory upfront rather than on-demand

       <b>--r600-ir-structurize</b>                              - Use StructurizeCFG IR pass

       <b>--rdf-dump</b>                                         -

       <b>--rdf-limit=</b>&lt;uint&gt;                                 -

       <b>--runtime-counter-relocation</b>                       - Enable relocating counters at runtime.

       <b>--safepoint-ir-verifier-print-only</b>                 -

       <b>--sample-profile-check-record-coverage=</b>&lt;N&gt;          -  Emit  a  warning if less than N% of records in the
              input profile are matched to the IR.

       <b>--sample-profile-check-sample-coverage=</b>&lt;N&gt;         - Emit a warning if less than N%  of  samples  in  the
              input profile are matched to the IR.

       <b>--sample-profile-max-propagate-iterations=</b>&lt;uint&gt;    -  Maximum  number  of  iterations to go through when
              propagating sample block/edge weights through the CFG.

       <b>--show-times</b>                                       - Show times for llvm-rtdyld phases

       <b>--speculative-counter-promotion-max-exiting=</b>&lt;uint&gt; - The max number of exiting blocks of a loop to allow
              speculative counter promotion

       <b>--speculative-counter-promotion-to-loop</b>            - When the option is false, if the target block is in
       a loop, the promotion will be disallowed unless the promoted counter
              update can be further/iteratively promoted into an acyclic  region.

       <b>--summary-file=</b>&lt;string&gt;                            - The summary file to use for function importing.

       <b>--tail-predication=</b>&lt;value&gt;                         - MVE tail-predication options

       =disabled
              -   Don't tail-predicate loops

       =enabled-no-reductions
              -   Enable tail-predication, but not for reduction loops

       =enabled
              -   Enable tail-predication, including reduction loops

       =force-enabled-no-reductions
              -   Enable tail-predication, but not for reduction loops, and force this which might be unsafe

       =force-enabled
              -   Enable tail-predication, including reduction loops, and force this which might be unsafe

       <b>--threads=</b>&lt;int&gt;                                    -

       <b>--triple=</b>&lt;string&gt;                                  - Target triple for disassembler

              Action to perform:

       <b>--execute</b>                                         - Load, link, and execute the inputs.

       <b>--printline</b>                                       - Load, link,  and  print  line  information  for  each
              function.

       <b>--printdebugline</b>                                   -  Load,  link,  and  print  line information for each
              function using the debug object

       <b>--printobjline</b>                                    - Like <b>-printlineinfo</b> but  does  not  load  the  object
              first

       <b>--verify</b>                                          - Load, link and verify the resulting memory image.

       <b>--verify-region-info</b>                               - Verify region info (time consuming)

       <b>--vp-counters-per-site=</b>&lt;number&gt;                    - The average number of profile counters allocated per
              value profiling site.

       <b>--vp-static-alloc</b>                                  - Do static counter allocation for value profiler

       <b>--x86-align-branch=</b>&lt;string&gt;                        - Specify types of branches to align (plus separated
       list of types):
              jcc      indicates conditional jumps fused    indicates fused conditional jumps jmp      indicates
              direct  unconditional  jumps  call     indicates direct and indirect calls ret      indicates rets
              indirect indicates indirect unconditional jumps

       <b>--x86-align-branch-boundary=</b>&lt;uint&gt;                 - Control how the assembler should align branches with
              NOP. If the boundary's size is not 0, it should be a power of 2 and no less than 32. Branches will
              be aligned to prevent from being across or against the boundary of  specified  size.  The  default
              value 0 does not align branches.

       <b>--x86-branches-within-32B-boundaries</b>               - Align selected instructions to mitigate negative
       performance impact of Intel's micro code update for errata skx102.
              May  break  assumptions  about labels corresponding to particular instructions, and should be used
              with caution.

       <b>--x86-pad-max-prefix-size=</b>&lt;uint&gt;                   - Maximum number of prefixes to use for padding

       Generic Options:

       <b>--help</b>                                             - Display available options (<b>--help-hidden</b> for more)

       <b>--help-list</b>                                           -    Display    list    of    available     options
              (<b>--help-list-hidden</b> for more)

       <b>--version</b>                                          - Display the version of this program

       Polly Options: Configure the polly loop optimizer

       <b>--polly</b>                                            - Enable the polly optimizer (only at <b>-O3</b>)

       <b>--polly-2nd-level-tiling</b>                           - Enable a 2nd level loop of loop tiling

       <b>--polly-ast-print-accesses</b>                         - Print memory access functions

       <b>--polly-context=</b>&lt;isl  parameter  set&gt;                 -  Provide  additional  constraints  on the context
              parameters

       <b>--polly-dce-precise-steps=</b>&lt;int&gt;                     -  The  number   of   precise   steps   between   two
              approximating  iterations.  (A value of <b>-1</b> schedules another approximation stage before the actual
              dead code elimination.

       <b>--polly-delicm-max-ops=</b>&lt;int&gt;                       - Maximum number  of  isl  operations  to  invest  for
              lifetime analysis; 0=no limit

       <b>--polly-detect-full-functions</b>                      - Allow the detection of full functions

       <b>--polly-dump-after</b>                                  - Dump module after Polly transformations into a file
              suffixed with "-after"

       <b>--polly-dump-after-file=</b>&lt;string&gt;                   - Dump module after Polly transformations to the given
              file

       <b>--polly-dump-before</b>                                - Dump module before Polly transformations into a file
              suffixed with "-before"

       <b>--polly-dump-before-file=</b>&lt;string&gt;                  - Dump module  before  Polly  transformations  to  the
              given file

       <b>--polly-enable-simplify</b>                            - Simplify SCoP after optimizations

       <b>--polly-ignore-func=</b>&lt;string&gt;                        -  Ignore  functions  that  match  a  regex. Multiple
              regexes can be comma separated. Scop detection will ignore all functions that  match  ANY  of  the
              regexes provided.

       <b>--polly-isl-arg=</b>&lt;argument&gt;                         - Option passed to ISL

       <b>--polly-on-isl-error-abort</b>                         - Abort if an isl error is encountered

       <b>--polly-only-func=</b>&lt;string&gt;                          -  Only run on functions that match a regex. Multiple
              regexes can be comma separated. Scop detection will run on all functions that  match  ANY  of  the
              regexes provided.

       <b>--polly-only-region=</b>&lt;identifier&gt;                   - Only run on certain regions (The provided identifier
              must appear in the name of the region's entry block

       <b>--polly-only-scop-detection</b>                        - Only run scop detection, but no other optimizations

       <b>--polly-optimized-scops</b>                             -  Polly  -  Dump  polyhedral  description  of  Scops
              optimized with the isl scheduling optimizer and the  set  of  post-scheduling  transformations  is
              applied on the schedule tree

       <b>--polly-parallel</b>                                   - Generate thread parallel code (isl codegen only)

       <b>--polly-parallel-force</b>                              -  Force  generation of thread parallel code ignoring
              any cost model

       <b>--polly-pattern-matching-based-opts</b>                - Perform optimizations based on pattern matching

       <b>--polly-process-unprofitable</b>                       - Process scops that  are  unlikely  to  benefit  from
              Polly optimizations.

       <b>--polly-register-tiling</b>                            - Enable register tiling

       <b>--polly-report</b>                                     - Print information about the activities of Polly

       <b>--polly-show</b>                                       - Highlight the code regions that will be optimized in
              a (CFG BBs and LLVM-IR instructions)

       <b>--polly-show-only</b>                                  - Highlight the code regions that will be optimized in
              a (CFG only BBs)

       <b>--polly-stmt-granularity=</b>&lt;value&gt;                    -  Algorithm  to  use for splitting basic blocks into
              multiple statements

       =bb    -   One statement per basic block

       =scalar-indep
              -   Scalar independence heuristic

       =store -   Store-level granularity

       <b>--polly-target=</b>&lt;value&gt;                             - The hardware to target

       =cpu   -   generate CPU code

       <b>--polly-tiling</b>                                     - Enable loop tiling

       <b>--polly-vectorizer=</b>&lt;value&gt;                         - Select the vectorization strategy

       =none  -   No Vectorization

       =polly -   Polly internal vectorizer

       =stripmine
              -   Strip-mine outer loops for the loop-vectorizer to trigger

llvm-rtdyld 11                                    January 2022                                    <u><a href="../man1/LLVM-RTDYLD.1.html">LLVM-RTDYLD</a></u>(1)
</pre>
 </div>
</div></section>
</div>
</body>
</html>