

================================================================
== Vitis HLS Report for 'compute_multiplication'
================================================================
* Date:           Thu Oct 19 11:50:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max   |   Type  |
    +---------+---------+-----------+-----------+--------+---------+---------+
    |   904737|  4428817|  45.237 ms|  0.221 sec|  904737|  4428817|       no|
    +---------+---------+-----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197  |compute_multiplication_Pipeline_VITIS_LOOP_207_4  |       54|      112|  2.700 us|  5.600 us|   54|  112|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+---------+---------+-------------+-----------+-----------+---------+----------+
        |                                             |  Latency (cycles) |  Iteration  |  Initiation Interval  |   Trip  |          |
        |                  Loop Name                  |   min   |   max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------+---------+---------+-------------+-----------+-----------+---------+----------+
        |- execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2  |   904736|  4428816|  1154 ~ 5649|          -|          -|      784|        no|
        | + VITIS_LOOP_206_3                          |     1140|     5635|     57 ~ 115|          -|          -|  20 ~ 49|        no|
        +---------------------------------------------+---------+---------+-------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 13 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 19 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b = alloca i32 1"   --->   Operation 21 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %scale"   --->   Operation 23 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4"   --->   Operation 24 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_1 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3"   --->   Operation 25 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%afterQKMultiplication_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %afterQKMultiplication"   --->   Operation 26 'read' 'afterQKMultiplication_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_k_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_k"   --->   Operation 27 'read' 'in_k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_q_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_q"   --->   Operation 28 'read' 'in_q_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 29 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read4_cast6 = zext i6 %p_read"   --->   Operation 30 'zext' 'p_read4_cast6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %p_read" [kernel_attention.cpp:203]   --->   Operation 32 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read3_cast = zext i6 %p_read_1"   --->   Operation 33 'zext' 'p_read3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i6 %p_read_1" [kernel_attention.cpp:203]   --->   Operation 34 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln203 = store i10 0, i10 %indvar_flatten27" [kernel_attention.cpp:203]   --->   Operation 35 'store' 'store_ln203' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln203 = store i3 0, i3 %b" [kernel_attention.cpp:203]   --->   Operation 36 'store' 'store_ln203' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln203 = store i9 0, i9 %indvar_flatten" [kernel_attention.cpp:203]   --->   Operation 37 'store' 'store_ln203' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln203 = store i3 0, i3 %c" [kernel_attention.cpp:203]   --->   Operation 38 'store' 'store_ln203' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln203 = store i6 0, i6 %i" [kernel_attention.cpp:203]   --->   Operation 39 'store' 'store_ln203' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln203 = br void %VITIS_LOOP_206_3" [kernel_attention.cpp:203]   --->   Operation 40 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%c_5 = load i3 %c" [kernel_attention.cpp:204]   --->   Operation 41 'load' 'c_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%b_3 = load i3 %b"   --->   Operation 42 'load' 'b_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i10 %indvar_flatten27" [kernel_attention.cpp:203]   --->   Operation 43 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i3 %b_3"   --->   Operation 44 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0"   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i3 %c_5" [kernel_attention.cpp:204]   --->   Operation 46 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%empty_148 = add i4 %zext_ln204, i4 %tmp_s" [kernel_attention.cpp:204]   --->   Operation 47 'add' 'empty_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.60ns)   --->   "%icmp_ln203 = icmp_eq  i10 %indvar_flatten27_load, i10 784" [kernel_attention.cpp:203]   --->   Operation 48 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.72ns)   --->   "%add_ln203 = add i10 %indvar_flatten27_load, i10 1" [kernel_attention.cpp:203]   --->   Operation 49 'add' 'add_ln203' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %for.inc63.loopexit, void %for.end65.loopexit" [kernel_attention.cpp:203]   --->   Operation 50 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [kernel_attention.cpp:205]   --->   Operation 51 'load' 'i_load' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten_load_3 = load i9 %indvar_flatten" [kernel_attention.cpp:204]   --->   Operation 52 'load' 'indvar_flatten_load_3' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.59ns)   --->   "%icmp_ln204 = icmp_eq  i9 %indvar_flatten_load_3, i9 196" [kernel_attention.cpp:204]   --->   Operation 53 'icmp' 'icmp_ln204' <Predicate = (!icmp_ln203)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.27ns)   --->   "%select_ln203 = select i1 %icmp_ln204, i3 0, i3 %c_5" [kernel_attention.cpp:203]   --->   Operation 54 'select' 'select_ln203' <Predicate = (!icmp_ln203)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.57ns)   --->   "%add_ln203_1 = add i3 %b_3, i3 1" [kernel_attention.cpp:203]   --->   Operation 55 'add' 'add_ln203_1' <Predicate = (!icmp_ln203)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty_152 = trunc i3 %add_ln203_1" [kernel_attention.cpp:203]   --->   Operation 56 'trunc' 'empty_152' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_152, i2 0" [kernel_attention.cpp:203]   --->   Operation 57 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln203_1 = select i1 %icmp_ln204, i4 %p_mid, i4 %tmp_s" [kernel_attention.cpp:203]   --->   Operation 58 'select' 'select_ln203_1' <Predicate = (!icmp_ln203)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_1)   --->   "%select_ln203_2 = select i1 %icmp_ln204, i4 %p_mid, i4 %empty_148" [kernel_attention.cpp:203]   --->   Operation 59 'select' 'select_ln203_2' <Predicate = (!icmp_ln203)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%xor_ln203 = xor i1 %icmp_ln204, i1 1" [kernel_attention.cpp:203]   --->   Operation 60 'xor' 'xor_ln203' <Predicate = (!icmp_ln203)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.61ns)   --->   "%icmp_ln205 = icmp_eq  i6 %i_load, i6 49" [kernel_attention.cpp:205]   --->   Operation 61 'icmp' 'icmp_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln203 = and i1 %icmp_ln205, i1 %xor_ln203" [kernel_attention.cpp:203]   --->   Operation 62 'and' 'and_ln203' <Predicate = (!icmp_ln203)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.27ns)   --->   "%select_ln203_3 = select i1 %icmp_ln204, i3 %add_ln203_1, i3 %b_3" [kernel_attention.cpp:203]   --->   Operation 63 'select' 'select_ln203_3' <Predicate = (!icmp_ln203)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.57ns)   --->   "%add_ln204 = add i3 %select_ln203, i3 1" [kernel_attention.cpp:204]   --->   Operation 64 'add' 'add_ln204' <Predicate = (!icmp_ln203)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln204)   --->   "%or_ln204 = or i1 %and_ln203, i1 %icmp_ln204" [kernel_attention.cpp:204]   --->   Operation 65 'or' 'or_ln204' <Predicate = (!icmp_ln203)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln204 = select i1 %or_ln204, i6 0, i6 %i_load" [kernel_attention.cpp:204]   --->   Operation 66 'select' 'select_ln204' <Predicate = (!icmp_ln203)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%zext_ln204_1 = zext i3 %add_ln204" [kernel_attention.cpp:204]   --->   Operation 67 'zext' 'zext_ln204_1' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_mid1 = add i4 %zext_ln204_1, i4 %select_ln203_1" [kernel_attention.cpp:204]   --->   Operation 68 'add' 'p_mid1' <Predicate = (!icmp_ln203)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln204_1 = select i1 %and_ln203, i4 %p_mid1, i4 %select_ln203_2" [kernel_attention.cpp:204]   --->   Operation 69 'select' 'select_ln204_1' <Predicate = (!icmp_ln203)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i4 %select_ln204_1" [kernel_attention.cpp:204]   --->   Operation 70 'zext' 'zext_ln204_2' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.23ns)   --->   "%mul_ln204 = mul i10 %zext_ln204_2, i10 %p_read3_cast" [kernel_attention.cpp:204]   --->   Operation 71 'mul' 'mul_ln204' <Predicate = (!icmp_ln203)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [3/3] (0.99ns) (grouped into DSP with root node tmp2)   --->   "%mul_ln204_1 = mul i10 %zext_ln204_2, i10 49" [kernel_attention.cpp:204]   --->   Operation 72 'mul' 'mul_ln204_1' <Predicate = (!icmp_ln203)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln204_2 = select i1 %and_ln203, i3 %add_ln204, i3 %select_ln203" [kernel_attention.cpp:204]   --->   Operation 73 'select' 'select_ln204_2' <Predicate = (!icmp_ln203)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln217 = ret" [kernel_attention.cpp:217]   --->   Operation 74 'ret' 'ret_ln217' <Predicate = (icmp_ln203)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 75 [2/3] (0.99ns) (grouped into DSP with root node tmp2)   --->   "%mul_ln204_1 = mul i10 %zext_ln204_2, i10 49" [kernel_attention.cpp:204]   --->   Operation 75 'mul' 'mul_ln204_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%mul_ln204_1 = mul i10 %zext_ln204_2, i10 49" [kernel_attention.cpp:204]   --->   Operation 76 'mul' 'mul_ln204_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i6 %select_ln204" [kernel_attention.cpp:205]   --->   Operation 77 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp2 = add i10 %zext_ln205, i10 %mul_ln204_1" [kernel_attention.cpp:205]   --->   Operation 78 'add' 'tmp2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 79 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp2 = add i10 %zext_ln205, i10 %mul_ln204_1" [kernel_attention.cpp:205]   --->   Operation 79 'add' 'tmp2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i10 %tmp2" [kernel_attention.cpp:205]   --->   Operation 80 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [4/4] (0.53ns) (root node of the DSP)   --->   "%empty_153 = mul i16 %tmp2_cast, i16 %zext_ln203" [kernel_attention.cpp:205]   --->   Operation 81 'mul' 'empty_153' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [4/4] (0.53ns) (root node of the DSP)   --->   "%empty_155 = mul i16 %tmp2_cast, i16 %zext_ln203_1" [kernel_attention.cpp:205]   --->   Operation 82 'mul' 'empty_155' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 83 [3/4] (0.53ns) (root node of the DSP)   --->   "%empty_153 = mul i16 %tmp2_cast, i16 %zext_ln203" [kernel_attention.cpp:205]   --->   Operation 83 'mul' 'empty_153' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [3/4] (0.53ns) (root node of the DSP)   --->   "%empty_155 = mul i16 %tmp2_cast, i16 %zext_ln203_1" [kernel_attention.cpp:205]   --->   Operation 84 'mul' 'empty_155' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.53>
ST_7 : Operation 85 [2/4] (0.53ns) (root node of the DSP)   --->   "%empty_153 = mul i16 %tmp2_cast, i16 %zext_ln203" [kernel_attention.cpp:205]   --->   Operation 85 'mul' 'empty_153' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [2/4] (0.53ns) (root node of the DSP)   --->   "%empty_155 = mul i16 %tmp2_cast, i16 %zext_ln203_1" [kernel_attention.cpp:205]   --->   Operation 86 'mul' 'empty_155' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.14>
ST_8 : Operation 87 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_153 = mul i16 %tmp2_cast, i16 %zext_ln203" [kernel_attention.cpp:205]   --->   Operation 87 'mul' 'empty_153' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %empty_153, i2 0" [kernel_attention.cpp:205]   --->   Operation 88 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%p_cast7 = zext i18 %tmp_11" [kernel_attention.cpp:205]   --->   Operation 89 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.14ns)   --->   "%empty_154 = add i64 %p_cast7, i64 %afterQKMultiplication_read" [kernel_attention.cpp:205]   --->   Operation 90 'add' 'empty_154' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_155 = mul i16 %tmp2_cast, i16 %zext_ln203_1" [kernel_attention.cpp:205]   --->   Operation 91 'mul' 'empty_155' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %empty_155, i2 0" [kernel_attention.cpp:205]   --->   Operation 92 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%p_cast8 = zext i18 %tmp_12" [kernel_attention.cpp:205]   --->   Operation 93 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.14ns)   --->   "%empty_156 = add i64 %p_cast8, i64 %in_q_read" [kernel_attention.cpp:205]   --->   Operation 94 'add' 'empty_156' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_154, i32 2, i32 63" [kernel_attention.cpp:206]   --->   Operation 95 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln206 = sext i62 %trunc_ln" [kernel_attention.cpp:206]   --->   Operation 96 'sext' 'sext_ln206' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln206" [kernel_attention.cpp:206]   --->   Operation 97 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_156, i32 2, i32 63" [kernel_attention.cpp:207]   --->   Operation 98 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%empty_151 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 100 'speclooptripcount' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_204_1_VITIS_LOOP_205_2_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [kernel_attention.cpp:205]   --->   Operation 102 'specloopname' 'specloopname_ln205' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (36.5ns)   --->   "%empty_157 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 %p_read4_cast6" [kernel_attention.cpp:206]   --->   Operation 103 'writereq' 'empty_157' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln206 = br void %VITIS_LOOP_207_4" [kernel_attention.cpp:206]   --->   Operation 104 'br' 'br_ln206' <Predicate = true> <Delay = 0.38>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln206, void %VITIS_LOOP_207_4.split, i6 0, void %for.inc63.loopexit" [kernel_attention.cpp:206]   --->   Operation 105 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.61ns)   --->   "%icmp_ln206 = icmp_eq  i6 %k, i6 %p_read" [kernel_attention.cpp:206]   --->   Operation 106 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%empty_149 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 49, i64 0"   --->   Operation 107 'speclooptripcount' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln206 = add i6 %k, i6 1" [kernel_attention.cpp:206]   --->   Operation 108 'add' 'add_ln206' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %VITIS_LOOP_207_4.split, void %for.inc57.loopexit" [kernel_attention.cpp:206]   --->   Operation 109 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [2/2] (2.69ns)   --->   "%call_ln207 = call void @compute_multiplication_Pipeline_VITIS_LOOP_207_4, i6 %p_read_1, i62 %trunc_ln7, i32 %gmem, i10 %mul_ln204, i6 %p_read, i6 %k, i64 %in_k_read, i32 %scale_read, i32 %sum_loc" [kernel_attention.cpp:207]   --->   Operation 110 'call' 'call_ln207' <Predicate = (!icmp_ln206)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [kernel_attention.cpp:204]   --->   Operation 111 'load' 'indvar_flatten_load' <Predicate = (icmp_ln206 & !icmp_ln204)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln205 = add i6 %select_ln204, i6 1" [kernel_attention.cpp:205]   --->   Operation 112 'add' 'add_ln205' <Predicate = (icmp_ln206)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.71ns)   --->   "%add_ln204_1 = add i9 %indvar_flatten_load, i9 1" [kernel_attention.cpp:204]   --->   Operation 113 'add' 'add_ln204_1' <Predicate = (icmp_ln206 & !icmp_ln204)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.30ns)   --->   "%select_ln204_3 = select i1 %icmp_ln204, i9 1, i9 %add_ln204_1" [kernel_attention.cpp:204]   --->   Operation 114 'select' 'select_ln204_3' <Predicate = (icmp_ln206)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln205 = store i10 %add_ln203, i10 %indvar_flatten27" [kernel_attention.cpp:205]   --->   Operation 115 'store' 'store_ln205' <Predicate = (icmp_ln206)> <Delay = 0.38>
ST_10 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln205 = store i3 %select_ln203_3, i3 %b" [kernel_attention.cpp:205]   --->   Operation 116 'store' 'store_ln205' <Predicate = (icmp_ln206)> <Delay = 0.38>
ST_10 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln205 = store i9 %select_ln204_3, i9 %indvar_flatten" [kernel_attention.cpp:205]   --->   Operation 117 'store' 'store_ln205' <Predicate = (icmp_ln206)> <Delay = 0.38>
ST_10 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln205 = store i3 %select_ln204_2, i3 %c" [kernel_attention.cpp:205]   --->   Operation 118 'store' 'store_ln205' <Predicate = (icmp_ln206)> <Delay = 0.38>
ST_10 : Operation 119 [1/1] (0.38ns)   --->   "%store_ln205 = store i6 %add_ln205, i6 %i" [kernel_attention.cpp:205]   --->   Operation 119 'store' 'store_ln205' <Predicate = (icmp_ln206)> <Delay = 0.38>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln207 = call void @compute_multiplication_Pipeline_VITIS_LOOP_207_4, i6 %p_read_1, i62 %trunc_ln7, i32 %gmem, i10 %mul_ln204, i6 %p_read, i6 %k, i64 %in_k_read, i32 %scale_read, i32 %sum_loc" [kernel_attention.cpp:207]   --->   Operation 120 'call' 'call_ln207' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [kernel_attention.cpp:206]   --->   Operation 121 'specloopname' 'specloopname_ln206' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 122 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln211 = bitcast i32 %sum_loc_load" [kernel_attention.cpp:211]   --->   Operation 123 'bitcast' 'bitcast_ln211' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (36.5ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln211, i4 15" [kernel_attention.cpp:211]   --->   Operation 124 'write' 'write_ln211' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln206 = br void %VITIS_LOOP_207_4" [kernel_attention.cpp:206]   --->   Operation 125 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>

State 13 <SV = 10> <Delay = 36.5>
ST_13 : Operation 126 [5/5] (36.5ns)   --->   "%empty_150 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [kernel_attention.cpp:205]   --->   Operation 126 'writeresp' 'empty_150' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 36.5>
ST_14 : Operation 127 [4/5] (36.5ns)   --->   "%empty_150 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [kernel_attention.cpp:205]   --->   Operation 127 'writeresp' 'empty_150' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 36.5>
ST_15 : Operation 128 [3/5] (36.5ns)   --->   "%empty_150 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [kernel_attention.cpp:205]   --->   Operation 128 'writeresp' 'empty_150' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 36.5>
ST_16 : Operation 129 [2/5] (36.5ns)   --->   "%empty_150 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [kernel_attention.cpp:205]   --->   Operation 129 'writeresp' 'empty_150' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 36.5>
ST_17 : Operation 130 [1/5] (36.5ns)   --->   "%empty_150 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [kernel_attention.cpp:205]   --->   Operation 130 'writeresp' 'empty_150' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln205 = br void %VITIS_LOOP_206_3" [kernel_attention.cpp:205]   --->   Operation 131 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterQKMultiplication]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca           ) [ 011111111111111111]
c                          (alloca           ) [ 011111111111111111]
indvar_flatten             (alloca           ) [ 011111111111111111]
b                          (alloca           ) [ 011111111111111111]
indvar_flatten27           (alloca           ) [ 011111111111111111]
scale_read                 (read             ) [ 001111111111111111]
p_read                     (read             ) [ 001111111111111111]
p_read_1                   (read             ) [ 001111111111111111]
afterQKMultiplication_read (read             ) [ 001111111111111111]
in_k_read                  (read             ) [ 001111111111111111]
in_q_read                  (read             ) [ 001111111111111111]
sum_loc                    (alloca           ) [ 001111111111111111]
p_read4_cast6              (zext             ) [ 001111111111111111]
specinterface_ln0          (specinterface    ) [ 000000000000000000]
zext_ln203                 (zext             ) [ 001111111111111111]
p_read3_cast               (zext             ) [ 001111111111111111]
zext_ln203_1               (zext             ) [ 001111111111111111]
store_ln203                (store            ) [ 000000000000000000]
store_ln203                (store            ) [ 000000000000000000]
store_ln203                (store            ) [ 000000000000000000]
store_ln203                (store            ) [ 000000000000000000]
store_ln203                (store            ) [ 000000000000000000]
br_ln203                   (br               ) [ 000000000000000000]
c_5                        (load             ) [ 000000000000000000]
b_3                        (load             ) [ 000000000000000000]
indvar_flatten27_load      (load             ) [ 000000000000000000]
empty                      (trunc            ) [ 000000000000000000]
tmp_s                      (bitconcatenate   ) [ 000000000000000000]
zext_ln204                 (zext             ) [ 000000000000000000]
empty_148                  (add              ) [ 000000000000000000]
icmp_ln203                 (icmp             ) [ 001111111111111111]
add_ln203                  (add              ) [ 000111111111100000]
br_ln203                   (br               ) [ 000000000000000000]
i_load                     (load             ) [ 000000000000000000]
indvar_flatten_load_3      (load             ) [ 000000000000000000]
icmp_ln204                 (icmp             ) [ 000111111111100000]
select_ln203               (select           ) [ 000000000000000000]
add_ln203_1                (add              ) [ 000000000000000000]
empty_152                  (trunc            ) [ 000000000000000000]
p_mid                      (bitconcatenate   ) [ 000000000000000000]
select_ln203_1             (select           ) [ 000000000000000000]
select_ln203_2             (select           ) [ 000000000000000000]
xor_ln203                  (xor              ) [ 000000000000000000]
icmp_ln205                 (icmp             ) [ 000000000000000000]
and_ln203                  (and              ) [ 000000000000000000]
select_ln203_3             (select           ) [ 000111111111100000]
add_ln204                  (add              ) [ 000000000000000000]
or_ln204                   (or               ) [ 000000000000000000]
select_ln204               (select           ) [ 000111111111100000]
zext_ln204_1               (zext             ) [ 000000000000000000]
p_mid1                     (add              ) [ 000000000000000000]
select_ln204_1             (select           ) [ 000000000000000000]
zext_ln204_2               (zext             ) [ 000110000000000000]
mul_ln204                  (mul              ) [ 000111111111100000]
select_ln204_2             (select           ) [ 000111111111100000]
ret_ln217                  (ret              ) [ 000000000000000000]
mul_ln204_1                (mul              ) [ 000001000000000000]
zext_ln205                 (zext             ) [ 000001000000000000]
tmp2                       (add              ) [ 000000000000000000]
tmp2_cast                  (zext             ) [ 000000111000000000]
empty_153                  (mul              ) [ 000000000000000000]
tmp_11                     (bitconcatenate   ) [ 000000000000000000]
p_cast7                    (zext             ) [ 000000000000000000]
empty_154                  (add              ) [ 000000000000000000]
empty_155                  (mul              ) [ 000000000000000000]
tmp_12                     (bitconcatenate   ) [ 000000000000000000]
p_cast8                    (zext             ) [ 000000000000000000]
empty_156                  (add              ) [ 000000000000000000]
trunc_ln                   (partselect       ) [ 000000000000000000]
sext_ln206                 (sext             ) [ 000000000000000000]
gmem_addr                  (getelementptr    ) [ 000000000111111111]
trunc_ln7                  (partselect       ) [ 000000000111100000]
specloopname_ln0           (specloopname     ) [ 000000000000000000]
empty_151                  (speclooptripcount) [ 000000000000000000]
specloopname_ln0           (specloopname     ) [ 000000000000000000]
specloopname_ln205         (specloopname     ) [ 000000000000000000]
empty_157                  (writereq         ) [ 000000000000000000]
br_ln206                   (br               ) [ 001111111111111111]
k                          (phi              ) [ 000000000011000000]
icmp_ln206                 (icmp             ) [ 001111111111111111]
empty_149                  (speclooptripcount) [ 000000000000000000]
add_ln206                  (add              ) [ 001111111111111111]
br_ln206                   (br               ) [ 000000000000000000]
indvar_flatten_load        (load             ) [ 000000000000000000]
add_ln205                  (add              ) [ 000000000000000000]
add_ln204_1                (add              ) [ 000000000000000000]
select_ln204_3             (select           ) [ 000000000000000000]
store_ln205                (store            ) [ 000000000000000000]
store_ln205                (store            ) [ 000000000000000000]
store_ln205                (store            ) [ 000000000000000000]
store_ln205                (store            ) [ 000000000000000000]
store_ln205                (store            ) [ 000000000000000000]
call_ln207                 (call             ) [ 000000000000000000]
specloopname_ln206         (specloopname     ) [ 000000000000000000]
sum_loc_load               (load             ) [ 000000000000000000]
bitcast_ln211              (bitcast          ) [ 000000000000000000]
write_ln211                (write            ) [ 000000000000000000]
br_ln206                   (br               ) [ 001111111111111111]
empty_150                  (writeresp        ) [ 000000000000000000]
br_ln205                   (br               ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_q">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_q"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_k">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_k"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="afterQKMultiplication">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterQKMultiplication"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="scale">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_204_1_VITIS_LOOP_205_2_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_multiplication_Pipeline_VITIS_LOOP_207_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="c_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="b_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten27_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten27/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sum_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="scale_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="6" slack="0"/>
<pin id="143" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_1_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="afterQKMultiplication_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterQKMultiplication_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="in_k_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_k_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="in_q_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_q_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="6" slack="8"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_157/9 empty_150/13 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln211_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="4"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="0" index="3" bw="1" slack="0"/>
<pin id="181" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln211/12 "/>
</bind>
</comp>

<comp id="185" class="1005" name="k_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="1"/>
<pin id="187" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="k_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="9"/>
<pin id="200" dir="0" index="2" bw="62" slack="2"/>
<pin id="201" dir="0" index="3" bw="32" slack="0"/>
<pin id="202" dir="0" index="4" bw="10" slack="8"/>
<pin id="203" dir="0" index="5" bw="6" slack="9"/>
<pin id="204" dir="0" index="6" bw="6" slack="0"/>
<pin id="205" dir="0" index="7" bw="64" slack="9"/>
<pin id="206" dir="0" index="8" bw="32" slack="9"/>
<pin id="207" dir="0" index="9" bw="32" slack="9"/>
<pin id="208" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln207/10 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="1"/>
<pin id="214" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_3/2 indvar_flatten_load/10 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_read4_cast6_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read4_cast6/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln203_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_read3_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read3_cast/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln203_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln203_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="10" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln203_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln203_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln203_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln203_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="c_5_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_5/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="b_3_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="1"/>
<pin id="261" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_3/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten27_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="1"/>
<pin id="264" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten27_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="empty_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="2" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln204_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="empty_148_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_148/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln203_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="9" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln203_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="i_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="1"/>
<pin id="301" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln204_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="0" index="1" bw="9" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln203_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="3" slack="0"/>
<pin id="312" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln203_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="empty_152_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_152/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_mid_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln203_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="0" index="2" bw="4" slack="0"/>
<pin id="338" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln203_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="0" index="2" bw="4" slack="0"/>
<pin id="346" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln203_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln205_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln203_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln203_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="3" slack="0"/>
<pin id="371" dir="0" index="2" bw="3" slack="0"/>
<pin id="372" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_3/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln204_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="or_ln204_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln204/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln204_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="0"/>
<pin id="392" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln204/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln204_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_1/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_mid1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="4" slack="0"/>
<pin id="403" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln204_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln204_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln204_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_2/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mul_ln204_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="6" slack="1"/>
<pin id="421" dir="1" index="2" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln204/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln204_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="0" index="2" bw="3" slack="0"/>
<pin id="427" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln204_2/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln205_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="2"/>
<pin id="433" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp2_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_11_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="18" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_cast7_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="18" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="empty_154_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="18" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="7"/>
<pin id="451" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_154/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_12_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="18" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_cast8_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="18" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="empty_156_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="18" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="7"/>
<pin id="467" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_156/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="trunc_ln_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="62" slack="0"/>
<pin id="471" dir="0" index="1" bw="64" slack="0"/>
<pin id="472" dir="0" index="2" bw="3" slack="0"/>
<pin id="473" dir="0" index="3" bw="7" slack="0"/>
<pin id="474" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln206_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="62" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln206/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="gmem_addr_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="62" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln7_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="62" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="0"/>
<pin id="492" dir="0" index="2" bw="3" slack="0"/>
<pin id="493" dir="0" index="3" bw="7" slack="0"/>
<pin id="494" dir="1" index="4" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln206_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="0" index="1" bw="6" slack="9"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln206_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/10 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln205_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="8"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205/10 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln204_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_1/10 "/>
</bind>
</comp>

<comp id="521" class="1004" name="select_ln204_3_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="8"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="9" slack="0"/>
<pin id="525" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln204_3/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln205_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="8"/>
<pin id="530" dir="0" index="1" bw="10" slack="9"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/10 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln205_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="8"/>
<pin id="534" dir="0" index="1" bw="3" slack="9"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/10 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln205_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="0"/>
<pin id="538" dir="0" index="1" bw="9" slack="9"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/10 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln205_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="8"/>
<pin id="543" dir="0" index="1" bw="3" slack="9"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln205_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="0" index="1" bw="6" slack="9"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sum_loc_load_load_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="11"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/12 "/>
</bind>
</comp>

<comp id="553" class="1004" name="bitcast_ln211_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln211/12 "/>
</bind>
</comp>

<comp id="558" class="1007" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="0" index="1" bw="6" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln204_1/2 tmp2/4 "/>
</bind>
</comp>

<comp id="567" class="1007" name="grp_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="0"/>
<pin id="569" dir="0" index="1" bw="6" slack="4"/>
<pin id="570" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_153/5 "/>
</bind>
</comp>

<comp id="573" class="1007" name="grp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="0"/>
<pin id="575" dir="0" index="1" bw="6" slack="4"/>
<pin id="576" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_155/5 "/>
</bind>
</comp>

<comp id="579" class="1005" name="i_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="586" class="1005" name="c_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="593" class="1005" name="indvar_flatten_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="600" class="1005" name="b_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="0"/>
<pin id="602" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="607" class="1005" name="indvar_flatten27_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="10" slack="0"/>
<pin id="609" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten27 "/>
</bind>
</comp>

<comp id="614" class="1005" name="scale_read_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="9"/>
<pin id="616" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="scale_read "/>
</bind>
</comp>

<comp id="619" class="1005" name="p_read_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="9"/>
<pin id="621" dir="1" index="1" bw="6" slack="9"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="625" class="1005" name="p_read_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="9"/>
<pin id="627" dir="1" index="1" bw="6" slack="9"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="afterQKMultiplication_read_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="7"/>
<pin id="632" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="afterQKMultiplication_read "/>
</bind>
</comp>

<comp id="635" class="1005" name="in_k_read_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="9"/>
<pin id="637" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="in_k_read "/>
</bind>
</comp>

<comp id="640" class="1005" name="in_q_read_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="7"/>
<pin id="642" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="in_q_read "/>
</bind>
</comp>

<comp id="645" class="1005" name="sum_loc_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="9"/>
<pin id="647" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="651" class="1005" name="p_read4_cast6_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="8"/>
<pin id="653" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_read4_cast6 "/>
</bind>
</comp>

<comp id="656" class="1005" name="zext_ln203_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="4"/>
<pin id="658" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln203 "/>
</bind>
</comp>

<comp id="661" class="1005" name="p_read3_cast_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="1"/>
<pin id="663" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_read3_cast "/>
</bind>
</comp>

<comp id="666" class="1005" name="zext_ln203_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="4"/>
<pin id="668" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln203_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="add_ln203_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="8"/>
<pin id="676" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="679" class="1005" name="icmp_ln204_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="8"/>
<pin id="681" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln204 "/>
</bind>
</comp>

<comp id="684" class="1005" name="select_ln203_3_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="8"/>
<pin id="686" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="select_ln203_3 "/>
</bind>
</comp>

<comp id="689" class="1005" name="select_ln204_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="2"/>
<pin id="691" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln204 "/>
</bind>
</comp>

<comp id="695" class="1005" name="zext_ln204_2_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="10" slack="1"/>
<pin id="697" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln204_2 "/>
</bind>
</comp>

<comp id="700" class="1005" name="mul_ln204_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="8"/>
<pin id="702" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="mul_ln204 "/>
</bind>
</comp>

<comp id="705" class="1005" name="select_ln204_2_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="8"/>
<pin id="707" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="select_ln204_2 "/>
</bind>
</comp>

<comp id="710" class="1005" name="zext_ln205_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="1"/>
<pin id="712" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln205 "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp2_cast_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="1"/>
<pin id="717" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_cast "/>
</bind>
</comp>

<comp id="721" class="1005" name="gmem_addr_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="727" class="1005" name="trunc_ln7_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="62" slack="2"/>
<pin id="729" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="735" class="1005" name="add_ln206_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="0"/>
<pin id="737" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln206 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="88" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="104" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="106" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="184"><net_src comp="108" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="209"><net_src comp="98" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="211"><net_src comp="189" pin="4"/><net_sink comp="197" pin=6"/></net>

<net id="218"><net_src comp="140" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="140" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="146" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="146" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="256" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="269" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="262" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="262" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="306"><net_src comp="212" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="256" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="259" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="302" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="326" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="269" pin="3"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="302" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="326" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="281" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="302" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="62" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="299" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="350" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="302" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="316" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="259" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="308" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="362" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="302" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="299" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="376" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="334" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="362" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="342" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="362" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="376" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="308" pin="3"/><net_sink comp="423" pin=2"/></net>

<net id="442"><net_src comp="68" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="68" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="52" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="448" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="74" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="482"><net_src comp="469" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="0" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="70" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="464" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="72" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="74" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="503"><net_src comp="189" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="189" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="96" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="96" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="212" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="100" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="100" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="515" pin="2"/><net_sink comp="521" pin=2"/></net>

<net id="540"><net_src comp="521" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="549"><net_src comp="510" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="563"><net_src comp="414" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="66" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="431" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="566"><net_src comp="558" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="571"><net_src comp="434" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="567" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="577"><net_src comp="434" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="573" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="582"><net_src comp="110" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="589"><net_src comp="114" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="596"><net_src comp="118" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="599"><net_src comp="593" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="603"><net_src comp="122" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="610"><net_src comp="126" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="617"><net_src comp="134" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="197" pin=8"/></net>

<net id="622"><net_src comp="140" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="197" pin=5"/></net>

<net id="628"><net_src comp="146" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="633"><net_src comp="152" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="638"><net_src comp="158" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="197" pin=7"/></net>

<net id="643"><net_src comp="164" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="648"><net_src comp="130" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="197" pin=9"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="654"><net_src comp="215" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="659"><net_src comp="219" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="664"><net_src comp="223" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="669"><net_src comp="227" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="677"><net_src comp="293" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="682"><net_src comp="302" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="687"><net_src comp="368" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="692"><net_src comp="388" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="698"><net_src comp="414" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="703"><net_src comp="418" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="197" pin=4"/></net>

<net id="708"><net_src comp="423" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="713"><net_src comp="431" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="718"><net_src comp="434" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="724"><net_src comp="483" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="730"><net_src comp="489" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="738"><net_src comp="504" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="189" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {9 12 13 14 15 16 17 }
 - Input state : 
	Port: compute_multiplication : gmem | {10 11 }
	Port: compute_multiplication : in_q | {1 }
	Port: compute_multiplication : in_k | {1 }
	Port: compute_multiplication : afterQKMultiplication | {1 }
	Port: compute_multiplication : p_read3 | {1 }
	Port: compute_multiplication : p_read4 | {1 }
	Port: compute_multiplication : scale | {1 }
  - Chain level:
	State 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
	State 2
		empty : 1
		tmp_s : 2
		zext_ln204 : 1
		empty_148 : 3
		icmp_ln203 : 1
		add_ln203 : 1
		br_ln203 : 2
		icmp_ln204 : 1
		select_ln203 : 2
		add_ln203_1 : 1
		empty_152 : 2
		p_mid : 3
		select_ln203_1 : 4
		select_ln203_2 : 4
		xor_ln203 : 2
		icmp_ln205 : 1
		and_ln203 : 2
		select_ln203_3 : 2
		add_ln204 : 3
		or_ln204 : 2
		select_ln204 : 2
		zext_ln204_1 : 4
		p_mid1 : 5
		select_ln204_1 : 6
		zext_ln204_2 : 7
		mul_ln204 : 8
		mul_ln204_1 : 8
		select_ln204_2 : 2
	State 3
	State 4
		tmp2 : 1
	State 5
		tmp2_cast : 1
		empty_153 : 2
		empty_155 : 2
	State 6
	State 7
	State 8
		tmp_11 : 1
		p_cast7 : 2
		empty_154 : 3
		tmp_12 : 1
		p_cast8 : 2
		empty_156 : 3
		trunc_ln : 4
		sext_ln206 : 5
		gmem_addr : 6
		trunc_ln7 : 4
	State 9
	State 10
		icmp_ln206 : 1
		add_ln206 : 1
		br_ln206 : 2
		call_ln207 : 1
		add_ln204_1 : 1
		select_ln204_3 : 2
		store_ln205 : 3
		store_ln205 : 1
	State 11
	State 12
		bitcast_ln211 : 1
		write_ln211 : 2
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197 |    6    | 1.19386 |   327   |   498   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                       empty_148_fu_281                      |    0    |    0    |    0    |    12   |
|          |                       add_ln203_fu_293                      |    0    |    0    |    0    |    17   |
|          |                      add_ln203_1_fu_316                     |    0    |    0    |    0    |    10   |
|          |                       add_ln204_fu_376                      |    0    |    0    |    0    |    10   |
|    add   |                        p_mid1_fu_400                        |    0    |    0    |    0    |    12   |
|          |                       empty_154_fu_448                      |    0    |    0    |    0    |    71   |
|          |                       empty_156_fu_464                      |    0    |    0    |    0    |    71   |
|          |                       add_ln206_fu_504                      |    0    |    0    |    0    |    13   |
|          |                       add_ln205_fu_510                      |    0    |    0    |    0    |    13   |
|          |                      add_ln204_1_fu_515                     |    0    |    0    |    0    |    16   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                      icmp_ln203_fu_287                      |    0    |    0    |    0    |    11   |
|   icmp   |                      icmp_ln204_fu_302                      |    0    |    0    |    0    |    11   |
|          |                      icmp_ln205_fu_356                      |    0    |    0    |    0    |    10   |
|          |                      icmp_ln206_fu_499                      |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                     select_ln203_fu_308                     |    0    |    0    |    0    |    3    |
|          |                    select_ln203_1_fu_334                    |    0    |    0    |    0    |    4    |
|          |                    select_ln203_2_fu_342                    |    0    |    0    |    0    |    4    |
|  select  |                    select_ln203_3_fu_368                    |    0    |    0    |    0    |    3    |
|          |                     select_ln204_fu_388                     |    0    |    0    |    0    |    6    |
|          |                    select_ln204_1_fu_406                    |    0    |    0    |    0    |    4    |
|          |                    select_ln204_2_fu_423                    |    0    |    0    |    0    |    3    |
|          |                    select_ln204_3_fu_521                    |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                       mul_ln204_fu_418                      |    0    |    0    |    0    |    23   |
|    mul   |                          grp_fu_567                         |    1    |    0    |    0    |    0    |
|          |                          grp_fu_573                         |    1    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                       xor_ln203_fu_350                      |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                       and_ln203_fu_362                      |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                       or_ln204_fu_382                       |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                          grp_fu_558                         |    1    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                    scale_read_read_fu_134                   |    0    |    0    |    0    |    0    |
|          |                      p_read_read_fu_140                     |    0    |    0    |    0    |    0    |
|   read   |                     p_read_1_read_fu_146                    |    0    |    0    |    0    |    0    |
|          |            afterQKMultiplication_read_read_fu_152           |    0    |    0    |    0    |    0    |
|          |                    in_k_read_read_fu_158                    |    0    |    0    |    0    |    0    |
|          |                    in_q_read_read_fu_164                    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                     grp_writeresp_fu_170                    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                   write_ln211_write_fu_176                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                     p_read4_cast6_fu_215                    |    0    |    0    |    0    |    0    |
|          |                      zext_ln203_fu_219                      |    0    |    0    |    0    |    0    |
|          |                     p_read3_cast_fu_223                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln203_1_fu_227                     |    0    |    0    |    0    |    0    |
|          |                      zext_ln204_fu_277                      |    0    |    0    |    0    |    0    |
|   zext   |                     zext_ln204_1_fu_396                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln204_2_fu_414                     |    0    |    0    |    0    |    0    |
|          |                      zext_ln205_fu_431                      |    0    |    0    |    0    |    0    |
|          |                       tmp2_cast_fu_434                      |    0    |    0    |    0    |    0    |
|          |                        p_cast7_fu_444                       |    0    |    0    |    0    |    0    |
|          |                        p_cast8_fu_460                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                         empty_fu_265                        |    0    |    0    |    0    |    0    |
|          |                       empty_152_fu_322                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                         tmp_s_fu_269                        |    0    |    0    |    0    |    0    |
|bitconcatenate|                         p_mid_fu_326                        |    0    |    0    |    0    |    0    |
|          |                        tmp_11_fu_437                        |    0    |    0    |    0    |    0    |
|          |                        tmp_12_fu_453                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                       trunc_ln_fu_469                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln7_fu_489                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                      sext_ln206_fu_479                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |    9    | 1.19386 |   327   |   850   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add_ln203_reg_674        |   10   |
|         add_ln206_reg_735        |    6   |
|afterQKMultiplication_read_reg_630|   64   |
|             b_reg_600            |    3   |
|             c_reg_586            |    3   |
|         gmem_addr_reg_721        |   32   |
|             i_reg_579            |    6   |
|        icmp_ln204_reg_679        |    1   |
|         in_k_read_reg_635        |   64   |
|         in_q_read_reg_640        |   64   |
|     indvar_flatten27_reg_607     |   10   |
|      indvar_flatten_reg_593      |    9   |
|             k_reg_185            |    6   |
|         mul_ln204_reg_700        |   10   |
|       p_read3_cast_reg_661       |   10   |
|       p_read4_cast6_reg_651      |   32   |
|         p_read_1_reg_625         |    6   |
|          p_read_reg_619          |    6   |
|        scale_read_reg_614        |   32   |
|      select_ln203_3_reg_684      |    3   |
|      select_ln204_2_reg_705      |    3   |
|       select_ln204_reg_689       |    6   |
|          sum_loc_reg_645         |   32   |
|         tmp2_cast_reg_715        |   16   |
|         trunc_ln7_reg_727        |   62   |
|       zext_ln203_1_reg_666       |   16   |
|        zext_ln203_reg_656        |   16   |
|       zext_ln204_2_reg_695       |   10   |
|        zext_ln205_reg_710        |   10   |
+----------------------------------+--------+
|               Total              |   548  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_170 |  p0  |   2  |   1  |    2   |
|       k_reg_185      |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_558      |  p0  |   3  |   4  |   12   ||    14   |
|      grp_fu_567      |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_573      |  p0  |   2  |  10  |   20   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   66   || 1.96786 ||    41   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    1   |   327  |   850  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   41   |
|  Register |    -   |    -   |   548  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    3   |   875  |   891  |
+-----------+--------+--------+--------+--------+
