\# Register File Testbench



This testbench verifies a simple 16×8 register file.



\## What is tested

\- Synchronous write on rising clock edge

\- Asynchronous read

\- Write enable gating

\- Addressed register isolation

\- Reset behavior



\## Files

\- `tb\_reg\_file\_16x8.v` – Testbench

\- `reg\_file\_waveform.png` – Vivado simulation waveform



\## Waveform

!\[Register File Waveform](reg\_file\_16x8\_waveform.png)

