<stg><name>Conv9</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="5">
<condition id="43">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="4" to="3">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="2">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:0  %BlockBuffer_val_0_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:1  %BlockBuffer_val_1_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %src_val_V_offset_rea = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %src_val_V_offset)

]]></Node>
<StgValue><ssdm name="src_val_V_offset_rea"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:3  %tmp_150 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %src_val_V_offset_rea, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="8">
<![CDATA[
:4  %p_shl_cast = zext i8 %tmp_150 to i9

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  %tmp_151 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %src_val_V_offset_rea, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="6">
<![CDATA[
:6  %p_shl1_cast = zext i6 %tmp_151 to i9

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp_152 = sub i9 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="9">
<![CDATA[
:8  %tmp_164_cast = sext i9 %tmp_152 to i10

]]></Node>
<StgValue><ssdm name="tmp_164_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:9  %LineBuffer_val_1_V = alloca [24 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_1_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i5 [ 0, %0 ], [ %i_12, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="5">
<![CDATA[
.loopexit:1  %i_cast = zext i5 %i to i6

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:2  %exitcond = icmp eq i5 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:4  %i_12 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond, label %1, label %.preheader57.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="5">
<![CDATA[
.preheader57.preheader:0  %tmp_cast = zext i5 %i to i10

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader57.preheader:1  %tmp_153 = add i10 %tmp_cast, %tmp_164_cast

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="10">
<![CDATA[
.preheader57.preheader:2  %tmp = trunc i10 %tmp_153 to i8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader57.preheader:3  %p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader57.preheader:4  %p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_153, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader57.preheader:5  %tmp_154 = sub i13 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader57.preheader:6  %tmp_s = icmp ne i5 %i, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader57.preheader:7  %tmp_135 = add i6 -1, %i_cast

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="6">
<![CDATA[
.preheader57.preheader:8  %tmp_136_cast = sext i6 %tmp_135 to i11

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader57.preheader:9  %tmp_155 = mul i11 23, %tmp_136_cast

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader57.preheader:10  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader57:0  %j = phi i5 [ 0, %.preheader57.preheader ], [ %j_10, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader57:1  %exitcond2 = icmp eq i5 %j, -8

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader57:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader57:3  %j_10 = add i5 %j, 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader57:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader56.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="5">
<![CDATA[
.preheader56.preheader:2  %tmp_138 = zext i5 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="5">
<![CDATA[
.preheader56.preheader:3  %tmp_138_cast = zext i5 %j to i13

]]></Node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader56.preheader:4  %tmp_156 = add i13 %tmp_154, %tmp_138_cast

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="13">
<![CDATA[
.preheader56.preheader:5  %tmp_171_cast = zext i13 %tmp_156 to i64

]]></Node>
<StgValue><ssdm name="tmp_171_cast"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader56.preheader:6  %src_val_V_addr = getelementptr [3456 x i32]* %src_val_V, i64 0, i64 %tmp_171_cast

]]></Node>
<StgValue><ssdm name="src_val_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader56.preheader:7  %LineBuffer_val_1_V_s = getelementptr [24 x i32]* %LineBuffer_val_1_V, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="LineBuffer_val_1_V_s"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
.preheader56.preheader:8  %BlockBuffer_val_0_V_1 = load i32* %LineBuffer_val_1_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12">
<![CDATA[
.preheader56.preheader:9  %BlockBuffer_val_1_V_1 = load i32* %src_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader56.preheader:11  %tmp_139 = icmp ne i5 %j, 0

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader56.preheader:12  %or_cond = and i1 %tmp_s, %tmp_139

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader56.preheader:13  br i1 %or_cond, label %.preheader.preheader.0, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:20  %tmp_140 = add i5 %j, -1

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader56.preheader:0  %tmp_137 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str62)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader56.preheader:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
.preheader56.preheader:8  %BlockBuffer_val_0_V_1 = load i32* %LineBuffer_val_1_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12">
<![CDATA[
.preheader56.preheader:9  %BlockBuffer_val_1_V_1 = load i32* %src_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader56.preheader:10  store i32 %BlockBuffer_val_1_V_1, i32* %LineBuffer_val_1_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:0  %BlockBuffer_val_0_V_2 = load i32* %BlockBuffer_val_0_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1  %BlockBuffer_val_1_V_2 = load i32* %BlockBuffer_val_1_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="46" op_0_bw="46" op_1_bw="32" op_2_bw="14">
<![CDATA[
.preheader.preheader.0:2  %p_Val2_75_0_1 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %BlockBuffer_val_0_V_1, i14 0)

]]></Node>
<StgValue><ssdm name="p_Val2_75_0_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:3  %tmp_157 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %BlockBuffer_val_0_V_2, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="46" op_0_bw="46" op_1_bw="30" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:4  %tmp_436_0_1 = call i46 @_ssdm_op_BitConcatenate.i46.i30.i16(i30 %tmp_157, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_436_0_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="47" op_0_bw="46">
<![CDATA[
.preheader.preheader.0:5  %tmp_436_0_1_cast_cas = sext i46 %tmp_436_0_1 to i47

]]></Node>
<StgValue><ssdm name="tmp_436_0_1_cast_cas"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="47" op_0_bw="46">
<![CDATA[
.preheader.preheader.0:6  %tmp_4373_0_1_cast_ca = sext i46 %p_Val2_75_0_1 to i47

]]></Node>
<StgValue><ssdm name="tmp_4373_0_1_cast_ca"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader.0:7  %p_Val2_76_0_1 = add i47 %tmp_4373_0_1_cast_ca, %tmp_436_0_1_cast_cas

]]></Node>
<StgValue><ssdm name="p_Val2_76_0_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:8  %tmp_73 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %p_Val2_76_0_1, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="46" op_0_bw="46" op_1_bw="32" op_2_bw="14">
<![CDATA[
.preheader.preheader.0:9  %p_Val2_75_1 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %BlockBuffer_val_1_V_2, i14 0)

]]></Node>
<StgValue><ssdm name="p_Val2_75_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="47" op_0_bw="47" op_1_bw="31" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:10  %tmp_158 = call i47 @_ssdm_op_BitConcatenate.i47.i31.i16(i31 %tmp_73, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader.0:11  %tmp_436_1 = sext i47 %tmp_158 to i48

]]></Node>
<StgValue><ssdm name="tmp_436_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="48" op_0_bw="46">
<![CDATA[
.preheader.preheader.0:12  %tmp_4373_1_cast = sext i46 %p_Val2_75_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_4373_1_cast"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:13  %p_Val2_76_1 = add i48 %tmp_4373_1_cast, %tmp_436_1

]]></Node>
<StgValue><ssdm name="p_Val2_76_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="46" op_0_bw="46" op_1_bw="32" op_2_bw="14">
<![CDATA[
.preheader.preheader.0:14  %p_Val2_75_1_1 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %BlockBuffer_val_1_V_1, i14 0)

]]></Node>
<StgValue><ssdm name="p_Val2_75_1_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:15  %tmp_159 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_76_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:16  %tmp_436_1_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_159, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_436_1_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="48" op_0_bw="46">
<![CDATA[
.preheader.preheader.0:17  %tmp_4373_1_1_cast = sext i46 %p_Val2_75_1_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_4373_1_1_cast"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:18  %p_Val2_76_1_1 = add i48 %tmp_4373_1_1_cast, %tmp_436_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_76_1_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:19  %sum_V_1_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_76_1_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="sum_V_1_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:21  %tmp_141_cast = zext i5 %tmp_140 to i11

]]></Node>
<StgValue><ssdm name="tmp_141_cast"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.0:22  %tmp_160 = add i11 %tmp_155, %tmp_141_cast

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader.0:23  %tmp_175_cast = sext i11 %tmp_160 to i64

]]></Node>
<StgValue><ssdm name="tmp_175_cast"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:24  %dst_val_V_addr = getelementptr [529 x i32]* %dst_val_V, i64 0, i64 %tmp_175_cast

]]></Node>
<StgValue><ssdm name="dst_val_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader.preheader.0:25  store i32 %sum_V_1_1, i32* %dst_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:26  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str62, i32 %tmp_137)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  store i32 %BlockBuffer_val_1_V_1, i32* %BlockBuffer_val_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  store i32 %BlockBuffer_val_0_V_1, i32* %BlockBuffer_val_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
