Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 12 00:23:00 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (255)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (602)
5. checking no_input_delay (4)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (255)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 156 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (602)
--------------------------------------------------
 There are 602 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.673     -130.214                    122                 2463        0.042        0.000                      0                 2463        4.020        0.000                       0                  1085  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -3.673     -130.214                    122                 2463        0.042        0.000                      0                 2463        4.020        0.000                       0                  1085  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          122  Failing Endpoints,  Worst Slack       -3.673ns,  Total Violation     -130.214ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.116ns  (logic 2.578ns (19.655%)  route 10.538ns (80.345%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.551     5.135    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDSE (Prop_fdse_C_Q)         0.419     5.554 r  reset_cond/M_stage_q_reg[3]_replica/Q
                         net (fo=18, routed)          1.294     6.848    game_beta/game_controlunit/Q[0]_repN_alias
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.299     7.147 f  game_beta/game_controlunit/mem_reg_0_i_30/O
                         net (fo=7, routed)           0.346     7.493    game_beta/game_controlunit/write_data[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.617 r  game_beta/game_controlunit/mem_reg_1_i_63/O
                         net (fo=17, routed)          1.038     8.655    game_beta/game_regfiles/mem_reg_1
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.779 r  game_beta/game_regfiles/mem_reg_0_i_138/O
                         net (fo=6, routed)           0.538     9.317    game_beta/game_controlunit/mem_reg_0_14
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.441 r  game_beta/game_controlunit/mem_reg_0_i_60/O
                         net (fo=51, routed)          0.595    10.036    game_beta/game_controlunit/write_data[21]
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.160 r  game_beta/game_controlunit/mem_reg_0_i_200/O
                         net (fo=25, routed)          0.546    10.706    game_beta/game_controlunit/mem_reg_0_i_200_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.830 f  game_beta/game_controlunit/M_left_half_circle_q[1]_i_13/O
                         net (fo=5, routed)           0.568    11.397    game_beta/game_controlunit/M_left_half_circle_q[1]_i_13_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.521 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_8/O
                         net (fo=2, routed)           0.464    11.985    game_beta/game_controlunit/M_left_half_circle_q[5]_i_8_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.109 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=1, routed)           0.798    12.908    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.032 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=1, routed)           0.401    13.433    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.557 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_2/O
                         net (fo=10, routed)          0.509    14.066    game_beta/game_controlunit/write_data[74]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    14.190 f  game_beta/game_controlunit/M_waddr_q[7]_i_158/O
                         net (fo=1, routed)           0.698    14.888    debugger/ram/M_waddr_q[7]_i_21_1
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    15.012 f  debugger/ram/M_waddr_q[7]_i_79_comp_1/O
                         net (fo=1, routed)           0.610    15.622    debugger/ram/M_waddr_q[7]_i_79_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.746 f  debugger/ram/M_waddr_q[7]_i_21_comp/O
                         net (fo=1, routed)           0.493    16.239    debugger/ram/M_waddr_q[7]_i_21_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.363 f  debugger/ram/M_waddr_q[7]_i_5_comp/O
                         net (fo=2, routed)           0.580    16.944    debugger/force_sync/M_waddr_q_reg[0]_1
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    17.068 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=2, routed)           0.166    17.233    debugger/force_sync/E[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.357 r  debugger/force_sync/mem_reg_0_i_74/O
                         net (fo=16, routed)          0.894    18.251    debugger/ram/write_en
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.483    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.578    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.116ns  (logic 2.578ns (19.655%)  route 10.538ns (80.345%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.551     5.135    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDSE (Prop_fdse_C_Q)         0.419     5.554 r  reset_cond/M_stage_q_reg[3]_replica/Q
                         net (fo=18, routed)          1.294     6.848    game_beta/game_controlunit/Q[0]_repN_alias
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.299     7.147 f  game_beta/game_controlunit/mem_reg_0_i_30/O
                         net (fo=7, routed)           0.346     7.493    game_beta/game_controlunit/write_data[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.617 r  game_beta/game_controlunit/mem_reg_1_i_63/O
                         net (fo=17, routed)          1.038     8.655    game_beta/game_regfiles/mem_reg_1
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.779 r  game_beta/game_regfiles/mem_reg_0_i_138/O
                         net (fo=6, routed)           0.538     9.317    game_beta/game_controlunit/mem_reg_0_14
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.441 r  game_beta/game_controlunit/mem_reg_0_i_60/O
                         net (fo=51, routed)          0.595    10.036    game_beta/game_controlunit/write_data[21]
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.160 r  game_beta/game_controlunit/mem_reg_0_i_200/O
                         net (fo=25, routed)          0.546    10.706    game_beta/game_controlunit/mem_reg_0_i_200_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.830 f  game_beta/game_controlunit/M_left_half_circle_q[1]_i_13/O
                         net (fo=5, routed)           0.568    11.397    game_beta/game_controlunit/M_left_half_circle_q[1]_i_13_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.521 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_8/O
                         net (fo=2, routed)           0.464    11.985    game_beta/game_controlunit/M_left_half_circle_q[5]_i_8_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.109 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=1, routed)           0.798    12.908    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.032 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=1, routed)           0.401    13.433    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.557 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_2/O
                         net (fo=10, routed)          0.509    14.066    game_beta/game_controlunit/write_data[74]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    14.190 f  game_beta/game_controlunit/M_waddr_q[7]_i_158/O
                         net (fo=1, routed)           0.698    14.888    debugger/ram/M_waddr_q[7]_i_21_1
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    15.012 f  debugger/ram/M_waddr_q[7]_i_79_comp_1/O
                         net (fo=1, routed)           0.610    15.622    debugger/ram/M_waddr_q[7]_i_79_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.746 f  debugger/ram/M_waddr_q[7]_i_21_comp/O
                         net (fo=1, routed)           0.493    16.239    debugger/ram/M_waddr_q[7]_i_21_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.363 f  debugger/ram/M_waddr_q[7]_i_5_comp/O
                         net (fo=2, routed)           0.580    16.944    debugger/force_sync/M_waddr_q_reg[0]_1
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    17.068 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=2, routed)           0.166    17.233    debugger/force_sync/E[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.357 r  debugger/force_sync/mem_reg_0_i_74/O
                         net (fo=16, routed)          0.894    18.251    debugger/ram/write_en
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.483    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.578    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.116ns  (logic 2.578ns (19.655%)  route 10.538ns (80.345%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.551     5.135    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDSE (Prop_fdse_C_Q)         0.419     5.554 r  reset_cond/M_stage_q_reg[3]_replica/Q
                         net (fo=18, routed)          1.294     6.848    game_beta/game_controlunit/Q[0]_repN_alias
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.299     7.147 f  game_beta/game_controlunit/mem_reg_0_i_30/O
                         net (fo=7, routed)           0.346     7.493    game_beta/game_controlunit/write_data[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.617 r  game_beta/game_controlunit/mem_reg_1_i_63/O
                         net (fo=17, routed)          1.038     8.655    game_beta/game_regfiles/mem_reg_1
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.779 r  game_beta/game_regfiles/mem_reg_0_i_138/O
                         net (fo=6, routed)           0.538     9.317    game_beta/game_controlunit/mem_reg_0_14
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.441 r  game_beta/game_controlunit/mem_reg_0_i_60/O
                         net (fo=51, routed)          0.595    10.036    game_beta/game_controlunit/write_data[21]
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.160 r  game_beta/game_controlunit/mem_reg_0_i_200/O
                         net (fo=25, routed)          0.546    10.706    game_beta/game_controlunit/mem_reg_0_i_200_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.830 f  game_beta/game_controlunit/M_left_half_circle_q[1]_i_13/O
                         net (fo=5, routed)           0.568    11.397    game_beta/game_controlunit/M_left_half_circle_q[1]_i_13_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.521 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_8/O
                         net (fo=2, routed)           0.464    11.985    game_beta/game_controlunit/M_left_half_circle_q[5]_i_8_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.109 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=1, routed)           0.798    12.908    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.032 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=1, routed)           0.401    13.433    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.557 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_2/O
                         net (fo=10, routed)          0.509    14.066    game_beta/game_controlunit/write_data[74]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    14.190 f  game_beta/game_controlunit/M_waddr_q[7]_i_158/O
                         net (fo=1, routed)           0.698    14.888    debugger/ram/M_waddr_q[7]_i_21_1
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    15.012 f  debugger/ram/M_waddr_q[7]_i_79_comp_1/O
                         net (fo=1, routed)           0.610    15.622    debugger/ram/M_waddr_q[7]_i_79_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.746 f  debugger/ram/M_waddr_q[7]_i_21_comp/O
                         net (fo=1, routed)           0.493    16.239    debugger/ram/M_waddr_q[7]_i_21_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.363 f  debugger/ram/M_waddr_q[7]_i_5_comp/O
                         net (fo=2, routed)           0.580    16.944    debugger/force_sync/M_waddr_q_reg[0]_1
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    17.068 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=2, routed)           0.166    17.233    debugger/force_sync/E[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.357 r  debugger/force_sync/mem_reg_0_i_74/O
                         net (fo=16, routed)          0.894    18.251    debugger/ram/write_en
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.483    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.578    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.116ns  (logic 2.578ns (19.655%)  route 10.538ns (80.345%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.551     5.135    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDSE (Prop_fdse_C_Q)         0.419     5.554 r  reset_cond/M_stage_q_reg[3]_replica/Q
                         net (fo=18, routed)          1.294     6.848    game_beta/game_controlunit/Q[0]_repN_alias
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.299     7.147 f  game_beta/game_controlunit/mem_reg_0_i_30/O
                         net (fo=7, routed)           0.346     7.493    game_beta/game_controlunit/write_data[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.617 r  game_beta/game_controlunit/mem_reg_1_i_63/O
                         net (fo=17, routed)          1.038     8.655    game_beta/game_regfiles/mem_reg_1
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.779 r  game_beta/game_regfiles/mem_reg_0_i_138/O
                         net (fo=6, routed)           0.538     9.317    game_beta/game_controlunit/mem_reg_0_14
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.441 r  game_beta/game_controlunit/mem_reg_0_i_60/O
                         net (fo=51, routed)          0.595    10.036    game_beta/game_controlunit/write_data[21]
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.160 r  game_beta/game_controlunit/mem_reg_0_i_200/O
                         net (fo=25, routed)          0.546    10.706    game_beta/game_controlunit/mem_reg_0_i_200_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.830 f  game_beta/game_controlunit/M_left_half_circle_q[1]_i_13/O
                         net (fo=5, routed)           0.568    11.397    game_beta/game_controlunit/M_left_half_circle_q[1]_i_13_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.521 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_8/O
                         net (fo=2, routed)           0.464    11.985    game_beta/game_controlunit/M_left_half_circle_q[5]_i_8_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.109 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=1, routed)           0.798    12.908    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.032 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=1, routed)           0.401    13.433    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.557 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_2/O
                         net (fo=10, routed)          0.509    14.066    game_beta/game_controlunit/write_data[74]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    14.190 f  game_beta/game_controlunit/M_waddr_q[7]_i_158/O
                         net (fo=1, routed)           0.698    14.888    debugger/ram/M_waddr_q[7]_i_21_1
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    15.012 f  debugger/ram/M_waddr_q[7]_i_79_comp_1/O
                         net (fo=1, routed)           0.610    15.622    debugger/ram/M_waddr_q[7]_i_79_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.746 f  debugger/ram/M_waddr_q[7]_i_21_comp/O
                         net (fo=1, routed)           0.493    16.239    debugger/ram/M_waddr_q[7]_i_21_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.363 f  debugger/ram/M_waddr_q[7]_i_5_comp/O
                         net (fo=2, routed)           0.580    16.944    debugger/force_sync/M_waddr_q_reg[0]_1
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    17.068 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=2, routed)           0.166    17.233    debugger/force_sync/E[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.357 r  debugger/force_sync/mem_reg_0_i_74/O
                         net (fo=16, routed)          0.894    18.251    debugger/ram/write_en
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.483    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.578    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.577ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.020ns  (logic 2.578ns (19.800%)  route 10.442ns (80.200%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.551     5.135    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDSE (Prop_fdse_C_Q)         0.419     5.554 r  reset_cond/M_stage_q_reg[3]_replica/Q
                         net (fo=18, routed)          1.294     6.848    game_beta/game_controlunit/Q[0]_repN_alias
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.299     7.147 f  game_beta/game_controlunit/mem_reg_0_i_30/O
                         net (fo=7, routed)           0.346     7.493    game_beta/game_controlunit/write_data[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.617 r  game_beta/game_controlunit/mem_reg_1_i_63/O
                         net (fo=17, routed)          1.038     8.655    game_beta/game_regfiles/mem_reg_1
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.779 r  game_beta/game_regfiles/mem_reg_0_i_138/O
                         net (fo=6, routed)           0.538     9.317    game_beta/game_controlunit/mem_reg_0_14
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.441 r  game_beta/game_controlunit/mem_reg_0_i_60/O
                         net (fo=51, routed)          0.595    10.036    game_beta/game_controlunit/write_data[21]
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.160 r  game_beta/game_controlunit/mem_reg_0_i_200/O
                         net (fo=25, routed)          0.546    10.706    game_beta/game_controlunit/mem_reg_0_i_200_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.830 f  game_beta/game_controlunit/M_left_half_circle_q[1]_i_13/O
                         net (fo=5, routed)           0.568    11.397    game_beta/game_controlunit/M_left_half_circle_q[1]_i_13_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.521 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_8/O
                         net (fo=2, routed)           0.464    11.985    game_beta/game_controlunit/M_left_half_circle_q[5]_i_8_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.109 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=1, routed)           0.798    12.908    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.032 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=1, routed)           0.401    13.433    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.557 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_2/O
                         net (fo=10, routed)          0.509    14.066    game_beta/game_controlunit/write_data[74]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    14.190 f  game_beta/game_controlunit/M_waddr_q[7]_i_158/O
                         net (fo=1, routed)           0.698    14.888    debugger/ram/M_waddr_q[7]_i_21_1
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    15.012 f  debugger/ram/M_waddr_q[7]_i_79_comp_1/O
                         net (fo=1, routed)           0.610    15.622    debugger/ram/M_waddr_q[7]_i_79_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.746 f  debugger/ram/M_waddr_q[7]_i_21_comp/O
                         net (fo=1, routed)           0.493    16.239    debugger/ram/M_waddr_q[7]_i_21_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.363 f  debugger/ram/M_waddr_q[7]_i_5_comp/O
                         net (fo=2, routed)           0.580    16.944    debugger/force_sync/M_waddr_q_reg[0]_1
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    17.068 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=2, routed)           0.166    17.233    debugger/force_sync/E[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.357 r  debugger/force_sync/mem_reg_0_i_74/O
                         net (fo=16, routed)          0.798    18.155    debugger/ram/write_en
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.483    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.578    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -18.155    
  -------------------------------------------------------------------
                         slack                                 -3.577    

Slack (VIOLATED) :        -3.577ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.020ns  (logic 2.578ns (19.800%)  route 10.442ns (80.200%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.551     5.135    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDSE (Prop_fdse_C_Q)         0.419     5.554 r  reset_cond/M_stage_q_reg[3]_replica/Q
                         net (fo=18, routed)          1.294     6.848    game_beta/game_controlunit/Q[0]_repN_alias
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.299     7.147 f  game_beta/game_controlunit/mem_reg_0_i_30/O
                         net (fo=7, routed)           0.346     7.493    game_beta/game_controlunit/write_data[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.617 r  game_beta/game_controlunit/mem_reg_1_i_63/O
                         net (fo=17, routed)          1.038     8.655    game_beta/game_regfiles/mem_reg_1
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.779 r  game_beta/game_regfiles/mem_reg_0_i_138/O
                         net (fo=6, routed)           0.538     9.317    game_beta/game_controlunit/mem_reg_0_14
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.441 r  game_beta/game_controlunit/mem_reg_0_i_60/O
                         net (fo=51, routed)          0.595    10.036    game_beta/game_controlunit/write_data[21]
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.160 r  game_beta/game_controlunit/mem_reg_0_i_200/O
                         net (fo=25, routed)          0.546    10.706    game_beta/game_controlunit/mem_reg_0_i_200_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.830 f  game_beta/game_controlunit/M_left_half_circle_q[1]_i_13/O
                         net (fo=5, routed)           0.568    11.397    game_beta/game_controlunit/M_left_half_circle_q[1]_i_13_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.521 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_8/O
                         net (fo=2, routed)           0.464    11.985    game_beta/game_controlunit/M_left_half_circle_q[5]_i_8_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.109 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=1, routed)           0.798    12.908    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.032 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=1, routed)           0.401    13.433    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.557 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_2/O
                         net (fo=10, routed)          0.509    14.066    game_beta/game_controlunit/write_data[74]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    14.190 f  game_beta/game_controlunit/M_waddr_q[7]_i_158/O
                         net (fo=1, routed)           0.698    14.888    debugger/ram/M_waddr_q[7]_i_21_1
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    15.012 f  debugger/ram/M_waddr_q[7]_i_79_comp_1/O
                         net (fo=1, routed)           0.610    15.622    debugger/ram/M_waddr_q[7]_i_79_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.746 f  debugger/ram/M_waddr_q[7]_i_21_comp/O
                         net (fo=1, routed)           0.493    16.239    debugger/ram/M_waddr_q[7]_i_21_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.363 f  debugger/ram/M_waddr_q[7]_i_5_comp/O
                         net (fo=2, routed)           0.580    16.944    debugger/force_sync/M_waddr_q_reg[0]_1
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    17.068 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=2, routed)           0.166    17.233    debugger/force_sync/E[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.357 r  debugger/force_sync/mem_reg_0_i_74/O
                         net (fo=16, routed)          0.798    18.155    debugger/ram/write_en
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.483    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    14.578    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -18.155    
  -------------------------------------------------------------------
                         slack                                 -3.577    

Slack (VIOLATED) :        -3.577ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.020ns  (logic 2.578ns (19.800%)  route 10.442ns (80.200%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.551     5.135    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDSE (Prop_fdse_C_Q)         0.419     5.554 r  reset_cond/M_stage_q_reg[3]_replica/Q
                         net (fo=18, routed)          1.294     6.848    game_beta/game_controlunit/Q[0]_repN_alias
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.299     7.147 f  game_beta/game_controlunit/mem_reg_0_i_30/O
                         net (fo=7, routed)           0.346     7.493    game_beta/game_controlunit/write_data[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.617 r  game_beta/game_controlunit/mem_reg_1_i_63/O
                         net (fo=17, routed)          1.038     8.655    game_beta/game_regfiles/mem_reg_1
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.779 r  game_beta/game_regfiles/mem_reg_0_i_138/O
                         net (fo=6, routed)           0.538     9.317    game_beta/game_controlunit/mem_reg_0_14
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.441 r  game_beta/game_controlunit/mem_reg_0_i_60/O
                         net (fo=51, routed)          0.595    10.036    game_beta/game_controlunit/write_data[21]
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.160 r  game_beta/game_controlunit/mem_reg_0_i_200/O
                         net (fo=25, routed)          0.546    10.706    game_beta/game_controlunit/mem_reg_0_i_200_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.830 f  game_beta/game_controlunit/M_left_half_circle_q[1]_i_13/O
                         net (fo=5, routed)           0.568    11.397    game_beta/game_controlunit/M_left_half_circle_q[1]_i_13_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.521 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_8/O
                         net (fo=2, routed)           0.464    11.985    game_beta/game_controlunit/M_left_half_circle_q[5]_i_8_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.109 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=1, routed)           0.798    12.908    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.032 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=1, routed)           0.401    13.433    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.557 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_2/O
                         net (fo=10, routed)          0.509    14.066    game_beta/game_controlunit/write_data[74]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    14.190 f  game_beta/game_controlunit/M_waddr_q[7]_i_158/O
                         net (fo=1, routed)           0.698    14.888    debugger/ram/M_waddr_q[7]_i_21_1
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    15.012 f  debugger/ram/M_waddr_q[7]_i_79_comp_1/O
                         net (fo=1, routed)           0.610    15.622    debugger/ram/M_waddr_q[7]_i_79_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.746 f  debugger/ram/M_waddr_q[7]_i_21_comp/O
                         net (fo=1, routed)           0.493    16.239    debugger/ram/M_waddr_q[7]_i_21_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.363 f  debugger/ram/M_waddr_q[7]_i_5_comp/O
                         net (fo=2, routed)           0.580    16.944    debugger/force_sync/M_waddr_q_reg[0]_1
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    17.068 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=2, routed)           0.166    17.233    debugger/force_sync/E[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.357 r  debugger/force_sync/mem_reg_0_i_74/O
                         net (fo=16, routed)          0.798    18.155    debugger/ram/write_en
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.483    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    14.578    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -18.155    
  -------------------------------------------------------------------
                         slack                                 -3.577    

Slack (VIOLATED) :        -3.577ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.020ns  (logic 2.578ns (19.800%)  route 10.442ns (80.200%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT6=11)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.551     5.135    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDSE (Prop_fdse_C_Q)         0.419     5.554 r  reset_cond/M_stage_q_reg[3]_replica/Q
                         net (fo=18, routed)          1.294     6.848    game_beta/game_controlunit/Q[0]_repN_alias
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.299     7.147 f  game_beta/game_controlunit/mem_reg_0_i_30/O
                         net (fo=7, routed)           0.346     7.493    game_beta/game_controlunit/write_data[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.617 r  game_beta/game_controlunit/mem_reg_1_i_63/O
                         net (fo=17, routed)          1.038     8.655    game_beta/game_regfiles/mem_reg_1
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.779 r  game_beta/game_regfiles/mem_reg_0_i_138/O
                         net (fo=6, routed)           0.538     9.317    game_beta/game_controlunit/mem_reg_0_14
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.441 r  game_beta/game_controlunit/mem_reg_0_i_60/O
                         net (fo=51, routed)          0.595    10.036    game_beta/game_controlunit/write_data[21]
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.160 r  game_beta/game_controlunit/mem_reg_0_i_200/O
                         net (fo=25, routed)          0.546    10.706    game_beta/game_controlunit/mem_reg_0_i_200_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.830 f  game_beta/game_controlunit/M_left_half_circle_q[1]_i_13/O
                         net (fo=5, routed)           0.568    11.397    game_beta/game_controlunit/M_left_half_circle_q[1]_i_13_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.521 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_8/O
                         net (fo=2, routed)           0.464    11.985    game_beta/game_controlunit/M_left_half_circle_q[5]_i_8_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.109 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=1, routed)           0.798    12.908    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.032 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=1, routed)           0.401    13.433    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.557 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_2/O
                         net (fo=10, routed)          0.509    14.066    game_beta/game_controlunit/write_data[74]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    14.190 f  game_beta/game_controlunit/M_waddr_q[7]_i_158/O
                         net (fo=1, routed)           0.698    14.888    debugger/ram/M_waddr_q[7]_i_21_1
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    15.012 f  debugger/ram/M_waddr_q[7]_i_79_comp_1/O
                         net (fo=1, routed)           0.610    15.622    debugger/ram/M_waddr_q[7]_i_79_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.746 f  debugger/ram/M_waddr_q[7]_i_21_comp/O
                         net (fo=1, routed)           0.493    16.239    debugger/ram/M_waddr_q[7]_i_21_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.363 f  debugger/ram/M_waddr_q[7]_i_5_comp/O
                         net (fo=2, routed)           0.580    16.944    debugger/force_sync/M_waddr_q_reg[0]_1
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    17.068 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=2, routed)           0.166    17.233    debugger/force_sync/E[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.357 r  debugger/force_sync/mem_reg_0_i_74/O
                         net (fo=16, routed)          0.798    18.155    debugger/ram/write_en
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.483    14.888    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    14.578    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -18.155    
  -------------------------------------------------------------------
                         slack                                 -3.577    

Slack (VIOLATED) :        -3.565ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.009ns  (logic 2.578ns (19.817%)  route 10.431ns (80.183%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT6=11)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.551     5.135    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDSE (Prop_fdse_C_Q)         0.419     5.554 r  reset_cond/M_stage_q_reg[3]_replica/Q
                         net (fo=18, routed)          1.294     6.848    game_beta/game_controlunit/Q[0]_repN_alias
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.299     7.147 f  game_beta/game_controlunit/mem_reg_0_i_30/O
                         net (fo=7, routed)           0.346     7.493    game_beta/game_controlunit/write_data[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.617 r  game_beta/game_controlunit/mem_reg_1_i_63/O
                         net (fo=17, routed)          1.038     8.655    game_beta/game_regfiles/mem_reg_1
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.779 r  game_beta/game_regfiles/mem_reg_0_i_138/O
                         net (fo=6, routed)           0.538     9.317    game_beta/game_controlunit/mem_reg_0_14
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.441 r  game_beta/game_controlunit/mem_reg_0_i_60/O
                         net (fo=51, routed)          0.595    10.036    game_beta/game_controlunit/write_data[21]
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.160 r  game_beta/game_controlunit/mem_reg_0_i_200/O
                         net (fo=25, routed)          0.546    10.706    game_beta/game_controlunit/mem_reg_0_i_200_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.830 f  game_beta/game_controlunit/M_left_half_circle_q[1]_i_13/O
                         net (fo=5, routed)           0.568    11.397    game_beta/game_controlunit/M_left_half_circle_q[1]_i_13_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.521 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_8/O
                         net (fo=2, routed)           0.464    11.985    game_beta/game_controlunit/M_left_half_circle_q[5]_i_8_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.109 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=1, routed)           0.798    12.908    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.032 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=1, routed)           0.401    13.433    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.557 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_2/O
                         net (fo=10, routed)          0.509    14.066    game_beta/game_controlunit/write_data[74]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    14.190 f  game_beta/game_controlunit/M_waddr_q[7]_i_158/O
                         net (fo=1, routed)           0.698    14.888    debugger/ram/M_waddr_q[7]_i_21_1
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    15.012 f  debugger/ram/M_waddr_q[7]_i_79_comp_1/O
                         net (fo=1, routed)           0.610    15.622    debugger/ram/M_waddr_q[7]_i_79_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.746 f  debugger/ram/M_waddr_q[7]_i_21_comp/O
                         net (fo=1, routed)           0.493    16.239    debugger/ram/M_waddr_q[7]_i_21_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.363 f  debugger/ram/M_waddr_q[7]_i_5_comp/O
                         net (fo=2, routed)           0.580    16.944    debugger/force_sync/M_waddr_q_reg[0]_1
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    17.068 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=2, routed)           0.166    17.233    debugger/force_sync/E[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.357 r  debugger/force_sync/mem_reg_0_i_74/O
                         net (fo=16, routed)          0.787    18.144    debugger/ram/write_en
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.484    14.889    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.579    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                 -3.565    

Slack (VIOLATED) :        -3.541ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.985ns  (logic 2.578ns (19.854%)  route 10.407ns (80.146%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT6=11)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.551     5.135    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDSE (Prop_fdse_C_Q)         0.419     5.554 r  reset_cond/M_stage_q_reg[3]_replica/Q
                         net (fo=18, routed)          1.294     6.848    game_beta/game_controlunit/Q[0]_repN_alias
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.299     7.147 f  game_beta/game_controlunit/mem_reg_0_i_30/O
                         net (fo=7, routed)           0.346     7.493    game_beta/game_controlunit/write_data[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.617 r  game_beta/game_controlunit/mem_reg_1_i_63/O
                         net (fo=17, routed)          1.038     8.655    game_beta/game_regfiles/mem_reg_1
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.779 r  game_beta/game_regfiles/mem_reg_0_i_138/O
                         net (fo=6, routed)           0.538     9.317    game_beta/game_controlunit/mem_reg_0_14
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.441 r  game_beta/game_controlunit/mem_reg_0_i_60/O
                         net (fo=51, routed)          0.595    10.036    game_beta/game_controlunit/write_data[21]
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.160 r  game_beta/game_controlunit/mem_reg_0_i_200/O
                         net (fo=25, routed)          0.546    10.706    game_beta/game_controlunit/mem_reg_0_i_200_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.830 f  game_beta/game_controlunit/M_left_half_circle_q[1]_i_13/O
                         net (fo=5, routed)           0.568    11.397    game_beta/game_controlunit/M_left_half_circle_q[1]_i_13_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.521 r  game_beta/game_controlunit/M_left_half_circle_q[5]_i_8/O
                         net (fo=2, routed)           0.464    11.985    game_beta/game_controlunit/M_left_half_circle_q[5]_i_8_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.109 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=1, routed)           0.798    12.908    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.032 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=1, routed)           0.401    13.433    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.557 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_2/O
                         net (fo=10, routed)          0.509    14.066    game_beta/game_controlunit/write_data[74]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124    14.190 f  game_beta/game_controlunit/M_waddr_q[7]_i_158/O
                         net (fo=1, routed)           0.698    14.888    debugger/ram/M_waddr_q[7]_i_21_1
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    15.012 f  debugger/ram/M_waddr_q[7]_i_79_comp_1/O
                         net (fo=1, routed)           0.610    15.622    debugger/ram/M_waddr_q[7]_i_79_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.746 f  debugger/ram/M_waddr_q[7]_i_21_comp/O
                         net (fo=1, routed)           0.493    16.239    debugger/ram/M_waddr_q[7]_i_21_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124    16.363 f  debugger/ram/M_waddr_q[7]_i_5_comp/O
                         net (fo=2, routed)           0.580    16.944    debugger/force_sync/M_waddr_q_reg[0]_1
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    17.068 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=2, routed)           0.166    17.233    debugger/force_sync/E[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.124    17.357 r  debugger/force_sync/mem_reg_0_i_74/O
                         net (fo=16, routed)          0.762    18.120    debugger/ram/write_en
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        1.484    14.889    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.579    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -18.120    
  -------------------------------------------------------------------
                         slack                                 -3.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.644%)  route 0.234ns (62.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  debugger/M_trigger_data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  debugger/M_trigger_data_q_reg[24]/Q
                         net (fo=2, routed)           0.234     1.882    debugger/M_trigger_data_q_reg_n_0_[24]
    SLICE_X46Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.833     2.022    debugger/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[23]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.064     1.841    debugger/M_trigger_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.161%)  route 0.249ns (63.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  debugger/M_trigger_data_q_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  debugger/M_trigger_data_q_reg[126]/Q
                         net (fo=2, routed)           0.249     1.898    debugger/M_trigger_data_q_reg_n_0_[126]
    SLICE_X40Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.832     2.021    debugger/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[125]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.070     1.846    debugger/M_trigger_data_q_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[551]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[550]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.227%)  route 0.194ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  debugger/M_trigger_data_q_reg[551]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  debugger/M_trigger_data_q_reg[551]/Q
                         net (fo=3, routed)           0.194     1.850    debugger/M_trigger_data_q_reg_n_0_[551]
    SLICE_X41Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[550]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.832     2.021    debugger/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[550]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.022     1.798    debugger/M_trigger_data_q_reg[550]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 debugger/arm_sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/arm_sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.340%)  route 0.258ns (64.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.563     1.507    debugger/arm_sync/clk_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  debugger/arm_sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.258     1.906    debugger/arm_sync/M_pipe_q_reg_n_0_[0]
    SLICE_X34Y51         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.829     2.019    debugger/arm_sync/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.059     1.833    debugger/arm_sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.569     1.513    game_beta/game_circle_clock/freq_divider/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.762    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg_n_0_[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X57Y50         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.835     2.025    game_beta/game_circle_clock/freq_divider/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.569     1.513    game_beta/game_circle_clock/freq_divider/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.762    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg_n_0_[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X57Y50         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.835     2.025    game_beta/game_circle_clock/freq_divider/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.569     1.513    game_beta/game_circle_clock/freq_divider/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.762    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg_n_0_[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]_i_1_n_6
    SLICE_X57Y50         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.835     2.025    game_beta/game_circle_clock/freq_divider/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.569     1.513    game_beta/game_circle_clock/freq_divider/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.762    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg_n_0_[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X57Y50         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.835     2.025    game_beta/game_circle_clock/freq_divider/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.667%)  route 0.304ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.565     1.509    debugger/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  debugger/M_trigger_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  debugger/M_trigger_data_q_reg[11]/Q
                         net (fo=2, routed)           0.304     1.954    debugger/M_trigger_data_q_reg_n_0_[11]
    SLICE_X49Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[10]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.046     1.825    debugger/M_trigger_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.569     1.513    game_beta/game_circle_clock/freq_divider/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.762    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg_n_0_[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X57Y51         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1084, routed)        0.835     2.025    game_beta/game_circle_clock/freq_divider/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y49   debugger/M_data_old_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y73   debugger/M_data_old_q_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y73   debugger/M_data_old_q_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y73   debugger/M_data_old_q_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y69   debugger/M_data_old_q_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y67   debugger/M_data_old_q_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y54   debugger/M_data_old_q_reg[105]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y44   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y44   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y44   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y44   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y44   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y44   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y53   debugger/M_data_old_q_reg[106]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y59   debugger/M_data_old_q_reg[110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y55   debugger/M_data_old_q_reg[111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y56   debugger/M_data_old_q_reg[112]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y44   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y44   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y44   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y44   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y44   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y44   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y49   debugger/M_data_old_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y73   debugger/M_data_old_q_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y73   debugger/M_data_old_q_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y69   debugger/M_data_old_q_reg[103]/C



