

================================================================
== Vitis HLS Report for 'wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_182'
================================================================
* Date:           Thu Jan 27 12:43:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.760 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       32|       33|  0.128 us|  0.132 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- wideToNarrowConverter_LOOP  |       32|       32|         2|          1|          1|    32|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7 = alloca i32 1"   --->   Operation 4 'alloca' 'wideSample_superSample_M_imag_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6 = alloca i32 1"   --->   Operation 5 'alloca' 'wideSample_superSample_M_imag_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5 = alloca i32 1"   --->   Operation 6 'alloca' 'wideSample_superSample_M_imag_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4 = alloca i32 1"   --->   Operation 7 'alloca' 'wideSample_superSample_M_imag_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3 = alloca i32 1"   --->   Operation 8 'alloca' 'wideSample_superSample_M_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2 = alloca i32 1"   --->   Operation 9 'alloca' 'wideSample_superSample_M_imag_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1 = alloca i32 1"   --->   Operation 10 'alloca' 'wideSample_superSample_M_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0 = alloca i32 1"   --->   Operation 11 'alloca' 'wideSample_superSample_M_imag_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7 = alloca i32 1"   --->   Operation 12 'alloca' 'wideSample_superSample_M_real_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6 = alloca i32 1"   --->   Operation 13 'alloca' 'wideSample_superSample_M_real_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5 = alloca i32 1"   --->   Operation 14 'alloca' 'wideSample_superSample_M_real_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4 = alloca i32 1"   --->   Operation 15 'alloca' 'wideSample_superSample_M_real_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3 = alloca i32 1"   --->   Operation 16 'alloca' 'wideSample_superSample_M_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2 = alloca i32 1"   --->   Operation 17 'alloca' 'wideSample_superSample_M_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1 = alloca i32 1"   --->   Operation 18 'alloca' 'wideSample_superSample_M_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0 = alloca i32 1"   --->   Operation 19 'alloca' 'wideSample_superSample_M_real_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_0110, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_0111, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_0112, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_0113, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_0114, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_0_0_0_0115, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0223, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0224, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0225, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0226, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0227, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0228, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_wideStreamIn_0_0_1_0_0_0229, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln69 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 37 'br' 'br_ln69' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi22ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i1 0, void %.split2._crit_edge_ifconv, i1 1, void"   --->   Operation 38 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%wideReadIndex18 = phi i3 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi22ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i3 %wideReadIndex, void %.split2._crit_edge_ifconv, i3 0, void"   --->   Operation 39 'phi' 'wideReadIndex18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i17 = phi i5 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi22ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i5 %i, void %.split2._crit_edge_ifconv, i5 0, void"   --->   Operation 40 'phi' 'i17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split2, void %rewind_init"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i22 %p_wideStreamIn_0_0_0_0_0_018, i22 %p_wideStreamIn_0_0_0_0_0_019, i22 %p_wideStreamIn_0_0_0_0_0_0110, i22 %p_wideStreamIn_0_0_0_0_0_0111, i22 %p_wideStreamIn_0_0_0_0_0_0112, i22 %p_wideStreamIn_0_0_0_0_0_0113, i22 %p_wideStreamIn_0_0_0_0_0_0114, i22 %p_wideStreamIn_0_0_0_0_0_0115, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i22 %p_wideStreamIn_0_0_1_0_0_02, i22 %p_wideStreamIn_0_0_1_0_0_0223, i22 %p_wideStreamIn_0_0_1_0_0_0224, i22 %p_wideStreamIn_0_0_1_0_0_0225, i22 %p_wideStreamIn_0_0_1_0_0_0226, i22 %p_wideStreamIn_0_0_1_0_0_0227, i22 %p_wideStreamIn_0_0_1_0_0_0228, i22 %p_wideStreamIn_0_0_1_0_0_0229, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln69 = br void %.split2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 45 'br' 'br_ln69' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i5 %i17" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 47 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:67]   --->   Operation 48 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:67]   --->   Operation 49 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.70ns)   --->   "%i = add i5 %i17, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 50 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %trunc_ln69, void %_ZN3hls6streamI20SuperSampleContainerILi8ESt7complexI8ap_fixedILi22ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEEELi0EE4readEv.exit, void %.split2._crit_edge_ifconv" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 51 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.32ns)   --->   "%empty_96 = read i352 @_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A, i22 %p_wideStreamIn_0_0_0_0_0_018, i22 %p_wideStreamIn_0_0_0_0_0_019, i22 %p_wideStreamIn_0_0_0_0_0_0110, i22 %p_wideStreamIn_0_0_0_0_0_0111, i22 %p_wideStreamIn_0_0_0_0_0_0112, i22 %p_wideStreamIn_0_0_0_0_0_0113, i22 %p_wideStreamIn_0_0_0_0_0_0114, i22 %p_wideStreamIn_0_0_0_0_0_0115, i22 %p_wideStreamIn_0_0_1_0_0_02, i22 %p_wideStreamIn_0_0_1_0_0_0223, i22 %p_wideStreamIn_0_0_1_0_0_0224, i22 %p_wideStreamIn_0_0_1_0_0_0225, i22 %p_wideStreamIn_0_0_1_0_0_0226, i22 %p_wideStreamIn_0_0_1_0_0_0227, i22 %p_wideStreamIn_0_0_1_0_0_0228, i22 %p_wideStreamIn_0_0_1_0_0_0229" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'read' 'empty_96' <Predicate = (!trunc_ln69)> <Delay = 1.32> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'extractvalue' 'wideSample_superSample_M_real_V_0_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'extractvalue' 'wideSample_superSample_M_real_V_1_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'extractvalue' 'wideSample_superSample_M_real_V_2_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'extractvalue' 'wideSample_superSample_M_real_V_3_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'extractvalue' 'wideSample_superSample_M_real_V_4_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'extractvalue' 'wideSample_superSample_M_real_V_5_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'extractvalue' 'wideSample_superSample_M_real_V_6_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'extractvalue' 'wideSample_superSample_M_real_V_7_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'extractvalue' 'wideSample_superSample_M_imag_V_0_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'extractvalue' 'wideSample_superSample_M_imag_V_1_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'extractvalue' 'wideSample_superSample_M_imag_V_2_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'extractvalue' 'wideSample_superSample_M_imag_V_3_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'extractvalue' 'wideSample_superSample_M_imag_V_4_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'extractvalue' 'wideSample_superSample_M_imag_V_5_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'extractvalue' 'wideSample_superSample_M_imag_V_6_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7_3 = extractvalue i352 %empty_96" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'extractvalue' 'wideSample_superSample_M_imag_V_7_3' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_0_3, i22 %wideSample_superSample_M_real_V_0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 69 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_1_3, i22 %wideSample_superSample_M_real_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 70 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_2_3, i22 %wideSample_superSample_M_real_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 71 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_3_3, i22 %wideSample_superSample_M_real_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 72 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_4_3, i22 %wideSample_superSample_M_real_V_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 73 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_5_3, i22 %wideSample_superSample_M_real_V_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 74 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_6_3, i22 %wideSample_superSample_M_real_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 75 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_real_V_7_3, i22 %wideSample_superSample_M_real_V_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 76 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_0_3, i22 %wideSample_superSample_M_imag_V_0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 77 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_1_3, i22 %wideSample_superSample_M_imag_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 78 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_2_3, i22 %wideSample_superSample_M_imag_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 79 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_3_3, i22 %wideSample_superSample_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 80 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_4_3, i22 %wideSample_superSample_M_imag_V_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 81 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_5_3, i22 %wideSample_superSample_M_imag_V_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 82 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_6_3, i22 %wideSample_superSample_M_imag_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 83 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln71 = store i22 %wideSample_superSample_M_imag_V_7_3, i22 %wideSample_superSample_M_imag_V_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 84 'store' 'store_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln71 = br void %.split2._crit_edge_ifconv" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:71]   --->   Operation 85 'br' 'br_ln71' <Predicate = (!trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.49ns)   --->   "%icmp_ln78_11 = icmp_eq  i3 %wideReadIndex18, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 86 'icmp' 'icmp_ln78_11' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.49ns)   --->   "%icmp_ln78_12 = icmp_eq  i3 %wideReadIndex18, i3 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 87 'icmp' 'icmp_ln78_12' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.49ns)   --->   "%icmp_ln78_13 = icmp_eq  i3 %wideReadIndex18, i3 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 88 'icmp' 'icmp_ln78_13' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.12ns)   --->   "%wideReadIndex = xor i3 %wideReadIndex18, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:81]   --->   Operation 89 'xor' 'wideReadIndex' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.63ns)   --->   "%icmp_ln69 = icmp_eq  i5 %i17, i5 31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 90 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %rewind_header, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:69]   --->   Operation 91 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln83 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:83]   --->   Operation 92 'br' 'br_ln83' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.75>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_7_load = load i22 %wideSample_superSample_M_imag_V_7"   --->   Operation 93 'load' 'wideSample_superSample_M_imag_V_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_6_load = load i22 %wideSample_superSample_M_imag_V_6"   --->   Operation 94 'load' 'wideSample_superSample_M_imag_V_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_5_load = load i22 %wideSample_superSample_M_imag_V_5"   --->   Operation 95 'load' 'wideSample_superSample_M_imag_V_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_4_load = load i22 %wideSample_superSample_M_imag_V_4"   --->   Operation 96 'load' 'wideSample_superSample_M_imag_V_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_3_load = load i22 %wideSample_superSample_M_imag_V_3"   --->   Operation 97 'load' 'wideSample_superSample_M_imag_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_2_load = load i22 %wideSample_superSample_M_imag_V_2"   --->   Operation 98 'load' 'wideSample_superSample_M_imag_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_1_load = load i22 %wideSample_superSample_M_imag_V_1"   --->   Operation 99 'load' 'wideSample_superSample_M_imag_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_imag_V_0_load = load i22 %wideSample_superSample_M_imag_V_0"   --->   Operation 100 'load' 'wideSample_superSample_M_imag_V_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_7_load = load i22 %wideSample_superSample_M_real_V_7"   --->   Operation 101 'load' 'wideSample_superSample_M_real_V_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_6_load = load i22 %wideSample_superSample_M_real_V_6"   --->   Operation 102 'load' 'wideSample_superSample_M_real_V_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_5_load = load i22 %wideSample_superSample_M_real_V_5"   --->   Operation 103 'load' 'wideSample_superSample_M_real_V_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_4_load = load i22 %wideSample_superSample_M_real_V_4"   --->   Operation 104 'load' 'wideSample_superSample_M_real_V_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_3_load = load i22 %wideSample_superSample_M_real_V_3"   --->   Operation 105 'load' 'wideSample_superSample_M_real_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_2_load = load i22 %wideSample_superSample_M_real_V_2"   --->   Operation 106 'load' 'wideSample_superSample_M_real_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_1_load = load i22 %wideSample_superSample_M_real_V_1"   --->   Operation 107 'load' 'wideSample_superSample_M_real_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%wideSample_superSample_M_real_V_0_load = load i22 %wideSample_superSample_M_real_V_0"   --->   Operation 108 'load' 'wideSample_superSample_M_real_V_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.58ns)   --->   "%tmp = mux i22 @_ssdm_op_Mux.ap_auto.8i22.i3, i22 %wideSample_superSample_M_real_V_0_load, i22 %wideSample_superSample_M_real_V_1_load, i22 %wideSample_superSample_M_real_V_2_load, i22 %wideSample_superSample_M_real_V_3_load, i22 %wideSample_superSample_M_real_V_4_load, i22 %wideSample_superSample_M_real_V_5_load, i22 %wideSample_superSample_M_real_V_6_load, i22 %wideSample_superSample_M_real_V_7_load, i3 %wideReadIndex18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 109 'mux' 'tmp' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.58ns)   --->   "%tmp_7 = mux i22 @_ssdm_op_Mux.ap_auto.8i22.i3, i22 %wideSample_superSample_M_imag_V_0_load, i22 %wideSample_superSample_M_imag_V_1_load, i22 %wideSample_superSample_M_imag_V_2_load, i22 %wideSample_superSample_M_imag_V_3_load, i22 %wideSample_superSample_M_imag_V_4_load, i22 %wideSample_superSample_M_imag_V_5_load, i22 %wideSample_superSample_M_imag_V_6_load, i22 %wideSample_superSample_M_imag_V_7_load, i3 %wideReadIndex18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 110 'mux' 'tmp_7' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.49ns)   --->   "%icmp_ln78 = icmp_eq  i3 %wideReadIndex18, i3 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 111 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.49ns)   --->   "%icmp_ln78_14 = icmp_eq  i3 %wideReadIndex18, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 112 'icmp' 'icmp_ln78_14' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.49ns)   --->   "%icmp_ln78_15 = icmp_eq  i3 %wideReadIndex18, i3 5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 113 'icmp' 'icmp_ln78_15' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_61)   --->   "%select_ln78 = select i1 %icmp_ln78_15, i22 %wideSample_superSample_M_real_V_6_load, i22 %wideSample_superSample_M_real_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 114 'select' 'select_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.12ns)   --->   "%or_ln78 = or i1 %icmp_ln78_15, i1 %icmp_ln78_14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 115 'or' 'or_ln78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_59 = select i1 %icmp_ln78_13, i22 %wideSample_superSample_M_real_V_4_load, i22 %wideSample_superSample_M_real_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 116 'select' 'select_ln78_59' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.12ns)   --->   "%or_ln78_15 = or i1 %icmp_ln78_13, i1 %icmp_ln78_12" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 117 'or' 'or_ln78_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_62)   --->   "%select_ln78_60 = select i1 %icmp_ln78_11, i22 %wideSample_superSample_M_real_V_2_load, i22 %wideSample_superSample_M_real_V_1_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 118 'select' 'select_ln78_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.12ns)   --->   "%or_ln78_16 = or i1 %icmp_ln78_11, i1 %icmp_ln78" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 119 'or' 'or_ln78_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_61 = select i1 %or_ln78, i22 %select_ln78, i22 %select_ln78_59" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 120 'select' 'select_ln78_61' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.12ns)   --->   "%or_ln78_17 = or i1 %or_ln78, i1 %or_ln78_15" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 121 'or' 'or_ln78_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_62 = select i1 %or_ln78_16, i22 %select_ln78_60, i22 %wideSample_superSample_M_real_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 122 'select' 'select_ln78_62' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_63 = select i1 %or_ln78_17, i22 %select_ln78_61, i22 %select_ln78_62" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 123 'select' 'select_ln78_63' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_67)   --->   "%select_ln78_64 = select i1 %icmp_ln78_15, i22 %wideSample_superSample_M_imag_V_6_load, i22 %wideSample_superSample_M_imag_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 124 'select' 'select_ln78_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_65 = select i1 %icmp_ln78_13, i22 %wideSample_superSample_M_imag_V_4_load, i22 %wideSample_superSample_M_imag_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 125 'select' 'select_ln78_65' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_68)   --->   "%select_ln78_66 = select i1 %icmp_ln78_11, i22 %wideSample_superSample_M_imag_V_2_load, i22 %wideSample_superSample_M_imag_V_1_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 126 'select' 'select_ln78_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_67 = select i1 %or_ln78, i22 %select_ln78_64, i22 %select_ln78_65" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 127 'select' 'select_ln78_67' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_68 = select i1 %or_ln78_16, i22 %select_ln78_66, i22 %wideSample_superSample_M_imag_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 128 'select' 'select_ln78_68' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_69 = select i1 %or_ln78_17, i22 %select_ln78_67, i22 %select_ln78_68" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 129 'select' 'select_ln78_69' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_73)   --->   "%select_ln78_70 = select i1 %icmp_ln78_14, i22 %wideSample_superSample_M_real_V_6_load, i22 %wideSample_superSample_M_real_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 130 'select' 'select_ln78_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.12ns)   --->   "%or_ln78_18 = or i1 %icmp_ln78_14, i1 %icmp_ln78_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 131 'or' 'or_ln78_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_71 = select i1 %icmp_ln78_12, i22 %wideSample_superSample_M_real_V_4_load, i22 %wideSample_superSample_M_real_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 132 'select' 'select_ln78_71' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln78_20)   --->   "%or_ln78_19 = or i1 %icmp_ln78_12, i1 %icmp_ln78_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 133 'or' 'or_ln78_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_74)   --->   "%select_ln78_72 = select i1 %icmp_ln78, i22 %wideSample_superSample_M_real_V_2_load, i22 %wideSample_superSample_M_real_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 134 'select' 'select_ln78_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_73 = select i1 %or_ln78_18, i22 %select_ln78_70, i22 %select_ln78_71" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 135 'select' 'select_ln78_73' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln78_20 = or i1 %or_ln78_18, i1 %or_ln78_19" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 136 'or' 'or_ln78_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_74 = select i1 %or_ln78_20, i22 %select_ln78_73, i22 %select_ln78_72" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 137 'select' 'select_ln78_74' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_78)   --->   "%select_ln78_75 = select i1 %icmp_ln78_14, i22 %wideSample_superSample_M_imag_V_6_load, i22 %wideSample_superSample_M_imag_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 138 'select' 'select_ln78_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_76 = select i1 %icmp_ln78_12, i22 %wideSample_superSample_M_imag_V_4_load, i22 %wideSample_superSample_M_imag_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 139 'select' 'select_ln78_76' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_79)   --->   "%select_ln78_77 = select i1 %icmp_ln78, i22 %wideSample_superSample_M_imag_V_2_load, i22 %wideSample_superSample_M_imag_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 140 'select' 'select_ln78_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_78 = select i1 %or_ln78_18, i22 %select_ln78_75, i22 %select_ln78_76" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 141 'select' 'select_ln78_78' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_79 = select i1 %or_ln78_20, i22 %select_ln78_78, i22 %select_ln78_77" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 142 'select' 'select_ln78_79' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_82)   --->   "%select_ln78_80 = select i1 %icmp_ln78_13, i22 %wideSample_superSample_M_real_V_6_load, i22 %wideSample_superSample_M_real_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 143 'select' 'select_ln78_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_81 = select i1 %icmp_ln78_11, i22 %wideSample_superSample_M_real_V_4_load, i22 %wideSample_superSample_M_real_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 144 'select' 'select_ln78_81' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_82 = select i1 %or_ln78_15, i22 %select_ln78_80, i22 %select_ln78_81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 145 'select' 'select_ln78_82' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.12ns)   --->   "%or_ln78_21 = or i1 %or_ln78_15, i1 %or_ln78_16" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 146 'or' 'or_ln78_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_83 = select i1 %or_ln78_21, i22 %select_ln78_82, i22 %wideSample_superSample_M_real_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 147 'select' 'select_ln78_83' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_86)   --->   "%select_ln78_84 = select i1 %icmp_ln78_13, i22 %wideSample_superSample_M_imag_V_6_load, i22 %wideSample_superSample_M_imag_V_5_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 148 'select' 'select_ln78_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_85 = select i1 %icmp_ln78_11, i22 %wideSample_superSample_M_imag_V_4_load, i22 %wideSample_superSample_M_imag_V_3_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 149 'select' 'select_ln78_85' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_86 = select i1 %or_ln78_15, i22 %select_ln78_84, i22 %select_ln78_85" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 150 'select' 'select_ln78_86' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln78_87 = select i1 %or_ln78_21, i22 %select_ln78_86, i22 %wideSample_superSample_M_imag_V_7_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:78]   --->   Operation 151 'select' 'select_ln78_87' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i246 @_ssdm_op_BitConcatenate.i246.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22, i22 %select_ln78_87, i10 0, i22 %select_ln78_83, i10 0, i22 %select_ln78_79, i10 0, i22 %select_ln78_74, i10 0, i22 %select_ln78_69, i10 0, i22 %select_ln78_63, i10 0, i22 %tmp_7, i10 0, i22 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 152 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i246 %tmp_6" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 153 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.43ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ssrWideStream4kernelIn, i256 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 154 'write' 'write_ln174' <Predicate = true> <Delay = 1.43> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%return_ln83 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_wide_type_utilities.hpp:83]   --->   Operation 155 'return' 'return_ln83' <Predicate = (icmp_ln69)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_019]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_0110]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_0111]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_0112]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_0113]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_0114]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_0_0_0_0115]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0223]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0224]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0225]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0226]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0227]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0228]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_wideStreamIn_0_0_1_0_0_0229]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ssrWideStream4kernelIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wideSample_superSample_M_imag_V_7      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_6      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_5      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_4      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_3      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_2      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_1      (alloca           ) [ 0011]
wideSample_superSample_M_imag_V_0      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_7      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_6      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_5      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_4      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_3      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_2      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_1      (alloca           ) [ 0011]
wideSample_superSample_M_real_V_0      (alloca           ) [ 0011]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
specinterface_ln0                      (specinterface    ) [ 0000]
br_ln69                                (br               ) [ 0111]
do_init                                (phi              ) [ 0011]
wideReadIndex18                        (phi              ) [ 0011]
i17                                    (phi              ) [ 0011]
br_ln0                                 (br               ) [ 0000]
specmemcore_ln0                        (specmemcore      ) [ 0000]
specmemcore_ln0                        (specmemcore      ) [ 0000]
specmemcore_ln0                        (specmemcore      ) [ 0000]
br_ln69                                (br               ) [ 0000]
empty                                  (speclooptripcount) [ 0000]
trunc_ln69                             (trunc            ) [ 0011]
specpipeline_ln67                      (specpipeline     ) [ 0000]
specloopname_ln67                      (specloopname     ) [ 0000]
i                                      (add              ) [ 0111]
br_ln71                                (br               ) [ 0000]
empty_96                               (read             ) [ 0000]
wideSample_superSample_M_real_V_0_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_1_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_2_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_3_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_4_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_5_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_6_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_real_V_7_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_0_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_1_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_2_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_3_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_4_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_5_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_6_3    (extractvalue     ) [ 0000]
wideSample_superSample_M_imag_V_7_3    (extractvalue     ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
store_ln71                             (store            ) [ 0000]
br_ln71                                (br               ) [ 0000]
icmp_ln78_11                           (icmp             ) [ 0011]
icmp_ln78_12                           (icmp             ) [ 0011]
icmp_ln78_13                           (icmp             ) [ 0011]
wideReadIndex                          (xor              ) [ 0111]
icmp_ln69                              (icmp             ) [ 0011]
br_ln69                                (br               ) [ 0111]
br_ln83                                (br               ) [ 0111]
wideSample_superSample_M_imag_V_7_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_6_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_5_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_4_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_3_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_2_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_1_load (load             ) [ 0000]
wideSample_superSample_M_imag_V_0_load (load             ) [ 0000]
wideSample_superSample_M_real_V_7_load (load             ) [ 0000]
wideSample_superSample_M_real_V_6_load (load             ) [ 0000]
wideSample_superSample_M_real_V_5_load (load             ) [ 0000]
wideSample_superSample_M_real_V_4_load (load             ) [ 0000]
wideSample_superSample_M_real_V_3_load (load             ) [ 0000]
wideSample_superSample_M_real_V_2_load (load             ) [ 0000]
wideSample_superSample_M_real_V_1_load (load             ) [ 0000]
wideSample_superSample_M_real_V_0_load (load             ) [ 0000]
tmp                                    (mux              ) [ 0000]
tmp_7                                  (mux              ) [ 0000]
icmp_ln78                              (icmp             ) [ 0000]
icmp_ln78_14                           (icmp             ) [ 0000]
icmp_ln78_15                           (icmp             ) [ 0000]
select_ln78                            (select           ) [ 0000]
or_ln78                                (or               ) [ 0000]
select_ln78_59                         (select           ) [ 0000]
or_ln78_15                             (or               ) [ 0000]
select_ln78_60                         (select           ) [ 0000]
or_ln78_16                             (or               ) [ 0000]
select_ln78_61                         (select           ) [ 0000]
or_ln78_17                             (or               ) [ 0000]
select_ln78_62                         (select           ) [ 0000]
select_ln78_63                         (select           ) [ 0000]
select_ln78_64                         (select           ) [ 0000]
select_ln78_65                         (select           ) [ 0000]
select_ln78_66                         (select           ) [ 0000]
select_ln78_67                         (select           ) [ 0000]
select_ln78_68                         (select           ) [ 0000]
select_ln78_69                         (select           ) [ 0000]
select_ln78_70                         (select           ) [ 0000]
or_ln78_18                             (or               ) [ 0000]
select_ln78_71                         (select           ) [ 0000]
or_ln78_19                             (or               ) [ 0000]
select_ln78_72                         (select           ) [ 0000]
select_ln78_73                         (select           ) [ 0000]
or_ln78_20                             (or               ) [ 0000]
select_ln78_74                         (select           ) [ 0000]
select_ln78_75                         (select           ) [ 0000]
select_ln78_76                         (select           ) [ 0000]
select_ln78_77                         (select           ) [ 0000]
select_ln78_78                         (select           ) [ 0000]
select_ln78_79                         (select           ) [ 0000]
select_ln78_80                         (select           ) [ 0000]
select_ln78_81                         (select           ) [ 0000]
select_ln78_82                         (select           ) [ 0000]
or_ln78_21                             (or               ) [ 0000]
select_ln78_83                         (select           ) [ 0000]
select_ln78_84                         (select           ) [ 0000]
select_ln78_85                         (select           ) [ 0000]
select_ln78_86                         (select           ) [ 0000]
select_ln78_87                         (select           ) [ 0000]
tmp_6                                  (bitconcatenate   ) [ 0000]
zext_ln174                             (zext             ) [ 0000]
write_ln174                            (write            ) [ 0000]
return_ln83                            (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_wideStreamIn_0_0_0_0_0_018">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_018"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_wideStreamIn_0_0_0_0_0_019">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_019"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_wideStreamIn_0_0_0_0_0_0110">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_0110"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_wideStreamIn_0_0_0_0_0_0111">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_0111"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_wideStreamIn_0_0_0_0_0_0112">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_0112"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_wideStreamIn_0_0_0_0_0_0113">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_0113"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_wideStreamIn_0_0_0_0_0_0114">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_0114"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_wideStreamIn_0_0_0_0_0_0115">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_0_0_0_0115"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_wideStreamIn_0_0_1_0_0_02">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_wideStreamIn_0_0_1_0_0_0223">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0223"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_wideStreamIn_0_0_1_0_0_0224">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0224"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_wideStreamIn_0_0_1_0_0_0225">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0225"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_wideStreamIn_0_0_1_0_0_0226">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0226"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_wideStreamIn_0_0_1_0_0_0227">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0227"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_wideStreamIn_0_0_1_0_0_0228">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0228"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_wideStreamIn_0_0_1_0_0_0229">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_wideStreamIn_0_0_1_0_0_0229"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ssrWideStream4kernelIn">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ssrWideStream4kernelIn"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i22.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i246.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="wideSample_superSample_M_imag_V_7_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_7/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="wideSample_superSample_M_imag_V_6_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_6/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="wideSample_superSample_M_imag_V_5_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="wideSample_superSample_M_imag_V_4_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="wideSample_superSample_M_imag_V_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="wideSample_superSample_M_imag_V_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="wideSample_superSample_M_imag_V_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="wideSample_superSample_M_imag_V_0_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_imag_V_0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="wideSample_superSample_M_real_V_7_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_7/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="wideSample_superSample_M_real_V_6_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="wideSample_superSample_M_real_V_5_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="wideSample_superSample_M_real_V_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_4/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="wideSample_superSample_M_real_V_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="wideSample_superSample_M_real_V_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="wideSample_superSample_M_real_V_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="wideSample_superSample_M_real_V_0_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wideSample_superSample_M_real_V_0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="empty_96_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="352" slack="0"/>
<pin id="168" dir="0" index="1" bw="22" slack="0"/>
<pin id="169" dir="0" index="2" bw="22" slack="0"/>
<pin id="170" dir="0" index="3" bw="22" slack="0"/>
<pin id="171" dir="0" index="4" bw="22" slack="0"/>
<pin id="172" dir="0" index="5" bw="22" slack="0"/>
<pin id="173" dir="0" index="6" bw="22" slack="0"/>
<pin id="174" dir="0" index="7" bw="22" slack="0"/>
<pin id="175" dir="0" index="8" bw="22" slack="0"/>
<pin id="176" dir="0" index="9" bw="22" slack="0"/>
<pin id="177" dir="0" index="10" bw="22" slack="0"/>
<pin id="178" dir="0" index="11" bw="22" slack="0"/>
<pin id="179" dir="0" index="12" bw="22" slack="0"/>
<pin id="180" dir="0" index="13" bw="22" slack="0"/>
<pin id="181" dir="0" index="14" bw="22" slack="0"/>
<pin id="182" dir="0" index="15" bw="22" slack="0"/>
<pin id="183" dir="0" index="16" bw="22" slack="0"/>
<pin id="184" dir="1" index="17" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_96/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln174_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="256" slack="0"/>
<pin id="205" dir="0" index="2" bw="246" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="do_init_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="do_init_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="4" bw="1" slack="0"/>
<pin id="219" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="wideReadIndex18_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="1"/>
<pin id="226" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wideReadIndex18 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="wideReadIndex18_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="4" bw="1" slack="0"/>
<pin id="234" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wideReadIndex18/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i17_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="1"/>
<pin id="241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i17 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="i17_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="4" bw="1" slack="0"/>
<pin id="249" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i17/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln69_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="wideSample_superSample_M_real_V_0_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="352" slack="0"/>
<pin id="265" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_0_3/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="wideSample_superSample_M_real_V_1_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="352" slack="0"/>
<pin id="269" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_1_3/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="wideSample_superSample_M_real_V_2_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="352" slack="0"/>
<pin id="273" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_2_3/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="wideSample_superSample_M_real_V_3_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="352" slack="0"/>
<pin id="277" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_3_3/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="wideSample_superSample_M_real_V_4_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="352" slack="0"/>
<pin id="281" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_4_3/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="wideSample_superSample_M_real_V_5_3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="352" slack="0"/>
<pin id="285" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_5_3/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="wideSample_superSample_M_real_V_6_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="352" slack="0"/>
<pin id="289" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_6_3/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="wideSample_superSample_M_real_V_7_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="352" slack="0"/>
<pin id="293" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_real_V_7_3/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="wideSample_superSample_M_imag_V_0_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="352" slack="0"/>
<pin id="297" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_0_3/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="wideSample_superSample_M_imag_V_1_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="352" slack="0"/>
<pin id="301" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_1_3/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="wideSample_superSample_M_imag_V_2_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="352" slack="0"/>
<pin id="305" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_2_3/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="wideSample_superSample_M_imag_V_3_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="352" slack="0"/>
<pin id="309" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_3_3/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="wideSample_superSample_M_imag_V_4_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="352" slack="0"/>
<pin id="313" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_4_3/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="wideSample_superSample_M_imag_V_5_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="352" slack="0"/>
<pin id="317" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_5_3/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="wideSample_superSample_M_imag_V_6_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="352" slack="0"/>
<pin id="321" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_6_3/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="wideSample_superSample_M_imag_V_7_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="352" slack="0"/>
<pin id="325" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wideSample_superSample_M_imag_V_7_3/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln71_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="22" slack="0"/>
<pin id="329" dir="0" index="1" bw="22" slack="1"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln71_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="22" slack="0"/>
<pin id="334" dir="0" index="1" bw="22" slack="1"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln71_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="22" slack="0"/>
<pin id="339" dir="0" index="1" bw="22" slack="1"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln71_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="22" slack="0"/>
<pin id="344" dir="0" index="1" bw="22" slack="1"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln71_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="22" slack="0"/>
<pin id="349" dir="0" index="1" bw="22" slack="1"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln71_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="22" slack="0"/>
<pin id="354" dir="0" index="1" bw="22" slack="1"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln71_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="22" slack="0"/>
<pin id="359" dir="0" index="1" bw="22" slack="1"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln71_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="22" slack="0"/>
<pin id="364" dir="0" index="1" bw="22" slack="1"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln71_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="22" slack="0"/>
<pin id="369" dir="0" index="1" bw="22" slack="1"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln71_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="22" slack="0"/>
<pin id="374" dir="0" index="1" bw="22" slack="1"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln71_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="22" slack="0"/>
<pin id="379" dir="0" index="1" bw="22" slack="1"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln71_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="22" slack="0"/>
<pin id="384" dir="0" index="1" bw="22" slack="1"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln71_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="22" slack="0"/>
<pin id="389" dir="0" index="1" bw="22" slack="1"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln71_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="22" slack="0"/>
<pin id="394" dir="0" index="1" bw="22" slack="1"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln71_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="22" slack="0"/>
<pin id="399" dir="0" index="1" bw="22" slack="1"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln71_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="22" slack="0"/>
<pin id="404" dir="0" index="1" bw="22" slack="1"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln78_11_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_11/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln78_12_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_12/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln78_13_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="0" index="1" bw="3" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_13/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="wideReadIndex_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="0" index="1" bw="3" slack="0"/>
<pin id="428" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="wideReadIndex/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln69_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="wideSample_superSample_M_imag_V_7_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="22" slack="2"/>
<pin id="439" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_7_load/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="wideSample_superSample_M_imag_V_6_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="22" slack="2"/>
<pin id="442" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_6_load/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="wideSample_superSample_M_imag_V_5_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="22" slack="2"/>
<pin id="445" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_5_load/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="wideSample_superSample_M_imag_V_4_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="22" slack="2"/>
<pin id="448" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_4_load/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="wideSample_superSample_M_imag_V_3_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="22" slack="2"/>
<pin id="451" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_3_load/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="wideSample_superSample_M_imag_V_2_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="22" slack="2"/>
<pin id="454" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_2_load/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="wideSample_superSample_M_imag_V_1_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="22" slack="2"/>
<pin id="457" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_1_load/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="wideSample_superSample_M_imag_V_0_load_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="22" slack="2"/>
<pin id="460" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_imag_V_0_load/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="wideSample_superSample_M_real_V_7_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="22" slack="2"/>
<pin id="463" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_7_load/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="wideSample_superSample_M_real_V_6_load_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="22" slack="2"/>
<pin id="466" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_6_load/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="wideSample_superSample_M_real_V_5_load_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="22" slack="2"/>
<pin id="469" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_5_load/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="wideSample_superSample_M_real_V_4_load_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="22" slack="2"/>
<pin id="472" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_4_load/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="wideSample_superSample_M_real_V_3_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="22" slack="2"/>
<pin id="475" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_3_load/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="wideSample_superSample_M_real_V_2_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="22" slack="2"/>
<pin id="478" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_2_load/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="wideSample_superSample_M_real_V_1_load_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="22" slack="2"/>
<pin id="481" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_1_load/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="wideSample_superSample_M_real_V_0_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="22" slack="2"/>
<pin id="484" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wideSample_superSample_M_real_V_0_load/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="22" slack="0"/>
<pin id="487" dir="0" index="1" bw="22" slack="0"/>
<pin id="488" dir="0" index="2" bw="22" slack="0"/>
<pin id="489" dir="0" index="3" bw="22" slack="0"/>
<pin id="490" dir="0" index="4" bw="22" slack="0"/>
<pin id="491" dir="0" index="5" bw="22" slack="0"/>
<pin id="492" dir="0" index="6" bw="22" slack="0"/>
<pin id="493" dir="0" index="7" bw="22" slack="0"/>
<pin id="494" dir="0" index="8" bw="22" slack="0"/>
<pin id="495" dir="0" index="9" bw="3" slack="1"/>
<pin id="496" dir="1" index="10" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_7_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="22" slack="0"/>
<pin id="509" dir="0" index="1" bw="22" slack="0"/>
<pin id="510" dir="0" index="2" bw="22" slack="0"/>
<pin id="511" dir="0" index="3" bw="22" slack="0"/>
<pin id="512" dir="0" index="4" bw="22" slack="0"/>
<pin id="513" dir="0" index="5" bw="22" slack="0"/>
<pin id="514" dir="0" index="6" bw="22" slack="0"/>
<pin id="515" dir="0" index="7" bw="22" slack="0"/>
<pin id="516" dir="0" index="8" bw="22" slack="0"/>
<pin id="517" dir="0" index="9" bw="3" slack="1"/>
<pin id="518" dir="1" index="10" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln78_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="1"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln78_14_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="1"/>
<pin id="537" dir="0" index="1" bw="3" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_14/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln78_15_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="1"/>
<pin id="543" dir="0" index="1" bw="3" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_15/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln78_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="22" slack="0"/>
<pin id="550" dir="0" index="2" bw="22" slack="0"/>
<pin id="551" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln78_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln78_59_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="22" slack="0"/>
<pin id="564" dir="0" index="2" bw="22" slack="0"/>
<pin id="565" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_59/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="or_ln78_15_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="0" index="1" bw="1" slack="1"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_15/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln78_60_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="0" index="1" bw="22" slack="0"/>
<pin id="575" dir="0" index="2" bw="22" slack="0"/>
<pin id="576" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_60/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="or_ln78_16_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_16/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln78_61_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="22" slack="0"/>
<pin id="587" dir="0" index="2" bw="22" slack="0"/>
<pin id="588" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_61/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="or_ln78_17_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_17/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln78_62_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="22" slack="0"/>
<pin id="601" dir="0" index="2" bw="22" slack="0"/>
<pin id="602" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_62/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln78_63_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="22" slack="0"/>
<pin id="609" dir="0" index="2" bw="22" slack="0"/>
<pin id="610" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_63/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="select_ln78_64_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="22" slack="0"/>
<pin id="617" dir="0" index="2" bw="22" slack="0"/>
<pin id="618" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_64/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln78_65_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="0" index="1" bw="22" slack="0"/>
<pin id="625" dir="0" index="2" bw="22" slack="0"/>
<pin id="626" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_65/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln78_66_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="0" index="1" bw="22" slack="0"/>
<pin id="632" dir="0" index="2" bw="22" slack="0"/>
<pin id="633" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_66/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln78_67_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="22" slack="0"/>
<pin id="639" dir="0" index="2" bw="22" slack="0"/>
<pin id="640" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_67/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln78_68_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="22" slack="0"/>
<pin id="647" dir="0" index="2" bw="22" slack="0"/>
<pin id="648" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_68/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln78_69_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="22" slack="0"/>
<pin id="655" dir="0" index="2" bw="22" slack="0"/>
<pin id="656" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_69/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln78_70_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="22" slack="0"/>
<pin id="663" dir="0" index="2" bw="22" slack="0"/>
<pin id="664" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_70/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln78_18_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="1"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_18/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln78_71_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="0" index="1" bw="22" slack="0"/>
<pin id="676" dir="0" index="2" bw="22" slack="0"/>
<pin id="677" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_71/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="or_ln78_19_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="0" index="1" bw="1" slack="1"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_19/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln78_72_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="22" slack="0"/>
<pin id="687" dir="0" index="2" bw="22" slack="0"/>
<pin id="688" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_72/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln78_73_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="22" slack="0"/>
<pin id="695" dir="0" index="2" bw="22" slack="0"/>
<pin id="696" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_73/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="or_ln78_20_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_20/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="select_ln78_74_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="22" slack="0"/>
<pin id="709" dir="0" index="2" bw="22" slack="0"/>
<pin id="710" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_74/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="select_ln78_75_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="22" slack="0"/>
<pin id="717" dir="0" index="2" bw="22" slack="0"/>
<pin id="718" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_75/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="select_ln78_76_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="0" index="1" bw="22" slack="0"/>
<pin id="725" dir="0" index="2" bw="22" slack="0"/>
<pin id="726" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_76/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="select_ln78_77_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="22" slack="0"/>
<pin id="732" dir="0" index="2" bw="22" slack="0"/>
<pin id="733" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_77/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="select_ln78_78_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="22" slack="0"/>
<pin id="740" dir="0" index="2" bw="22" slack="0"/>
<pin id="741" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_78/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="select_ln78_79_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="22" slack="0"/>
<pin id="748" dir="0" index="2" bw="22" slack="0"/>
<pin id="749" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_79/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln78_80_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="22" slack="0"/>
<pin id="756" dir="0" index="2" bw="22" slack="0"/>
<pin id="757" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_80/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="select_ln78_81_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="0" index="1" bw="22" slack="0"/>
<pin id="763" dir="0" index="2" bw="22" slack="0"/>
<pin id="764" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_81/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="select_ln78_82_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="22" slack="0"/>
<pin id="770" dir="0" index="2" bw="22" slack="0"/>
<pin id="771" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_82/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="or_ln78_21_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_21/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="select_ln78_83_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="22" slack="0"/>
<pin id="784" dir="0" index="2" bw="22" slack="0"/>
<pin id="785" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_83/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln78_84_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="0" index="1" bw="22" slack="0"/>
<pin id="792" dir="0" index="2" bw="22" slack="0"/>
<pin id="793" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_84/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="select_ln78_85_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="0" index="1" bw="22" slack="0"/>
<pin id="799" dir="0" index="2" bw="22" slack="0"/>
<pin id="800" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_85/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="select_ln78_86_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="22" slack="0"/>
<pin id="806" dir="0" index="2" bw="22" slack="0"/>
<pin id="807" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_86/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="select_ln78_87_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="22" slack="0"/>
<pin id="814" dir="0" index="2" bw="22" slack="0"/>
<pin id="815" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_87/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_6_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="246" slack="0"/>
<pin id="821" dir="0" index="1" bw="22" slack="0"/>
<pin id="822" dir="0" index="2" bw="1" slack="0"/>
<pin id="823" dir="0" index="3" bw="22" slack="0"/>
<pin id="824" dir="0" index="4" bw="1" slack="0"/>
<pin id="825" dir="0" index="5" bw="22" slack="0"/>
<pin id="826" dir="0" index="6" bw="1" slack="0"/>
<pin id="827" dir="0" index="7" bw="22" slack="0"/>
<pin id="828" dir="0" index="8" bw="1" slack="0"/>
<pin id="829" dir="0" index="9" bw="22" slack="0"/>
<pin id="830" dir="0" index="10" bw="1" slack="0"/>
<pin id="831" dir="0" index="11" bw="22" slack="0"/>
<pin id="832" dir="0" index="12" bw="1" slack="0"/>
<pin id="833" dir="0" index="13" bw="22" slack="0"/>
<pin id="834" dir="0" index="14" bw="1" slack="0"/>
<pin id="835" dir="0" index="15" bw="22" slack="0"/>
<pin id="836" dir="1" index="16" bw="246" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln174_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="246" slack="0"/>
<pin id="855" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="858" class="1004" name="return_ln83_fu_858">
<pin_list>
<pin id="859" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln83/3 "/>
</bind>
</comp>

<comp id="860" class="1005" name="wideSample_superSample_M_imag_V_7_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="22" slack="1"/>
<pin id="862" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_7 "/>
</bind>
</comp>

<comp id="866" class="1005" name="wideSample_superSample_M_imag_V_6_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="22" slack="1"/>
<pin id="868" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_6 "/>
</bind>
</comp>

<comp id="872" class="1005" name="wideSample_superSample_M_imag_V_5_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="22" slack="1"/>
<pin id="874" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_5 "/>
</bind>
</comp>

<comp id="878" class="1005" name="wideSample_superSample_M_imag_V_4_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="22" slack="1"/>
<pin id="880" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_4 "/>
</bind>
</comp>

<comp id="884" class="1005" name="wideSample_superSample_M_imag_V_3_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="22" slack="1"/>
<pin id="886" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_3 "/>
</bind>
</comp>

<comp id="890" class="1005" name="wideSample_superSample_M_imag_V_2_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="22" slack="1"/>
<pin id="892" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_2 "/>
</bind>
</comp>

<comp id="896" class="1005" name="wideSample_superSample_M_imag_V_1_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="22" slack="1"/>
<pin id="898" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="wideSample_superSample_M_imag_V_0_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="22" slack="1"/>
<pin id="904" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_imag_V_0 "/>
</bind>
</comp>

<comp id="908" class="1005" name="wideSample_superSample_M_real_V_7_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="22" slack="1"/>
<pin id="910" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_7 "/>
</bind>
</comp>

<comp id="914" class="1005" name="wideSample_superSample_M_real_V_6_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="22" slack="1"/>
<pin id="916" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_6 "/>
</bind>
</comp>

<comp id="920" class="1005" name="wideSample_superSample_M_real_V_5_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="22" slack="1"/>
<pin id="922" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_5 "/>
</bind>
</comp>

<comp id="926" class="1005" name="wideSample_superSample_M_real_V_4_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="22" slack="1"/>
<pin id="928" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_4 "/>
</bind>
</comp>

<comp id="932" class="1005" name="wideSample_superSample_M_real_V_3_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="22" slack="1"/>
<pin id="934" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_3 "/>
</bind>
</comp>

<comp id="938" class="1005" name="wideSample_superSample_M_real_V_2_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="22" slack="1"/>
<pin id="940" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_2 "/>
</bind>
</comp>

<comp id="944" class="1005" name="wideSample_superSample_M_real_V_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="22" slack="1"/>
<pin id="946" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="wideSample_superSample_M_real_V_0_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="22" slack="1"/>
<pin id="952" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="wideSample_superSample_M_real_V_0 "/>
</bind>
</comp>

<comp id="959" class="1005" name="i_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="5" slack="0"/>
<pin id="961" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="964" class="1005" name="icmp_ln78_11_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln78_11 "/>
</bind>
</comp>

<comp id="974" class="1005" name="icmp_ln78_12_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="1"/>
<pin id="976" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln78_12 "/>
</bind>
</comp>

<comp id="982" class="1005" name="icmp_ln78_13_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln78_13 "/>
</bind>
</comp>

<comp id="992" class="1005" name="wideReadIndex_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="3" slack="0"/>
<pin id="994" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="wideReadIndex "/>
</bind>
</comp>

<comp id="997" class="1005" name="icmp_ln69_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="1"/>
<pin id="999" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="185"><net_src comp="80" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="166" pin=5"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="166" pin=6"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="166" pin=7"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="166" pin=8"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="166" pin=9"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="166" pin=10"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="166" pin=11"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="166" pin=12"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="166" pin=13"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="166" pin=14"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="166" pin=15"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="166" pin=16"/></net>

<net id="207"><net_src comp="100" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="221"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="213" pin=4"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="238"><net_src comp="228" pin="6"/><net_sink comp="224" pin=0"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="256"><net_src comp="243" pin="6"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="243" pin="6"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="78" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="166" pin="17"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="166" pin="17"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="166" pin="17"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="166" pin="17"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="166" pin="17"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="166" pin="17"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="166" pin="17"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="166" pin="17"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="166" pin="17"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="166" pin="17"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="166" pin="17"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="166" pin="17"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="166" pin="17"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="166" pin="17"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="166" pin="17"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="166" pin="17"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="263" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="267" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="271" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="275" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="279" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="283" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="287" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="291" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="295" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="299" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="303" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="307" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="311" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="315" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="319" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="323" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="228" pin="6"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="82" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="228" pin="6"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="84" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="228" pin="6"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="86" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="228" pin="6"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="88" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="243" pin="6"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="90" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="497"><net_src comp="92" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="498"><net_src comp="482" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="499"><net_src comp="479" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="500"><net_src comp="476" pin="1"/><net_sink comp="485" pin=3"/></net>

<net id="501"><net_src comp="473" pin="1"/><net_sink comp="485" pin=4"/></net>

<net id="502"><net_src comp="470" pin="1"/><net_sink comp="485" pin=5"/></net>

<net id="503"><net_src comp="467" pin="1"/><net_sink comp="485" pin=6"/></net>

<net id="504"><net_src comp="464" pin="1"/><net_sink comp="485" pin=7"/></net>

<net id="505"><net_src comp="461" pin="1"/><net_sink comp="485" pin=8"/></net>

<net id="506"><net_src comp="224" pin="1"/><net_sink comp="485" pin=9"/></net>

<net id="519"><net_src comp="92" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="520"><net_src comp="458" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="521"><net_src comp="455" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="522"><net_src comp="452" pin="1"/><net_sink comp="507" pin=3"/></net>

<net id="523"><net_src comp="449" pin="1"/><net_sink comp="507" pin=4"/></net>

<net id="524"><net_src comp="446" pin="1"/><net_sink comp="507" pin=5"/></net>

<net id="525"><net_src comp="443" pin="1"/><net_sink comp="507" pin=6"/></net>

<net id="526"><net_src comp="440" pin="1"/><net_sink comp="507" pin=7"/></net>

<net id="527"><net_src comp="437" pin="1"/><net_sink comp="507" pin=8"/></net>

<net id="528"><net_src comp="224" pin="1"/><net_sink comp="507" pin=9"/></net>

<net id="533"><net_src comp="224" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="56" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="224" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="88" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="224" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="94" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="552"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="464" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="467" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="541" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="535" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="470" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="473" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="577"><net_src comp="476" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="578"><net_src comp="479" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="529" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="555" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="547" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="561" pin="3"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="555" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="568" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="579" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="572" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="461" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="611"><net_src comp="592" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="584" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="598" pin="3"/><net_sink comp="606" pin=2"/></net>

<net id="619"><net_src comp="541" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="440" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="443" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="627"><net_src comp="446" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="628"><net_src comp="449" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="452" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="635"><net_src comp="455" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="555" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="614" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="622" pin="3"/><net_sink comp="636" pin=2"/></net>

<net id="649"><net_src comp="579" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="629" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="437" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="657"><net_src comp="592" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="636" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="644" pin="3"/><net_sink comp="652" pin=2"/></net>

<net id="665"><net_src comp="535" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="464" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="467" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="535" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="678"><net_src comp="470" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="679"><net_src comp="473" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="689"><net_src comp="529" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="476" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="461" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="697"><net_src comp="668" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="660" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="673" pin="3"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="668" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="680" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="711"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="692" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="684" pin="3"/><net_sink comp="706" pin=2"/></net>

<net id="719"><net_src comp="535" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="440" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="443" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="727"><net_src comp="446" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="449" pin="1"/><net_sink comp="722" pin=2"/></net>

<net id="734"><net_src comp="529" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="452" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="437" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="742"><net_src comp="668" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="714" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="722" pin="3"/><net_sink comp="737" pin=2"/></net>

<net id="750"><net_src comp="700" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="737" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="729" pin="3"/><net_sink comp="745" pin=2"/></net>

<net id="758"><net_src comp="464" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="467" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="765"><net_src comp="470" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="766"><net_src comp="473" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="772"><net_src comp="568" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="753" pin="3"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="760" pin="3"/><net_sink comp="767" pin=2"/></net>

<net id="779"><net_src comp="568" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="579" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="786"><net_src comp="775" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="767" pin="3"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="461" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="794"><net_src comp="440" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="795"><net_src comp="443" pin="1"/><net_sink comp="789" pin=2"/></net>

<net id="801"><net_src comp="446" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="802"><net_src comp="449" pin="1"/><net_sink comp="796" pin=2"/></net>

<net id="808"><net_src comp="568" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="789" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="796" pin="3"/><net_sink comp="803" pin=2"/></net>

<net id="816"><net_src comp="775" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="803" pin="3"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="437" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="837"><net_src comp="96" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="838"><net_src comp="811" pin="3"/><net_sink comp="819" pin=1"/></net>

<net id="839"><net_src comp="98" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="840"><net_src comp="781" pin="3"/><net_sink comp="819" pin=3"/></net>

<net id="841"><net_src comp="98" pin="0"/><net_sink comp="819" pin=4"/></net>

<net id="842"><net_src comp="745" pin="3"/><net_sink comp="819" pin=5"/></net>

<net id="843"><net_src comp="98" pin="0"/><net_sink comp="819" pin=6"/></net>

<net id="844"><net_src comp="706" pin="3"/><net_sink comp="819" pin=7"/></net>

<net id="845"><net_src comp="98" pin="0"/><net_sink comp="819" pin=8"/></net>

<net id="846"><net_src comp="652" pin="3"/><net_sink comp="819" pin=9"/></net>

<net id="847"><net_src comp="98" pin="0"/><net_sink comp="819" pin=10"/></net>

<net id="848"><net_src comp="606" pin="3"/><net_sink comp="819" pin=11"/></net>

<net id="849"><net_src comp="98" pin="0"/><net_sink comp="819" pin=12"/></net>

<net id="850"><net_src comp="507" pin="10"/><net_sink comp="819" pin=13"/></net>

<net id="851"><net_src comp="98" pin="0"/><net_sink comp="819" pin=14"/></net>

<net id="852"><net_src comp="485" pin="10"/><net_sink comp="819" pin=15"/></net>

<net id="856"><net_src comp="819" pin="16"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="863"><net_src comp="102" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="869"><net_src comp="106" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="875"><net_src comp="110" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="881"><net_src comp="114" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="887"><net_src comp="118" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="893"><net_src comp="122" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="899"><net_src comp="126" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="905"><net_src comp="130" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="911"><net_src comp="134" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="917"><net_src comp="138" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="923"><net_src comp="142" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="929"><net_src comp="146" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="935"><net_src comp="150" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="941"><net_src comp="154" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="947"><net_src comp="158" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="953"><net_src comp="162" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="962"><net_src comp="257" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="967"><net_src comp="407" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="970"><net_src comp="964" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="971"><net_src comp="964" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="972"><net_src comp="964" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="973"><net_src comp="964" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="977"><net_src comp="413" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="980"><net_src comp="974" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="981"><net_src comp="974" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="985"><net_src comp="419" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="988"><net_src comp="982" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="989"><net_src comp="982" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="990"><net_src comp="982" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="991"><net_src comp="982" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="995"><net_src comp="425" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1000"><net_src comp="431" pin="2"/><net_sink comp="997" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ssrWideStream4kernelIn | {3 }
 - Input state : 
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_0_0_0_018 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_0_0_0_019 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_0_0_0_0110 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_0_0_0_0111 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_0_0_0_0112 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_0_0_0_0113 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_0_0_0_0114 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_0_0_0_0115 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_1_0_0_02 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_1_0_0_0223 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_1_0_0_0224 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_1_0_0_0225 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_1_0_0_0226 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_1_0_0_0227 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_1_0_0_0228 | {2 }
	Port: wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<22, 8, 5, 3, 0> > >.182 : p_wideStreamIn_0_0_1_0_0_0229 | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		trunc_ln69 : 1
		i : 1
		br_ln71 : 2
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		store_ln71 : 1
		icmp_ln78_11 : 1
		icmp_ln78_12 : 1
		icmp_ln78_13 : 1
		wideReadIndex : 1
		icmp_ln69 : 1
		br_ln69 : 2
	State 3
		tmp : 1
		tmp_7 : 1
		select_ln78 : 1
		or_ln78 : 1
		select_ln78_59 : 1
		select_ln78_60 : 1
		or_ln78_16 : 1
		select_ln78_61 : 1
		or_ln78_17 : 1
		select_ln78_62 : 1
		select_ln78_63 : 1
		select_ln78_64 : 1
		select_ln78_65 : 1
		select_ln78_66 : 1
		select_ln78_67 : 2
		select_ln78_68 : 1
		select_ln78_69 : 3
		select_ln78_70 : 1
		or_ln78_18 : 1
		select_ln78_71 : 1
		select_ln78_72 : 1
		select_ln78_73 : 1
		or_ln78_20 : 1
		select_ln78_74 : 1
		select_ln78_75 : 1
		select_ln78_76 : 1
		select_ln78_77 : 1
		select_ln78_78 : 2
		select_ln78_79 : 3
		select_ln78_80 : 1
		select_ln78_81 : 1
		select_ln78_82 : 2
		or_ln78_21 : 1
		select_ln78_83 : 1
		select_ln78_84 : 1
		select_ln78_85 : 1
		select_ln78_86 : 2
		select_ln78_87 : 1
		tmp_6 : 4
		zext_ln174 : 5
		write_ln174 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|          |             select_ln78_fu_547             |    0    |    22   |
|          |            select_ln78_59_fu_561           |    0    |    22   |
|          |            select_ln78_60_fu_572           |    0    |    22   |
|          |            select_ln78_61_fu_584           |    0    |    22   |
|          |            select_ln78_62_fu_598           |    0    |    22   |
|          |            select_ln78_63_fu_606           |    0    |    22   |
|          |            select_ln78_64_fu_614           |    0    |    22   |
|          |            select_ln78_65_fu_622           |    0    |    22   |
|          |            select_ln78_66_fu_629           |    0    |    22   |
|          |            select_ln78_67_fu_636           |    0    |    22   |
|          |            select_ln78_68_fu_644           |    0    |    22   |
|          |            select_ln78_69_fu_652           |    0    |    22   |
|          |            select_ln78_70_fu_660           |    0    |    22   |
|          |            select_ln78_71_fu_673           |    0    |    22   |
|  select  |            select_ln78_72_fu_684           |    0    |    22   |
|          |            select_ln78_73_fu_692           |    0    |    22   |
|          |            select_ln78_74_fu_706           |    0    |    22   |
|          |            select_ln78_75_fu_714           |    0    |    22   |
|          |            select_ln78_76_fu_722           |    0    |    22   |
|          |            select_ln78_77_fu_729           |    0    |    22   |
|          |            select_ln78_78_fu_737           |    0    |    22   |
|          |            select_ln78_79_fu_745           |    0    |    22   |
|          |            select_ln78_80_fu_753           |    0    |    22   |
|          |            select_ln78_81_fu_760           |    0    |    22   |
|          |            select_ln78_82_fu_767           |    0    |    22   |
|          |            select_ln78_83_fu_781           |    0    |    22   |
|          |            select_ln78_84_fu_789           |    0    |    22   |
|          |            select_ln78_85_fu_796           |    0    |    22   |
|          |            select_ln78_86_fu_803           |    0    |    22   |
|          |            select_ln78_87_fu_811           |    0    |    22   |
|----------|--------------------------------------------|---------|---------|
|    mux   |                 tmp_fu_485                 |    0    |    43   |
|          |                tmp_7_fu_507                |    0    |    43   |
|----------|--------------------------------------------|---------|---------|
|          |             icmp_ln78_11_fu_407            |    0    |    8    |
|          |             icmp_ln78_12_fu_413            |    0    |    8    |
|          |             icmp_ln78_13_fu_419            |    0    |    8    |
|   icmp   |              icmp_ln69_fu_431              |    0    |    9    |
|          |              icmp_ln78_fu_529              |    0    |    8    |
|          |             icmp_ln78_14_fu_535            |    0    |    8    |
|          |             icmp_ln78_15_fu_541            |    0    |    8    |
|----------|--------------------------------------------|---------|---------|
|          |               or_ln78_fu_555               |    0    |    2    |
|          |              or_ln78_15_fu_568             |    0    |    2    |
|          |              or_ln78_16_fu_579             |    0    |    2    |
|    or    |              or_ln78_17_fu_592             |    0    |    2    |
|          |              or_ln78_18_fu_668             |    0    |    2    |
|          |              or_ln78_19_fu_680             |    0    |    2    |
|          |              or_ln78_20_fu_700             |    0    |    2    |
|          |              or_ln78_21_fu_775             |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|    add   |                  i_fu_257                  |    0    |    12   |
|----------|--------------------------------------------|---------|---------|
|    xor   |            wideReadIndex_fu_425            |    0    |    3    |
|----------|--------------------------------------------|---------|---------|
|   read   |            empty_96_read_fu_166            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |          write_ln174_write_fu_202          |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   trunc  |              trunc_ln69_fu_253             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          | wideSample_superSample_M_real_V_0_3_fu_263 |    0    |    0    |
|          | wideSample_superSample_M_real_V_1_3_fu_267 |    0    |    0    |
|          | wideSample_superSample_M_real_V_2_3_fu_271 |    0    |    0    |
|          | wideSample_superSample_M_real_V_3_3_fu_275 |    0    |    0    |
|          | wideSample_superSample_M_real_V_4_3_fu_279 |    0    |    0    |
|          | wideSample_superSample_M_real_V_5_3_fu_283 |    0    |    0    |
|          | wideSample_superSample_M_real_V_6_3_fu_287 |    0    |    0    |
|extractvalue| wideSample_superSample_M_real_V_7_3_fu_291 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_0_3_fu_295 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_1_3_fu_299 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_2_3_fu_303 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_3_3_fu_307 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_4_3_fu_311 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_5_3_fu_315 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_6_3_fu_319 |    0    |    0    |
|          | wideSample_superSample_M_imag_V_7_3_fu_323 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|bitconcatenate|                tmp_6_fu_819                |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   zext   |              zext_ln174_fu_853             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|  return  |             return_ln83_fu_858             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |   834   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|             do_init_reg_209             |    1   |
|               i17_reg_239               |    5   |
|                i_reg_959                |    5   |
|            icmp_ln69_reg_997            |    1   |
|           icmp_ln78_11_reg_964          |    1   |
|           icmp_ln78_12_reg_974          |    1   |
|           icmp_ln78_13_reg_982          |    1   |
|         wideReadIndex18_reg_224         |    3   |
|          wideReadIndex_reg_992          |    3   |
|wideSample_superSample_M_imag_V_0_reg_902|   22   |
|wideSample_superSample_M_imag_V_1_reg_896|   22   |
|wideSample_superSample_M_imag_V_2_reg_890|   22   |
|wideSample_superSample_M_imag_V_3_reg_884|   22   |
|wideSample_superSample_M_imag_V_4_reg_878|   22   |
|wideSample_superSample_M_imag_V_5_reg_872|   22   |
|wideSample_superSample_M_imag_V_6_reg_866|   22   |
|wideSample_superSample_M_imag_V_7_reg_860|   22   |
|wideSample_superSample_M_real_V_0_reg_950|   22   |
|wideSample_superSample_M_real_V_1_reg_944|   22   |
|wideSample_superSample_M_real_V_2_reg_938|   22   |
|wideSample_superSample_M_real_V_3_reg_932|   22   |
|wideSample_superSample_M_real_V_4_reg_926|   22   |
|wideSample_superSample_M_real_V_5_reg_920|   22   |
|wideSample_superSample_M_real_V_6_reg_914|   22   |
|wideSample_superSample_M_real_V_7_reg_908|   22   |
+-----------------------------------------+--------+
|                  Total                  |   373  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| wideReadIndex18_reg_224 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |    6   ||  0.387  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   834  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   373  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   373  |   843  |
+-----------+--------+--------+--------+
