<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/SystemZ/README.txt File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">lib/Target/SystemZ/README.txt File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa8360da3e6a89cbef2fdf88f38d3463d"><td class="memItemLeft" align="right" valign="top">The initial backend <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> deliberately restricted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> z10 We should <a class="el" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a201f5b7792625145723f61f71fba6fb2">support</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> later architectures <a class="el" href="README__P9_8txt.html#a7f504a2be3dc38b3fcad37684198cc08">at</a> some point If an asm ties an <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> r <a class="el" href="lib_2Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> the <a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a839cdc0e6ffaecf33b5d7bfc83e2b7ec">input</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="lib_2Analysis_2README_8txt.html#ac5d2ccdc23be3ff6ac6c6fdcb1a374ea">as</a> an leaving the upper <a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a> uninitialised For <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> *dst <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> void from CodeGen SystemZ asm <a class="el" href="README__ALTIVEC_8txt.html#a54efba231463c4cb9d4facd601c49cf3">ll</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LHI rather <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a8895a2a3113ec14d3ff4ccaae3de69b1">than</a> LGHI <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> <a class="el" href="lib_2Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> seems <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a> general target independent <a class="el" href="lib_2CodeGen_2README_8txt.html#a3fef6e4a83d2d619d46298f2ea45ca6d">problem</a> The tuning <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the choice between LOAD&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#aa8360da3e6a89cbef2fdf88f38d3463d">ADDRESS</a> (LA) <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> addition <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Target_2README_8txt.html#ae4cfef5a21478ab1199f099b4a6efaf7">SystemZISelDAGToDAG.cpp</a> <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> suspect. It should <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> tweaked based on performance measurements. -- There <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> no scheduling support. -- We don '<a class="el" href="README-SSE_8txt.html#a50fd53d9a3e55ae78555e11827355565">t</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> the BRANCH ON INDEX instructions. -- We <a class="el" href="RegionPrinter_8cpp.html#a5782a8740ff1e91516b41b3726a3168c">only</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> MVC</td></tr>
<tr class="separator:aa8360da3e6a89cbef2fdf88f38d3463d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a839cdc0e6ffaecf33b5d7bfc83e2b7ec"><td class="memItemLeft" align="right" valign="top">The initial backend <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> deliberately restricted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> z10 We should <a class="el" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a201f5b7792625145723f61f71fba6fb2">support</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> later architectures <a class="el" href="README__P9_8txt.html#a7f504a2be3dc38b3fcad37684198cc08">at</a> some point If an asm ties an <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> r <a class="el" href="lib_2Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a839cdc0e6ffaecf33b5d7bfc83e2b7ec">input</a></td></tr>
<tr class="separator:a839cdc0e6ffaecf33b5d7bfc83e2b7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be4b823917d597f5f030a38958f0741"><td class="memItemLeft" align="right" valign="top">The initial backend <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> deliberately restricted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> z10 We should <a class="el" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a201f5b7792625145723f61f71fba6fb2">support</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> later architectures <a class="el" href="README__P9_8txt.html#a7f504a2be3dc38b3fcad37684198cc08">at</a> some point If an asm ties an i32 r <a class="el" href="lib_2Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> the <a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a839cdc0e6ffaecf33b5d7bfc83e2b7ec">input</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="lib_2Analysis_2README_8txt.html#ac5d2ccdc23be3ff6ac6c6fdcb1a374ea">as</a> an&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a2be4b823917d597f5f030a38958f0741">i32</a></td></tr>
<tr class="separator:a2be4b823917d597f5f030a38958f0741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab1c12121cac4e958ee69e1ca865ce4"><td class="memItemLeft" align="right" valign="top">The initial backend <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> deliberately restricted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> z10 We should <a class="el" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a201f5b7792625145723f61f71fba6fb2">support</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> later architectures <a class="el" href="README__P9_8txt.html#a7f504a2be3dc38b3fcad37684198cc08">at</a> some point If an asm ties an <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> r <a class="el" href="lib_2Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> the <a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a839cdc0e6ffaecf33b5d7bfc83e2b7ec">input</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="lib_2Analysis_2README_8txt.html#ac5d2ccdc23be3ff6ac6c6fdcb1a374ea">as</a> an leaving the upper <a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a> uninitialised For&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a9ab1c12121cac4e958ee69e1ca865ce4">example</a></td></tr>
<tr class="separator:a9ab1c12121cac4e958ee69e1ca865ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accaf4e23f4ffc792355e64dcb9af2c96"><td class="memItemLeft" align="right" valign="top">The initial backend <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> deliberately restricted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> z10 We should <a class="el" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a201f5b7792625145723f61f71fba6fb2">support</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> later architectures <a class="el" href="README__P9_8txt.html#a7f504a2be3dc38b3fcad37684198cc08">at</a> some point If an asm ties an <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> r <a class="el" href="lib_2Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> the <a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a839cdc0e6ffaecf33b5d7bfc83e2b7ec">input</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="lib_2Analysis_2README_8txt.html#ac5d2ccdc23be3ff6ac6c6fdcb1a374ea">as</a> an leaving the upper <a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a> uninitialised For <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#accaf4e23f4ffc792355e64dcb9af2c96">val</a></td></tr>
<tr class="separator:accaf4e23f4ffc792355e64dcb9af2c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e96f00729aa3d4404fa4eff73925f9d"><td class="memItemLeft" align="right" valign="top">The initial backend <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> deliberately restricted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> z10 We should <a class="el" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a201f5b7792625145723f61f71fba6fb2">support</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> later architectures <a class="el" href="README__P9_8txt.html#a7f504a2be3dc38b3fcad37684198cc08">at</a> some point If an asm ties an <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> r <a class="el" href="lib_2Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> the <a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a839cdc0e6ffaecf33b5d7bfc83e2b7ec">input</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="lib_2Analysis_2README_8txt.html#ac5d2ccdc23be3ff6ac6c6fdcb1a374ea">as</a> an leaving the upper <a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a> uninitialised For <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> *dst <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> void from CodeGen SystemZ asm <a class="el" href="README__ALTIVEC_8txt.html#a54efba231463c4cb9d4facd601c49cf3">ll</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LHI rather <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a8895a2a3113ec14d3ff4ccaae3de69b1">than</a> LGHI <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> <a class="el" href="lib_2Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> seems <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a> general target independent <a class="el" href="lib_2CodeGen_2README_8txt.html#a3fef6e4a83d2d619d46298f2ea45ca6d">problem</a> The tuning <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the choice between LOAD XC <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> CLC <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a2ff42d8940320394fe7c9ebefd235621">constant</a> length <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> <a class="el" href="Scalarizer_8cpp.html#a16225fc97f8d45afdbb29637c6750d89">operations</a> We could <a class="el" href="lib_2Target_2X86_2README_8txt.html#a45fb1d078ce1e6a0cc79a8e8075b667a">extend</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a13f0a2e1f455ac47147b41701e609e17">them</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> variable length <a class="el" href="Scalarizer_8cpp.html#a16225fc97f8d45afdbb29637c6750d89">operations</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a8e96f00729aa3d4404fa4eff73925f9d">too</a></td></tr>
<tr class="separator:a8e96f00729aa3d4404fa4eff73925f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a8d7c35fb9eeb53412ca9bca388e99"><td class="memItemLeft" align="right" valign="top">therefore end up&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a86a8d7c35fb9eeb53412ca9bca388e99">as</a></td></tr>
<tr class="separator:a86a8d7c35fb9eeb53412ca9bca388e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ab33dc07902ff6db42657321a22154"><td class="memItemLeft" align="right" valign="top">therefore end up&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a76ab33dc07902ff6db42657321a22154">r2</a></td></tr>
<tr class="separator:a76ab33dc07902ff6db42657321a22154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8a6beefcb31a841d37de436c499296"><td class="memItemLeft" align="right" valign="top">therefore end up llgh&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a4f8a6beefcb31a841d37de436c499296">r0</a></td></tr>
<tr class="separator:a4f8a6beefcb31a841d37de436c499296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ddfd3b40656adbd522b529eb88f3f6"><td class="memItemLeft" align="right" valign="top">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#ae6ddfd3b40656adbd522b529eb88f3f6">give</a></td></tr>
<tr class="separator:ae6ddfd3b40656adbd522b529eb88f3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ff0957d6000bc0c9c8d1afdfc25bff"><td class="memItemLeft" align="right" valign="top">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would lh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> br r14 Functions&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a35ff0957d6000bc0c9c8d1afdfc25bff">like</a></td></tr>
<tr class="separator:a35ff0957d6000bc0c9c8d1afdfc25bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb73474502cd3b5f87e8d095252e95c3"><td class="memItemLeft" align="right" valign="top">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would lh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> br r14 Functions <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but two address <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab6841842e14099af9419c954e0f5ff60">optimizations</a> reverse the order <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the AND <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#aeb73474502cd3b5f87e8d095252e95c3">force</a></td></tr>
<tr class="separator:aeb73474502cd3b5f87e8d095252e95c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7697a260e76e19f34544f61dc47faf8"><td class="memItemLeft" align="right" valign="top">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would lh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> br r14 Functions <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but two address <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab6841842e14099af9419c954e0f5ff60">optimizations</a> reverse the order <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the AND <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ngr <a class="el" href="SHA1_8cpp.html#a723eaa5ada5620f3ec382e24ab5f0da5">r2</a> lgr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 CodeGen SystemZ <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="README__ALTIVEC_8txt.html#a54efba231463c4cb9d4facd601c49cf3">ll</a> has several <a class="el" href="README__ALTIVEC_8txt.html#a95dde4245e3a0d25dc3f5849bef6bf30">examples</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> Out <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> range displacements are usually handled by loading the full address <a class="el" href="lib_2Target_2X86_2README_8txt.html#a99d2d4c575544c5ccbfd6a3bab361c3e">into</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a> <a class="el" href="lib_2Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> In many <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab1fb3cfac8924d826708ac087ef6355c">cases</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> would <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a1b249b7880add426131c548741552509">better</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> create an anchor point instead <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> <a class="el" href="lib_2Target_2README_8txt.html#a89f43f4a69dab6c955c870796d7711bc">g</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#ad7697a260e76e19f34544f61dc47faf8">for</a></td></tr>
<tr class="separator:ad7697a260e76e19f34544f61dc47faf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff41f78457c5b0beb8af78edab100d70"><td class="memItemLeft" align="right" valign="top">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would lh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> br r14 Functions <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but two address <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab6841842e14099af9419c954e0f5ff60">optimizations</a> reverse the order <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the AND <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ngr <a class="el" href="SHA1_8cpp.html#a723eaa5ada5620f3ec382e24ab5f0da5">r2</a> lgr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 CodeGen SystemZ <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="README__ALTIVEC_8txt.html#a54efba231463c4cb9d4facd601c49cf3">ll</a> has several <a class="el" href="README__ALTIVEC_8txt.html#a95dde4245e3a0d25dc3f5849bef6bf30">examples</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> Out <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> range displacements are usually handled by loading the full address <a class="el" href="lib_2Target_2X86_2README_8txt.html#a99d2d4c575544c5ccbfd6a3bab361c3e">into</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a> <a class="el" href="lib_2Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> In many <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab1fb3cfac8924d826708ac087ef6355c">cases</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> would <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a1b249b7880add426131c548741552509">better</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> create an anchor point instead <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> <a class="el" href="lib_2Target_2README_8txt.html#a89f43f4a69dab6c955c870796d7711bc">g</a> <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#aff41f78457c5b0beb8af78edab100d70">base</a></td></tr>
<tr class="separator:aff41f78457c5b0beb8af78edab100d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa8360da3e6a89cbef2fdf88f38d3463d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8360da3e6a89cbef2fdf88f38d3463d">&#9670;&nbsp;</a></span>ADDRESS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">The initial backend <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> deliberately restricted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> z10 We should <a class="el" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a201f5b7792625145723f61f71fba6fb2">support</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> later architectures <a class="el" href="README__P9_8txt.html#a7f504a2be3dc38b3fcad37684198cc08">at</a> some point If an asm ties an <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> r <a class="el" href="lib_2Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> the <a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a839cdc0e6ffaecf33b5d7bfc83e2b7ec">input</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="lib_2Analysis_2README_8txt.html#ac5d2ccdc23be3ff6ac6c6fdcb1a374ea">as</a> an leaving the upper <a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a> uninitialised For <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a>* dst <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> void from CodeGen SystemZ asm <a class="el" href="README__ALTIVEC_8txt.html#a54efba231463c4cb9d4facd601c49cf3">ll</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LHI rather <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a8895a2a3113ec14d3ff4ccaae3de69b1">than</a> LGHI <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> <a class="el" href="lib_2Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> seems <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a> general target independent <a class="el" href="lib_2CodeGen_2README_8txt.html#a3fef6e4a83d2d619d46298f2ea45ca6d">problem</a> The tuning <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the choice between LOAD ADDRESS </td>
          <td>(</td>
          <td class="paramtype">LA&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a86a8d7c35fb9eeb53412ca9bca388e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86a8d7c35fb9eeb53412ca9bca388e99">&#9670;&nbsp;</a></span>as</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would lh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> br r14 Functions <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented as</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00084">84</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

</div>
</div>
<a id="aff41f78457c5b0beb8af78edab100d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff41f78457c5b0beb8af78edab100d70">&#9670;&nbsp;</a></span>base</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would lh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> br r14 Functions <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but two address <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab6841842e14099af9419c954e0f5ff60">optimizations</a> reverse the order <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the AND <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ngr <a class="el" href="SHA1_8cpp.html#a723eaa5ada5620f3ec382e24ab5f0da5">r2</a> lgr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 CodeGen SystemZ <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="README__ALTIVEC_8txt.html#a54efba231463c4cb9d4facd601c49cf3">ll</a> has several <a class="el" href="README__ALTIVEC_8txt.html#a95dde4245e3a0d25dc3f5849bef6bf30">examples</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> Out <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> range displacements are usually handled by loading the full address <a class="el" href="lib_2Target_2X86_2README_8txt.html#a99d2d4c575544c5ccbfd6a3bab361c3e">into</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a> <a class="el" href="lib_2Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> In many <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab1fb3cfac8924d826708ac087ef6355c">cases</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> would <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a1b249b7880add426131c548741552509">better</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> create an anchor point instead <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> <a class="el" href="lib_2Target_2README_8txt.html#a89f43f4a69dab6c955c870796d7711bc">g</a> <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> base</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">  %addr = <a class="code" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="code" href="lib_2Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> %<a class="code" href="lib_2Target_2SystemZ_2README_8txt.html#aff41f78457c5b0beb8af78edab100d70">base</a>, 524288</div>
<div class="line">  %bptr = inttoptr <a class="code" href="lib_2Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a> %addr <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a91f4469a9d29e354421494afd4ba466d">to</a> i128 *</div>
<div class="line">  %<a class="code" href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a> = <a class="code" href="lib_2Target_2X86_2README_8txt.html#ad6a9e04ace03e64069c0e3a87c529dcc">load</a> <span class="keyword">volatile</span> i128 *%aptr</div>
<div class="line">  %<a class="code" href="lib_2Target_2ARM_2README_8txt.html#acdf5bf3bbc10f9331f56441a4d483bb1">b</a> = <a class="code" href="lib_2Target_2X86_2README_8txt.html#ad6a9e04ace03e64069c0e3a87c529dcc">load</a> i128 *%bptr</div>
<div class="line">  %<a class="code" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> = <a class="code" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> i128 %<a class="code" href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a>, %<a class="code" href="lib_2Target_2ARM_2README_8txt.html#acdf5bf3bbc10f9331f56441a4d483bb1">b</a></div>
<div class="line">  <a class="code" href="lib_2CodeGen_2README_8txt.html#a98f559f710a7595ef874405005c1c2e7">store</a> i128 %<a class="code" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a>, i128 *%aptr</div>
<div class="line">  <a class="code" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> <span class="keywordtype">void</span></div>
<div class="line">}</div>
<div class="line"> </div>
<div class="line">(from CodeGen/SystemZ/<span class="keywordtype">int</span>-<a class="code" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a>-08.ll) we <a class="code" href="lib_2Target_2X86_2README_8txt.html#ad6a9e04ace03e64069c0e3a87c529dcc">load</a> %<a class="code" href="lib_2Target_2SystemZ_2README_8txt.html#aff41f78457c5b0beb8af78edab100d70">base</a>+524288 <a class="code" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> %<a class="code" href="lib_2Target_2SystemZ_2README_8txt.html#aff41f78457c5b0beb8af78edab100d70">base</a>+524296</div>
<div class="line"><a class="code" href="lib_2Target_2README_8txt.html#a50c8e2b4c2b4b443dd0149c808a1f812">into</a> separate <a class="code" href="README__ALTIVEC_8txt.html#ac2bca51fd633d11e41373896183538f6">registers</a></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00125">125</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

<p class="reference">Referenced by <a class="el" href="ELFObjectFile_8h_source.html#l00905">llvm::object::ELFObjectFile&lt; ELFT &gt;::dynamic_relocation_sections()</a>, <a class="el" href="Object_2ELF_8cpp_source.html#l00543">llvm::object::ELFFile&lt; ELFT &gt;::dynamicEntries()</a>, <a class="el" href="RewriteStatepointsForGC_8cpp_source.html#l01347">findBasePointers()</a>, <a class="el" href="COFFObjectFile_8cpp_source.html#l00356">getNumberOfRelocations()</a>, <a class="el" href="ELFObjectFile_8h_source.html#l00862">llvm::object::ELFObjectFile&lt; ELFT &gt;::getSectionContents()</a>, <a class="el" href="XCOFFObjectFile_8cpp_source.html#l00398">llvm::object::XCOFFObjectFile::getSectionContents()</a>, <a class="el" href="Object_2ELF_8h_source.html#l00488">llvm::object::ELFFile&lt; ELFT &gt;::getSectionContentsAsArray()</a>, <a class="el" href="XCOFFObjectFile_8cpp_source.html#l00433">llvm::object::XCOFFObjectFile::getSectionFileOffsetToRawData()</a>, <a class="el" href="Object_2ELF_8h_source.html#l00524">llvm::object::ELFFile&lt; ELFT &gt;::getSegmentContents()</a>, <a class="el" href="X86Disassembler_8cpp_source.html#l00510">readSIB()</a>, <a class="el" href="Object_2ELF_8h_source.html#l00797">llvm::object::ELFFile&lt; ELFT &gt;::sections()</a>, and <a class="el" href="Object_2ELF_8cpp_source.html#l00591">llvm::object::ELFFile&lt; ELFT &gt;::toMappedAddr()</a>.</p>

</div>
</div>
<a id="a9ab1c12121cac4e958ee69e1ca865ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab1c12121cac4e958ee69e1ca865ce4">&#9670;&nbsp;</a></span>example</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">The initial backend <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> deliberately restricted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> z10 We should <a class="el" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a201f5b7792625145723f61f71fba6fb2">support</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> later architectures <a class="el" href="README__P9_8txt.html#a7f504a2be3dc38b3fcad37684198cc08">at</a> some point If an asm ties an <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> r <a class="el" href="lib_2Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> the <a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a839cdc0e6ffaecf33b5d7bfc83e2b7ec">input</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="lib_2Analysis_2README_8txt.html#ac5d2ccdc23be3ff6ac6c6fdcb1a374ea">as</a> an leaving the upper <a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a> uninitialised For example</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00015">15</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

</div>
</div>
<a id="ad7697a260e76e19f34544f61dc47faf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7697a260e76e19f34544f61dc47faf8">&#9670;&nbsp;</a></span>for</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would lh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> br r14 Functions <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but two address <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab6841842e14099af9419c954e0f5ff60">optimizations</a> reverse the order <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the AND <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ngr <a class="el" href="SHA1_8cpp.html#a723eaa5ada5620f3ec382e24ab5f0da5">r2</a> lgr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 CodeGen SystemZ <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="README__ALTIVEC_8txt.html#a54efba231463c4cb9d4facd601c49cf3">ll</a> has several <a class="el" href="README__ALTIVEC_8txt.html#a95dde4245e3a0d25dc3f5849bef6bf30">examples</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> Out <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> range displacements are usually handled by loading the full address <a class="el" href="lib_2Target_2X86_2README_8txt.html#a99d2d4c575544c5ccbfd6a3bab361c3e">into</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a> <a class="el" href="lib_2Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> In many <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab1fb3cfac8924d826708ac087ef6355c">cases</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> would <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a1b249b7880add426131c548741552509">better</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> create an anchor point instead <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> <a class="el" href="lib_2Target_2README_8txt.html#a89f43f4a69dab6c955c870796d7711bc">g</a> for</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00125">125</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

</div>
</div>
<a id="aeb73474502cd3b5f87e8d095252e95c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb73474502cd3b5f87e8d095252e95c3">&#9670;&nbsp;</a></span>force</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would lh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> br r14 Functions <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but two address <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab6841842e14099af9419c954e0f5ff60">optimizations</a> reverse the order <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the AND <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> force</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00112">112</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAG_8cpp_source.html#l12234">llvm::checkForCycles()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00520">llvm::GCNIterativeScheduler::scheduleMinReg()</a>.</p>

</div>
</div>
<a id="ae6ddfd3b40656adbd522b529eb88f3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ddfd3b40656adbd522b529eb88f3f6">&#9670;&nbsp;</a></span>give</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would give</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00091">91</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

</div>
</div>
<a id="a2be4b823917d597f5f030a38958f0741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be4b823917d597f5f030a38958f0741">&#9670;&nbsp;</a></span>i32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">The initial backend <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> deliberately restricted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> z10 We should <a class="el" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a201f5b7792625145723f61f71fba6fb2">support</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> later architectures <a class="el" href="README__P9_8txt.html#a7f504a2be3dc38b3fcad37684198cc08">at</a> some point If an asm ties an i32 r <a class="el" href="lib_2Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> the <a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a839cdc0e6ffaecf33b5d7bfc83e2b7ec">input</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="lib_2Analysis_2README_8txt.html#ac5d2ccdc23be3ff6ac6c6fdcb1a374ea">as</a> an i32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00011">11</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

</div>
</div>
<a id="a839cdc0e6ffaecf33b5d7bfc83e2b7ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a839cdc0e6ffaecf33b5d7bfc83e2b7ec">&#9670;&nbsp;</a></span>input</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">The initial backend <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> deliberately restricted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> z10 We should <a class="el" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a201f5b7792625145723f61f71fba6fb2">support</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> later architectures <a class="el" href="README__P9_8txt.html#a7f504a2be3dc38b3fcad37684198cc08">at</a> some point If an asm ties an <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> r <a class="el" href="lib_2Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> input</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00010">10</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

<p class="reference">Referenced by <a class="el" href="blake3_8c_source.html#l00271">blake3_compress_subtree_wide()</a>, <a class="el" href="blake3_8c_source.html#l00041">chunk_state_fill_buf()</a>, <a class="el" href="blake3_8c_source.html#l00119">chunk_state_update()</a>, <a class="el" href="blake3_8c_source.html#l00175">compress_chunks_parallel()</a>, <a class="el" href="blake3_8c_source.html#l00340">compress_subtree_to_parent_node()</a>, <a class="el" href="LTOModule_8cpp_source.html#l00677">llvm::LTOModule::getDependentLibrary()</a>, <a class="el" href="LTOModule_8cpp_source.html#l00673">llvm::LTOModule::getDependentLibraryCount()</a>, <a class="el" href="blake3__avx512_8c_source.html#l01142">hash_one_avx512()</a>, <a class="el" href="blake3__portable_8c_source.html#l00125">hash_one_portable()</a>, <a class="el" href="blake3__sse2_8c_source.html#l00521">hash_one_sse2()</a>, <a class="el" href="blake3__sse41_8c_source.html#l00515">hash_one_sse41()</a>, <a class="el" href="TextStubCommon_8cpp_source.html#l00026">llvm::yaml::ScalarTraits&lt; FlowStringRef &gt;::input()</a>, <a class="el" href="MIRYamlMapping_8h_source.html#l00073">llvm::yaml::ScalarTraits&lt; FlowStringValue &gt;::input()</a>, <a class="el" href="MIRYamlMapping_8h_source.html#l00093">llvm::yaml::BlockScalarTraits&lt; BlockStringValue &gt;::input()</a>, <a class="el" href="YAMLRemarkSerializer_8cpp_source.html#l00114">llvm::yaml::BlockScalarTraits&lt; StringBlockVal &gt;::input()</a>, <a class="el" href="MIRYamlMapping_8h_source.html#l00117">llvm::yaml::ScalarTraits&lt; UnsignedValue &gt;::input()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00472">into()</a>, <a class="el" href="blake3_8c_source.html#l00462">llvm_blake3_hasher_update()</a>, <a class="el" href="VersionTuple_8cpp_source.html#l00041">parseInt()</a>, and <a class="el" href="VersionTuple_8cpp_source.html#l00063">llvm::VersionTuple::tryParse()</a>.</p>

</div>
</div>
<a id="a35ff0957d6000bc0c9c8d1afdfc25bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35ff0957d6000bc0c9c8d1afdfc25bff">&#9670;&nbsp;</a></span>like</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would lh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> br r14 Functions like</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00100">100</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

</div>
</div>
<a id="a4f8a6beefcb31a841d37de436c499296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8a6beefcb31a841d37de436c499296">&#9670;&nbsp;</a></span>r0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> r0 br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would lh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> br r14 Functions <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr r0 br r14 but two address <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab6841842e14099af9419c954e0f5ff60">optimizations</a> reverse the order <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the AND <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ngr r0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00085">85</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

</div>
</div>
<a id="a76ab33dc07902ff6db42657321a22154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ab33dc07902ff6db42657321a22154">&#9670;&nbsp;</a></span>r2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">therefore end up llgh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#afd24dc9e6283dac28029bc1fcbab7cc2">lr</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but truncating the <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> would lh <a class="el" href="SHA1_8cpp.html#a1bc4af4fa5a3bfa986fc52423858998d">r3</a> br r14 Functions <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ought <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> implemented ngr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#ae0d306042d3d1de3eef68761f424c10e">r0</a> br r14 but two address <a class="el" href="lib_2Target_2X86_2README_8txt.html#ab6841842e14099af9419c954e0f5ff60">optimizations</a> reverse the order <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the AND <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> ngr r2 lgr r2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00084">84</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

</div>
</div>
<a id="a8e96f00729aa3d4404fa4eff73925f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e96f00729aa3d4404fa4eff73925f9d">&#9670;&nbsp;</a></span>too</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">The initial backend <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> deliberately restricted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> z10 We should <a class="el" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a201f5b7792625145723f61f71fba6fb2">support</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> later architectures <a class="el" href="README__P9_8txt.html#a7f504a2be3dc38b3fcad37684198cc08">at</a> some point If an asm ties an <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> r <a class="el" href="lib_2Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> the <a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a839cdc0e6ffaecf33b5d7bfc83e2b7ec">input</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="lib_2Analysis_2README_8txt.html#ac5d2ccdc23be3ff6ac6c6fdcb1a374ea">as</a> an leaving the upper <a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a> uninitialised For <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a>* dst <a class="el" href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a> void from CodeGen SystemZ asm <a class="el" href="README__ALTIVEC_8txt.html#a54efba231463c4cb9d4facd601c49cf3">ll</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> LHI rather <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a8895a2a3113ec14d3ff4ccaae3de69b1">than</a> LGHI <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="README-SSE_8txt.html#ad525ee20da27af5b492be13ed4a3c944">load</a> <a class="el" href="lib_2Target_2README_8txt.html#acc07db642ad4c711a3d2edd0654f47b5">This</a> seems <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a> general target independent <a class="el" href="lib_2CodeGen_2README_8txt.html#a3fef6e4a83d2d619d46298f2ea45ca6d">problem</a> The tuning <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the choice between LOAD XC <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> CLC <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a2ff42d8940320394fe7c9ebefd235621">constant</a> length <a class="el" href="UnifyLoopExits_8cpp.html#a4741a07a0e5675f89cfed122008e0a76">block</a> <a class="el" href="Scalarizer_8cpp.html#a16225fc97f8d45afdbb29637c6750d89">operations</a> We could <a class="el" href="lib_2Target_2X86_2README_8txt.html#a45fb1d078ce1e6a0cc79a8e8075b667a">extend</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a13f0a2e1f455ac47147b41701e609e17">them</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> variable length <a class="el" href="Scalarizer_8cpp.html#a16225fc97f8d45afdbb29637c6750d89">operations</a> too</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00040">40</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

</div>
</div>
<a id="accaf4e23f4ffc792355e64dcb9af2c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accaf4e23f4ffc792355e64dcb9af2c96">&#9670;&nbsp;</a></span>val</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">The initial backend <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> deliberately restricted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> z10 We should <a class="el" href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a201f5b7792625145723f61f71fba6fb2">support</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> later architectures <a class="el" href="README__P9_8txt.html#a7f504a2be3dc38b3fcad37684198cc08">at</a> some point If an asm ties an <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> r <a class="el" href="lib_2Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> an <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> the <a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#a839cdc0e6ffaecf33b5d7bfc83e2b7ec">input</a> <a class="el" href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> treated <a class="el" href="lib_2Analysis_2README_8txt.html#ac5d2ccdc23be3ff6ac6c6fdcb1a374ea">as</a> an leaving the upper <a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a> uninitialised For <a class="el" href="README-SSE_8txt.html#a898366fd48d1272b01224c58b13050ec">i64</a> <a class="el" href="README-SSE_8txt.html#ac8e9300bcfb80d6e6abf5543bdcf12a6">store</a> <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">i32</a> val</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html#l00015">15</a> of file <a class="el" href="lib_2Target_2SystemZ_2README_8txt_source.html">README.txt</a>.</p>

<p class="reference">Referenced by <a class="el" href="AVRFixupKinds_8h_source.html#l00141">llvm::AVR::fixups::adjustBranchTarget()</a>, <a class="el" href="APInt_8h_source.html#l00108">llvm::APInt::APInt()</a>, <a class="el" href="ScopedHashTable_8h_source.html#l00064">llvm::ScopedHashTableVal&lt; K, V &gt;::Create()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00294">llvm::AArch64_AM::decodeLogicalImmediate()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03916">emitIndirectDst()</a>, <a class="el" href="Execution_8cpp_source.html#l00650">executeFCMP_BOOL()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00997">llvm::R600InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="OMPContext_8h_source.html#l00201">llvm::DenseMapInfo&lt; omp::TraitProperty &gt;::getHashValue()</a>, <a class="el" href="Hashing_8h_source.html#l00680">llvm::DenseMapInfo&lt; hash_code, void &gt;::getHashValue()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00248">llvm::getSamplerName()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00243">llvm::getSurfaceName()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00238">llvm::getTextureName()</a>, <a class="el" href="PackedVector_8h_source.html#l00031">llvm::PackedVectorBase&lt; T, BitNum, BitVectorTy, false &gt;::getValue()</a>, <a class="el" href="PackedVector_8h_source.html#l00048">llvm::PackedVectorBase&lt; T, BitNum, BitVectorTy, true &gt;::getValue()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00037">llvm::ARM_PROC::IFlagsToString()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00046">llvm::ARM_PROC::IModToString()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00134">llvm::ARM_ISB::InstSyncBOptToString()</a>, <a class="el" href="Instructions_8cpp_source.html#l00764">IsConstantOne()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00223">llvm::isImage()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00187">llvm::isImageReadOnly()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00211">llvm::isImageReadWrite()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00199">llvm::isImageWriteOnly()</a>, <a class="el" href="XCoreInstrInfo_8cpp_source.html#l00415">isImmMskBitp()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00042">isImmU16()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00038">isImmU6()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01857">isImmUs()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01862">isImmUs2()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01867">isImmUs4()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00227">llvm::isManaged()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00166">llvm::isSampler()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00155">llvm::isSurface()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00144">llvm::isTexture()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00322">llvm::AArch64_AM::isValidDecodeLogicalImmediate()</a>, <a class="el" href="ExternalFunctions_8cpp_source.html#l00486">lle_X_memset()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00077">llvm::ARM_MB::MemBOptToString()</a>, <a class="el" href="PackedVector_8h_source.html#l00091">llvm::PackedVector&lt; T, BitNum, BitVectorTy &gt;::reference::operator=()</a>, <a class="el" href="GVNExpression_8h_source.html#l00259">llvm::GVNExpression::op_inserter::operator=()</a>, <a class="el" href="GVNExpression_8h_source.html#l00496">llvm::GVNExpression::int_op_inserter::operator=()</a>, <a class="el" href="Endian_8h_source.html#l00213">llvm::support::detail::packed_endian_specific_integral&lt; T, support::little, support::unaligned &gt;::packed_endian_specific_integral()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17269">llvm::ARMTargetLowering::PerformIntrinsicCombine()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00756">llvm::ARMInstPrinter::printInstSyncBOption()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00749">llvm::ARMInstPrinter::printMemBOption()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00763">llvm::ARMInstPrinter::printTraceSyncBOption()</a>, <a class="el" href="PackedVector_8h_source.html#l00119">llvm::PackedVector&lt; T, BitNum, BitVectorTy &gt;::push_back()</a>, <a class="el" href="ilist_8h_source.html#l00314">llvm::iplist_impl&lt; simple_ilist&lt; llvm::AliasSet, Options... &gt;, ilist_traits&lt; llvm::AliasSet &gt; &gt;::push_back()</a>, <a class="el" href="ilist_8h_source.html#l00313">llvm::iplist_impl&lt; simple_ilist&lt; llvm::AliasSet, Options... &gt;, ilist_traits&lt; llvm::AliasSet &gt; &gt;::push_front()</a>, <a class="el" href="Endian_8h_source.html#l00117">llvm::support::endian::readAtBitAlignment()</a>, <a class="el" href="Hashing_8h_source.html#l00177">llvm::hashing::detail::rotate()</a>, <a class="el" href="LLLexer_8h_source.html#l00065">llvm::LLLexer::setIgnoreColonInIdentifiers()</a>, <a class="el" href="HexagonVLIWPacketizer_8h_source.html#l00116">llvm::HexagonPacketizerList::setmemShufDisabled()</a>, <a class="el" href="MCAsmLexer_8h_source.html#l00147">llvm::MCAsmLexer::setSkipSpace()</a>, <a class="el" href="Type_8h_source.html#l00100">llvm::Type::setSubclassData()</a>, <a class="el" href="PackedVector_8h_source.html#l00038">llvm::PackedVectorBase&lt; T, BitNum, BitVectorTy, false &gt;::setValue()</a>, <a class="el" href="PackedVector_8h_source.html#l00057">llvm::PackedVectorBase&lt; T, BitNum, BitVectorTy, true &gt;::setValue()</a>, <a class="el" href="Hashing_8h_source.html#l00182">llvm::hashing::detail::shift_mix()</a>, <a class="el" href="Instructions_8cpp_source.html#l01641">llvm::StoreInst::StoreInst()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00105">llvm::ARM_TSB::TraceSyncBOptToString()</a>, and <a class="el" href="Endian_8h_source.html#l00151">llvm::support::endian::writeAtBitAlignment()</a>.</p>

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a98f559f710a7595ef874405005c1c2e7"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a98f559f710a7595ef874405005c1c2e7">store</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM ID Predecessors according to mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use info(i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n y store obj obj **nth_el If the i64 division is lowered to a then a safe point array and nth_el no longer point into the correct object The fix for this is to copy address calculations so that dependent pointers are never live across safe point boundaries But the loads cannot be copied like this if there was an intervening store</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00133">README.txt:133</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a91f4469a9d29e354421494afd4ba466d"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a91f4469a9d29e354421494afd4ba466d">to</a></div><div class="ttdeci">Should compile to</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00449">README.txt:449</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_aaf6381f136d6cb9f13adbd90b1781923"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#aaf6381f136d6cb9f13adbd90b1781923">ret</a></div><div class="ttdeci">to esp esp setne al movzbw ax esp setg cl movzbw cx cmove cx cl jne LBB1_2 esp ret(also really horrible code on ppc). This is due to the expand code for 64-bit compares. GCC produces multiple branches</div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_a0aa3d83b100058ffd7399364d6b76b5d"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a></div><div class="ttdeci">We currently generate a but we really shouldn eax ecx xorl edx divl ecx eax divl ecx movl eax ret A similar code sequence works for division We currently compile i32 v2 eax eax jo LBB1_2 and</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l01271">README.txt:1271</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_a7ef4d3003047043a3de118adbb0570fd"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a></div><div class="ttdeci">=0.0 ? 0.0 :(a &gt; 0.0 ? 1.0 :-1.0) a</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00489">README.txt:489</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a16107502a78fcaae694e2189573d5b37"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a16107502a78fcaae694e2189573d5b37">i64</a></div><div class="ttdeci">Clang compiles this i64</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00504">README.txt:504</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_acdf5bf3bbc10f9331f56441a4d483bb1"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#acdf5bf3bbc10f9331f56441a4d483bb1">b</a></div><div class="ttdeci">the resulting code requires compare and branches when and if the revised code is with conditional branches instead of More there is a byte word extend before each where there should be only and the condition codes are not remembered when the same two values are compared twice More LSR enhancements i8 and i32 load store addressing modes are identical int b</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00418">README.txt:418</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a50c8e2b4c2b4b443dd0149c808a1f812"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a50c8e2b4c2b4b443dd0149c808a1f812">into</a></div><div class="ttdeci">Clang compiles this into</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00504">README.txt:504</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ad6a9e04ace03e64069c0e3a87c529dcc"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ad6a9e04ace03e64069c0e3a87c529dcc">load</a></div><div class="ttdeci">LLVM currently emits rax rax movq rax rax ret It could narrow the loads and stores to emit rax rax movq rax rax ret The trouble is that there is a TokenFactor between the store and the load</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l01531">README.txt:1531</a></div></div>
<div class="ttc" id="alib_2Target_2SystemZ_2README_8txt_html_aff41f78457c5b0beb8af78edab100d70"><div class="ttname"><a href="lib_2Target_2SystemZ_2README_8txt.html#aff41f78457c5b0beb8af78edab100d70">base</a></div><div class="ttdeci">therefore end up llgh r3 lr r0 br r14 but truncating the load would lh r3 br r14 Functions ret i64 and ought to be implemented ngr r0 br r14 but two address optimizations reverse the order of the AND and ngr r2 lgr r0 br r14 CodeGen SystemZ and ll has several examples of this Out of range displacements are usually handled by loading the full address into a register In many cases it would be better to create an anchor point instead E g i64 base</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2SystemZ_2README_8txt_source.html#l00125">README.txt:125</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_acdf0d67d85b95f2fa5cf0e7aba10409e"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#acdf0d67d85b95f2fa5cf0e7aba10409e">add</a></div><div class="ttdeci">we currently eax ecx subl eax ret We would use one fewer register if codegen d eax neg eax add</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00454">README.txt:454</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_ac2bca51fd633d11e41373896183538f6"><div class="ttname"><a href="README__ALTIVEC_8txt.html#ac2bca51fd633d11e41373896183538f6">registers</a></div><div class="ttdeci">Implement PPCInstrInfo::isLoadFromStackSlot isStoreToStackSlot for vector registers</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00004">README_ALTIVEC.txt:4</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:42 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
