

================================================================
== Vitis HLS Report for 'test_scalaire'
================================================================
* Date:           Wed Feb  2 17:59:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ip_scalaire
* Solution:       ip_scalaire (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.371 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4152|     4152|  20.760 us|  20.760 us|  4153|  4153|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_test_scalaire_Pipeline_loop_1_fu_98            |test_scalaire_Pipeline_loop_1           |     4124|     4124|  20.620 us|  20.620 us|  4124|  4124|       no|
        |grp_test_scalaire_Pipeline_VITIS_LOOP_31_1_fu_111  |test_scalaire_Pipeline_VITIS_LOOP_31_1  |       19|       19|  95.000 ns|  95.000 ns|    19|    19|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 11 [2/2] (1.00ns)   --->   "%res_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %res"   --->   Operation 11 'read' 'res_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [2/2] (1.00ns)   --->   "%B_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %B"   --->   Operation 12 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [2/2] (1.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %A"   --->   Operation 13 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%tmp1 = alloca i32 1" [ip_scalaire/ip_scal.cpp:10]   --->   Operation 14 'alloca' 'tmp1' <Predicate = true> <Delay = 2.32>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 15 [1/2] (1.00ns)   --->   "%res_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %res"   --->   Operation 15 'read' 'res_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 16 [1/2] (1.00ns)   --->   "%B_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %B"   --->   Operation 16 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 17 [1/2] (1.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %A"   --->   Operation 17 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_scalaire_Pipeline_loop_1, i32 %A_read, i32 %bus_A, i32 %B_read, i32 %bus_B, i32 %tmp1"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %res_read, i32 2, i32 31" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_scalaire_Pipeline_loop_1, i32 %A_read, i32 %bus_A, i32 %B_read, i32 %bus_B, i32 %tmp1"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i30 %trunc_ln" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 21 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%bus_res_addr = getelementptr i32 %bus_res, i32 %sext_ln31" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 22 'getelementptr' 'bus_res_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (4.00ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %bus_res_addr, i32 16" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 23 'writereq' 'empty' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln31 = call void @test_scalaire_Pipeline_VITIS_LOOP_31_1, i32 %bus_res, i30 %trunc_ln, i32 %tmp1" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 24 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln31 = call void @test_scalaire_Pipeline_VITIS_LOOP_31_1, i32 %bus_res, i30 %trunc_ln, i32 %tmp1" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 25 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.00>
ST_6 : Operation 26 [5/5] (4.00ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:35]   --->   Operation 26 'writeresp' 'empty_24' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.00>
ST_7 : Operation 27 [4/5] (4.00ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:35]   --->   Operation 27 'writeresp' 'empty_24' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.00>
ST_8 : Operation 28 [3/5] (4.00ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:35]   --->   Operation 28 'writeresp' 'empty_24' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.00>
ST_9 : Operation 29 [2/5] (4.00ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:35]   --->   Operation 29 'writeresp' 'empty_24' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 30 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bus_A"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bus_B"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_res, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bus_res"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/5] (4.00ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:35]   --->   Operation 44 'writeresp' 'empty_24' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [ip_scalaire/ip_scal.cpp:35]   --->   Operation 45 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bus_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bus_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bus_res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp1              (alloca       ) [ 00111100000]
res_read          (read         ) [ 00000000000]
B_read            (read         ) [ 00010000000]
A_read            (read         ) [ 00010000000]
trunc_ln          (partselect   ) [ 00011100000]
call_ln0          (call         ) [ 00000000000]
sext_ln31         (sext         ) [ 00000000000]
bus_res_addr      (getelementptr) [ 00001111111]
empty             (writereq     ) [ 00000000000]
call_ln31         (call         ) [ 00000000000]
spectopmodule_ln0 (spectopmodule) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
empty_24          (writeresp    ) [ 00000000000]
ret_ln35          (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bus_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bus_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bus_res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_scalaire_Pipeline_loop_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_scalaire_Pipeline_VITIS_LOOP_31_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="tmp1_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_writeresp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/3 empty_24/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_test_scalaire_Pipeline_loop_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="0" index="3" bw="32" slack="0"/>
<pin id="103" dir="0" index="4" bw="32" slack="0"/>
<pin id="104" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="105" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_test_scalaire_Pipeline_VITIS_LOOP_31_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="30" slack="2"/>
<pin id="115" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="trunc_ln_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="30" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="0" index="3" bw="6" slack="0"/>
<pin id="124" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sext_ln31_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="30" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bus_res_addr_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="30" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_res_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="B_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="144" class="1005" name="A_read_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="149" class="1005" name="trunc_ln_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="30" slack="1"/>
<pin id="151" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="155" class="1005" name="bus_res_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="3"/>
<pin id="157" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="bus_res_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="84" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="78" pin="2"/><net_sink comp="98" pin=3"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="72" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="132" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="142"><net_src comp="78" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="98" pin=3"/></net>

<net id="147"><net_src comp="84" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="152"><net_src comp="119" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="158"><net_src comp="132" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bus_res | {3 4 5 6 7 8 9 10 }
 - Input state : 
	Port: test_scalaire : bus_A | {2 3 }
	Port: test_scalaire : bus_B | {2 3 }
	Port: test_scalaire : A | {1 }
	Port: test_scalaire : B | {1 }
	Port: test_scalaire : res | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		bus_res_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   |      grp_test_scalaire_Pipeline_loop_1_fu_98      |    5    |   7.94  |   996   |   967   |
|          | grp_test_scalaire_Pipeline_VITIS_LOOP_31_1_fu_111 |    0    |  1.588  |   106   |    31   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                   grp_read_fu_72                  |    0    |    0    |    0    |    0    |
|   read   |                   grp_read_fu_78                  |    0    |    0    |    0    |    0    |
|          |                   grp_read_fu_84                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_90                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                  trunc_ln_fu_119                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   sext   |                  sext_ln31_fu_129                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    5    |  9.528  |   1102  |   998   |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|tmp1|    0   |   64   |    8   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   64   |    8   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   A_read_reg_144   |   32   |
|   B_read_reg_139   |   32   |
|bus_res_addr_reg_155|   32   |
|  trunc_ln_reg_149  |   30   |
+--------------------+--------+
|        Total       |   126  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|           grp_writeresp_fu_90           |  p0  |   2  |   1  |    2   |
|           grp_writeresp_fu_90           |  p1  |   2  |  32  |   64   ||    9    |
| grp_test_scalaire_Pipeline_loop_1_fu_98 |  p1  |   2  |  32  |   64   ||    9    |
| grp_test_scalaire_Pipeline_loop_1_fu_98 |  p3  |   2  |  32  |   64   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   194  ||  6.352  ||    27   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    9   |  1102  |   998  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    8   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   126  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   15   |  1292  |  1033  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
