Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: flash_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "flash_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "flash_test"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : flash_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Administrator-\Documents\git\proj8\fpga\flash\flash_driver.v" into library work
Parsing module <flash_driver>.
Analyzing Verilog file "C:\Users\Administrator-\Documents\git\proj8\fpga\flash\digseg_driver.v" into library work
Parsing module <digseg_driver>.
Analyzing Verilog file "C:\Users\Administrator-\Documents\git\proj8\fpga\flash\flash_test.v" into library work
Parsing module <flash_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <flash_test>.

Elaborating module <digseg_driver>.

Elaborating module <flash_driver>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <flash_test>.
    Related source file is "C:\Users\Administrator-\Documents\git\proj8\fpga\flash\flash_test.v".
    Found 1-bit register for signal <enable_write>.
    Found 1-bit register for signal <enable_read>.
    Found 1-bit register for signal <enable_erase>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <flash_test> synthesized.

Synthesizing Unit <digseg_driver>.
    Related source file is "C:\Users\Administrator-\Documents\git\proj8\fpga\flash\digseg_driver.v".
    Found 16x7-bit Read Only RAM for signal <seg>
    Summary:
	inferred   1 RAM(s).
Unit <digseg_driver> synthesized.

Synthesizing Unit <flash_driver>.
    Related source file is "C:\Users\Administrator-\Documents\git\proj8\fpga\flash\flash_driver.v".
    Found 1-bit register for signal <flash_we>.
    Found 16-bit register for signal <data_to_write>.
    Found 1-bit register for signal <busy>.
    Found 3-bit register for signal <read_wait_cnt>.
    Found 1-bit register for signal <flash_oe>.
    Found 22-bit register for signal <addr_latch>.
    Found 16-bit register for signal <data_in_latch>.
    Found 4-bit register for signal <state>.
    Found 3-bit adder for signal <read_wait_cnt[2]_GND_3_o_add_12_OUT> created at line 128.
    Found 1-bit tristate buffer for signal <flash_data<15>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<14>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<13>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<12>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<11>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<10>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<9>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<8>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<7>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<6>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<5>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<4>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<3>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<2>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<1>> created at line 28
    Found 1-bit tristate buffer for signal <flash_data<0>> created at line 28
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <flash_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 6
 16-bit register                                       : 2
 22-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 12
 16-bit 2-to-1 multiplexer                             : 4
 22-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 5
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <data_in_latch_8> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_latch_9> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_latch_10> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_latch_11> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_latch_12> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_latch_13> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_latch_14> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_latch_15> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <digseg_driver>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <digseg_driver> synthesized (advanced).

Synthesizing (advanced) Unit <flash_driver>.
The following registers are absorbed into counter <read_wait_cnt>: 1 register on signal <read_wait_cnt>.
Unit <flash_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 2
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 12
 16-bit 2-to-1 multiplexer                             : 4
 22-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <data_in_latch_8> in Unit <flash_driver> is equivalent to the following 7 FFs/Latches, which will be removed : <data_in_latch_9> <data_in_latch_10> <data_in_latch_11> <data_in_latch_12> <data_in_latch_13> <data_in_latch_14> <data_in_latch_15> 
WARNING:Xst:1710 - FF/Latch <data_in_latch_8> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_to_write_8> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_9> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_10> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_11> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_12> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_13> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_14> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_15> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <flash_test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block flash_test, actual ratio is 0.
FlipFlop enable_read has been replicated 1 time(s)
FlipFlop enable_write has been replicated 1 time(s)
FlipFlop u0/state_0 has been replicated 2 time(s)
FlipFlop u0/state_1 has been replicated 2 time(s)
FlipFlop u0/state_2 has been replicated 2 time(s)
FlipFlop u0/state_3 has been replicated 2 time(s)
FlipFlop enable_write has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop enable_erase has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop enable_read has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : flash_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 112
#      GND                         : 1
#      INV                         : 6
#      LUT2                        : 2
#      LUT3                        : 25
#      LUT4                        : 17
#      LUT5                        : 26
#      LUT6                        : 31
#      MUXF7                       : 3
#      VCC                         : 1
# FlipFlops/Latches                : 64
#      FD                          : 31
#      FDE                         : 33
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 110
#      IBUF                        : 33
#      IOBUF                       : 16
#      OBUF                        : 61

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:              61  out of  126576     0%  
 Number of Slice LUTs:                  107  out of  63288     0%  
    Number used as Logic:               107  out of  63288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    113
   Number with an unused Flip Flop:      52  out of    113    46%  
   Number with an unused LUT:             6  out of    113     5%  
   Number of fully used LUT-FF pairs:    55  out of    113    48%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         111
 Number of bonded IOBs:                 111  out of    480    23%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.987ns (Maximum Frequency: 334.834MHz)
   Minimum input arrival time before clock: 3.559ns
   Maximum output required time after clock: 5.294ns
   Maximum combinational path delay: 5.705ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.987ns (frequency: 334.834MHz)
  Total number of paths / destination ports: 446 / 89
-------------------------------------------------------------------------
Delay:               2.987ns (Levels of Logic = 2)
  Source:            u0/state_1_1 (FF)
  Destination:       u0/data_to_write_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u0/state_1_1 to u0/data_to_write_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.447   1.154  u0/state_1_1 (u0/state_1_1)
     LUT4:I2->O            7   0.203   0.878  u0/_n0179_inv1_SW0 (N38)
     LUT6:I4->O            1   0.203   0.000  u0/data_to_write_7_rstpot (u0/data_to_write_7_rstpot)
     FD:D                      0.102          u0/data_to_write_7
    ----------------------------------------
    Total                      2.987ns (0.955ns logic, 2.032ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              3.559ns (Levels of Logic = 3)
  Source:            flash_data<7> (PAD)
  Destination:       u0/busy (FF)
  Destination Clock: clk rising

  Data Path: flash_data<7> to u0/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          11   1.222   1.247  flash_data_7_IOBUF (N10)
     LUT6:I0->O            1   0.203   0.580  u0/_n0219_inv2 (u0/_n0219_inv)
     LUT6:I5->O            1   0.205   0.000  u0/busy_rstpot (u0/busy_rstpot)
     FD:D                      0.102          u0/busy
    ----------------------------------------
    Total                      3.559ns (1.732ns logic, 1.827ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 74 / 44
-------------------------------------------------------------------------
Offset:              5.294ns (Levels of Logic = 2)
  Source:            enable_read (FF)
  Destination:       flash_addr<22> (PAD)
  Source Clock:      clk rising

  Data Path: enable_read to flash_addr<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.447   1.492  enable_read (enable_read)
     LUT3:I0->O            1   0.205   0.579  u0/Mmux_flash_addr<22:1>110 (flash_addr_10_OBUF)
     OBUF:I->O                 2.571          flash_addr_10_OBUF (flash_addr<10>)
    ----------------------------------------
    Total                      5.294ns (3.223ns logic, 2.071ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 86 / 44
-------------------------------------------------------------------------
Delay:               5.705ns (Levels of Logic = 3)
  Source:            flash_data<7> (PAD)
  Destination:       segdisp1<2> (PAD)

  Data Path: flash_data<7> to segdisp1<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          11   1.222   1.130  flash_data_7_IOBUF (N10)
     LUT4:I0->O            1   0.203   0.579  disp_data_high/Mram_seg41 (segdisp1_2_OBUF)
     OBUF:I->O                 2.571          segdisp1_2_OBUF (segdisp1<2>)
    ----------------------------------------
    Total                      5.705ns (3.996ns logic, 1.709ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.987|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.81 secs
 
--> 

Total memory usage is 185708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    2 (   0 filtered)

