
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002158                       # Number of seconds simulated
sim_ticks                                  2158388000                       # Number of ticks simulated
final_tick                                 2158388000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54510                       # Simulator instruction rate (inst/s)
host_op_rate                                   115662                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31420454                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212168                       # Number of bytes of host memory used
host_seconds                                    68.69                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             31616                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             61312                       # Number of bytes read from this memory
system.physmem.bytes_read::total                92928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        31616                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           31616                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                494                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                958                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1452                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             14647969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             28406385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43054354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        14647969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           14647969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            14647969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            28406385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43054354                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        946.511110                       # Cycle average of tags in use
system.l2.total_refs                               12                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1027                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.011685                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            17.304058                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             441.193087                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             488.013966                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004225                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.107713                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.119144                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.231082                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    3                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    6                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       9                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               25                       # number of Writeback hits
system.l2.Writeback_hits::total                    25                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     6                       # number of demand (read+write) hits
system.l2.demand_hits::total                        9                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data                    6                       # number of overall hits
system.l2.overall_hits::total                       9                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                494                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                512                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1006                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 446                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 494                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 958                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1452                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                494                       # number of overall misses
system.l2.overall_misses::cpu.data                958                       # number of overall misses
system.l2.overall_misses::total                  1452                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     26376000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     28814000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55190000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23481500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23481500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      26376000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      52295500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         78671500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     26376000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     52295500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        78671500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              497                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1015                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           25                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                25                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               446                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               497                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               964                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1461                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              497                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              964                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1461                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.993964                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.988417                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.991133                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.993964                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.993776                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993840                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.993964                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.993776                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993840                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53392.712551                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 56277.343750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54860.834990                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52649.103139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52649.103139                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53392.712551                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54588.204593                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54181.473829                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53392.712551                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54588.204593                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54181.473829                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           494                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1006                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            446                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1452                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1452                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     20364500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     22632000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42996500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     18042500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18042500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     20364500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     40674500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     61039000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     20364500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     40674500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     61039000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.993964                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.988417                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.991133                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.993964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.993776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.993964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.993776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993840                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41223.684211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 44203.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42740.059642                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40454.035874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40454.035874                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41223.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42457.724426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42037.878788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41223.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42457.724426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42037.878788                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1535747                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1535747                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            132103                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               939247                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  892652                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.039111                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          4316777                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1012390                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6556871                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1535747                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             892652                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2216389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  560748                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 634918                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           403                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    967181                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 12588                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4292677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.980412                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.433219                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2108226     49.11%     49.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   256085      5.97%     55.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   112278      2.62%     57.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    81307      1.89%     59.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   192771      4.49%     64.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    89330      2.08%     66.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   274880      6.40%     72.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   220029      5.13%     77.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   957771     22.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4292677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.355762                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.518927                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1345609                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                445165                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1895656                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                177701                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 428546                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11995062                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 428546                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1504069                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   88454                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          23141                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1915237                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                333230                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11790707                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1428                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  61189                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                205360                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            13181840                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              29745773                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         27583212                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2162561                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3903893                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1360                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1359                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    997125                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1026779                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              979907                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33241                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17152                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10850211                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1408                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9690452                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            263515                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2870414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      4937381                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             66                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4292677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.257438                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.811870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1246148     29.03%     29.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              415662      9.68%     38.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              309097      7.20%     45.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1242050     28.93%     74.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              610572     14.22%     89.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              362518      8.45%     97.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               71530      1.67%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               34412      0.80%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 688      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4292677                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1404052     87.00%     87.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     87.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     87.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                175506     10.88%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16015      0.99%     98.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18267      1.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            217703      2.25%      2.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7339731     75.74%     77.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     77.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              238925      2.47%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               971101     10.02%     90.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              922992      9.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9690452                       # Type of FU issued
system.cpu.iq.rate                           2.244835                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1613840                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.166539                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24116589                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12995821                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8547375                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1434347                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             726274                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       621590                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10282626                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  803963                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            71841                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       292701                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          426                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       221504                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1036                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            77                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 428546                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    5869                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1115                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10851619                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             25887                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1026779                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               979907                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1356                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     37                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             62                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          40164                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       102218                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               142382                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9271146                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                889239                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            419306                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1732003                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1066966                       # Number of branches executed
system.cpu.iew.exec_stores                     842764                       # Number of stores executed
system.cpu.iew.exec_rate                     2.147701                       # Inst execution rate
system.cpu.iew.wb_sent                        9246917                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9168965                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6336406                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10112155                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.124030                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.626613                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2906361                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            132118                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3864131                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.056156                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.411533                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1436032     37.16%     37.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       675388     17.48%     54.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       392626     10.16%     64.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       595186     15.40%     80.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       226068      5.85%     86.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       127925      3.31%     89.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        37014      0.96%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        58058      1.50%     91.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       315834      8.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3864131                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                315834                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     14399915                       # The number of ROB reads
system.cpu.rob.rob_writes                    22135917                       # The number of ROB writes
system.cpu.timesIdled                             315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           24100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               1.152838                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.152838                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.867424                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.867424                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17869582                       # number of integer regfile reads
system.cpu.int_regfile_writes                10233016                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    793621                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   229157                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3774520                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.tagsinuse                442.218032                       # Cycle average of tags in use
system.cpu.icache.total_refs                   966507                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    496                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                1948.602823                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     442.218032                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.431854                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.431854                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       966507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          966507                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        966507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           966507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       966507                       # number of overall hits
system.cpu.icache.overall_hits::total          966507                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          674                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           674                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          674                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            674                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          674                       # number of overall misses
system.cpu.icache.overall_misses::total           674                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     35178999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35178999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     35178999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35178999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     35178999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35178999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       967181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       967181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       967181                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       967181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       967181                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       967181                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000697                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000697                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000697                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000697                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000697                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000697                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52194.360534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52194.360534                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52194.360534                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52194.360534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52194.360534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52194.360534                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          497                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          497                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          497                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          497                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          497                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          497                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     26902999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26902999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     26902999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26902999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     26902999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26902999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000514                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000514                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000514                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000514                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54130.782696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54130.782696                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54130.782696                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54130.782696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54130.782696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54130.782696                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                     86                       # number of replacements
system.cpu.dcache.tagsinuse                854.727681                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1573020                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    964                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1631.763485                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     854.727681                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.834695                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.834695                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       814514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          814514                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758506                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1573020                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1573020                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1573020                       # number of overall hits
system.cpu.dcache.overall_hits::total         1573020                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3087                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3087                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          448                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3535                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3535                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3535                       # number of overall misses
system.cpu.dcache.overall_misses::total          3535                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    135841000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    135841000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     24906000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24906000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    160747000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    160747000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    160747000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    160747000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       817601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       817601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1576555                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1576555                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1576555                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1576555                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003776                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000590                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002242                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002242                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002242                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002242                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44004.211208                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44004.211208                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55593.750000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55593.750000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45472.984441                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45472.984441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45472.984441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45472.984441                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          312                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu.dcache.writebacks::total                25                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2569                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2569                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2571                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2571                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2571                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          518                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          518                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          446                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          446                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          964                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          964                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     29395000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29395000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     23927500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23927500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     53322500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     53322500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     53322500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     53322500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000611                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000611                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000611                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000611                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56747.104247                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56747.104247                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53649.103139                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53649.103139                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55313.796680                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55313.796680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55313.796680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55313.796680                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
