# compile vhdl design source files
vhdl xil_defaultlib  "../../../automat_cu_stari.srcs/sources_1/new/automat.vhd"
vhdl xil_defaultlib  "../../../automat_cu_stari.srcs/sim_1/new/automat_sim.vhd"

# Do not sort compile order
nosort
