Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /decoder/z3/mdash_reg[20]/TChk145_21816 at time 102595 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /decoder/z3/mdash_reg[21]/TChk142_21813 at time 102595 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /decoder/z3/mdash_reg[23]/TChk142_21813 at time 102598 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /decoder/z2/outexponent_reg_reg[2]/TChk142_21813 at time 102670 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /decoder/z2/outexponent_reg_reg[4]/TChk142_21813 at time 102670 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /decoder/z2/outexponent_reg_reg[5]/TChk142_21813 at time 102670 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /decoder/z2/outexponent_reg_reg[6]/TChk142_21813 at time 102670 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /decoder/z2/outexponent_reg_reg[7]/TChk145_21816 at time 102670 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /decoder/endcount_reg[3]/TChk145_21816 at time 112549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /decoder/endcount_reg[0]/TChk142_21813 at time 112579 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /decoder/sel_reg[0]/TChk142_21813 at time 112579 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /decoder/sel_reg[1]/TChk142_21813 at time 112579 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
