0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.gen/sources_1/ip/blk_mem_gen_0_3/sim/blk_mem_gen_0.v,1771527719,verilog,,C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/ALU.v,,blk_mem_gen_0,,,../../../../../../../../../Xilinx/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.sim/sim_1/behav/xsim/glbl.v,1771373412,verilog,,,,glbl,,,,,,,,
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/ALU.v,1771373412,verilog,,C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/clk_delay.v,C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_defines.v,ALU_Core,,,../../../../../../../../../Xilinx/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/clk_delay.v,1771373412,verilog,,C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v,,clk_delay,,,../../../../../../../../../Xilinx/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/execute.v,1771568852,verilog,,C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v,C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_defines.v;C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_defines.v,condition_check;execute,,,../../../../../../../../../Xilinx/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v,1771373412,verilog,,C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_decode.v,,memory,,,../../../../../../../../../Xilinx/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_decode.v,1771373412,verilog,,C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/reg_file.v,,pla_decode,,,../../../../../../../../../Xilinx/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/pla_defines.v,1771527124,verilog,,,,,,,,,,,,
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/reg_file.v,1771373412,verilog,,C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/sequencer.v,,reg_file,,,../../../../../../../../../Xilinx/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/sequencer.v,1771373412,verilog,,C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top.v,,sequencer,,,../../../../../../../../../Xilinx/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_defines.v,1771373412,verilog,,,,,,,,,,,,
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_memory_tb.v,1771569482,verilog,,,,z80_memory_tb,,,../../../../../../../../../Xilinx/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_top.v,1771373412,verilog,,C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/z80_memory_tb.v,,z80_top,,,../../../../../../../../../Xilinx/2025.2/Vivado/data/rsb/busdef,,,,,
