{
 "Files" : [
  {
   "Library" : "work",
   "Path" : "E:/projects_fpga/21001/21001_FPGA_DAC_V2/chrip_non_linear/src/TOP.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "E:/projects_fpga/21001/21001_FPGA_DAC_V2/chrip_non_linear/src/chirp_gen.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "E:/projects_fpga/21001/21001_FPGA_DAC_V2/chrip_non_linear/src/chirp_gen_nco.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "E:/projects_fpga/21001/21001_FPGA_DAC_V2/chrip_non_linear/src/gowin_osc/gowin_osc.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "E:/projects_fpga/21001/21001_FPGA_DAC_V2/chrip_non_linear/src/gowin_prom/gowin_prom.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "E:/projects_fpga/21001/21001_FPGA_DAC_V2/chrip_non_linear/src/rom_non_linear_mapper.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "E:/projects_fpga/21001/21001_FPGA_DAC_V2/chrip_non_linear/src/tlv5619.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "E:/projects_fpga/21001/21001_FPGA_DAC_V2/chrip_non_linear/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}