

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Thu Mar  3 10:29:22 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        divcore
* Solution:       solution1
* Product family: spartan3e
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      6.75|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   58|   58|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   55|   55|        38|          2|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 40
* Pipeline: 1
  Pipeline-0: II = 2, D = 38, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	40  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	2  / true
40 --> 
* FSM state operations: 

 <State 1>: 2.14ns
ST_1: stg_41 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %output_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_42 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %input_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_43 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_V_V), !map !7

ST_1: stg_44 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_V), !map !11

ST_1: stg_45 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind

ST_1: stg_46 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_47 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_48 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_49 [1/1] 2.14ns
:8  br label %1


 <State 2>: 2.80ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond [1/1] 2.80ns
:1  %exitcond = icmp eq i4 %i, -6

ST_2: i_1 [1/1] 1.28ns
:2  %i_1 = add i4 %i, 1

ST_2: stg_53 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2


 <State 3>: 0.00ns
ST_3: tmp_V [1/1] 0.00ns
:3  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)


 <State 4>: 6.75ns
ST_4: tmp_V_1 [1/1] 0.00ns
:4  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_4: r_V [36/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 5>: 6.75ns
ST_5: r_V [35/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 6>: 6.75ns
ST_6: r_V [34/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 7>: 6.75ns
ST_7: r_V [33/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 8>: 6.75ns
ST_8: r_V [32/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 9>: 6.75ns
ST_9: r_V [31/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 10>: 6.75ns
ST_10: r_V [30/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 11>: 6.75ns
ST_11: r_V [29/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 12>: 6.75ns
ST_12: r_V [28/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 13>: 6.75ns
ST_13: r_V [27/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 14>: 6.75ns
ST_14: r_V [26/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 15>: 6.75ns
ST_15: r_V [25/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 16>: 6.75ns
ST_16: r_V [24/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 17>: 6.75ns
ST_17: r_V [23/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 18>: 6.75ns
ST_18: r_V [22/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 19>: 6.75ns
ST_19: r_V [21/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 20>: 6.75ns
ST_20: r_V [20/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 21>: 6.75ns
ST_21: r_V [19/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 22>: 6.75ns
ST_22: r_V [18/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 23>: 6.75ns
ST_23: r_V [17/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 24>: 6.75ns
ST_24: r_V [16/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 25>: 6.75ns
ST_25: r_V [15/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 26>: 6.75ns
ST_26: r_V [14/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 27>: 6.75ns
ST_27: r_V [13/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 28>: 6.75ns
ST_28: r_V [12/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 29>: 6.75ns
ST_29: r_V [11/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 30>: 6.75ns
ST_30: r_V [10/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 31>: 6.75ns
ST_31: r_V [9/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 32>: 6.75ns
ST_32: r_V [8/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 33>: 6.75ns
ST_33: r_V [7/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 34>: 6.75ns
ST_34: r_V [6/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 35>: 6.75ns
ST_35: r_V [5/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 36>: 6.75ns
ST_36: r_V [4/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 37>: 6.75ns
ST_37: r_V [3/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 38>: 6.75ns
ST_38: r_V [2/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1


 <State 39>: 6.75ns
ST_39: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_39: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_39: stg_93 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_39: r_V [1/36] 6.75ns
:5  %r_V = udiv i32 %tmp_V, %tmp_V_1

ST_39: stg_95 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %r_V)

ST_39: empty_3 [1/1] 0.00ns
:7  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)

ST_39: stg_97 [1/1] 0.00ns
:8  br label %1


 <State 40>: 0.00ns
ST_40: stg_98 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
