#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr 20 19:08:50 2019
# Process ID: 21380
# Current directory: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23920 C:\Users\Ryan\Desktop\Spring 2019\ECE351\FinalProject\ECE-351-Group-1\BlockDesign_HYGRO_FOLDER\new_HYGRO_BD_HDL_2.xpr
# Log file: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/vivado.log
# Journal file: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER'
INFO: [Project 1-313] Project file moved from 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/new_HYGRO_BD_HDL_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/Ryan/Desktop/Downloads/vivado-library-2018.2-2'; using path 'C:/Users/Ryan/Downloads/vivado-library-2018.2-2' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan/Downloads/vivado-library-2018.2-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 815.254 ; gain = 153.824
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- digilentinc.com:IP:PmodHYGRO:1.0 - PmodHYGRO_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_2> from BD file <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 897.145 ; gain = 81.152
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}
create_bd_design "design_3_new"
Wrote  : <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1065.109 ; gain = 119.059
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_3_new" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_interface 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_interface 100-100] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
endgroup
startgroup
set_property -dict [list CONFIG.RESET_BOARD_INTERFACE {reset}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodHYGRO:1.0 PmodHYGRO_0
apply_board_connection -board_interface "jc" -ip_intf "PmodHYGRO_0/Pmod_out" -diagram "design_3_new" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /PmodHYGRO_0]
INFO: [board_interface 100-100] set_property CONFIG.PMOD jc [get_bd_cells -quiet /PmodHYGRO_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 jc
INFO: [board_interface 100-100] connect_bd_intf_net /jc /PmodHYGRO_0/Pmod_out
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "seven_seg_led_an" -ip_intf "axi_gpio_0/GPIO" -diagram "design_3_new" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE seven_seg_led_an [get_bd_cells -quiet /axi_gpio_0]
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 seven_seg_led_an
INFO: [board_interface 100-100] connect_bd_intf_net /seven_seg_led_an /axi_gpio_0/GPIO
endgroup
apply_board_connection -board_interface "seven_seg_led_disp" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_3_new" 
INFO: [board_interface 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE seven_seg_led_disp [get_bd_cells -quiet /axi_gpio_0]
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 seven_seg_led_disp
INFO: [board_interface 100-100] connect_bd_intf_net /seven_seg_led_disp /axi_gpio_0/GPIO2
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "led_16bits" -ip_intf "axi_gpio_1/GPIO" -diagram "design_3_new" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_1]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE led_16bits [get_bd_cells -quiet /axi_gpio_1]
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 led_16bits
INFO: [board_interface 100-100] connect_bd_intf_net /led_16bits /axi_gpio_1/GPIO
endgroup
apply_board_connection -board_interface "dip_switches_16bits" -ip_intf "axi_gpio_1/GPIO2" -diagram "design_3_new" 
INFO: [board_interface 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE dip_switches_16bits [get_bd_cells -quiet /axi_gpio_1]
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_16bits
INFO: [board_interface 100-100] connect_bd_intf_net /dip_switches_16bits /axi_gpio_1/GPIO2
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "design_3_new" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_uartlite_0]
INFO: [board_interface 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells -quiet /axi_uartlite_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [board_interface 100-100] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {preset "None" local_mem "128KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "0" clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_cells microblaze_0]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1300.406 ; gain = 121.824
apply_bd_automation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.406 ; gain = 126.250
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_0]
INFO: [board_rule 100-100] create_bd_port -dir I reset -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset
INFO: [board_rule 100-100] connect_bd_net /reset /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins PmodHYGRO_0/AXI_LITE_TMR]
</PmodHYGRO_0/AXI_LITE_TMR/Reg0> is being mapped into </microblaze_0/Data> at <0x44A00000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins PmodHYGRO_0/AXI_LITE_IIC]
</PmodHYGRO_0/AXI_LITE_IIC/Reg0> is being mapped into </microblaze_0/Data> at <0x44A10000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40010000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI]
</axi_uartlite_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40600000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_0_100M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_0_100M]
INFO: [board_rule 100-100] connect_bd_net /reset /rst_clk_wiz_0_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd> 
Wrote  : <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ui/bd_a0e835f3.ui> 
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PWM:1.0 PWM_0
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PWM_Analyzer:1.0 PWM_Analyzer_0
endgroup
delete_bd_objs [get_bd_cells PWM_Analyzer_0]
set_property location {4 730 59} [get_bd_cells PWM_0]
set_property location {5 1912 614} [get_bd_cells PWM_0]
connect_bd_net [get_bd_pins PWM_0/pwm_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins PWM_0/pwm_axi_aresetn] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {6}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M05_AXI] [get_bd_intf_pins PWM_0/PWM_AXI]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodACL2:1.0 PmodACL2_0
apply_board_connection -board_interface "jb" -ip_intf "PmodACL2_0/Pmod_out" -diagram "design_3_new" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /PmodACL2_0]
INFO: [board_interface 100-100] set_property CONFIG.PMOD jb [get_bd_cells -quiet /PmodACL2_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 jb
INFO: [board_interface 100-100] connect_bd_intf_net /jb /PmodACL2_0/Pmod_out
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_periph/M05_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins PmodACL2_0/AXI_LITE_GPIO]
</PmodACL2_0/AXI_LITE_GPIO/Reg0> is being mapped into </microblaze_0/Data> at <0x00020000 [ 4K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins PmodACL2_0/AXI_LITE_SPI]
</PmodACL2_0/AXI_LITE_SPI/Reg0> is being mapped into </microblaze_0/Data> at <0x00030000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins PmodACL2_0/ext_spi_clk]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins PmodACL2_0/ext_spi_clk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins PmodACL2_0/AXI_LITE_SPI]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins PmodACL2_0/AXI_LITE_GPIO]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_periph/M05_ACLK]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "jb" -ip_intf "PmodACL2_0/Pmod_out" -diagram "design_3_new" '
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodACL2:1.0 PmodACL2_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodACL2:1.0 PmodACL2_0
apply_board_connection -board_interface "jb" -ip_intf "PmodACL2_0/Pmod_out" -diagram "design_3_new" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /PmodACL2_0]
INFO: [board_interface 100-100] set_property CONFIG.PMOD jb [get_bd_cells -quiet /PmodACL2_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 jb
INFO: [board_interface 100-100] connect_bd_intf_net /jb /PmodACL2_0/Pmod_out
endgroup
set_property location {2365 -96} [get_bd_intf_ports jb]
delete_bd_objs [get_bd_intf_nets PmodACL2_0_Pmod_out]
delete_bd_objs [get_bd_cells PmodACL2_0]
set_property location {2293 430} [get_bd_intf_ports jb]
set_property location {2185 596} [get_bd_intf_ports jb]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M05_AXI] [get_bd_cells PWM_0]
delete_bd_objs [get_bd_intf_ports jb]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodACL2:1.0 PmodACL2_0
apply_board_connection -board_interface "jb" -ip_intf "PmodACL2_0/Pmod_out" -diagram "design_3_new" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /PmodACL2_0]
INFO: [board_interface 100-100] set_property CONFIG.PMOD jb [get_bd_cells -quiet /PmodACL2_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 jb
INFO: [board_interface 100-100] connect_bd_intf_net /jb /PmodACL2_0/Pmod_out
endgroup
startgroup
delete_bd_objs [get_bd_intf_nets PmodACL2_0_Pmod_out]
delete_bd_objs [get_bd_cells PmodACL2_0]
delete_bd_objs [get_bd_intf_ports jb]
endgroup
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [current_bd_design]
undo
INFO: [Common 17-17] undo 'set_property USER_COMMENTS.comment_0 {Enter Comments here}  [current_bd_design]'
create_bd_port -dir O -type data B16
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PWM:1.0 PWM_0
endgroup
set_property location {5 1963 587} [get_bd_cells PWM_0]
set_property location {2207 580} [get_bd_ports B16]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PWM:2.0 PWM_1
endgroup
set_property location {6 2284 718} [get_bd_cells PWM_1]
delete_bd_objs [get_bd_cells PWM_0]
set_property location {5 2238 600} [get_bd_cells PWM_1]
startgroup
connect_bd_net [get_bd_ports B16] [get_bd_pins PWM_1/pwm]
endgroup
connect_bd_intf_net [get_bd_intf_pins PWM_1/PWM_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M05_AXI]
connect_bd_net [get_bd_pins PWM_1/pwm_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins PWM_1/pwm_axi_aresetn] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_periph/M05_ACLK]
save_bd_design
Wrote  : <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd> 
Wrote  : <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ui/bd_a0e835f3.ui> 
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </PWM_1/PWM_AXI/PWM_AXI_reg> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </PWM_1/PWM_AXI/PWM_AXI_reg> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1408.875 ; gain = 21.707
save_bd_design
Wrote  : <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd> 
Wrote  : <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ui/bd_a0e835f3.ui> 
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: design_2_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1503.262 ; gain = 94.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_wrapper' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'design_2' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1832' bound to instance 'design_2_i' of component 'design_2' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:101]
INFO: [Synth 8-638] synthesizing module 'design_2' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1871]
INFO: [Synth 8-3491] module 'design_2_PmodHYGRO_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_PmodHYGRO_0_0_stub.vhdl:5' bound to instance 'PmodHYGRO_0' of component 'design_2_PmodHYGRO_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2307]
INFO: [Synth 8-638] synthesizing module 'design_2_PmodHYGRO_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_PmodHYGRO_0_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'design_2_axi_gpio_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_2_axi_gpio_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2371]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_gpio_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_2_axi_uartlite_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_2_axi_uartlite_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2396]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_uartlite_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_2_clk_wiz_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_2_clk_wiz_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2421]
INFO: [Synth 8-638] synthesizing module 'design_2_clk_wiz_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_2_mdm_1_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_2_mdm_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2428]
INFO: [Synth 8-638] synthesizing module 'design_2_mdm_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_microblaze_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_2_microblaze_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2441]
INFO: [Synth 8-638] synthesizing module 'design_2_microblaze_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_2_microblaze_0_axi_periph_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_11CD1WM' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_11CD1WM' (1#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_TCH0CN' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_TCH0CN' (2#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_10F4R51' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_10F4R51' (3#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_TZF3PG' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_TZF3PG' (4#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:360]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ZF502S' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1023]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ZF502S' (5#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1023]
INFO: [Synth 8-3491] module 'design_2_xbar_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_2_xbar_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1733]
INFO: [Synth 8-638] synthesizing module 'design_2_xbar_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_2_microblaze_0_axi_periph_0' (6#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_MFYM5E' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:444]
INFO: [Synth 8-3491] module 'design_2_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_2_dlmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:658]
INFO: [Synth 8-638] synthesizing module 'design_2_dlmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_2_dlmb_v10_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_2_dlmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:712]
INFO: [Synth 8-638] synthesizing module 'design_2_dlmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_2_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_2_ilmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:740]
INFO: [Synth 8-638] synthesizing module 'design_2_ilmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_2_ilmb_v10_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_2_ilmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:794]
INFO: [Synth 8-638] synthesizing module 'design_2_ilmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_2_lmb_bram_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_2_lmb_bram_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:822]
INFO: [Synth 8-638] synthesizing module 'design_2_lmb_bram_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_MFYM5E' (7#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:444]
INFO: [Synth 8-3491] module 'design_2_rst_clk_wiz_0_100M_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_2_rst_clk_wiz_0_100M_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2622]
INFO: [Synth 8-638] synthesizing module 'design_2_rst_clk_wiz_0_100M_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_2' (8#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1871]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin10_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:134]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (9#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin1_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:141]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin2_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:148]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin3_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:155]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin4_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:162]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin7_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:169]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin8_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:176]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin9_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'design_2_wrapper' (10#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:33]
WARNING: [Synth 8-3331] design s00_couplers_imp_ZF502S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ZF502S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_ZF502S has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ZF502S has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_TZF3PG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_TZF3PG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_TZF3PG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_TZF3PG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_10F4R51 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_10F4R51 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_10F4R51 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_10F4R51 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_TCH0CN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_TCH0CN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_TCH0CN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_TCH0CN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_11CD1WM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_11CD1WM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_11CD1WM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_11CD1WM has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1549.199 ; gain = 140.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1549.223 ; gain = 140.348
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/design_2_PmodHYGRO_0_0.dcp' for cell 'design_2_i/PmodHYGRO_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.dcp' for cell 'design_2_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.dcp' for cell 'design_2_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.dcp' for cell 'design_2_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.dcp' for cell 'design_2_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.dcp' for cell 'design_2_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_0/design_2_rst_clk_wiz_0_100M_0.dcp' for cell 'design_2_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0.dcp' for cell 'design_2_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_dlmb_bram_if_cntlr_0/design_2_dlmb_bram_if_cntlr_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_dlmb_v10_0/design_2_dlmb_v10_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_ilmb_bram_if_cntlr_0/design_2_ilmb_bram_if_cntlr_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_ilmb_v10_0/design_2_ilmb_v10_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_lmb_bram_0/design_2_lmb_bram_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 13 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc] for cell 'design_2_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/src/PmodHYGRO_axi_iic_0_0/PmodHYGRO_axi_iic_0_0_board.xdc] for cell 'design_2_i/PmodHYGRO_0/inst/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/src/PmodHYGRO_axi_iic_0_0/PmodHYGRO_axi_iic_0_0_board.xdc] for cell 'design_2_i/PmodHYGRO_0/inst/axi_iic_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/src/PmodHYGRO_axi_timer_0_0/PmodHYGRO_axi_timer_0_0.xdc] for cell 'design_2_i/PmodHYGRO_0/inst/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/src/PmodHYGRO_axi_timer_0_0/PmodHYGRO_axi_timer_0_0.xdc] for cell 'design_2_i/PmodHYGRO_0/inst/axi_timer_0/U0'
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/src/PmodHYGRO_pmod_bridge_0_0/PmodHYGRO_pmod_bridge_0_0_board.xdc'.
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/design_2_PmodHYGRO_0_0_board.xdc] for cell 'design_2_i/PmodHYGRO_0/inst'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/design_2_PmodHYGRO_0_0_board.xdc] for cell 'design_2_i/PmodHYGRO_0/inst'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.xdc] for cell 'design_2_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.xdc] for cell 'design_2_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0_board.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0_board.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc] for cell 'design_2_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc] for cell 'design_2_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_0/design_2_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_2_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_0/design_2_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_2_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_0/design_2_rst_clk_wiz_0_100M_0.xdc] for cell 'design_2_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_0/design_2_rst_clk_wiz_0_100M_0.xdc] for cell 'design_2_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_dlmb_v10_0/design_2_dlmb_v10_0.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_dlmb_v10_0/design_2_dlmb_v10_0.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_ilmb_v10_0/design_2_ilmb_v10_0.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_ilmb_v10_0/design_2_ilmb_v10_0.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1763.613 ; gain = 354.738
80 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1763.613 ; gain = 354.738
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd}
set_property name JB4 [get_bd_ports B16]
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd}
save_bd_design
Wrote  : <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd> 
Wrote  : <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ui/bd_a0e835f3.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </PWM_1/PWM_AXI/PWM_AXI_reg> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </PWM_1/PWM_AXI/PWM_AXI_reg> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1763.613 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1763.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_wrapper' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'design_2' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1832' bound to instance 'design_2_i' of component 'design_2' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:101]
INFO: [Synth 8-638] synthesizing module 'design_2' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1871]
INFO: [Synth 8-3491] module 'design_2_PmodHYGRO_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_PmodHYGRO_0_0_stub.vhdl:5' bound to instance 'PmodHYGRO_0' of component 'design_2_PmodHYGRO_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2307]
INFO: [Synth 8-638] synthesizing module 'design_2_PmodHYGRO_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_PmodHYGRO_0_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'design_2_axi_gpio_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_2_axi_gpio_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2371]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_gpio_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_2_axi_uartlite_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_2_axi_uartlite_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2396]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_uartlite_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_2_clk_wiz_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_2_clk_wiz_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2421]
INFO: [Synth 8-638] synthesizing module 'design_2_clk_wiz_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_2_mdm_1_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_2_mdm_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2428]
INFO: [Synth 8-638] synthesizing module 'design_2_mdm_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_microblaze_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_2_microblaze_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2441]
INFO: [Synth 8-638] synthesizing module 'design_2_microblaze_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_2_microblaze_0_axi_periph_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_11CD1WM' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_11CD1WM' (1#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_TCH0CN' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_TCH0CN' (2#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_10F4R51' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_10F4R51' (3#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_TZF3PG' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_TZF3PG' (4#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:360]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ZF502S' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1023]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ZF502S' (5#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1023]
INFO: [Synth 8-3491] module 'design_2_xbar_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_2_xbar_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1733]
INFO: [Synth 8-638] synthesizing module 'design_2_xbar_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_2_microblaze_0_axi_periph_0' (6#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_MFYM5E' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:444]
INFO: [Synth 8-3491] module 'design_2_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_2_dlmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:658]
INFO: [Synth 8-638] synthesizing module 'design_2_dlmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_2_dlmb_v10_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_2_dlmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:712]
INFO: [Synth 8-638] synthesizing module 'design_2_dlmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_2_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_2_ilmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:740]
INFO: [Synth 8-638] synthesizing module 'design_2_ilmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_2_ilmb_v10_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_2_ilmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:794]
INFO: [Synth 8-638] synthesizing module 'design_2_ilmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_2_lmb_bram_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_2_lmb_bram_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:822]
INFO: [Synth 8-638] synthesizing module 'design_2_lmb_bram_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_MFYM5E' (7#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:444]
INFO: [Synth 8-3491] module 'design_2_rst_clk_wiz_0_100M_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_2_rst_clk_wiz_0_100M_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:2622]
INFO: [Synth 8-638] synthesizing module 'design_2_rst_clk_wiz_0_100M_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_2_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_2' (8#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/synth/design_2.vhd:1871]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin10_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:134]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (9#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin1_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:141]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin2_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:148]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin3_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:155]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin4_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:162]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin7_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:169]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin8_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:176]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin9_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'design_2_wrapper' (10#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:33]
WARNING: [Synth 8-3331] design s00_couplers_imp_ZF502S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ZF502S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_ZF502S has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ZF502S has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_TZF3PG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_TZF3PG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_TZF3PG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_TZF3PG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_10F4R51 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_10F4R51 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_10F4R51 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_10F4R51 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_TCH0CN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_TCH0CN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_TCH0CN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_TCH0CN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_11CD1WM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_11CD1WM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_11CD1WM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_11CD1WM has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1779.660 ; gain = 16.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1779.660 ; gain = 16.047
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/design_2_PmodHYGRO_0_0.dcp' for cell 'design_2_i/PmodHYGRO_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.dcp' for cell 'design_2_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.dcp' for cell 'design_2_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.dcp' for cell 'design_2_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.dcp' for cell 'design_2_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.dcp' for cell 'design_2_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_0/design_2_rst_clk_wiz_0_100M_0.dcp' for cell 'design_2_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0.dcp' for cell 'design_2_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_dlmb_bram_if_cntlr_0/design_2_dlmb_bram_if_cntlr_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_dlmb_v10_0/design_2_dlmb_v10_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_ilmb_bram_if_cntlr_0/design_2_ilmb_bram_if_cntlr_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_ilmb_v10_0/design_2_ilmb_v10_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_lmb_bram_0/design_2_lmb_bram_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 13 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc] for cell 'design_2_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/src/PmodHYGRO_axi_iic_0_0/PmodHYGRO_axi_iic_0_0_board.xdc] for cell 'design_2_i/PmodHYGRO_0/inst/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/src/PmodHYGRO_axi_iic_0_0/PmodHYGRO_axi_iic_0_0_board.xdc] for cell 'design_2_i/PmodHYGRO_0/inst/axi_iic_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/src/PmodHYGRO_axi_timer_0_0/PmodHYGRO_axi_timer_0_0.xdc] for cell 'design_2_i/PmodHYGRO_0/inst/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/src/PmodHYGRO_axi_timer_0_0/PmodHYGRO_axi_timer_0_0.xdc] for cell 'design_2_i/PmodHYGRO_0/inst/axi_timer_0/U0'
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/src/PmodHYGRO_pmod_bridge_0_0/PmodHYGRO_pmod_bridge_0_0_board.xdc'.
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/design_2_PmodHYGRO_0_0_board.xdc] for cell 'design_2_i/PmodHYGRO_0/inst'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_PmodHYGRO_0_0/design_2_PmodHYGRO_0_0_board.xdc] for cell 'design_2_i/PmodHYGRO_0/inst'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.xdc] for cell 'design_2_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.xdc] for cell 'design_2_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0_board.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0_board.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc] for cell 'design_2_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc] for cell 'design_2_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_0/design_2_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_2_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_0/design_2_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_2_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_0/design_2_rst_clk_wiz_0_100M_0.xdc] for cell 'design_2_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_0/design_2_rst_clk_wiz_0_100M_0.xdc] for cell 'design_2_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_dlmb_v10_0/design_2_dlmb_v10_0.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_dlmb_v10_0/design_2_dlmb_v10_0.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_ilmb_v10_0/design_2_ilmb_v10_0.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/ip/design_2_ilmb_v10_0/design_2_ilmb_v10_0.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1795.738 ; gain = 32.125
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd}
set_property name jb [get_bd_ports JB4]
save_bd_design
Wrote  : <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd> 
Wrote  : <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ui/bd_a0e835f3.ui> 
make_wrapper -files [get_files {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd}}] -top
CRITICAL WARNING: [BD 41-1356] Address block </PWM_1/PWM_AXI/PWM_AXI_reg> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </PWM_1/PWM_AXI/PWM_AXI_reg> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
Wrote  : <C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd> 
VHDL Output written to : C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd
VHDL Output written to : C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/sim/design_3_new.vhd
VHDL Output written to : C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1810.652 ; gain = 14.914
add_files -norecurse {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd}}
update_compile_order -fileset sources_1
set_property top design_3_new_wrapper [current_fileset]
current_bd_design [get_bd_designs design_2]
close_bd_design [get_bd_designs design_2]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1831.492 ; gain = 16.148
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'design_3_new_wrapper' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.531 ; gain = 39.188
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1854.609 ; gain = 40.063
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd}}
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd}}]
INFO: [BD 41-1662] The design 'design_3_new.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Address block </PWM_1/PWM_AXI/PWM_AXI_reg> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
VHDL Output written to : C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd
VHDL Output written to : C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/sim/design_3_new.vhd
VHDL Output written to : C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodHYGRO_axi_iic_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:basys3:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodHYGRO_axi_iic_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodHYGRO_axi_timer_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:basys3:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodHYGRO_axi_timer_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodHYGRO_pmod_bridge_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:basys3:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodHYGRO_pmod_bridge_0_0 (Pmod Bridge 1.0) from revision 9 to revision 12
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodHYGRO_xlconstant_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:basys3:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodHYGRO_xlconstant_0_0 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodHYGRO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_mmu .
Exporting to file C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hw_handoff/design_3_new.hwh
Generated Block Design Tcl file C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hw_handoff/design_3_new_bd.tcl
Generated Hardware Definition File C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1898.551 ; gain = 39.313
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd}}]
create_ip_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1898.551 ; gain = 0.000
launch_runs design_3_new_clk_wiz_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_3_new_clk_wiz_0_0, cache-ID = df6278a4ce8e8913; cache size = 14.005 MB.
[Sat Apr 20 19:45:16 2019] Launched design_3_new_clk_wiz_0_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_clk_wiz_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1969.285 ; gain = 70.734
wait_on_run design_3_new_clk_wiz_0_0_synth_1
[Sat Apr 20 19:45:17 2019] Waiting for design_3_new_clk_wiz_0_0_synth_1 to finish...
[Sat Apr 20 19:45:22 2019] Waiting for design_3_new_clk_wiz_0_0_synth_1 to finish...
[Sat Apr 20 19:45:27 2019] Waiting for design_3_new_clk_wiz_0_0_synth_1 to finish...
[Sat Apr 20 19:45:32 2019] Waiting for design_3_new_clk_wiz_0_0_synth_1 to finish...
[Sat Apr 20 19:45:43 2019] Waiting for design_3_new_clk_wiz_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_clk_wiz_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_clk_wiz_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_3_new_clk_wiz_0_0, cache-ID = df6278a4ce8e8913.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:45:37 2019...
[Sat Apr 20 19:45:43 2019] design_3_new_clk_wiz_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1969.500 ; gain = 0.215
launch_runs design_3_new_microblaze_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_3_new_microblaze_0_0, cache-ID = 54a4b6906642594a; cache size = 14.005 MB.
[Sat Apr 20 19:45:53 2019] Launched design_3_new_microblaze_0_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_microblaze_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1975.551 ; gain = 6.051
wait_on_run design_3_new_microblaze_0_0_synth_1
[Sat Apr 20 19:45:54 2019] Waiting for design_3_new_microblaze_0_0_synth_1 to finish...
[Sat Apr 20 19:45:59 2019] Waiting for design_3_new_microblaze_0_0_synth_1 to finish...
[Sat Apr 20 19:46:05 2019] Waiting for design_3_new_microblaze_0_0_synth_1 to finish...
[Sat Apr 20 19:46:10 2019] Waiting for design_3_new_microblaze_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_microblaze_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_microblaze_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_3_new_microblaze_0_0, cache-ID = 54a4b6906642594a.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:46:12 2019...
[Sat Apr 20 19:46:15 2019] design_3_new_microblaze_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1975.551 ; gain = 0.000
launch_runs design_3_new_PmodHYGRO_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_3_new_PmodHYGRO_0_0, cache-ID = 38c146082d729653; cache size = 14.005 MB.
[Sat Apr 20 19:46:24 2019] Launched design_3_new_PmodHYGRO_0_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_PmodHYGRO_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1975.551 ; gain = 0.000
wait_on_run design_3_new_PmodHYGRO_0_0_synth_1
[Sat Apr 20 19:46:25 2019] Waiting for design_3_new_PmodHYGRO_0_0_synth_1 to finish...
[Sat Apr 20 19:46:30 2019] Waiting for design_3_new_PmodHYGRO_0_0_synth_1 to finish...
[Sat Apr 20 19:46:35 2019] Waiting for design_3_new_PmodHYGRO_0_0_synth_1 to finish...
[Sat Apr 20 19:46:41 2019] Waiting for design_3_new_PmodHYGRO_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_PmodHYGRO_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_PmodHYGRO_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_PmodHYGRO_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_3_new_PmodHYGRO_0_0, cache-ID = 38c146082d729653.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:46:43 2019...
[Sat Apr 20 19:46:46 2019] design_3_new_PmodHYGRO_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1975.551 ; gain = 0.000
launch_runs design_3_new_axi_gpio_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_3_new_axi_gpio_0_0, cache-ID = 2be23487a3c78d7d; cache size = 14.005 MB.
[Sat Apr 20 19:46:54 2019] Launched design_3_new_axi_gpio_0_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_axi_gpio_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1975.551 ; gain = 0.000
wait_on_run design_3_new_axi_gpio_0_0_synth_1
[Sat Apr 20 19:46:55 2019] Waiting for design_3_new_axi_gpio_0_0_synth_1 to finish...
[Sat Apr 20 19:47:00 2019] Waiting for design_3_new_axi_gpio_0_0_synth_1 to finish...
[Sat Apr 20 19:47:06 2019] Waiting for design_3_new_axi_gpio_0_0_synth_1 to finish...
[Sat Apr 20 19:47:11 2019] Waiting for design_3_new_axi_gpio_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_axi_gpio_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_axi_gpio_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_axi_gpio_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_3_new_axi_gpio_0_0, cache-ID = 2be23487a3c78d7d.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:47:12 2019...
[Sat Apr 20 19:47:16 2019] design_3_new_axi_gpio_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1975.551 ; gain = 0.000
launch_runs design_3_new_axi_gpio_1_0_synth_1
[Sat Apr 20 19:47:17 2019] Launched design_3_new_axi_gpio_1_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_axi_gpio_1_0_synth_1/runme.log
wait_on_run design_3_new_axi_gpio_1_0_synth_1
[Sat Apr 20 19:47:17 2019] Waiting for design_3_new_axi_gpio_1_0_synth_1 to finish...
[Sat Apr 20 19:47:23 2019] Waiting for design_3_new_axi_gpio_1_0_synth_1 to finish...
[Sat Apr 20 19:47:28 2019] Waiting for design_3_new_axi_gpio_1_0_synth_1 to finish...
[Sat Apr 20 19:47:33 2019] Waiting for design_3_new_axi_gpio_1_0_synth_1 to finish...
[Sat Apr 20 19:47:44 2019] Waiting for design_3_new_axi_gpio_1_0_synth_1 to finish...
[Sat Apr 20 19:47:55 2019] Waiting for design_3_new_axi_gpio_1_0_synth_1 to finish...
[Sat Apr 20 19:48:05 2019] Waiting for design_3_new_axi_gpio_1_0_synth_1 to finish...
[Sat Apr 20 19:48:16 2019] Waiting for design_3_new_axi_gpio_1_0_synth_1 to finish...
[Sat Apr 20 19:48:37 2019] Waiting for design_3_new_axi_gpio_1_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_axi_gpio_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_axi_gpio_1_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_axi_gpio_1_0.tcl -notrace
Command: synth_design -top design_3_new_axi_gpio_1_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 388.539 ; gain = 105.242
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_3_new_axi_gpio_1_0' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/synth/design_3_new_axi_gpio_1_0.vhd:87]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/synth/design_3_new_axi_gpio_1_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].GPIO2_DBus_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'design_3_new_axi_gpio_1_0' (8#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/synth/design_3_new_axi_gpio_1_0.vhd:87]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_in
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[3]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[4]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[7]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[8]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port BE_Reg[0]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port BE_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port BE_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port BE_Reg[3]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 442.871 ; gain = 159.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 442.871 ; gain = 159.574
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/design_3_new_axi_gpio_1_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/design_3_new_axi_gpio_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/design_3_new_axi_gpio_1_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/design_3_new_axi_gpio_1_0_board.xdc] for cell 'U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/design_3_new_axi_gpio_1_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/design_3_new_axi_gpio_1_0.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_axi_gpio_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_axi_gpio_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  FDR => FDRE: 192 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 775.387 ; gain = 0.891
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 775.387 ; gain = 492.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 775.387 ; gain = 492.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_axi_gpio_1_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 775.387 ; gain = 492.090
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_DPHASE_TIMER.dpto_cnt_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2674]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 775.387 ; gain = 492.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 48    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 36    
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2674]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[31]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[30]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[29]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[28]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[27]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[26]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[25]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[24]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[23]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[22]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[21]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[20]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[19]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[18]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[17]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wdata[16]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design axi_gpio has unconnected port s_axi_wstrb[0]
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 775.387 ; gain = 492.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 775.387 ; gain = 492.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 775.387 ; gain = 492.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_gpio.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 780.910 ; gain = 497.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 780.910 ; gain = 497.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 780.910 ; gain = 497.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 780.910 ; gain = 497.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 780.910 ; gain = 497.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 780.910 ; gain = 497.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 780.910 ; gain = 497.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     9|
|3     |LUT3 |     9|
|4     |LUT4 |     5|
|5     |LUT5 |    77|
|6     |LUT6 |    20|
|7     |FDR  |   128|
|8     |FDRE |   172|
|9     |FDSE |    32|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------+-----------------+------+
|      |Instance                        |Module           |Cells |
+------+--------------------------------+-----------------+------+
|1     |top                             |                 |   454|
|2     |  U0                            |axi_gpio         |   454|
|3     |    AXI_LITE_IPIF_I             |axi_lite_ipif    |   125|
|4     |      I_SLAVE_ATTACHMENT        |slave_attachment |   125|
|5     |        I_DECODER               |address_decoder  |    55|
|6     |    gpio_core_1                 |GPIO_Core        |   310|
|7     |      \Dual.INPUT_DOUBLE_REGS4  |cdc_sync         |    64|
|8     |      \Dual.INPUT_DOUBLE_REGS5  |cdc_sync_0       |    64|
+------+--------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 780.910 ; gain = 497.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 780.910 ; gain = 165.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 780.910 ; gain = 497.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  FDR => FDRE: 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
247 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 780.910 ; gain = 508.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_axi_gpio_1_0_synth_1/design_3_new_axi_gpio_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/design_3_new_axi_gpio_1_0.xci
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_axi_gpio_1_0_synth_1/design_3_new_axi_gpio_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_3_new_axi_gpio_1_0_utilization_synth.rpt -pb design_3_new_axi_gpio_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 780.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:48:38 2019...
[Sat Apr 20 19:48:42 2019] design_3_new_axi_gpio_1_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:25 . Memory (MB): peak = 1975.551 ; gain = 0.000
launch_runs design_3_new_axi_uartlite_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_3_new_axi_uartlite_0_0, cache-ID = b3088d0b9b7bec07; cache size = 14.614 MB.
[Sat Apr 20 19:48:52 2019] Launched design_3_new_axi_uartlite_0_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_axi_uartlite_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1975.551 ; gain = 0.000
wait_on_run design_3_new_axi_uartlite_0_0_synth_1
[Sat Apr 20 19:48:53 2019] Waiting for design_3_new_axi_uartlite_0_0_synth_1 to finish...
[Sat Apr 20 19:48:58 2019] Waiting for design_3_new_axi_uartlite_0_0_synth_1 to finish...
[Sat Apr 20 19:49:04 2019] Waiting for design_3_new_axi_uartlite_0_0_synth_1 to finish...
[Sat Apr 20 19:49:09 2019] Waiting for design_3_new_axi_uartlite_0_0_synth_1 to finish...
[Sat Apr 20 19:49:19 2019] Waiting for design_3_new_axi_uartlite_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_axi_uartlite_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_axi_uartlite_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_axi_uartlite_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_3_new_axi_uartlite_0_0, cache-ID = b3088d0b9b7bec07.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:49:16 2019...
[Sat Apr 20 19:49:19 2019] design_3_new_axi_uartlite_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1975.551 ; gain = 0.000
launch_runs design_3_new_mdm_1_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_3_new_mdm_1_0, cache-ID = fcc0f2b207422889; cache size = 14.614 MB.
[Sat Apr 20 19:49:31 2019] Launched design_3_new_mdm_1_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_mdm_1_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1993.301 ; gain = 17.750
wait_on_run design_3_new_mdm_1_0_synth_1
[Sat Apr 20 19:49:32 2019] Waiting for design_3_new_mdm_1_0_synth_1 to finish...
[Sat Apr 20 19:49:38 2019] Waiting for design_3_new_mdm_1_0_synth_1 to finish...
[Sat Apr 20 19:49:43 2019] Waiting for design_3_new_mdm_1_0_synth_1 to finish...
[Sat Apr 20 19:49:49 2019] Waiting for design_3_new_mdm_1_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_mdm_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_mdm_1_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_mdm_1_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_3_new_mdm_1_0, cache-ID = fcc0f2b207422889.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:49:50 2019...
[Sat Apr 20 19:49:54 2019] design_3_new_mdm_1_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1993.301 ; gain = 0.000
launch_runs design_3_new_rst_clk_wiz_0_100M_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_3_new_rst_clk_wiz_0_100M_0, cache-ID = fc1ac451ca5f760f; cache size = 14.614 MB.
[Sat Apr 20 19:50:02 2019] Launched design_3_new_rst_clk_wiz_0_100M_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_rst_clk_wiz_0_100M_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1993.301 ; gain = 0.000
wait_on_run design_3_new_rst_clk_wiz_0_100M_0_synth_1
[Sat Apr 20 19:50:03 2019] Waiting for design_3_new_rst_clk_wiz_0_100M_0_synth_1 to finish...
[Sat Apr 20 19:50:09 2019] Waiting for design_3_new_rst_clk_wiz_0_100M_0_synth_1 to finish...
[Sat Apr 20 19:50:14 2019] Waiting for design_3_new_rst_clk_wiz_0_100M_0_synth_1 to finish...
[Sat Apr 20 19:50:19 2019] Waiting for design_3_new_rst_clk_wiz_0_100M_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_rst_clk_wiz_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_rst_clk_wiz_0_100M_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_rst_clk_wiz_0_100M_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_3_new_rst_clk_wiz_0_100M_0, cache-ID = fc1ac451ca5f760f.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:50:19 2019...
[Sat Apr 20 19:50:24 2019] design_3_new_rst_clk_wiz_0_100M_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1993.301 ; gain = 0.000
launch_runs design_3_new_xbar_0_synth_1
[Sat Apr 20 19:50:26 2019] Launched design_3_new_xbar_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_xbar_0_synth_1/runme.log
wait_on_run design_3_new_xbar_0_synth_1
[Sat Apr 20 19:50:26 2019] Waiting for design_3_new_xbar_0_synth_1 to finish...
[Sat Apr 20 19:50:32 2019] Waiting for design_3_new_xbar_0_synth_1 to finish...
[Sat Apr 20 19:50:37 2019] Waiting for design_3_new_xbar_0_synth_1 to finish...
[Sat Apr 20 19:50:43 2019] Waiting for design_3_new_xbar_0_synth_1 to finish...
[Sat Apr 20 19:50:53 2019] Waiting for design_3_new_xbar_0_synth_1 to finish...
[Sat Apr 20 19:51:04 2019] Waiting for design_3_new_xbar_0_synth_1 to finish...
[Sat Apr 20 19:51:14 2019] Waiting for design_3_new_xbar_0_synth_1 to finish...
[Sat Apr 20 19:51:25 2019] Waiting for design_3_new_xbar_0_synth_1 to finish...
[Sat Apr 20 19:51:46 2019] Waiting for design_3_new_xbar_0_synth_1 to finish...
[Sat Apr 20 19:52:08 2019] Waiting for design_3_new_xbar_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_xbar_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_xbar_0.tcl -notrace
Command: synth_design -top design_3_new_xbar_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 398.004 ; gain = 108.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_3_new_xbar_0' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_xbar_0/synth/design_3_new_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 384'b111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 192'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 384'b111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000000000000011111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 7 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 6'b000000 
	Parameter P_M_AXILITE_MASK bound to: 6'b000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 6 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 384'b111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000000000000011111111111111111000000000000000000000000000000000100000000000000111111111111111100000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 7'b0111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (2#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (2#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' (3#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' (4#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' (5#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter' (6#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' (6#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (8#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (8#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' (9#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' (10#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_3_new_xbar_0' (11#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_xbar_0/synth/design_3_new_xbar_0.v:59]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_bid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_bid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rlast[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rlast[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rlast[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 545.727 ; gain = 256.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 545.727 ; gain = 256.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_xbar_0/design_3_new_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_xbar_0/design_3_new_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 783.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 783.930 ; gain = 494.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 783.930 ; gain = 494.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_xbar_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 783.930 ; gain = 494.504
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
WARNING: [Synth 8-6014] Unused sequential element gen_axilite.s_axi_wready_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 783.930 ; gain = 494.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 56    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_crossbar_v2_1_16_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_16_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_16_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_16_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_enc_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:324]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[5] )
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[35]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[5]) is unused and will be removed from module axi_crossbar_v2_1_16_axi_crossbar.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 783.930 ; gain = 494.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 783.930 ; gain = 494.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 802.906 ; gain = 513.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 807.707 ; gain = 518.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 807.707 ; gain = 518.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 807.707 ; gain = 518.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 807.707 ; gain = 518.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 807.707 ; gain = 518.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 807.707 ; gain = 518.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 807.707 ; gain = 518.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    48|
|3     |LUT3 |    13|
|4     |LUT4 |    80|
|5     |LUT5 |    41|
|6     |LUT6 |    99|
|7     |FDRE |   134|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------------------------+------+
|      |Instance                             |Module                                         |Cells |
+------+-------------------------------------+-----------------------------------------------+------+
|1     |top                                  |                                               |   417|
|2     |  inst                               |axi_crossbar_v2_1_16_axi_crossbar              |   417|
|3     |    \gen_sasd.crossbar_sasd_0        |axi_crossbar_v2_1_16_crossbar_sasd             |   417|
|4     |      addr_arbiter_inst              |axi_crossbar_v2_1_16_addr_arbiter_sasd         |   150|
|5     |      \gen_decerr.decerr_slave_inst  |axi_crossbar_v2_1_16_decerr_slave              |    12|
|6     |      reg_slice_r                    |axi_register_slice_v2_1_15_axic_register_slice |   219|
|7     |      splitter_ar                    |axi_crossbar_v2_1_16_splitter__parameterized0  |     6|
|8     |      splitter_aw                    |axi_crossbar_v2_1_16_splitter                  |    14|
+------+-------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 807.707 ; gain = 518.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:08 . Memory (MB): peak = 807.707 ; gain = 280.078
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 807.707 ; gain = 518.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 807.707 ; gain = 525.180
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_xbar_0_synth_1/design_3_new_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_xbar_0/design_3_new_xbar_0.xci
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_xbar_0_synth_1/design_3_new_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_3_new_xbar_0_utilization_synth.rpt -pb design_3_new_xbar_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 807.707 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:52:13 2019...
[Sat Apr 20 19:52:19 2019] design_3_new_xbar_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:52 . Memory (MB): peak = 1993.301 ; gain = 0.000
launch_runs design_3_new_dlmb_v10_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_3_new_dlmb_v10_0, cache-ID = e717f5cebb54dac2; cache size = 15.380 MB.
[Sat Apr 20 19:52:28 2019] Launched design_3_new_dlmb_v10_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_dlmb_v10_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1993.301 ; gain = 0.000
wait_on_run design_3_new_dlmb_v10_0_synth_1
[Sat Apr 20 19:52:31 2019] Waiting for design_3_new_dlmb_v10_0_synth_1 to finish...
[Sat Apr 20 19:52:37 2019] Waiting for design_3_new_dlmb_v10_0_synth_1 to finish...
[Sat Apr 20 19:52:42 2019] Waiting for design_3_new_dlmb_v10_0_synth_1 to finish...
[Sat Apr 20 19:52:48 2019] Waiting for design_3_new_dlmb_v10_0_synth_1 to finish...
[Sat Apr 20 19:52:59 2019] Waiting for design_3_new_dlmb_v10_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_dlmb_v10_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_dlmb_v10_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_dlmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_3_new_dlmb_v10_0, cache-ID = e717f5cebb54dac2.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:52:56 2019...
[Sat Apr 20 19:52:59 2019] design_3_new_dlmb_v10_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1993.301 ; gain = 0.000
launch_runs design_3_new_ilmb_v10_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_3_new_ilmb_v10_0, cache-ID = e717f5cebb54dac2; cache size = 15.380 MB.
[Sat Apr 20 19:53:07 2019] Launched design_3_new_ilmb_v10_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_ilmb_v10_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2008.836 ; gain = 15.535
wait_on_run design_3_new_ilmb_v10_0_synth_1
[Sat Apr 20 19:53:07 2019] Waiting for design_3_new_ilmb_v10_0_synth_1 to finish...
[Sat Apr 20 19:53:13 2019] Waiting for design_3_new_ilmb_v10_0_synth_1 to finish...
[Sat Apr 20 19:53:19 2019] Waiting for design_3_new_ilmb_v10_0_synth_1 to finish...
[Sat Apr 20 19:53:24 2019] Waiting for design_3_new_ilmb_v10_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_ilmb_v10_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_ilmb_v10_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_ilmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_3_new_ilmb_v10_0, cache-ID = e717f5cebb54dac2.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:53:27 2019...
[Sat Apr 20 19:53:30 2019] design_3_new_ilmb_v10_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2008.910 ; gain = 0.074
launch_runs design_3_new_dlmb_bram_if_cntlr_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_3_new_dlmb_bram_if_cntlr_0, cache-ID = 160718f88725a390; cache size = 15.380 MB.
[Sat Apr 20 19:53:39 2019] Launched design_3_new_dlmb_bram_if_cntlr_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_dlmb_bram_if_cntlr_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.363 ; gain = 1.453
wait_on_run design_3_new_dlmb_bram_if_cntlr_0_synth_1
[Sat Apr 20 19:53:39 2019] Waiting for design_3_new_dlmb_bram_if_cntlr_0_synth_1 to finish...
[Sat Apr 20 19:53:45 2019] Waiting for design_3_new_dlmb_bram_if_cntlr_0_synth_1 to finish...
[Sat Apr 20 19:53:51 2019] Waiting for design_3_new_dlmb_bram_if_cntlr_0_synth_1 to finish...
[Sat Apr 20 19:53:56 2019] Waiting for design_3_new_dlmb_bram_if_cntlr_0_synth_1 to finish...
[Sat Apr 20 19:54:07 2019] Waiting for design_3_new_dlmb_bram_if_cntlr_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_dlmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_dlmb_bram_if_cntlr_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_dlmb_bram_if_cntlr_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_3_new_dlmb_bram_if_cntlr_0, cache-ID = 160718f88725a390.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:54:02 2019...
[Sat Apr 20 19:54:07 2019] design_3_new_dlmb_bram_if_cntlr_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2010.438 ; gain = 0.074
launch_runs design_3_new_ilmb_bram_if_cntlr_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_3_new_ilmb_bram_if_cntlr_0, cache-ID = 91af3ff19f11d590; cache size = 15.380 MB.
[Sat Apr 20 19:54:16 2019] Launched design_3_new_ilmb_bram_if_cntlr_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_ilmb_bram_if_cntlr_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.441 ; gain = 0.004
wait_on_run design_3_new_ilmb_bram_if_cntlr_0_synth_1
[Sat Apr 20 19:54:16 2019] Waiting for design_3_new_ilmb_bram_if_cntlr_0_synth_1 to finish...
[Sat Apr 20 19:54:22 2019] Waiting for design_3_new_ilmb_bram_if_cntlr_0_synth_1 to finish...
[Sat Apr 20 19:54:28 2019] Waiting for design_3_new_ilmb_bram_if_cntlr_0_synth_1 to finish...
[Sat Apr 20 19:54:33 2019] Waiting for design_3_new_ilmb_bram_if_cntlr_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_ilmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_ilmb_bram_if_cntlr_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_ilmb_bram_if_cntlr_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_3_new_ilmb_bram_if_cntlr_0, cache-ID = 91af3ff19f11d590.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:54:33 2019...
[Sat Apr 20 19:54:33 2019] design_3_new_ilmb_bram_if_cntlr_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2010.508 ; gain = 0.066
launch_runs design_3_new_lmb_bram_0_synth_1
[Sat Apr 20 19:54:35 2019] Launched design_3_new_lmb_bram_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_lmb_bram_0_synth_1/runme.log
wait_on_run design_3_new_lmb_bram_0_synth_1
[Sat Apr 20 19:54:36 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:54:42 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:54:47 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:54:53 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:55:03 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:55:14 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:55:25 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:55:36 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:55:58 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:56:19 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:56:40 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:57:02 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:57:45 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...
[Sat Apr 20 19:58:28 2019] Waiting for design_3_new_lmb_bram_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_lmb_bram_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_lmb_bram_0.tcl -notrace
Command: synth_design -top design_3_new_lmb_bram_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19904 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 383.961 ; gain = 102.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_3_new_lmb_bram_0' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_lmb_bram_0/synth/design_3_new_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_3_new_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_lmb_bram_0/synth/design_3_new_lmb_bram_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'design_3_new_lmb_bram_0' (11#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_lmb_bram_0/synth/design_3_new_lmb_bram_0.vhd:80]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[50]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[49]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[48]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[47]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[46]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[45]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[44]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[43]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[42]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[41]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[40]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[39]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[38]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[37]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[36]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[35]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[34]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[33]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[32]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[31]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[30]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[29]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[28]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[27]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[26]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[25]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[24]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[23]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[22]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[21]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[20]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[19]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[50]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[49]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:12 ; elapsed = 00:03:15 . Memory (MB): peak = 653.828 ; gain = 372.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:12 ; elapsed = 00:03:16 . Memory (MB): peak = 653.828 ; gain = 372.633
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_lmb_bram_0/design_3_new_lmb_bram_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_lmb_bram_0/design_3_new_lmb_bram_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_lmb_bram_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_lmb_bram_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 796.590 ; gain = 0.074
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:34 ; elapsed = 00:03:40 . Memory (MB): peak = 796.590 ; gain = 515.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:34 ; elapsed = 00:03:40 . Memory (MB): peak = 796.590 ; gain = 515.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_lmb_bram_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:34 ; elapsed = 00:03:40 . Memory (MB): peak = 796.590 ; gain = 515.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:36 ; elapsed = 00:03:43 . Memory (MB): peak = 796.590 ; gain = 515.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	                5 Bit    Registers := 64    
	                1 Bit    Registers := 258   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:39 ; elapsed = 00:03:46 . Memory (MB): peak = 796.590 ; gain = 515.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:55 ; elapsed = 00:04:03 . Memory (MB): peak = 796.590 ; gain = 515.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:56 ; elapsed = 00:04:03 . Memory (MB): peak = 796.590 ; gain = 515.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:56 ; elapsed = 00:04:04 . Memory (MB): peak = 797.457 ; gain = 516.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_I  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_I  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:58 ; elapsed = 00:04:05 . Memory (MB): peak = 797.457 ; gain = 516.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:58 ; elapsed = 00:04:05 . Memory (MB): peak = 797.457 ; gain = 516.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:58 ; elapsed = 00:04:06 . Memory (MB): peak = 797.457 ; gain = 516.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:58 ; elapsed = 00:04:06 . Memory (MB): peak = 797.457 ; gain = 516.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:58 ; elapsed = 00:04:06 . Memory (MB): peak = 797.457 ; gain = 516.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:58 ; elapsed = 00:04:06 . Memory (MB): peak = 797.457 ; gain = 516.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |    12|
|2     |LUT4     |     2|
|3     |RAMB36E1 |    32|
|4     |SRL16E   |     2|
|5     |FDRE     |    10|
|6     |FDSE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+------------------------------------------+------+
|      |Instance                                                      |Module                                    |Cells |
+------+--------------------------------------------------------------+------------------------------------------+------+
|1     |top                                                           |                                          |    60|
|2     |  U0                                                          |blk_mem_gen_v8_4_1                        |    60|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_1_synth                  |    60|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                           |    60|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr                  |    60|
|6     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                    |     1|
|7     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper                  |     1|
|8     |          \ramloop[10].ram.r                                  |blk_mem_gen_prim_width__parameterized9    |     1|
|9     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|10    |          \ramloop[11].ram.r                                  |blk_mem_gen_prim_width__parameterized10   |     1|
|11    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|12    |          \ramloop[12].ram.r                                  |blk_mem_gen_prim_width__parameterized11   |     1|
|13    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|14    |          \ramloop[13].ram.r                                  |blk_mem_gen_prim_width__parameterized12   |     1|
|15    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|16    |          \ramloop[14].ram.r                                  |blk_mem_gen_prim_width__parameterized13   |     1|
|17    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|18    |          \ramloop[15].ram.r                                  |blk_mem_gen_prim_width__parameterized14   |     1|
|19    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|20    |          \ramloop[16].ram.r                                  |blk_mem_gen_prim_width__parameterized15   |     1|
|21    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized15 |     1|
|22    |          \ramloop[17].ram.r                                  |blk_mem_gen_prim_width__parameterized16   |     1|
|23    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized16 |     1|
|24    |          \ramloop[18].ram.r                                  |blk_mem_gen_prim_width__parameterized17   |     1|
|25    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized17 |     1|
|26    |          \ramloop[19].ram.r                                  |blk_mem_gen_prim_width__parameterized18   |     1|
|27    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized18 |     1|
|28    |          \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0    |     1|
|29    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|30    |          \ramloop[20].ram.r                                  |blk_mem_gen_prim_width__parameterized19   |     1|
|31    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized19 |     1|
|32    |          \ramloop[21].ram.r                                  |blk_mem_gen_prim_width__parameterized20   |     1|
|33    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized20 |     1|
|34    |          \ramloop[22].ram.r                                  |blk_mem_gen_prim_width__parameterized21   |     1|
|35    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized21 |     1|
|36    |          \ramloop[23].ram.r                                  |blk_mem_gen_prim_width__parameterized22   |     1|
|37    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized22 |     1|
|38    |          \ramloop[24].ram.r                                  |blk_mem_gen_prim_width__parameterized23   |     1|
|39    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized23 |     1|
|40    |          \ramloop[25].ram.r                                  |blk_mem_gen_prim_width__parameterized24   |     1|
|41    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized24 |     1|
|42    |          \ramloop[26].ram.r                                  |blk_mem_gen_prim_width__parameterized25   |     1|
|43    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized25 |     1|
|44    |          \ramloop[27].ram.r                                  |blk_mem_gen_prim_width__parameterized26   |     1|
|45    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized26 |     1|
|46    |          \ramloop[28].ram.r                                  |blk_mem_gen_prim_width__parameterized27   |     1|
|47    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized27 |     1|
|48    |          \ramloop[29].ram.r                                  |blk_mem_gen_prim_width__parameterized28   |     1|
|49    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized28 |     1|
|50    |          \ramloop[2].ram.r                                   |blk_mem_gen_prim_width__parameterized1    |     1|
|51    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|52    |          \ramloop[30].ram.r                                  |blk_mem_gen_prim_width__parameterized29   |     1|
|53    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized29 |     1|
|54    |          \ramloop[31].ram.r                                  |blk_mem_gen_prim_width__parameterized30   |    25|
|55    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized30 |    11|
|56    |          \ramloop[3].ram.r                                   |blk_mem_gen_prim_width__parameterized2    |     5|
|57    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|58    |          \ramloop[4].ram.r                                   |blk_mem_gen_prim_width__parameterized3    |     1|
|59    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|60    |          \ramloop[5].ram.r                                   |blk_mem_gen_prim_width__parameterized4    |     1|
|61    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|62    |          \ramloop[6].ram.r                                   |blk_mem_gen_prim_width__parameterized5    |     1|
|63    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|64    |          \ramloop[7].ram.r                                   |blk_mem_gen_prim_width__parameterized6    |     1|
|65    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|66    |          \ramloop[8].ram.r                                   |blk_mem_gen_prim_width__parameterized7    |     1|
|67    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|68    |          \ramloop[9].ram.r                                   |blk_mem_gen_prim_width__parameterized8    |     1|
|69    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized8  |     1|
+------+--------------------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:58 ; elapsed = 00:04:06 . Memory (MB): peak = 797.457 ; gain = 516.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 186 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:03:52 . Memory (MB): peak = 797.457 ; gain = 373.500
Synthesis Optimization Complete : Time (s): cpu = 00:03:58 ; elapsed = 00:04:06 . Memory (MB): peak = 797.457 ; gain = 516.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:01 ; elapsed = 00:04:10 . Memory (MB): peak = 797.766 ; gain = 528.039
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_lmb_bram_0_synth_1/design_3_new_lmb_bram_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_lmb_bram_0/design_3_new_lmb_bram_0.xci
INFO: [Coretcl 2-1174] Renamed 68 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_lmb_bram_0_synth_1/design_3_new_lmb_bram_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_3_new_lmb_bram_0_utilization_synth.rpt -pb design_3_new_lmb_bram_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 797.766 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:59:04 2019...
[Sat Apr 20 19:59:06 2019] design_3_new_lmb_bram_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:14 ; elapsed = 00:04:31 . Memory (MB): peak = 2010.508 ; gain = 0.000
launch_runs design_3_new_PWM_1_0_synth_1
[Sat Apr 20 19:59:07 2019] Launched design_3_new_PWM_1_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_PWM_1_0_synth_1/runme.log
wait_on_run design_3_new_PWM_1_0_synth_1
[Sat Apr 20 19:59:08 2019] Waiting for design_3_new_PWM_1_0_synth_1 to finish...
[Sat Apr 20 19:59:14 2019] Waiting for design_3_new_PWM_1_0_synth_1 to finish...
[Sat Apr 20 19:59:19 2019] Waiting for design_3_new_PWM_1_0_synth_1 to finish...
[Sat Apr 20 19:59:24 2019] Waiting for design_3_new_PWM_1_0_synth_1 to finish...
[Sat Apr 20 19:59:35 2019] Waiting for design_3_new_PWM_1_0_synth_1 to finish...
[Sat Apr 20 19:59:46 2019] Waiting for design_3_new_PWM_1_0_synth_1 to finish...
[Sat Apr 20 19:59:57 2019] Waiting for design_3_new_PWM_1_0_synth_1 to finish...
[Sat Apr 20 20:00:08 2019] Waiting for design_3_new_PWM_1_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_PWM_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_PWM_1_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_PWM_1_0.tcl -notrace
Command: synth_design -top design_3_new_PWM_1_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 382.777 ; gain = 102.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_3_new_PWM_1_0' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_PWM_1_0/synth/design_3_new_PWM_1_0.sv:56]
INFO: [Synth 8-638] synthesizing module 'PWM_v2_0' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/43fd/hdl/PWM_v2_0.sv:4]
	Parameter NUM_PWM bound to: 1 - type: integer 
	Parameter POLARITY bound to: 1'b1 
	Parameter C_PWM_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_PWM_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PWM_AXI' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/43fd/hdl/PWM_AXI.sv:4]
	Parameter NUM_PWM bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_AXI' (1#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/43fd/hdl/PWM_AXI.sv:4]
INFO: [Synth 8-256] done synthesizing module 'PWM_v2_0' (2#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/43fd/hdl/PWM_v2_0.sv:4]
INFO: [Synth 8-256] done synthesizing module 'design_3_new_PWM_1_0' (3#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_PWM_1_0/synth/design_3_new_PWM_1_0.sv:56]
WARNING: [Synth 8-3331] design PWM_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PWM_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PWM_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PWM_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PWM_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PWM_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 434.504 ; gain = 154.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 434.504 ; gain = 154.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 750.809 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 750.809 ; gain = 470.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 750.809 ; gain = 470.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 750.809 ; gain = 470.441
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/43fd/hdl/PWM_v2_0.sv:101]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/43fd/hdl/PWM_AXI.sv:388]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 750.809 ; gain = 470.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module PWM_v2_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/count_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/43fd/hdl/PWM_v2_0.sv:101]
WARNING: [Synth 8-3331] design design_3_new_PWM_1_0 has unconnected port pwm_axi_awprot[2]
WARNING: [Synth 8-3331] design design_3_new_PWM_1_0 has unconnected port pwm_axi_awprot[1]
WARNING: [Synth 8-3331] design design_3_new_PWM_1_0 has unconnected port pwm_axi_awprot[0]
WARNING: [Synth 8-3331] design design_3_new_PWM_1_0 has unconnected port pwm_axi_arprot[2]
WARNING: [Synth 8-3331] design design_3_new_PWM_1_0 has unconnected port pwm_axi_arprot[1]
WARNING: [Synth 8-3331] design design_3_new_PWM_1_0 has unconnected port pwm_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/PWM_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/PWM_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PWM_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/PWM_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/PWM_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PWM_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[31]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[30]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[29]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[28]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[27]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[26]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[25]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[24]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[23]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[22]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[21]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[20]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[19]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[18]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[17]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[16]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[15]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[14]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[13]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[12]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[11]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[10]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[9]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[8]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[7]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[6]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[5]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[4]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[3]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[2]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[1]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/reg_data_out_reg[0]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_3_new_PWM_1_0.
INFO: [Synth 8-3332] Sequential element (inst/PWM_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_3_new_PWM_1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 750.809 ; gain = 470.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 754.570 ; gain = 474.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 754.941 ; gain = 474.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 776.207 ; gain = 495.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 776.207 ; gain = 495.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 776.207 ; gain = 495.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 776.207 ; gain = 495.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 776.207 ; gain = 495.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 776.207 ; gain = 495.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 776.207 ; gain = 495.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |     2|
|3     |LUT2   |    20|
|4     |LUT3   |     3|
|5     |LUT4   |    99|
|6     |LUT5   |    32|
|7     |LUT6   |    37|
|8     |FDRE   |   272|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------+------+
|      |Instance         |Module   |Cells |
+------+-----------------+---------+------+
|1     |top              |         |   485|
|2     |  inst           |PWM_v2_0 |   485|
|3     |    PWM_AXI_inst |PWM_AXI  |   268|
+------+-----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 776.207 ; gain = 495.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 776.207 ; gain = 179.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 776.207 ; gain = 495.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 776.207 ; gain = 507.316
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_PWM_1_0_synth_1/design_3_new_PWM_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_PWM_1_0/design_3_new_PWM_1_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_PWM_1_0_synth_1/design_3_new_PWM_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_3_new_PWM_1_0_utilization_synth.rpt -pb design_3_new_PWM_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 776.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 20:00:23 2019...
[Sat Apr 20 20:00:24 2019] design_3_new_PWM_1_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:17 . Memory (MB): peak = 2010.563 ; gain = 0.055
launch_runs design_3_new_s00_mmu_0_synth_1
[Sat Apr 20 20:00:26 2019] Launched design_3_new_s00_mmu_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_s00_mmu_0_synth_1/runme.log
wait_on_run design_3_new_s00_mmu_0_synth_1
[Sat Apr 20 20:00:27 2019] Waiting for design_3_new_s00_mmu_0_synth_1 to finish...
[Sat Apr 20 20:00:33 2019] Waiting for design_3_new_s00_mmu_0_synth_1 to finish...
[Sat Apr 20 20:00:38 2019] Waiting for design_3_new_s00_mmu_0_synth_1 to finish...
[Sat Apr 20 20:00:44 2019] Waiting for design_3_new_s00_mmu_0_synth_1 to finish...
[Sat Apr 20 20:00:54 2019] Waiting for design_3_new_s00_mmu_0_synth_1 to finish...
[Sat Apr 20 20:01:05 2019] Waiting for design_3_new_s00_mmu_0_synth_1 to finish...
[Sat Apr 20 20:01:16 2019] Waiting for design_3_new_s00_mmu_0_synth_1 to finish...
[Sat Apr 20 20:01:27 2019] Waiting for design_3_new_s00_mmu_0_synth_1 to finish...
[Sat Apr 20 20:01:49 2019] Waiting for design_3_new_s00_mmu_0_synth_1 to finish...

*** Running vivado
    with args -log design_3_new_s00_mmu_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_new_s00_mmu_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_new_s00_mmu_0.tcl -notrace
Command: synth_design -top design_3_new_s00_mmu_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 388.352 ; gain = 106.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_3_new_s00_mmu_0' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_s00_mmu_0/synth/design_3_new_s00_mmu_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_13_top' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:557]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 5 - type: integer 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000001100000000000000000000000000000000000000000000000000000010000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 160'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_USES_DEST bound to: 0 - type: integer 
	Parameter C_DEST_WIDTH bound to: 1 - type: integer 
	Parameter C_DEST bound to: 5'b00000 
	Parameter C_PREFIX_WIDTH bound to: 1 - type: integer 
	Parameter C_PREFIX bound to: 5'b00000 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_NUM_RANGES_LOG bound to: 3 - type: integer 
	Parameter W_IDLE bound to: 2'b00 
	Parameter W_PENDING bound to: 2'b01 
	Parameter W_DECERR bound to: 2'b11 
	Parameter R_IDLE bound to: 2'b00 
	Parameter R_PENDING bound to: 2'b01 
	Parameter R_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_13_addr_decoder' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:63]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_RANGES bound to: 5 - type: integer 
	Parameter C_NUM_RANGES_LOG bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000001100000000000000000000000000000000000000000000000000000010000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 160'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_RANGE_QUAL bound to: 6'b011111 
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_13_addr_decoder' (1#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_13_decerr_slave' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:201]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_13_decerr_slave' (2#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:201]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (3#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (3#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (3#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (3#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (4#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (6#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_13_top' (7#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:557]
INFO: [Synth 8-256] done synthesizing module 'design_3_new_s00_mmu_0' (8#1) [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_s00_mmu_0/synth/design_3_new_s00_mmu_0.v:58]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized2 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized2 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized1 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized1 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_decerr_slave has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_decerr_slave has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_decerr_slave has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_decerr_slave has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_decerr_slave has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_decerr_slave has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_decerr_slave has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_decerr_slave has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_decerr_slave has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_decerr_slave has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_decerr_slave has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[15]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[14]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[13]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[12]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[11]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[10]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[9]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[8]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[7]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[6]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[5]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[4]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[3]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[2]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[1]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_addr_decoder has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 441.215 ; gain = 159.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 441.215 ; gain = 159.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_s00_mmu_0/design_3_new_s00_mmu_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_s00_mmu_0/design_3_new_s00_mmu_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_s00_mmu_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_s00_mmu_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 773.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 773.215 ; gain = 491.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 773.215 ; gain = 491.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_s00_mmu_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 773.215 ; gain = 491.051
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_axilite.gen_write.s_axi_wready_i_reg' into 'gen_axilite.gen_write.s_axi_awready_i_reg' [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:268]
WARNING: [Synth 8-6014] Unused sequential element gen_axilite.gen_write.s_axi_wready_i_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:268]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:924]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:918]
INFO: [Synth 8-5546] ROM "r_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element gen_write.aw_cnt_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:914]
WARNING: [Synth 8-6014] Unused sequential element gen_write.w_cnt_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:915]
WARNING: [Synth 8-6014] Unused sequential element gen_read.ar_cnt_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:1058]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 773.215 ; gain = 491.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               36 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_mmu_v2_1_13_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module axi_mmu_v2_1_13_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_mmu_v2_1_13_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element gen_write.aw_cnt_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:914]
WARNING: [Synth 8-6014] Unused sequential element gen_read.ar_cnt_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:1058]
WARNING: [Synth 8-6014] Unused sequential element gen_write.w_cnt_reg was removed.  [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ipshared/07ec/hdl/axi_mmu_v2_1_vl_rfs.v:915]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_top has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_mmu_v2_1_13_top has unconnected port s_axi_awlen[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/aresetn_d_reg[0]' (FDR) to 'inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/aresetn_d_reg[1]' (FDR) to 'inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_read.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_write.w_state_reg[2] )
INFO: [Synth 8-3332] Sequential element (gen_read.r_state_reg[2]) is unused and will be removed from module axi_mmu_v2_1_13_top.
INFO: [Synth 8-3332] Sequential element (gen_write.w_state_reg[2]) is unused and will be removed from module axi_mmu_v2_1_13_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 773.215 ; gain = 491.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 773.215 ; gain = 491.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 786.469 ; gain = 504.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 788.516 ; gain = 506.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 788.516 ; gain = 506.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 788.516 ; gain = 506.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 788.516 ; gain = 506.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 788.516 ; gain = 506.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 788.516 ; gain = 506.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 788.516 ; gain = 506.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |     9|
|3     |LUT3 |    45|
|4     |LUT4 |    17|
|5     |LUT5 |    11|
|6     |LUT6 |    29|
|7     |FDRE |   105|
+------+-----+------+

Report Instance Areas: 
+------+------------------------+-------------------------------------------------+------+
|      |Instance                |Module                                           |Cells |
+------+------------------------+-------------------------------------------------+------+
|1     |top                     |                                                 |   222|
|2     |  inst                  |axi_mmu_v2_1_13_top                              |   222|
|3     |    decerr_slave_inst   |axi_mmu_v2_1_13_decerr_slave                     |    14|
|4     |    register_slice_inst |axi_register_slice_v2_1_15_axi_register_slice    |   130|
|5     |      \ar.ar_pipe       |axi_register_slice_v2_1_15_axic_register_slice   |    66|
|6     |      \aw.aw_pipe       |axi_register_slice_v2_1_15_axic_register_slice_0 |    64|
+------+------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 788.516 ; gain = 506.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 788.516 ; gain = 174.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 788.516 ; gain = 506.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 788.945 ; gain = 518.254
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_s00_mmu_0_synth_1/design_3_new_s00_mmu_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_s00_mmu_0/design_3_new_s00_mmu_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.runs/design_3_new_s00_mmu_0_synth_1/design_3_new_s00_mmu_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_3_new_s00_mmu_0_utilization_synth.rpt -pb design_3_new_s00_mmu_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 788.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 20:01:43 2019...
[Sat Apr 20 20:01:49 2019] design_3_new_s00_mmu_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:22 . Memory (MB): peak = 2010.625 ; gain = 0.063
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2019.703 ; gain = 9.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_3_new_wrapper' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:36]
INFO: [Synth 8-3491] module 'design_3_new' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:2428' bound to instance 'design_3_new_i' of component 'design_3_new' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:173]
INFO: [Synth 8-638] synthesizing module 'design_3_new' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:2472]
INFO: [Synth 8-3491] module 'design_3_new_PWM_1_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_PWM_1_0_stub.vhdl:5' bound to instance 'PWM_1' of component 'design_3_new_PWM_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:3013]
INFO: [Synth 8-638] synthesizing module 'design_3_new_PWM_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_PWM_1_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_3_new_PmodHYGRO_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_PmodHYGRO_0_0_stub.vhdl:5' bound to instance 'PmodHYGRO_0' of component 'design_3_new_PmodHYGRO_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:3038]
INFO: [Synth 8-638] synthesizing module 'design_3_new_PmodHYGRO_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_PmodHYGRO_0_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'design_3_new_axi_gpio_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_3_new_axi_gpio_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:3102]
INFO: [Synth 8-638] synthesizing module 'design_3_new_axi_gpio_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_3_new_axi_gpio_1_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'design_3_new_axi_gpio_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:3127]
INFO: [Synth 8-638] synthesizing module 'design_3_new_axi_gpio_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_axi_gpio_1_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'design_3_new_axi_uartlite_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_3_new_axi_uartlite_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:3153]
INFO: [Synth 8-638] synthesizing module 'design_3_new_axi_uartlite_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_3_new_clk_wiz_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_3_new_clk_wiz_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:3178]
INFO: [Synth 8-638] synthesizing module 'design_3_new_clk_wiz_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_3_new_mdm_1_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_3_new_mdm_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:3185]
INFO: [Synth 8-638] synthesizing module 'design_3_new_mdm_1_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_3_new_microblaze_0_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_3_new_microblaze_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:3198]
INFO: [Synth 8-638] synthesizing module 'design_3_new_microblaze_0_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_3_new_microblaze_0_axi_periph_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:1443]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_AZRI2C' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_AZRI2C' (1#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_DIL0J8' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_DIL0J8' (2#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_2PY08K' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_2PY08K' (3#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_8KNCDW' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_8KNCDW' (4#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_Y73584' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_Y73584' (5#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:461]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_TZOI5W' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:566]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_TZOI5W' (6#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:566]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_GB2H9J' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:1235]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_GB2H9J' (7#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:1235]
INFO: [Synth 8-3491] module 'design_3_new_s00_mmu_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_s00_mmu_0_stub.vhdl:5' bound to instance 's00_mmu' of component 'design_3_new_s00_mmu_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:2250]
INFO: [Synth 8-638] synthesizing module 'design_3_new_s00_mmu_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_s00_mmu_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_3_new_xbar_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_3_new_xbar_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:2293]
INFO: [Synth 8-638] synthesizing module 'design_3_new_xbar_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_3_new_microblaze_0_axi_periph_0' (8#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:1443]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1NK9AHN' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:656]
INFO: [Synth 8-3491] module 'design_3_new_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_3_new_dlmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:870]
INFO: [Synth 8-638] synthesizing module 'design_3_new_dlmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_3_new_dlmb_v10_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_3_new_dlmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:924]
INFO: [Synth 8-638] synthesizing module 'design_3_new_dlmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_3_new_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_3_new_ilmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:952]
INFO: [Synth 8-638] synthesizing module 'design_3_new_ilmb_bram_if_cntlr_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_3_new_ilmb_v10_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_3_new_ilmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:1006]
INFO: [Synth 8-638] synthesizing module 'design_3_new_ilmb_v10_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_3_new_lmb_bram_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_3_new_lmb_bram_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'design_3_new_lmb_bram_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1NK9AHN' (9#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:656]
INFO: [Synth 8-3491] module 'design_3_new_rst_clk_wiz_0_100M_0' declared at 'C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_3_new_rst_clk_wiz_0_100M_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:3419]
INFO: [Synth 8-638] synthesizing module 'design_3_new_rst_clk_wiz_0_100M_0' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/.Xil/Vivado-21380-Ryan-pc/realtime/design_3_new_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_3_new' (10#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/synth/design_3_new.vhd:2472]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin10_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:256]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (11#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin1_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:263]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin2_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:270]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin3_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:277]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin4_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:284]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin7_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:291]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin8_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:298]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'jc_pin9_iobuf' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:305]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_0' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:312]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_1' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:319]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_10' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:326]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_11' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:333]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_12' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:340]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_13' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:347]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_14' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:354]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_15' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:361]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_2' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:368]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_3' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:375]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_4' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:382]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_5' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:389]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_6' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:396]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_7' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:403]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_8' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:410]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bits_tri_iobuf_9' of component 'IOBUF' [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'design_3_new_wrapper' (12#1) [C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd:36]
WARNING: [Synth 8-3331] design s00_couplers_imp_GB2H9J has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GB2H9J has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_GB2H9J has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GB2H9J has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_TZOI5W has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_TZOI5W has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_TZOI5W has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_TZOI5W has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_Y73584 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_Y73584 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_Y73584 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_Y73584 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_8KNCDW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_8KNCDW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_8KNCDW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_8KNCDW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_2PY08K has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_2PY08K has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_2PY08K has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_2PY08K has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_DIL0J8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_DIL0J8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_DIL0J8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_DIL0J8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_AZRI2C has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_AZRI2C has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_AZRI2C has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_AZRI2C has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2063.484 ; gain = 52.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2063.484 ; gain = 52.801
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_PWM_1_0/design_3_new_PWM_1_0.dcp' for cell 'design_3_new_i/PWM_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_PmodHYGRO_0_0/design_3_new_PmodHYGRO_0_0.dcp' for cell 'design_3_new_i/PmodHYGRO_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_0_0/design_3_new_axi_gpio_0_0.dcp' for cell 'design_3_new_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/design_3_new_axi_gpio_1_0.dcp' for cell 'design_3_new_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_uartlite_0_0/design_3_new_axi_uartlite_0_0.dcp' for cell 'design_3_new_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_clk_wiz_0_0/design_3_new_clk_wiz_0_0.dcp' for cell 'design_3_new_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_mdm_1_0/design_3_new_mdm_1_0.dcp' for cell 'design_3_new_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_microblaze_0_0/design_3_new_microblaze_0_0.dcp' for cell 'design_3_new_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_rst_clk_wiz_0_100M_0/design_3_new_rst_clk_wiz_0_100M_0.dcp' for cell 'design_3_new_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_s00_mmu_0/design_3_new_s00_mmu_0.dcp' for cell 'design_3_new_i/microblaze_0_axi_periph/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_xbar_0/design_3_new_xbar_0.dcp' for cell 'design_3_new_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_dlmb_bram_if_cntlr_0/design_3_new_dlmb_bram_if_cntlr_0.dcp' for cell 'design_3_new_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_dlmb_v10_0/design_3_new_dlmb_v10_0.dcp' for cell 'design_3_new_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_ilmb_bram_if_cntlr_0/design_3_new_ilmb_bram_if_cntlr_0.dcp' for cell 'design_3_new_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_ilmb_v10_0/design_3_new_ilmb_v10_0.dcp' for cell 'design_3_new_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_lmb_bram_0/design_3_new_lmb_bram_0.dcp' for cell 'design_3_new_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 18 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 14 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_clk_wiz_0_0/design_3_new_clk_wiz_0_0_board.xdc] for cell 'design_3_new_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_clk_wiz_0_0/design_3_new_clk_wiz_0_0_board.xdc] for cell 'design_3_new_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_clk_wiz_0_0/design_3_new_clk_wiz_0_0.xdc] for cell 'design_3_new_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_clk_wiz_0_0/design_3_new_clk_wiz_0_0.xdc] for cell 'design_3_new_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_clk_wiz_0_0/design_3_new_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_3_new_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_3_new_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_microblaze_0_0/design_3_new_microblaze_0_0.xdc] for cell 'design_3_new_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_microblaze_0_0/design_3_new_microblaze_0_0.xdc] for cell 'design_3_new_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_microblaze_0_0/design_3_new_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_3_new_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_3_new_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_PmodHYGRO_0_0/src/PmodHYGRO_axi_iic_0_0/PmodHYGRO_axi_iic_0_0_board.xdc] for cell 'design_3_new_i/PmodHYGRO_0/inst/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_PmodHYGRO_0_0/src/PmodHYGRO_axi_iic_0_0/PmodHYGRO_axi_iic_0_0_board.xdc] for cell 'design_3_new_i/PmodHYGRO_0/inst/axi_iic_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_PmodHYGRO_0_0/design_3_new_PmodHYGRO_0_0_board.xdc] for cell 'design_3_new_i/PmodHYGRO_0/inst'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_PmodHYGRO_0_0/design_3_new_PmodHYGRO_0_0_board.xdc] for cell 'design_3_new_i/PmodHYGRO_0/inst'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_PmodHYGRO_0_0/src/PmodHYGRO_axi_timer_0_0/PmodHYGRO_axi_timer_0_0.xdc] for cell 'design_3_new_i/PmodHYGRO_0/inst/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_PmodHYGRO_0_0/src/PmodHYGRO_axi_timer_0_0/PmodHYGRO_axi_timer_0_0.xdc] for cell 'design_3_new_i/PmodHYGRO_0/inst/axi_timer_0/U0'
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file 'c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_PmodHYGRO_0_0/src/PmodHYGRO_pmod_bridge_0_0/PmodHYGRO_pmod_bridge_0_0_board.xdc'.
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_0_0/design_3_new_axi_gpio_0_0_board.xdc] for cell 'design_3_new_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_0_0/design_3_new_axi_gpio_0_0_board.xdc] for cell 'design_3_new_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_0_0/design_3_new_axi_gpio_0_0.xdc] for cell 'design_3_new_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_0_0/design_3_new_axi_gpio_0_0.xdc] for cell 'design_3_new_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/design_3_new_axi_gpio_1_0_board.xdc] for cell 'design_3_new_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/design_3_new_axi_gpio_1_0_board.xdc] for cell 'design_3_new_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/design_3_new_axi_gpio_1_0.xdc] for cell 'design_3_new_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_gpio_1_0/design_3_new_axi_gpio_1_0.xdc] for cell 'design_3_new_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_uartlite_0_0/design_3_new_axi_uartlite_0_0_board.xdc] for cell 'design_3_new_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_uartlite_0_0/design_3_new_axi_uartlite_0_0_board.xdc] for cell 'design_3_new_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_uartlite_0_0/design_3_new_axi_uartlite_0_0.xdc] for cell 'design_3_new_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_axi_uartlite_0_0/design_3_new_axi_uartlite_0_0.xdc] for cell 'design_3_new_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_mdm_1_0/design_3_new_mdm_1_0.xdc] for cell 'design_3_new_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_mdm_1_0/design_3_new_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_mdm_1_0/design_3_new_mdm_1_0.xdc] for cell 'design_3_new_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_mdm_1_0/design_3_new_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_3_new_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_3_new_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_rst_clk_wiz_0_100M_0/design_3_new_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_3_new_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_rst_clk_wiz_0_100M_0/design_3_new_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_3_new_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_rst_clk_wiz_0_100M_0/design_3_new_rst_clk_wiz_0_100M_0.xdc] for cell 'design_3_new_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_rst_clk_wiz_0_100M_0/design_3_new_rst_clk_wiz_0_100M_0.xdc] for cell 'design_3_new_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_dlmb_v10_0/design_3_new_dlmb_v10_0.xdc] for cell 'design_3_new_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_dlmb_v10_0/design_3_new_dlmb_v10_0.xdc] for cell 'design_3_new_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_ilmb_v10_0/design_3_new_ilmb_v10_0.xdc] for cell 'design_3_new_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/ip/design_3_new_ilmb_v10_0/design_3_new_ilmb_v10_0.xdc] for cell 'design_3_new_i/microblaze_0_local_memory/ilmb_v10/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2154.523 ; gain = 143.898
place_ports {jb[0]} B16
set_property IOSTANDARD LVCMOS33 [get_ports [list {jb[0]}]]
file mkdir {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/constrs_1/new}
close [ open {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/constrs_1/new/design_3_new_XDC.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/constrs_1/new/design_3_new_XDC.xdc}}
set_property target_constrs_file {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/constrs_1/new/design_3_new_XDC.xdc} [current_fileset -constrset]
save_constraints -force
