Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Thu Apr 20 17:45:54 2017
| Host         : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file iq_demod_only_wrapper_timing_summary_routed.rpt -rpx iq_demod_only_wrapper_timing_summary_routed.rpx
| Design       : iq_demod_only_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.107        0.000                      0                19552        0.024        0.000                      0                19552        1.845        0.000                       0                  8908  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               1.203        0.000                      0                 9684        0.024        0.000                      0                 9684        2.000        0.000                       0                  4113  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.897        0.000                      0                   73        0.169        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0            9.034        0.000                      0                 9566        0.029        0.000                      0                 9566        9.020        0.000                       0                  4711  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             0.107        0.000                      0                  222        0.157        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  0.792        0.000                      0                   15        0.219        0.000                      0                   15  
**async_default**  clk_fpga_0         clk_fpga_0              12.344        0.000                      0                   84        1.730        0.000                      0                   84  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data3_s_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 0.478ns (7.753%)  route 5.688ns (92.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 12.508 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.673     4.834    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X32Y42         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data3_s_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.478     5.312 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data3_s_reg[7]_rep__0/Q
                         net (fo=27, routed)          5.688    11.000    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/data3_s_reg[13]_rep__2[7]
    DSP48_X0Y16          DSP48E1                                      r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.596    12.508    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/data_clk_i
    DSP48_X0Y16          DSP48E1                                      r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
                         clock pessimism              0.263    12.771    
                         clock uncertainty           -0.035    12.736    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.533    12.203    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.952ns (14.994%)  route 5.397ns (85.006%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.738     4.899    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_clk_i
    SLICE_X36Y61         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/Q
                         net (fo=17, routed)          1.024     6.379    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/sel0[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.503 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_i_16/O
                         net (fo=1, routed)           1.376     7.879    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_reg_3
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.003 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_i_7/O
                         net (fo=1, routed)           1.136     9.139    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_reg_8
    SLICE_X26Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.263 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_i_1/O
                         net (fo=2, routed)           0.924    10.187    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_next
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_out_s[27]_i_1/O
                         net (fo=14, routed)          0.937    11.248    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s
    SLICE_X32Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.497    12.409    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X32Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[16]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X32Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.454    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[16]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.952ns (14.994%)  route 5.397ns (85.006%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.738     4.899    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_clk_i
    SLICE_X36Y61         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/Q
                         net (fo=17, routed)          1.024     6.379    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/sel0[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.503 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_i_16/O
                         net (fo=1, routed)           1.376     7.879    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_reg_3
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.003 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_i_7/O
                         net (fo=1, routed)           1.136     9.139    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_reg_8
    SLICE_X26Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.263 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_i_1/O
                         net (fo=2, routed)           0.924    10.187    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_next
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_out_s[27]_i_1/O
                         net (fo=14, routed)          0.937    11.248    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s
    SLICE_X32Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.497    12.409    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X32Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[17]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X32Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.454    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[17]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.952ns (14.994%)  route 5.397ns (85.006%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.738     4.899    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_clk_i
    SLICE_X36Y61         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/Q
                         net (fo=17, routed)          1.024     6.379    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/sel0[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.503 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_i_16/O
                         net (fo=1, routed)           1.376     7.879    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_reg_3
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.003 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_i_7/O
                         net (fo=1, routed)           1.136     9.139    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_reg_8
    SLICE_X26Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.263 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_i_1/O
                         net (fo=2, routed)           0.924    10.187    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_next
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_out_s[27]_i_1/O
                         net (fo=14, routed)          0.937    11.248    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s
    SLICE_X32Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.497    12.409    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X32Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[18]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X32Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.454    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[18]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.952ns (14.994%)  route 5.397ns (85.006%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.738     4.899    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_clk_i
    SLICE_X36Y61         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/Q
                         net (fo=17, routed)          1.024     6.379    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/sel0[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.503 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_i_16/O
                         net (fo=1, routed)           1.376     7.879    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_reg_3
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.003 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_i_7/O
                         net (fo=1, routed)           1.136     9.139    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_reg_8
    SLICE_X26Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.263 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_i_1/O
                         net (fo=2, routed)           0.924    10.187    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_next
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_out_s[27]_i_1/O
                         net (fo=14, routed)          0.937    11.248    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s
    SLICE_X32Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.497    12.409    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X32Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[19]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X32Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.454    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[19]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 0.952ns (15.053%)  route 5.372ns (84.947%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.738     4.899    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_clk_i
    SLICE_X36Y61         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/Q
                         net (fo=17, routed)          1.024     6.379    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/sel0[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.503 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_i_16/O
                         net (fo=1, routed)           1.376     7.879    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_reg_3
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.003 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_i_7/O
                         net (fo=1, routed)           1.136     9.139    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_reg_8
    SLICE_X26Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.263 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_i_1/O
                         net (fo=2, routed)           0.924    10.187    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_next
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_out_s[27]_i_1/O
                         net (fo=14, routed)          0.913    11.223    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s
    SLICE_X30Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.496    12.408    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X30Y38         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[15]/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X30Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.453    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[15]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.952ns (15.113%)  route 5.347ns (84.887%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.738     4.899    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_clk_i
    SLICE_X36Y61         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/Q
                         net (fo=17, routed)          1.024     6.379    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/sel0[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.503 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_i_16/O
                         net (fo=1, routed)           1.376     7.879    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_reg_3
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.003 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_i_7/O
                         net (fo=1, routed)           1.136     9.139    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_reg_8
    SLICE_X26Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.263 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_i_1/O
                         net (fo=2, routed)           0.924    10.187    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_next
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_out_s[27]_i_1/O
                         net (fo=14, routed)          0.887    11.198    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s
    SLICE_X30Y36         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.494    12.406    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X30Y36         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[20]/C
                         clock pessimism              0.249    12.656    
                         clock uncertainty           -0.035    12.620    
    SLICE_X30Y36         FDRE (Setup_fdre_C_CE)      -0.169    12.451    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[20]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.952ns (15.113%)  route 5.347ns (84.887%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.738     4.899    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_clk_i
    SLICE_X36Y61         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/Q
                         net (fo=17, routed)          1.024     6.379    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/sel0[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.503 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_i_16/O
                         net (fo=1, routed)           1.376     7.879    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_reg_3
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.003 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_i_7/O
                         net (fo=1, routed)           1.136     9.139    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_reg_8
    SLICE_X26Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.263 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_i_1/O
                         net (fo=2, routed)           0.924    10.187    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_next
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_out_s[27]_i_1/O
                         net (fo=14, routed)          0.887    11.198    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s
    SLICE_X30Y36         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.494    12.406    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X30Y36         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[21]/C
                         clock pessimism              0.249    12.656    
                         clock uncertainty           -0.035    12.620    
    SLICE_X30Y36         FDRE (Setup_fdre_C_CE)      -0.169    12.451    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[21]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 0.952ns (15.325%)  route 5.260ns (84.675%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.738     4.899    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_clk_i
    SLICE_X36Y61         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/Q
                         net (fo=17, routed)          1.024     6.379    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/sel0[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.503 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_i_16/O
                         net (fo=1, routed)           1.376     7.879    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_reg_3
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.003 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_i_7/O
                         net (fo=1, routed)           1.136     9.139    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_reg_8
    SLICE_X26Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.263 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_i_1/O
                         net (fo=2, routed)           0.924    10.187    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_next
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_out_s[27]_i_1/O
                         net (fo=14, routed)          0.800    11.111    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s
    SLICE_X31Y36         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.494    12.406    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X31Y36         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[23]/C
                         clock pessimism              0.249    12.656    
                         clock uncertainty           -0.035    12.620    
    SLICE_X31Y36         FDRE (Setup_fdre_C_CE)      -0.205    12.415    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[23]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 0.952ns (15.325%)  route 5.260ns (84.675%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.738     4.899    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_clk_i
    SLICE_X36Y61         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_reg/Q
                         net (fo=17, routed)          1.024     6.379    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/sel0[0]
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.503 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/data_en_o_i_16/O
                         net (fo=1, routed)           1.376     7.879    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_reg_3
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.003 f  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/data_en_o_i_7/O
                         net (fo=1, routed)           1.136     9.139    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_reg_8
    SLICE_X26Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.263 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_o_i_1/O
                         net (fo=2, routed)           0.924    10.187    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_en_next
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.311 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_out_s[27]_i_1/O
                         net (fo=14, routed)          0.800    11.111    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s
    SLICE_X31Y36         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.494    12.406    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X31Y36         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[24]/C
                         clock pessimism              0.249    12.656    
                         clock uncertainty           -0.035    12.620    
    SLICE_X31Y36         FDRE (Setup_fdre_C_CE)      -0.205    12.415    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[24]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  1.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/result_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/data_out_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.975%)  route 0.212ns (60.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.555     1.610    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X19Y82         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/result_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y82         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/result_s_reg[15]/Q
                         net (fo=1, routed)           0.212     1.963    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst_n_14
    SLICE_X23Y81         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/data_out_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.818     1.964    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/data_clk_i
    SLICE_X23Y81         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/data_out_s_reg[15]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X23Y81         FDRE (Hold_fdre_C_D)         0.070     1.939    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/data_out_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/result_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.306%)  route 0.158ns (51.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.550     1.605    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X20Y69         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/result_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y69         FDRE (Prop_fdre_C_Q)         0.148     1.753 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/result_s_reg[21]/Q
                         net (fo=1, routed)           0.158     1.912    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst_n_8
    SLICE_X23Y70         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.816     1.962    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_clk_i
    SLICE_X23Y70         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[21]/C
                         clock pessimism             -0.095     1.867    
    SLICE_X23Y70         FDRE (Hold_fdre_C_D)         0.016     1.883    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/result_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.490%)  route 0.164ns (52.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.550     1.605    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X20Y69         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/result_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y69         FDRE (Prop_fdre_C_Q)         0.148     1.753 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/result_s_reg[23]/Q
                         net (fo=1, routed)           0.164     1.917    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst_n_6
    SLICE_X22Y69         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.817     1.963    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_clk_i
    SLICE_X22Y69         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[23]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X22Y69         FDRE (Hold_fdre_C_D)         0.019     1.887    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/coeff_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.968%)  route 0.230ns (62.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.560     1.615    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X23Y6          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.141     1.756 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][8]/Q
                         net (fo=2, routed)           0.230     1.987    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/Q[8]
    SLICE_X18Y3          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/coeff_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.831     1.977    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X18Y3          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/coeff_s_reg[8]/C
                         clock pessimism             -0.095     1.882    
    SLICE_X18Y3          FDRE (Hold_fdre_C_D)         0.072     1.954    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/coeff_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/result_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.308%)  route 0.165ns (52.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.550     1.605    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X20Y69         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/result_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y69         FDRE (Prop_fdre_C_Q)         0.148     1.753 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/result_s_reg[22]/Q
                         net (fo=1, routed)           0.165     1.918    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst_n_7
    SLICE_X25Y70         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.816     1.962    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_clk_i
    SLICE_X25Y70         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[22]/C
                         clock pessimism             -0.095     1.867    
    SLICE_X25Y70         FDRE (Hold_fdre_C_D)         0.017     1.884    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/reset_accum_in_s_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.784%)  route 0.232ns (62.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.548     1.603    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/reset_delay/data_clk_i
    SLICE_X25Y77         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/Q
                         net (fo=2, routed)           0.232     1.976    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/bit_tab_s_reg[0]
    SLICE_X19Y78         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/reset_accum_in_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.818     1.964    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X19Y78         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/reset_accum_in_s_reg/C
                         clock pessimism             -0.095     1.869    
    SLICE_X19Y78         FDRE (Hold_fdre_C_D)         0.070     1.939    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/reset_accum_in_s_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/result_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.358%)  route 0.217ns (60.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.550     1.605    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X21Y69         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/result_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/result_s_reg[14]/Q
                         net (fo=1, routed)           0.217     1.964    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst_n_15
    SLICE_X24Y71         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.815     1.961    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_clk_i
    SLICE_X24Y71         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[14]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X24Y71         FDRE (Hold_fdre_C_D)         0.059     1.925    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/data_out_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/coeff_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.975%)  route 0.230ns (62.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.560     1.615    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X23Y3          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDRE (Prop_fdre_C_Q)         0.141     1.756 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][6]/Q
                         net (fo=2, routed)           0.230     1.986    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/Q[6]
    SLICE_X16Y2          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/coeff_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.832     1.978    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X16Y2          FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/coeff_s_reg[6]/C
                         clock pessimism             -0.095     1.883    
    SLICE_X16Y2          FDRE (Hold_fdre_C_D)         0.063     1.946    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/coeff_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/result_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.088%)  route 0.211ns (59.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.546     1.601    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X21Y73         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/result_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/result_s_reg[14]/Q
                         net (fo=1, routed)           0.211     1.953    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst_n_15
    SLICE_X22Y71         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.815     1.961    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_clk_i
    SLICE_X22Y71         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s_reg[14]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X22Y71         FDRE (Hold_fdre_C_D)         0.046     1.912    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/result_s_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.808%)  route 0.219ns (57.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.546     1.601    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X20Y73         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/result_s_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y73         FDRE (Prop_fdre_C_Q)         0.164     1.765 r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/result_s_reg[17]/Q
                         net (fo=1, routed)           0.219     1.984    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst_n_12
    SLICE_X22Y71         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.815     1.961    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_clk_i
    SLICE_X22Y71         FDRE                                         r  fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s_reg[17]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X22Y71         FDRE (Hold_fdre_C_D)         0.072     1.938    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y29     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y22     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[16].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y12     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y0      fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[45].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y2      fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[49].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y2      fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y31     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y27     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y14     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[23].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y16     fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y56    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/reset_store3_s_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y56    fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/reset_store3_s_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y52    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y52    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y53    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y53    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y53    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y53    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[11]_srl2/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X30Y43    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X30Y45    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X30Y45    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X30Y45    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X30Y45    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X30Y45    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X30Y45    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X30Y43    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   redpitaya_adc_dac_clk_0/inst/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    ad9767_0/inst/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   redpitaya_adc_dac_clk_0/inst/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    ad9767_0/inst/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   redpitaya_adc_dac_clk_0/inst/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.456ns (21.181%)  route 1.697ns (78.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.697     7.056    ad9767_0/inst/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  ad9767_0/inst/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y91         ODDR                                         f  ad9767_0/inst/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.953    ad9767_0/inst/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.456ns (21.579%)  route 1.657ns (78.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.657     7.016    ad9767_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  ad9767_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y92         ODDR                                         f  ad9767_0/inst/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    ad9767_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.456ns (21.948%)  route 1.622ns (78.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.622     6.981    ad9767_0/inst/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  ad9767_0/inst/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y80         ODDR                                         f  ad9767_0/inst/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.456ns (22.044%)  route 1.613ns (77.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.613     6.972    ad9767_0/inst/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  ad9767_0/inst/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y82         ODDR                                         f  ad9767_0/inst/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    ad9767_0/inst/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_sel/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.456ns (22.448%)  route 1.575ns (77.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.575     6.934    ad9767_0/inst/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  ad9767_0/inst/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y57         ODDR                                         f  ad9767_0/inst/i_dac_sel/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y57         ODDR (Setup_oddr_C_R)       -0.798     7.953    ad9767_0/inst/i_dac_sel
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.456ns (23.625%)  route 1.474ns (76.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.474     6.833    ad9767_0/inst/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  ad9767_0/inst/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y81         ODDR                                         f  ad9767_0/inst/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    ad9767_0/inst/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.456ns (23.839%)  route 1.457ns (76.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.457     6.816    ad9767_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  ad9767_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y79         ODDR                                         f  ad9767_0/inst/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.456ns (23.816%)  route 1.459ns (76.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.459     6.818    ad9767_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  ad9767_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y86         ODDR                                         f  ad9767_0/inst/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.456ns (23.847%)  route 1.456ns (76.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.456     6.815    ad9767_0/inst/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  ad9767_0/inst/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y85         ODDR                                         f  ad9767_0/inst/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.456ns (24.170%)  route 1.431ns (75.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.431     6.790    ad9767_0/inst/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  ad9767_0/inst/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y64         ODDR                                         f  ad9767_0/inst/i_dac_8/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  1.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_10/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.081%)  route 0.528ns (78.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.528     2.313    ad9767_0/inst/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  ad9767_0/inst/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.847     1.993    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y70         ODDR                                         r  ad9767_0/inst/i_dac_10/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.144    ad9767_0/inst/i_dac_10
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_6/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.613%)  route 0.578ns (80.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.578     2.363    ad9767_0/inst/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  ad9767_0/inst/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y66         ODDR                                         r  ad9767_0/inst/i_dac_6/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_R)         0.476     2.148    ad9767_0/inst/i_dac_6
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.112%)  route 0.400ns (63.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X39Y41         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128     1.772 f  ad9767_0/inst/dac_dat_b_s_reg[7]/Q
                         net (fo=1, routed)           0.400     2.172    ad9767_0/inst/dac_dat_b_s[7]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.098     2.270 r  ad9767_0/inst/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     2.270    ad9767_0/inst/p_1_out[7]
    SLICE_X42Y57         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    ad9767_0/inst/dac_clk_i
    SLICE_X42Y57         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[7]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.120     2.035    ad9767_0/inst/dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_7/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.589%)  route 0.618ns (81.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.618     2.403    ad9767_0/inst/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  ad9767_0/inst/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y65         ODDR                                         r  ad9767_0/inst/i_dac_7/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_R)         0.476     2.148    ad9767_0/inst/i_dac_7
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_11/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.415%)  route 0.625ns (81.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.625     2.410    ad9767_0/inst/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  ad9767_0/inst/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.847     1.993    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y69         ODDR                                         r  ad9767_0/inst/i_dac_11/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_R)         0.476     2.144    ad9767_0/inst/i_dac_11
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_1/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.049%)  route 0.640ns (81.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.640     2.425    ad9767_0/inst/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  ad9767_0/inst/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y85         ODDR                                         r  ad9767_0/inst/i_dac_1/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.148    ad9767_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_0/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.924%)  route 0.646ns (82.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.646     2.431    ad9767_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  ad9767_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y86         ODDR                                         r  ad9767_0/inst/i_dac_0/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.148    ad9767_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_5/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.851%)  route 0.649ns (82.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X43Y57         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.649     2.434    ad9767_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  ad9767_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.847     1.993    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y79         ODDR                                         r  ad9767_0/inst/i_dac_5/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.144    ad9767_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.565%)  route 0.447ns (66.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.591     1.646    ad9767_0/inst/dac_clk_i
    SLICE_X40Y42         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.128     1.774 f  ad9767_0/inst/dac_dat_b_s_reg[4]/Q
                         net (fo=1, routed)           0.447     2.221    ad9767_0/inst/dac_dat_b_s[4]
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.098     2.319 r  ad9767_0/inst/dac_dat_b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.319    ad9767_0/inst/p_1_out[4]
    SLICE_X42Y66         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    ad9767_0/inst/dac_clk_i
    SLICE_X42Y66         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[4]/C
                         clock pessimism             -0.090     1.909    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.121     2.030    ad9767_0/inst/dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.227ns (33.095%)  route 0.459ns (66.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X39Y41         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128     1.772 f  ad9767_0/inst/dac_dat_b_s_reg[6]/Q
                         net (fo=1, routed)           0.459     2.231    ad9767_0/inst/dac_dat_b_s[6]
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.099     2.330 r  ad9767_0/inst/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.330    ad9767_0/inst/p_1_out[6]
    SLICE_X42Y59         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    ad9767_0/inst/dac_clk_i
    SLICE_X42Y59         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[6]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     2.036    ad9767_0/inst/dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   redpitaya_adc_dac_clk_0/inst/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    ad9767_0/inst/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    ad9767_0/inst/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    ad9767_0/inst/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    ad9767_0/inst/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    ad9767_0/inst/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    ad9767_0/inst/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    ad9767_0/inst/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    ad9767_0/inst/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    ad9767_0/inst/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y78    ad9767_0/inst/dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y78    ad9767_0/inst/dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y78    ad9767_0/inst/dac_dat_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y78    ad9767_0/inst/dac_dat_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    ad9767_0/inst/dac_dat_b_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    ad9767_0/inst/dac_dat_b_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    ad9767_0/inst/dac_dat_b_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    ad9767_0/inst/dac_dat_b_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    ad9767_0/inst/dac_dat_b_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    ad9767_0/inst/dac_dat_b_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y81    ad9767_0/inst/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y71    ad9767_0/inst/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y71    ad9767_0/inst/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y81    ad9767_0/inst/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y81    ad9767_0/inst/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y81    ad9767_0/inst/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y66    ad9767_0/inst/dac_dat_b_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y59    ad9767_0/inst/dac_dat_b_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y71    ad9767_0/inst/dac_dat_b_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y66    ad9767_0/inst/dac_dat_b_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.034ns  (required time - arrival time)
  Source:                 ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system7_0/inst/PS7_i/MAXIGP0RDATA[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 1.099ns (11.026%)  route 8.869ns (88.974%))
  Logic Levels:           4  (LUT3=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.677     2.985    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/aclk
    SLICE_X10Y37         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/m_valid_i_reg/Q
                         net (fo=15, routed)          1.698     5.201    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_74_out
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.124     5.325 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=98, routed)          4.622     9.946    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_1_n_0
    SLICE_X24Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.070 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_5_8[17].mux_s2_inst_i_3/O
                         net (fo=1, routed)           0.953    11.024    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_5_8[17].mux_s2_inst_i_3_n_0
    SLICE_X24Y47         LUT3 (Prop_lut3_I2_O)        0.124    11.148 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_5_8[17].mux_s2_inst_i_1/O
                         net (fo=1, routed)           0.000    11.148    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[16]
    SLICE_X24Y47         MUXF7 (Prop_muxf7_I0_O)      0.209    11.357 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[17].mux_s2_inst/O
                         net (fo=1, routed)           1.596    12.953    processing_system7_0/inst/M_AXI_GP0_RDATA[2]
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0RDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.589    22.781    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.230    23.012    
                         clock uncertainty           -0.302    22.710    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[2])
                                                     -0.723    21.987    processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.987    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                  9.034    

Slack (MET) :             9.036ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.356ns  (logic 2.838ns (27.406%)  route 7.518ns (72.594%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[2])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0ARID[2]
                         net (fo=17, routed)          2.831     7.353    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[2]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     7.477 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9/O
                         net (fo=1, routed)           0.000     7.477    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.009 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[50]_i_4/CO[3]
                         net (fo=3, routed)           1.567     9.577    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_60
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.153     9.730 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14/O
                         net (fo=1, routed)           1.198    10.927    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.331    11.258 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=2, routed)           0.648    11.907    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.124    12.031 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_3__0/O
                         net (fo=2, routed)           0.772    12.803    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/st_aa_arvalid_qual
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124    12.927 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.501    13.428    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0_n_0
    SLICE_X2Y38          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.548    22.741    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X2Y38          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.230    22.971    
                         clock uncertainty           -0.302    22.669    
    SLICE_X2Y38          FDRE (Setup_fdre_C_CE)      -0.205    22.464    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                         22.464    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  9.036    

Slack (MET) :             9.036ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.356ns  (logic 2.838ns (27.406%)  route 7.518ns (72.594%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[2])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0ARID[2]
                         net (fo=17, routed)          2.831     7.353    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[2]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     7.477 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9/O
                         net (fo=1, routed)           0.000     7.477    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.009 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[50]_i_4/CO[3]
                         net (fo=3, routed)           1.567     9.577    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_60
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.153     9.730 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14/O
                         net (fo=1, routed)           1.198    10.927    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.331    11.258 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=2, routed)           0.648    11.907    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.124    12.031 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_3__0/O
                         net (fo=2, routed)           0.772    12.803    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/st_aa_arvalid_qual
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124    12.927 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.501    13.428    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0_n_0
    SLICE_X2Y38          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.548    22.741    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X2Y38          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/C
                         clock pessimism              0.230    22.971    
                         clock uncertainty           -0.302    22.669    
    SLICE_X2Y38          FDRE (Setup_fdre_C_CE)      -0.205    22.464    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]
  -------------------------------------------------------------------
                         required time                         22.464    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  9.036    

Slack (MET) :             9.038ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.351ns  (logic 2.838ns (27.417%)  route 7.513ns (72.583%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 22.739 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[2])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0ARID[2]
                         net (fo=17, routed)          2.831     7.353    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[2]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     7.477 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9/O
                         net (fo=1, routed)           0.000     7.477    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.009 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[50]_i_4/CO[3]
                         net (fo=3, routed)           1.567     9.577    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_60
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.153     9.730 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14/O
                         net (fo=1, routed)           1.198    10.927    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.331    11.258 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=2, routed)           0.648    11.907    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.124    12.031 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_3__0/O
                         net (fo=2, routed)           0.772    12.803    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/st_aa_arvalid_qual
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124    12.927 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.497    13.424    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0_n_0
    SLICE_X3Y36          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.546    22.739    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X3Y36          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.230    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    22.462    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.462    
                         arrival time                         -13.424    
  -------------------------------------------------------------------
                         slack                                  9.038    

Slack (MET) :             9.038ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.351ns  (logic 2.838ns (27.417%)  route 7.513ns (72.583%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 22.739 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[2])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0ARID[2]
                         net (fo=17, routed)          2.831     7.353    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[2]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     7.477 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9/O
                         net (fo=1, routed)           0.000     7.477    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.009 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[50]_i_4/CO[3]
                         net (fo=3, routed)           1.567     9.577    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_60
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.153     9.730 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14/O
                         net (fo=1, routed)           1.198    10.927    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.331    11.258 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=2, routed)           0.648    11.907    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.124    12.031 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_3__0/O
                         net (fo=2, routed)           0.772    12.803    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/st_aa_arvalid_qual
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124    12.927 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.497    13.424    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0_n_0
    SLICE_X3Y36          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.546    22.739    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X3Y36          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.230    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    22.462    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         22.462    
                         arrival time                         -13.424    
  -------------------------------------------------------------------
                         slack                                  9.038    

Slack (MET) :             9.038ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.351ns  (logic 2.838ns (27.417%)  route 7.513ns (72.583%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 22.739 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[2])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0ARID[2]
                         net (fo=17, routed)          2.831     7.353    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[2]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     7.477 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9/O
                         net (fo=1, routed)           0.000     7.477    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.009 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[50]_i_4/CO[3]
                         net (fo=3, routed)           1.567     9.577    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_60
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.153     9.730 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14/O
                         net (fo=1, routed)           1.198    10.927    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.331    11.258 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=2, routed)           0.648    11.907    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.124    12.031 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_3__0/O
                         net (fo=2, routed)           0.772    12.803    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/st_aa_arvalid_qual
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124    12.927 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.497    13.424    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0_n_0
    SLICE_X3Y36          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.546    22.739    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X3Y36          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[6]/C
                         clock pessimism              0.230    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    22.462    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[6]
  -------------------------------------------------------------------
                         required time                         22.462    
                         arrival time                         -13.424    
  -------------------------------------------------------------------
                         slack                                  9.038    

Slack (MET) :             9.038ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.351ns  (logic 2.838ns (27.417%)  route 7.513ns (72.583%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 22.739 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[2])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0ARID[2]
                         net (fo=17, routed)          2.831     7.353    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[2]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     7.477 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9/O
                         net (fo=1, routed)           0.000     7.477    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.009 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[50]_i_4/CO[3]
                         net (fo=3, routed)           1.567     9.577    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_60
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.153     9.730 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14/O
                         net (fo=1, routed)           1.198    10.927    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.331    11.258 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=2, routed)           0.648    11.907    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.124    12.031 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_3__0/O
                         net (fo=2, routed)           0.772    12.803    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/st_aa_arvalid_qual
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124    12.927 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.497    13.424    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0_n_0
    SLICE_X3Y36          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.546    22.739    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X3Y36          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[7]/C
                         clock pessimism              0.230    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    22.462    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[7]
  -------------------------------------------------------------------
                         required time                         22.462    
                         arrival time                         -13.424    
  -------------------------------------------------------------------
                         slack                                  9.038    

Slack (MET) :             9.186ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.235ns  (logic 2.838ns (27.728%)  route 7.397ns (72.272%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.735 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[2])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0ARID[2]
                         net (fo=17, routed)          2.831     7.353    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[2]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     7.477 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9/O
                         net (fo=1, routed)           0.000     7.477    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[50]_i_9_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.009 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[50]_i_4/CO[3]
                         net (fo=3, routed)           1.567     9.577    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_60
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.153     9.730 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14/O
                         net (fo=1, routed)           1.198    10.927    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.331    11.258 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=2, routed)           0.648    11.907    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.124    12.031 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_3__0/O
                         net (fo=2, routed)           0.772    12.803    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/st_aa_arvalid_qual
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124    12.927 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.381    13.308    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0_n_0
    SLICE_X1Y35          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.542    22.735    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X1Y35          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.266    23.001    
                         clock uncertainty           -0.302    22.699    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.205    22.494    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         22.494    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  9.186    

Slack (MET) :             9.249ns  (required time - arrival time)
  Source:                 ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system7_0/inst/PS7_i/MAXIGP0RDATA[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 1.102ns (11.302%)  route 8.648ns (88.698%))
  Logic Levels:           4  (LUT3=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.677     2.985    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/aclk
    SLICE_X10Y37         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/m_valid_i_reg/Q
                         net (fo=15, routed)          1.698     5.201    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_74_out
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.124     5.325 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=98, routed)          4.546     9.871    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_1_n_0
    SLICE_X24Y52         LUT5 (Prop_lut5_I0_O)        0.124     9.995 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_5_8[26].mux_s2_inst_i_3/O
                         net (fo=1, routed)           0.982    10.977    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_5_8[26].mux_s2_inst_i_3_n_0
    SLICE_X23Y48         LUT3 (Prop_lut3_I2_O)        0.124    11.101 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_5_8[26].mux_s2_inst_i_1/O
                         net (fo=1, routed)           0.000    11.101    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[25]
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I0_O)      0.212    11.313 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[26].mux_s2_inst/O
                         net (fo=1, routed)           1.422    12.735    processing_system7_0/inst/M_AXI_GP0_RDATA[11]
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0RDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.589    22.781    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.230    23.012    
                         clock uncertainty           -0.302    22.710    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[11])
                                                     -0.725    21.985    processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.985    
                         arrival time                         -12.735    
  -------------------------------------------------------------------
                         slack                                  9.249    

Slack (MET) :             9.251ns  (required time - arrival time)
  Source:                 processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 2.816ns (27.793%)  route 7.316ns (72.207%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.765     3.073    processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[2])
                                                      1.450     4.523 r  processing_system7_0/inst/PS7_i/MAXIGP0ARID[2]
                         net (fo=17, routed)          3.044     7.567    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[2]
    SLICE_X6Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.691 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_target[34]_i_8/O
                         net (fo=1, routed)           0.000     7.691    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_target[34]_i_8_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.204 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_target_reg[34]_i_2/CO[3]
                         net (fo=4, routed)           1.431     9.635    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_40
    SLICE_X7Y26          LUT5 (Prop_lut5_I0_O)        0.154     9.789 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=2, routed)           0.883    10.673    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_10_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.327    11.000 f  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_target[42]_i_2/O
                         net (fo=6, routed)           0.761    11.760    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_target[42]_i_2_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124    11.884 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_target[18]_i_1/O
                         net (fo=19, routed)          0.677    12.561    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/cmd_push_2
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124    12.685 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.519    13.205    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_49
    SLICE_X3Y30          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.540    22.733    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X3Y30          FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16]/C
                         clock pessimism              0.230    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X3Y30          FDRE (Setup_fdre_C_CE)      -0.205    22.456    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         22.456    
                         arrival time                         -13.205    
  -------------------------------------------------------------------
                         slack                                  9.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.035%)  route 0.184ns (58.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.557     0.898    ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X23Y59         FDRE                                         r  ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.184     1.210    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/D[9]
    SLICE_X21Y59         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.828     1.198    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/aclk
    SLICE_X21Y59         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y59         FDRE (Hold_fdre_C_D)         0.017     1.181    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.014%)  route 0.203ns (58.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.557     0.898    ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X23Y59         FDRE                                         r  ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.203     1.241    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/D[10]
    SLICE_X21Y60         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.827     1.197    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/aclk
    SLICE_X21Y60         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X21Y60         FDRE (Hold_fdre_C_D)         0.047     1.210    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.948%)  route 0.212ns (60.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.555     0.896    ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X22Y62         FDRE                                         r  ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.212     1.249    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/D[10]
    SLICE_X19Y61         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.828     1.198    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/aclk
    SLICE_X19Y61         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X19Y61         FDRE (Hold_fdre_C_D)         0.046     1.210    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.190ns (46.320%)  route 0.220ns (53.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.561     0.902    ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X17Y54         FDRE                                         r  ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[3]/Q
                         net (fo=2, routed)           0.220     1.263    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_axi_rdata[3]
    SLICE_X23Y53         LUT3 (Prop_lut3_I0_O)        0.049     1.312 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.312    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/skid_buffer[3]
    SLICE_X23Y53         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.827     1.197    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/aclk
    SLICE_X23Y53         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y53         FDRE (Hold_fdre_C_D)         0.107     1.270    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dds_offset/U0/wb_add_const_inst/readdata_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.560     0.901    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X19Y57         FDCE                                         r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y57         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[5]/Q
                         net (fo=1, routed)           0.119     1.160    ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X20Y57         SRLC32E                                      r  ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.828     1.198    ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y57         SRLC32E                                      r  ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.263     0.935    
    SLICE_X20Y57         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.118    ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.657%)  route 0.233ns (62.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.564     0.905    ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X19Y47         FDRE                                         r  ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/Q
                         net (fo=2, routed)           0.233     1.279    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_axi_rdata[15]
    SLICE_X22Y49         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.829     1.199    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/aclk
    SLICE_X22Y49         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/skid_buffer_reg[15]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.071     1.236    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.189ns (45.989%)  route 0.222ns (54.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.562     0.903    ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X17Y52         FDRE                                         r  ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[11]/Q
                         net (fo=2, routed)           0.222     1.266    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_axi_rdata[11]
    SLICE_X23Y53         LUT3 (Prop_lut3_I0_O)        0.048     1.314 r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i[11]_i_1__2/O
                         net (fo=1, routed)           0.000     1.314    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/skid_buffer[11]
    SLICE_X23Y53         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.827     1.197    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/aclk
    SLICE_X23Y53         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y53         FDRE (Hold_fdre_C_D)         0.107     1.270    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/readdata_s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.565     0.906    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y51         FDRE                                         r  dds_nco/U0/wb_nco_inst/readdata_s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  dds_nco/U0/wb_nco_inst/readdata_s_reg[20]/Q
                         net (fo=1, routed)           0.102     1.149    ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X12Y51         SRLC32E                                      r  ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.834     1.204    ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y51         SRLC32E                                      r  ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.282     0.922    
    SLICE_X12Y51         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.290%)  route 0.237ns (62.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.562     0.903    ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X19Y52         FDRE                                         r  ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/Q
                         net (fo=2, routed)           0.237     1.281    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/m_axi_rdata[7]
    SLICE_X23Y51         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.828     1.198    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/aclk
    SLICE_X23Y51         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[7]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.072     1.236    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/skid_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.775%)  route 0.242ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.560     0.901    ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X25Y44         FDRE                                         r  ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/Q
                         net (fo=2, routed)           0.242     1.284    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/m_axi_rdata[31]
    SLICE_X18Y45         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/skid_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.831     1.201    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/aclk
    SLICE_X18Y45         FDRE                                         r  ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/skid_buffer_reg[31]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.072     1.239    ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/skid_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y22   fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X21Y55   fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/addr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X21Y55   fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/addr_reg_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X35Y48   fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X35Y48   fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y48   fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X18Y56   fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X18Y56   fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X18Y56   fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_awready_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y29   proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y29   proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X20Y52   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y50   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y52   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X20Y52   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y52   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y50   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y44   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X24Y44   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X28Y52   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X20Y43   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X20Y43   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X20Y43   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X16Y45   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X16Y46   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X16Y45   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X16Y46   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X16Y46   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X16Y46   ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_off_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_off2_s_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.973ns  (logic 0.580ns (11.663%)  route 4.393ns (88.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 28.407 - 24.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 22.978 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.670    22.978    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y56         FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_off_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.456    23.434 r  dds_nco/U0/wb_nco_inst/cpt_off_s_reg[8]/Q
                         net (fo=2, routed)           1.299    24.733    dds_nco/U0/wb_nco_inst/cpt_off_s_reg_n_0_[8]
    SLICE_X11Y57         LUT2 (Prop_lut2_I0_O)        0.124    24.857 r  dds_nco/U0/wb_nco_inst/cpt_off2_s_reg[8]_srl2_i_1/O
                         net (fo=1, routed)           3.094    27.951    dds_nco/U0/nco_inst1/cpt_off_mux_s[8]
    SLICE_X8Y59          SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_off2_s_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.495    28.407    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X8Y59          SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_off2_s_reg[8]_srl2/CLK
                         clock pessimism              0.000    28.407    
                         clock uncertainty           -0.302    28.105    
    SLICE_X8Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    28.058    dds_nco/U0/nco_inst1/cpt_off2_s_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                         28.058    
                         arrival time                         -27.951    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 demod_nco/U0/wb_nco_inst/cpt_step_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.707ns  (logic 0.608ns (12.917%)  route 4.099ns (87.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 28.412 - 24.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 22.983 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.675    22.983    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X31Y49         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.456    23.439 r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[23]/Q
                         net (fo=2, routed)           1.146    24.585    demod_nco/U0/wb_nco_inst/cpt_step_s[23]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.152    24.737 r  demod_nco/U0/wb_nco_inst/cpt_inc2_s_reg[23]_srl2_i_1/O
                         net (fo=1, routed)           2.953    27.690    demod_nco/U0/nco_inst1/cpt_step_mux_s[23]
    SLICE_X30Y47         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.500    28.412    demod_nco/U0/nco_inst1/ref_clk_i
    SLICE_X30Y47         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2/CLK
                         clock pessimism              0.000    28.412    
                         clock uncertainty           -0.302    28.110    
    SLICE_X30Y47         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.049    28.061    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                         28.061    
                         arrival time                         -27.690    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 demod_nco/U0/wb_nco_inst/cpt_step_s_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/nco_inst1/cpt_inc2_s_reg[25]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.463ns  (logic 0.608ns (13.622%)  route 3.855ns (86.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 28.412 - 24.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 22.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.664    22.972    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X29Y50         FDSE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDSE (Prop_fdse_C_Q)         0.456    23.428 r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[25]/Q
                         net (fo=2, routed)           0.988    24.416    demod_nco/U0/wb_nco_inst/cpt_step_s[25]
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.152    24.568 r  demod_nco/U0/wb_nco_inst/cpt_inc2_s_reg[25]_srl2_i_1/O
                         net (fo=1, routed)           2.868    27.435    demod_nco/U0/nco_inst1/cpt_step_mux_s[25]
    SLICE_X30Y49         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[25]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.500    28.412    demod_nco/U0/nco_inst1/ref_clk_i
    SLICE_X30Y49         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[25]_srl2/CLK
                         clock pessimism              0.000    28.412    
                         clock uncertainty           -0.302    28.110    
    SLICE_X30Y49         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.276    27.834    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[25]_srl2
  -------------------------------------------------------------------
                         required time                         27.834    
                         arrival time                         -27.435    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_step_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_inc2_s_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.698ns  (logic 0.580ns (12.345%)  route 4.118ns (87.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 28.410 - 24.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 22.978 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.670    22.978    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y53         FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.456    23.434 r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[6]/Q
                         net (fo=2, routed)           0.964    24.398    dds_nco/U0/wb_nco_inst/cpt_step_s[6]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124    24.522 r  dds_nco/U0/wb_nco_inst/cpt_inc2_s_reg[6]_srl2_i_1/O
                         net (fo=1, routed)           3.154    27.676    dds_nco/U0/nco_inst1/cpt_step_mux_s[6]
    SLICE_X12Y52         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.498    28.410    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y52         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[6]_srl2/CLK
                         clock pessimism              0.000    28.410    
                         clock uncertainty           -0.302    28.108    
    SLICE_X12Y52         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    28.089    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         28.089    
                         arrival time                         -27.676    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 demod_nco/U0/wb_nco_inst/cpt_off_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/nco_inst1/cpt_off2_s_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.430ns  (logic 0.666ns (15.032%)  route 3.764ns (84.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 28.412 - 24.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 22.983 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.675    22.983    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X32Y47         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_off_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.518    23.501 r  demod_nco/U0/wb_nco_inst/cpt_off_s_reg[1]/Q
                         net (fo=2, routed)           1.131    24.632    demod_nco/U0/wb_nco_inst/cpt_off_s_reg_n_0_[1]
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.148    24.780 r  demod_nco/U0/wb_nco_inst/cpt_off2_s_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           2.633    27.413    demod_nco/U0/nco_inst1/cpt_off_mux_s[1]
    SLICE_X28Y47         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_off2_s_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.500    28.412    demod_nco/U0/nco_inst1/ref_clk_i
    SLICE_X28Y47         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_off2_s_reg[1]_srl2/CLK
                         clock pessimism              0.000    28.412    
                         clock uncertainty           -0.302    28.110    
    SLICE_X28Y47         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.256    27.854    demod_nco/U0/nco_inst1/cpt_off2_s_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         27.854    
                         arrival time                         -27.413    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_off_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_off2_s_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.424ns  (logic 0.606ns (13.699%)  route 3.818ns (86.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 28.408 - 24.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 22.978 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.670    22.978    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X13Y56         FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_off_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.456    23.434 r  dds_nco/U0/wb_nco_inst/cpt_off_s_reg[1]/Q
                         net (fo=2, routed)           1.287    24.721    dds_nco/U0/wb_nco_inst/cpt_off_s_reg_n_0_[1]
    SLICE_X13Y56         LUT2 (Prop_lut2_I0_O)        0.150    24.871 r  dds_nco/U0/wb_nco_inst/cpt_off2_s_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           2.531    27.402    dds_nco/U0/nco_inst1/cpt_off_mux_s[1]
    SLICE_X12Y57         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_off2_s_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.496    28.408    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y57         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_off2_s_reg[1]_srl2/CLK
                         clock pessimism              0.000    28.408    
                         clock uncertainty           -0.302    28.106    
    SLICE_X12Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.254    27.852    dds_nco/U0/nco_inst1/cpt_off2_s_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         27.852    
                         arrival time                         -27.402    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 demod_nco/U0/wb_nco_inst/cpt_off_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/nco_inst1/cpt_off2_s_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.628ns  (logic 0.580ns (12.533%)  route 4.048ns (87.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 28.412 - 24.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 22.982 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.674    22.982    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X31Y46         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_off_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    23.438 r  demod_nco/U0/wb_nco_inst/cpt_off_s_reg[4]/Q
                         net (fo=2, routed)           1.095    24.533    demod_nco/U0/wb_nco_inst/cpt_off_s_reg_n_0_[4]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.124    24.657 r  demod_nco/U0/wb_nco_inst/cpt_off2_s_reg[4]_srl2_i_1/O
                         net (fo=1, routed)           2.953    27.610    demod_nco/U0/nco_inst1/cpt_off_mux_s[4]
    SLICE_X28Y47         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_off2_s_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.500    28.412    demod_nco/U0/nco_inst1/ref_clk_i
    SLICE_X28Y47         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_off2_s_reg[4]_srl2/CLK
                         clock pessimism              0.000    28.412    
                         clock uncertainty           -0.302    28.110    
    SLICE_X28Y47         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    28.066    demod_nco/U0/nco_inst1/cpt_off2_s_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         28.066    
                         arrival time                         -27.610    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_step_s_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.408ns  (logic 0.608ns (13.793%)  route 3.800ns (86.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 28.410 - 24.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 22.979 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.671    22.979    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y52         FDSE                                         r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDSE (Prop_fdse_C_Q)         0.456    23.435 r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[0]/Q
                         net (fo=2, routed)           0.949    24.384    dds_nco/U0/wb_nco_inst/cpt_step_s[0]
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.152    24.536 r  dds_nco/U0/wb_nco_inst/cpt_inc2_s_reg[0]_srl2_i_1/O
                         net (fo=1, routed)           2.851    27.387    dds_nco/U0/nco_inst1/cpt_step_mux_s[0]
    SLICE_X12Y52         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.498    28.410    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y52         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2/CLK
                         clock pessimism              0.000    28.410    
                         clock uncertainty           -0.302    28.108    
    SLICE_X12Y52         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.249    27.859    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         27.859    
                         arrival time                         -27.387    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_step_s_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_inc2_s_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.418ns  (logic 0.608ns (13.762%)  route 3.810ns (86.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 28.410 - 24.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 22.978 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.670    22.978    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y54         FDSE                                         r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDSE (Prop_fdse_C_Q)         0.456    23.434 r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[5]/Q
                         net (fo=2, routed)           0.807    24.241    dds_nco/U0/wb_nco_inst/cpt_step_s[5]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.152    24.393 r  dds_nco/U0/wb_nco_inst/cpt_inc2_s_reg[5]_srl2_i_1/O
                         net (fo=1, routed)           3.003    27.396    dds_nco/U0/nco_inst1/cpt_step_mux_s[5]
    SLICE_X12Y52         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.498    28.410    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y52         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[5]_srl2/CLK
                         clock pessimism              0.000    28.410    
                         clock uncertainty           -0.302    28.108    
    SLICE_X12Y52         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.238    27.870    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         27.870    
                         arrival time                         -27.396    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 demod_nco/U0/wb_nco_inst/cpt_step_s_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/nco_inst1/cpt_inc2_s_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.421ns  (logic 0.670ns (15.153%)  route 3.751ns (84.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 28.412 - 24.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 22.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.664    22.972    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X30Y50         FDSE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDSE (Prop_fdse_C_Q)         0.518    23.490 r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[21]/Q
                         net (fo=2, routed)           1.170    24.660    demod_nco/U0/wb_nco_inst/cpt_step_s[21]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.152    24.812 r  demod_nco/U0/wb_nco_inst/cpt_inc2_s_reg[21]_srl2_i_1/O
                         net (fo=1, routed)           2.582    27.393    demod_nco/U0/nco_inst1/cpt_step_mux_s[21]
    SLICE_X30Y47         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.500    28.412    demod_nco/U0/nco_inst1/ref_clk_i
    SLICE_X30Y47         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[21]_srl2/CLK
                         clock pessimism              0.000    28.412    
                         clock uncertainty           -0.302    28.110    
    SLICE_X30Y47         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    27.878    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                         27.878    
                         arrival time                         -27.393    
  -------------------------------------------------------------------
                         slack                                  0.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 demod_nco/U0/wb_nco_inst/cpt_step_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/nco_inst1/cpt_inc2_s_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.187ns (11.877%)  route 1.387ns (88.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.563     0.904    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X33Y44         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[3]/Q
                         net (fo=2, routed)           0.321     1.366    demod_nco/U0/wb_nco_inst/cpt_step_s[3]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.046     1.412 r  demod_nco/U0/wb_nco_inst/cpt_inc2_s_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           1.066     2.478    demod_nco/U0/nco_inst1/cpt_step_mux_s[3]
    SLICE_X30Y43         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.831     1.977    demod_nco/U0/nco_inst1/ref_clk_i
    SLICE_X30Y43         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[3]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.302     2.279    
    SLICE_X30Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.042     2.321    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_step_s_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_inc2_s_reg[13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.186ns (11.682%)  route 1.406ns (88.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.561     0.902    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y53         FDSE                                         r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDSE (Prop_fdse_C_Q)         0.141     1.043 r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[13]/Q
                         net (fo=2, routed)           0.306     1.348    dds_nco/U0/wb_nco_inst/cpt_step_s[13]
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.393 r  dds_nco/U0/wb_nco_inst/cpt_inc2_s_reg[13]_srl2_i_1/O
                         net (fo=1, routed)           1.100     2.494    dds_nco/U0/nco_inst1/cpt_step_mux_s[13]
    SLICE_X12Y53         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.833     1.979    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y53         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[13]_srl2/CLK
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.302     2.281    
    SLICE_X12Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     2.329    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[13]_srl2
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 demod_nco/U0/wb_nco_inst/cpt_step_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.186ns (11.377%)  route 1.449ns (88.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.563     0.904    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X33Y45         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[10]/Q
                         net (fo=2, routed)           0.322     1.367    demod_nco/U0/wb_nco_inst/cpt_step_s[10]
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.412 r  demod_nco/U0/wb_nco_inst/cpt_inc2_s_reg[10]_srl2_i_1/O
                         net (fo=1, routed)           1.126     2.538    demod_nco/U0/nco_inst1/cpt_step_mux_s[10]
    SLICE_X30Y45         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.831     1.977    demod_nco/U0/nco_inst1/ref_clk_i
    SLICE_X30Y45         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.302     2.279    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.373    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 demod_nco/U0/wb_nco_inst/cpt_step_s_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/nco_inst1/cpt_inc2_s_reg[19]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.185ns (11.550%)  route 1.417ns (88.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.563     0.904    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X26Y46         FDSE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[19]/Q
                         net (fo=2, routed)           0.346     1.391    demod_nco/U0/wb_nco_inst/cpt_step_s[19]
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.435 r  demod_nco/U0/wb_nco_inst/cpt_inc2_s_reg[19]_srl2_i_1/O
                         net (fo=1, routed)           1.070     2.505    demod_nco/U0/nco_inst1/cpt_step_mux_s[19]
    SLICE_X30Y47         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[19]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.832     1.978    demod_nco/U0/nco_inst1/ref_clk_i
    SLICE_X30Y47         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[19]_srl2/CLK
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.302     2.280    
    SLICE_X30Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.046     2.326    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[19]_srl2
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_step_s_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.186ns (11.207%)  route 1.474ns (88.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.565     0.906    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y52         FDSE                                         r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDSE (Prop_fdse_C_Q)         0.141     1.047 r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[16]/Q
                         net (fo=2, routed)           0.334     1.381    dds_nco/U0/wb_nco_inst/cpt_step_s[16]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.426 r  dds_nco/U0/wb_nco_inst/cpt_inc2_s_reg[16]_srl2_i_1/O
                         net (fo=1, routed)           1.139     2.565    dds_nco/U0/nco_inst1/cpt_step_mux_s[16]
    SLICE_X12Y55         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.833     1.979    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y55         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2/CLK
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.302     2.281    
    SLICE_X12Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.383    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_step_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_inc2_s_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.223ns (13.848%)  route 1.387ns (86.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.561     0.902    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y53         FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[9]/Q
                         net (fo=2, routed)           0.355     1.385    dds_nco/U0/wb_nco_inst/cpt_step_s[9]
    SLICE_X14Y53         LUT2 (Prop_lut2_I0_O)        0.095     1.480 r  dds_nco/U0/wb_nco_inst/cpt_inc2_s_reg[9]_srl2_i_1/O
                         net (fo=1, routed)           1.032     2.512    dds_nco/U0/nco_inst1/cpt_step_mux_s[9]
    SLICE_X12Y53         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.833     1.979    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y53         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[9]_srl2/CLK
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.302     2.281    
    SLICE_X12Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.047     2.328    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 demod_nco/U0/wb_nco_inst/cpt_step_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            demod_nco/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.186ns (11.136%)  route 1.484ns (88.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.563     0.904    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X26Y46         FDSE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[14]/Q
                         net (fo=2, routed)           0.285     1.329    demod_nco/U0/wb_nco_inst/cpt_step_s[14]
    SLICE_X27Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.374 r  demod_nco/U0/wb_nco_inst/cpt_inc2_s_reg[14]_srl2_i_1/O
                         net (fo=1, routed)           1.199     2.574    demod_nco/U0/nco_inst1/cpt_step_mux_s[14]
    SLICE_X30Y45         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.831     1.977    demod_nco/U0/nco_inst1/ref_clk_i
    SLICE_X30Y45         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.302     2.279    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.388    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/add_constLogic/data_en_o_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.209ns (12.709%)  route 1.436ns (87.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.586     0.927    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.090 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         1.436     2.526    dds_ampl/U0/add_constLogic/data_rst_i
    SLICE_X10Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.571 r  dds_ampl/U0/add_constLogic/data_en_o_i_1/O
                         net (fo=1, routed)           0.000     2.571    dds_ampl/U0/add_constLogic/data_en_o_i_1_n_0
    SLICE_X10Y75         FDRE                                         r  dds_ampl/U0/add_constLogic/data_en_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.817     1.963    dds_ampl/U0/add_constLogic/data_clk_i
    SLICE_X10Y75         FDRE                                         r  dds_ampl/U0/add_constLogic/data_en_o_reg/C
                         clock pessimism              0.000     1.963    
                         clock uncertainty            0.302     2.265    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.120     2.385    dds_ampl/U0/add_constLogic/data_en_o_reg
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_step_s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_inc2_s_reg[24]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.186ns (11.176%)  route 1.478ns (88.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.565     0.906    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X9Y50          FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[24]/Q
                         net (fo=2, routed)           0.339     1.386    dds_nco/U0/wb_nco_inst/cpt_step_s[24]
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.045     1.431 r  dds_nco/U0/wb_nco_inst/cpt_inc2_s_reg[24]_srl2_i_1/O
                         net (fo=1, routed)           1.139     2.570    dds_nco/U0/nco_inst1/cpt_step_mux_s[24]
    SLICE_X12Y56         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[24]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.833     1.979    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y56         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[24]_srl2/CLK
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.302     2.281    
    SLICE_X12Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.383    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[24]_srl2
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_step_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_inc2_s_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.232ns (13.768%)  route 1.453ns (86.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.561     0.902    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y53         FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[15]/Q
                         net (fo=2, routed)           0.318     1.347    dds_nco/U0/wb_nco_inst/cpt_step_s[15]
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.104     1.451 r  dds_nco/U0/wb_nco_inst/cpt_inc2_s_reg[15]_srl2_i_1/O
                         net (fo=1, routed)           1.135     2.587    dds_nco/U0/nco_inst1/cpt_step_mux_s[15]
    SLICE_X12Y53         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.833     1.979    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y53         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[15]_srl2/CLK
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.302     2.281    
    SLICE_X12Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.399    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.526ns  (logic 0.642ns (18.207%)  route 2.884ns (81.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 28.466 - 24.000 ) 
    Source Clock Delay      (SCD):    3.051ns = ( 23.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.743    23.051    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    23.569 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.711    24.280    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.124    24.404 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          2.173    26.577    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y39         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.554    28.466    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y39         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.000    28.466    
                         clock uncertainty           -0.302    28.164    
    ILOGIC_X0Y39         FDCE (Recov_fdce_C_CLR)     -0.795    27.369    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         27.369    
                         arrival time                         -26.577    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.517ns  (logic 0.642ns (18.254%)  route 2.875ns (81.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 28.467 - 24.000 ) 
    Source Clock Delay      (SCD):    3.051ns = ( 23.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.743    23.051    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    23.569 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.711    24.280    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.124    24.404 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          2.164    26.568    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y41         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.555    28.467    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y41         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/C
                         clock pessimism              0.000    28.467    
                         clock uncertainty           -0.302    28.165    
    ILOGIC_X0Y41         FDCE (Recov_fdce_C_CLR)     -0.795    27.370    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]
  -------------------------------------------------------------------
                         required time                         27.370    
                         arrival time                         -26.568    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.498ns  (logic 0.642ns (18.352%)  route 2.856ns (81.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 28.466 - 24.000 ) 
    Source Clock Delay      (SCD):    3.051ns = ( 23.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.743    23.051    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    23.569 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.711    24.280    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.124    24.404 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          2.145    26.549    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y40         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.554    28.466    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y40         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.000    28.466    
                         clock uncertainty           -0.302    28.164    
    ILOGIC_X0Y40         FDCE (Recov_fdce_C_CLR)     -0.795    27.369    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         27.369    
                         arrival time                         -26.549    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.486ns  (logic 0.642ns (18.416%)  route 2.844ns (81.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 28.462 - 24.000 ) 
    Source Clock Delay      (SCD):    3.051ns = ( 23.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.743    23.051    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    23.569 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.711    24.280    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.124    24.404 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          2.133    26.537    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y33         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.550    28.462    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y33         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/C
                         clock pessimism              0.000    28.462    
                         clock uncertainty           -0.302    28.160    
    ILOGIC_X0Y33         FDCE (Recov_fdce_C_CLR)     -0.795    27.365    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]
  -------------------------------------------------------------------
                         required time                         27.365    
                         arrival time                         -26.537    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.438ns  (logic 0.642ns (18.671%)  route 2.796ns (81.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 28.463 - 24.000 ) 
    Source Clock Delay      (SCD):    3.051ns = ( 23.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.743    23.051    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    23.569 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.711    24.280    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.124    24.404 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          2.085    26.489    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y35         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.551    28.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y35         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.000    28.463    
                         clock uncertainty           -0.302    28.161    
    ILOGIC_X0Y35         FDCE (Recov_fdce_C_CLR)     -0.795    27.366    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         27.366    
                         arrival time                         -26.489    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.438ns  (logic 0.642ns (18.673%)  route 2.796ns (81.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 28.463 - 24.000 ) 
    Source Clock Delay      (SCD):    3.051ns = ( 23.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.743    23.051    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    23.569 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.711    24.280    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.124    24.404 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          2.085    26.489    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y14         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.551    28.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y14         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/C
                         clock pessimism              0.000    28.463    
                         clock uncertainty           -0.302    28.161    
    ILOGIC_X0Y14         FDCE (Recov_fdce_C_CLR)     -0.795    27.366    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]
  -------------------------------------------------------------------
                         required time                         27.366    
                         arrival time                         -26.489    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.438ns  (logic 0.642ns (18.672%)  route 2.796ns (81.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 28.467 - 24.000 ) 
    Source Clock Delay      (SCD):    3.051ns = ( 23.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.743    23.051    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    23.569 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.711    24.280    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.124    24.404 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          2.085    26.489    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y42         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.555    28.467    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y42         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/C
                         clock pessimism              0.000    28.467    
                         clock uncertainty           -0.302    28.165    
    ILOGIC_X0Y42         FDCE (Recov_fdce_C_CLR)     -0.795    27.370    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         27.370    
                         arrival time                         -26.489    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.430ns  (logic 0.642ns (18.716%)  route 2.788ns (81.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 28.463 - 24.000 ) 
    Source Clock Delay      (SCD):    3.051ns = ( 23.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.743    23.051    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    23.569 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.711    24.280    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.124    24.404 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          2.077    26.481    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y13         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.551    28.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y13         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/C
                         clock pessimism              0.000    28.463    
                         clock uncertainty           -0.302    28.161    
    ILOGIC_X0Y13         FDCE (Recov_fdce_C_CLR)     -0.795    27.366    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         27.366    
                         arrival time                         -26.481    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.386ns  (logic 0.642ns (18.958%)  route 2.744ns (81.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 28.467 - 24.000 ) 
    Source Clock Delay      (SCD):    3.051ns = ( 23.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.743    23.051    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    23.569 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.711    24.280    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.124    24.404 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          2.033    26.437    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y43         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.555    28.467    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y43         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/C
                         clock pessimism              0.000    28.467    
                         clock uncertainty           -0.302    28.165    
    ILOGIC_X0Y43         FDCE (Recov_fdce_C_CLR)     -0.795    27.370    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]
  -------------------------------------------------------------------
                         required time                         27.370    
                         arrival time                         -26.437    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.377ns  (logic 0.642ns (19.011%)  route 2.735ns (80.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 28.458 - 24.000 ) 
    Source Clock Delay      (SCD):    3.051ns = ( 23.051 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.743    23.051    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    23.569 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.711    24.280    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.124    24.404 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          2.024    26.428    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y30         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    26.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        1.546    28.458    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y30         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/C
                         clock pessimism              0.000    28.458    
                         clock uncertainty           -0.302    28.156    
    ILOGIC_X0Y30         FDCE (Recov_fdce_C_CLR)     -0.795    27.361    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]
  -------------------------------------------------------------------
                         required time                         27.361    
                         arrival time                         -26.428    
  -------------------------------------------------------------------
                         slack                                  0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.209ns (15.101%)  route 1.175ns (84.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.585     0.925    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.261     1.351    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.396 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.914     2.310    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y32         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.850     1.996    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y32         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.302     2.298    
    ILOGIC_X0Y32         FDCE (Remov_fdce_C_CLR)     -0.207     2.091    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.209ns (14.898%)  route 1.194ns (85.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.585     0.925    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.261     1.351    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.396 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.933     2.328    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y36         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y36         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.302     2.300    
    ILOGIC_X0Y36         FDCE (Remov_fdce_C_CLR)     -0.207     2.093    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.209ns (14.723%)  route 1.211ns (85.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.585     0.925    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.261     1.351    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.396 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.949     2.345    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y29         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.848     1.994    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y29         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.302     2.296    
    ILOGIC_X0Y29         FDCE (Remov_fdce_C_CLR)     -0.207     2.089    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.209ns (14.607%)  route 1.222ns (85.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.585     0.925    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.261     1.351    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.396 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.961     2.356    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y34         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y34         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.302     2.300    
    ILOGIC_X0Y34         FDCE (Remov_fdce_C_CLR)     -0.207     2.093    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.209ns (14.204%)  route 1.262ns (85.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.585     0.925    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.261     1.351    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.396 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.001     2.397    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y42         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y42         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    ILOGIC_X0Y42         FDCE (Remov_fdce_C_CLR)     -0.207     2.095    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.209ns (14.063%)  route 1.277ns (85.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.585     0.925    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.261     1.351    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.396 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.016     2.412    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y40         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y40         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    ILOGIC_X0Y40         FDCE (Remov_fdce_C_CLR)     -0.207     2.095    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.209ns (12.779%)  route 1.426ns (87.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.585     0.925    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.261     1.351    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.396 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.165     2.561    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    SLICE_X42Y42         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.860     2.006    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    SLICE_X42Y42         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.302     2.308    
    SLICE_X42Y42         FDCE (Remov_fdce_C_CLR)     -0.067     2.241    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.209ns (14.016%)  route 1.282ns (85.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.585     0.925    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.261     1.351    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.396 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.021     2.417    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y13         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y13         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.302     2.300    
    ILOGIC_X0Y13         FDCE (Remov_fdce_C_CLR)     -0.207     2.093    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.209ns (13.942%)  route 1.290ns (86.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.585     0.925    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.261     1.351    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.396 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.029     2.425    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y30         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.848     1.994    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y30         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.302     2.296    
    ILOGIC_X0Y30         FDCE (Remov_fdce_C_CLR)     -0.207     2.089    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.209ns (13.773%)  route 1.308ns (86.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.585     0.925    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y31         FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.261     1.351    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.396 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.047     2.443    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y35         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4112, routed)        0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y35         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.302     2.300    
    ILOGIC_X0Y35         FDCE (Remov_fdce_C_CLR)     -0.207     2.093    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.518ns (7.739%)  route 6.175ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.745     3.053    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.571 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         6.175     9.746    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X14Y57         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.490    22.682    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X14Y57         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[0]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X14Y57         FDCE (Recov_fdce_C_CLR)     -0.405    22.091    dds_ampl/U0/wb_add_const_inst/offset_s_reg[0]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.518ns (7.739%)  route 6.175ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.745     3.053    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.571 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         6.175     9.746    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X14Y57         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.490    22.682    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X14Y57         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[12]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X14Y57         FDCE (Recov_fdce_C_CLR)     -0.405    22.091    dds_ampl/U0/wb_add_const_inst/offset_s_reg[12]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.518ns (7.739%)  route 6.175ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.745     3.053    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.571 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         6.175     9.746    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X14Y57         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.490    22.682    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X14Y57         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[13]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X14Y57         FDCE (Recov_fdce_C_CLR)     -0.405    22.091    dds_ampl/U0/wb_add_const_inst/offset_s_reg[13]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.518ns (7.739%)  route 6.175ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.745     3.053    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.571 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         6.175     9.746    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X14Y57         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.490    22.682    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X14Y57         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[5]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X14Y57         FDCE (Recov_fdce_C_CLR)     -0.405    22.091    dds_ampl/U0/wb_add_const_inst/offset_s_reg[5]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.518ns (7.739%)  route 6.175ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.745     3.053    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.571 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         6.175     9.746    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X14Y57         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.490    22.682    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X14Y57         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[6]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X14Y57         FDCE (Recov_fdce_C_CLR)     -0.405    22.091    dds_ampl/U0/wb_add_const_inst/offset_s_reg[6]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.518ns (7.739%)  route 6.175ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.745     3.053    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.571 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         6.175     9.746    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X14Y57         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.490    22.682    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X14Y57         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[7]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X14Y57         FDCE (Recov_fdce_C_CLR)     -0.405    22.091    dds_ampl/U0/wb_add_const_inst/offset_s_reg[7]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.518ns (7.739%)  route 6.175ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.745     3.053    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.571 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         6.175     9.746    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X14Y57         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.490    22.682    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X14Y57         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[8]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X14Y57         FDCE (Recov_fdce_C_CLR)     -0.405    22.091    dds_ampl/U0/wb_add_const_inst/offset_s_reg[8]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.518ns (7.739%)  route 6.175ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.745     3.053    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.571 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         6.175     9.746    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X14Y57         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.490    22.682    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X14Y57         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[9]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X14Y57         FDCE (Recov_fdce_C_CLR)     -0.405    22.091    dds_ampl/U0/wb_add_const_inst/offset_s_reg[9]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.349ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.518ns (7.744%)  route 6.171ns (92.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.745     3.053    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.571 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         6.171     9.742    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X15Y57         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.490    22.682    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X15Y57         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[4]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X15Y57         FDCE (Recov_fdce_C_CLR)     -0.405    22.091    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 12.349    

Slack (MET) :             12.349ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.518ns (7.744%)  route 6.171ns (92.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.745     3.053    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.571 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         6.171     9.742    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X15Y57         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        1.490    22.682    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X15Y57         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[7]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X15Y57         FDCE (Recov_fdce_C_CLR)     -0.405    22.091    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 12.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.164ns (9.944%)  route 1.485ns (90.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.586     0.927    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.090 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         1.485     2.576    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X31Y42         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.830     1.200    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X31Y42         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[0]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    adc1_offset/U0/wb_add_const_inst/offset_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.164ns (9.944%)  route 1.485ns (90.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.586     0.927    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.090 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         1.485     2.576    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X31Y42         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.830     1.200    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X31Y42         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[11]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    adc1_offset/U0/wb_add_const_inst/offset_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.164ns (9.944%)  route 1.485ns (90.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.586     0.927    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.090 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         1.485     2.576    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X31Y42         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.830     1.200    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X31Y42         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[1]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    adc1_offset/U0/wb_add_const_inst/offset_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.164ns (9.944%)  route 1.485ns (90.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.586     0.927    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.090 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         1.485     2.576    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X31Y42         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.830     1.200    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X31Y42         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[2]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    adc1_offset/U0/wb_add_const_inst/offset_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.164ns (9.944%)  route 1.485ns (90.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.586     0.927    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.090 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         1.485     2.576    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X31Y42         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.830     1.200    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X31Y42         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[3]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    adc1_offset/U0/wb_add_const_inst/offset_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.164ns (9.944%)  route 1.485ns (90.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.586     0.927    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.090 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         1.485     2.576    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X31Y42         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.830     1.200    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X31Y42         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[5]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    adc1_offset/U0/wb_add_const_inst/offset_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.164ns (9.944%)  route 1.485ns (90.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.586     0.927    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.090 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         1.485     2.576    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X31Y42         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.830     1.200    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X31Y42         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[6]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    adc1_offset/U0/wb_add_const_inst/offset_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.164ns (9.944%)  route 1.485ns (90.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.586     0.927    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.090 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         1.485     2.576    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X31Y42         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.830     1.200    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X31Y42         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[8]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X31Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    adc1_offset/U0/wb_add_const_inst/offset_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.164ns (9.611%)  route 1.542ns (90.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.586     0.927    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.090 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         1.542     2.633    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X28Y39         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.829     1.199    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X28Y39         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/readdata_s_reg[4]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X28Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    adc1_offset/U0/wb_add_const_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.164ns (9.594%)  route 1.545ns (90.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.586     0.927    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.090 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=508, routed)         1.545     2.636    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X28Y42         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4711, routed)        0.830     1.200    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X28Y42         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[10]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X28Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    adc1_offset/U0/wb_add_const_inst/offset_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  1.765    





