{"vcs1":{"timestamp_begin":1747553493.937801751, "rt":9.45, "ut":9.44, "st":0.71}}
{"vcselab":{"timestamp_begin":1747553503.472339903, "rt":0.38, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747553503.918526862, "rt":0.46, "ut":0.19, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747553493.313182333}
{"VCS_COMP_START_TIME": 1747553493.313182333}
{"VCS_COMP_END_TIME": 1747553504.526855101}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486900}}
{"vcselab": {"peak_mem": 183884}}
