/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 872 296 1040 312)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "IN[31..0]" (rect 5 0 48 11)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 1440 296 1616 312)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "OUT[31..0]" (rect 90 0 144 11)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 1248 272 1424 368)
	(text "LeftShift" (rect 5 0 54 15)(font "Intel Clear" (font_size 8)))
	(text "inst8" (rect 8 79 32 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "IN[31..30]" (rect 0 0 56 15)(font "Intel Clear" (font_size 8)))
		(text "IN[31..30]" (rect 21 27 77 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "IN[29..0]" (rect 0 0 49 15)(font "Intel Clear" (font_size 8)))
		(text "IN[29..0]" (rect 21 43 70 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 176 32)
		(output)
		(text "OUT[31..0]" (rect 0 0 62 15)(font "Intel Clear" (font_size 8)))
		(text "OUT[31..0]" (rect 93 27 155 42)(font "Intel Clear" (font_size 8)))
		(line (pt 176 32)(pt 160 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 160 80))
	)
)
(connector
	(pt 1136 304)
	(pt 1136 320)
	(bus)
)
(connector
	(pt 1424 304)
	(pt 1440 304)
	(bus)
)
(connector
	(text "IN[31..30]" (rect 1209 288 1258 301)(font "Intel Clear" ))
	(pt 1136 304)
	(pt 1248 304)
	(bus)
)
(connector
	(text "IN[29..0]" (rect 1210 304 1253 317)(font "Intel Clear" ))
	(pt 1136 320)
	(pt 1248 320)
	(bus)
)
(connector
	(text "IN[31..0]" (rect 1050 288 1093 301)(font "Intel Clear" ))
	(pt 1040 304)
	(pt 1136 304)
	(bus)
)
(junction (pt 1136 304))
