{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660166839271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660166839272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 10 16:27:19 2022 " "Processing started: Wed Aug 10 16:27:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660166839272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660166839272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off preescaler_mult -c preescaler_mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off preescaler_mult -c preescaler_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660166839272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660166839879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660166839879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preescaler_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preescaler_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preescaler_N_bits-func_preescaler_n_bits " "Found design unit 1: preescaler_N_bits-func_preescaler_n_bits" {  } { { "preescaler_N_bits.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_N_bits.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660166848218 ""} { "Info" "ISGN_ENTITY_NAME" "1 preescaler_N_bits " "Found entity 1: preescaler_N_bits" {  } { { "preescaler_N_bits.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_N_bits.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660166848218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660166848218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preescaler_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preescaler_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preescaler_mult-func_preescaler_mult " "Found design unit 1: preescaler_mult-func_preescaler_mult" {  } { { "preescaler_mult.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_mult.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660166848221 ""} { "Info" "ISGN_ENTITY_NAME" "1 preescaler_mult " "Found entity 1: preescaler_mult" {  } { { "preescaler_mult.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_mult.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660166848221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660166848221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "preescaler_mult " "Elaborating entity \"preescaler_mult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660166848254 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preescaler_mult_out1_f1 preescaler_mult.vhd(69) " "VHDL Process Statement warning at preescaler_mult.vhd(69): signal \"preescaler_mult_out1_f1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "preescaler_mult.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_mult.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660166848255 "|preescaler_mult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preescaler_mult_out2_f2 preescaler_mult.vhd(70) " "VHDL Process Statement warning at preescaler_mult.vhd(70): signal \"preescaler_mult_out2_f2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "preescaler_mult.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_mult.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660166848255 "|preescaler_mult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preescaler_mult_out3_f3 preescaler_mult.vhd(71) " "VHDL Process Statement warning at preescaler_mult.vhd(71): signal \"preescaler_mult_out3_f3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "preescaler_mult.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_mult.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660166848255 "|preescaler_mult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preescaler_mult_clock_in preescaler_mult.vhd(72) " "VHDL Process Statement warning at preescaler_mult.vhd(72): signal \"preescaler_mult_clock_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "preescaler_mult.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_mult.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1660166848255 "|preescaler_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "preescaler_N_bits preescaler_N_bits:unidad_dis1 A:func_preescaler_n_bits " "Elaborating entity \"preescaler_N_bits\" using architecture \"A:func_preescaler_n_bits\" for hierarchy \"preescaler_N_bits:unidad_dis1\"" {  } { { "preescaler_mult.vhd" "unidad_dis1" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_mult.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660166848256 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "preescaler_n_clock_out preescaler_N_bits.vhd(21) " "VHDL Signal Declaration warning at preescaler_N_bits.vhd(21): used implicit default value for signal \"preescaler_n_clock_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "preescaler_N_bits.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_N_bits.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1660166848256 "|preescaler_mult|preescaler_N_bits:unidad_dis1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "preescaler_N_bits preescaler_N_bits:unidad_dis2 A:func_preescaler_n_bits " "Elaborating entity \"preescaler_N_bits\" using architecture \"A:func_preescaler_n_bits\" for hierarchy \"preescaler_N_bits:unidad_dis2\"" {  } { { "preescaler_mult.vhd" "unidad_dis2" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_mult.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660166848257 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "preescaler_n_clock_out preescaler_N_bits.vhd(21) " "VHDL Signal Declaration warning at preescaler_N_bits.vhd(21): used implicit default value for signal \"preescaler_n_clock_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "preescaler_N_bits.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_N_bits.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1660166848258 "|preescaler_mult|preescaler_N_bits:unidad_dis2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "preescaler_N_bits preescaler_N_bits:unidad_dis3 A:func_preescaler_n_bits " "Elaborating entity \"preescaler_N_bits\" using architecture \"A:func_preescaler_n_bits\" for hierarchy \"preescaler_N_bits:unidad_dis3\"" {  } { { "preescaler_mult.vhd" "unidad_dis3" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_mult.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660166848258 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "preescaler_n_clock_out preescaler_N_bits.vhd(21) " "VHDL Signal Declaration warning at preescaler_N_bits.vhd(21): used implicit default value for signal \"preescaler_n_clock_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "preescaler_N_bits.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_N_bits.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1660166848259 "|preescaler_mult|preescaler_N_bits:unidad_dis3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660166848731 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660166849154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660166849154 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preescaler_select_in\[1\] " "No output dependent on input pin \"preescaler_select_in\[1\]\"" {  } { { "preescaler_mult.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_9_PREESCALER_SELECTOR/preescaler_mult.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660166849264 "|preescaler_mult|preescaler_select_in[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1660166849264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660166849265 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660166849265 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660166849265 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660166849265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660166849283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 10 16:27:29 2022 " "Processing ended: Wed Aug 10 16:27:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660166849283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660166849283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660166849283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660166849283 ""}
