// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_rms_norm3_Pipeline_normalize_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        rms,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_4_address1,
        x_4_ce1,
        x_4_q1,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_5_address1,
        x_5_ce1,
        x_5_q1,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_6_address1,
        x_6_ce1,
        x_6_q1,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_7_address1,
        x_7_ce1,
        x_7_q1,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_8_address1,
        x_8_ce1,
        x_8_q1,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_9_address1,
        x_9_ce1,
        x_9_q1,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_10_address1,
        x_10_ce1,
        x_10_q1,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_11_address1,
        x_11_ce1,
        x_11_q1,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_12_address1,
        x_12_ce1,
        x_12_q1,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_13_address1,
        x_13_ce1,
        x_13_q1,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_14_address1,
        x_14_ce1,
        x_14_q1,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_15_address1,
        x_15_ce1,
        x_15_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1,
        grp_fu_349_p_din0,
        grp_fu_349_p_din1,
        grp_fu_349_p_dout0,
        grp_fu_349_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [11:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
input  [31:0] rms;
output  [11:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [11:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [11:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [11:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [11:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [11:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [11:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [11:0] x_4_address1;
output   x_4_ce1;
input  [31:0] x_4_q1;
output  [11:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [11:0] x_5_address1;
output   x_5_ce1;
input  [31:0] x_5_q1;
output  [11:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [11:0] x_6_address1;
output   x_6_ce1;
input  [31:0] x_6_q1;
output  [11:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [11:0] x_7_address1;
output   x_7_ce1;
input  [31:0] x_7_q1;
output  [11:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [11:0] x_8_address1;
output   x_8_ce1;
input  [31:0] x_8_q1;
output  [11:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [11:0] x_9_address1;
output   x_9_ce1;
input  [31:0] x_9_q1;
output  [11:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [11:0] x_10_address1;
output   x_10_ce1;
input  [31:0] x_10_q1;
output  [11:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [11:0] x_11_address1;
output   x_11_ce1;
input  [31:0] x_11_q1;
output  [11:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [11:0] x_12_address1;
output   x_12_ce1;
input  [31:0] x_12_q1;
output  [11:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [11:0] x_13_address1;
output   x_13_ce1;
input  [31:0] x_13_q1;
output  [11:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [11:0] x_14_address1;
output   x_14_ce1;
input  [31:0] x_14_q1;
output  [11:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [11:0] x_15_address1;
output   x_15_ce1;
input  [31:0] x_15_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1;
output  [31:0] grp_fu_349_p_din0;
output  [31:0] grp_fu_349_p_din1;
input  [31:0] grp_fu_349_p_dout0;
output   grp_fu_349_p_ce;

reg ap_idle;
reg x_0_ce0;
reg x_0_ce1;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg x_4_ce0;
reg x_4_ce1;
reg x_5_ce0;
reg x_5_ce1;
reg x_6_ce0;
reg x_6_ce1;
reg x_7_ce0;
reg x_7_ce1;
reg x_8_ce0;
reg x_8_ce1;
reg x_9_ce0;
reg x_9_ce1;
reg x_10_ce0;
reg x_10_ce1;
reg x_11_ce0;
reg x_11_ce1;
reg x_12_ce0;
reg x_12_ce1;
reg x_13_ce0;
reg x_13_ce1;
reg x_14_ce0;
reg x_14_ce1;
reg x_15_ce0;
reg x_15_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln578_fu_1052_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln585_fu_1068_p1;
reg   [63:0] zext_ln585_reg_1620;
reg   [63:0] zext_ln585_reg_1620_pp0_iter1_reg;
reg   [63:0] zext_ln585_reg_1620_pp0_iter2_reg;
reg   [63:0] zext_ln585_reg_1620_pp0_iter3_reg;
reg   [63:0] zext_ln585_reg_1620_pp0_iter4_reg;
reg   [63:0] zext_ln585_reg_1620_pp0_iter5_reg;
reg   [63:0] zext_ln585_reg_1620_pp0_iter6_reg;
reg   [63:0] zext_ln585_reg_1620_pp0_iter7_reg;
reg   [63:0] zext_ln585_reg_1620_pp0_iter8_reg;
reg   [63:0] zext_ln585_reg_1620_pp0_iter9_reg;
reg   [63:0] zext_ln585_reg_1620_pp0_iter10_reg;
wire   [63:0] zext_ln585_1_fu_1094_p1;
reg   [63:0] zext_ln585_1_reg_1720;
reg   [63:0] zext_ln585_1_reg_1720_pp0_iter1_reg;
reg   [63:0] zext_ln585_1_reg_1720_pp0_iter2_reg;
reg   [63:0] zext_ln585_1_reg_1720_pp0_iter3_reg;
reg   [63:0] zext_ln585_1_reg_1720_pp0_iter4_reg;
reg   [63:0] zext_ln585_1_reg_1720_pp0_iter5_reg;
reg   [63:0] zext_ln585_1_reg_1720_pp0_iter6_reg;
reg   [63:0] zext_ln585_1_reg_1720_pp0_iter7_reg;
reg   [63:0] zext_ln585_1_reg_1720_pp0_iter8_reg;
reg   [63:0] zext_ln585_1_reg_1720_pp0_iter9_reg;
reg   [63:0] zext_ln585_1_reg_1720_pp0_iter10_reg;
reg   [31:0] x_0_load_reg_1820;
reg   [31:0] x_1_load_reg_1825;
reg   [31:0] x_2_load_reg_1830;
reg   [31:0] x_3_load_reg_1835;
reg   [31:0] x_4_load_reg_1840;
reg   [31:0] x_5_load_reg_1845;
reg   [31:0] x_6_load_reg_1850;
reg   [31:0] x_7_load_reg_1855;
reg   [31:0] x_8_load_reg_1860;
reg   [31:0] x_9_load_reg_1865;
reg   [31:0] x_10_load_reg_1870;
reg   [31:0] x_11_load_reg_1875;
reg   [31:0] x_12_load_reg_1880;
reg   [31:0] x_13_load_reg_1885;
reg   [31:0] x_14_load_reg_1890;
reg   [31:0] x_15_load_reg_1895;
reg   [31:0] x_0_load_8_reg_1900;
reg   [31:0] x_1_load_11_reg_1905;
reg   [31:0] x_2_load_11_reg_1910;
reg   [31:0] x_3_load_11_reg_1915;
reg   [31:0] x_4_load_11_reg_1920;
reg   [31:0] x_5_load_11_reg_1925;
reg   [31:0] x_6_load_11_reg_1930;
reg   [31:0] x_7_load_11_reg_1935;
reg   [31:0] x_8_load_11_reg_1940;
reg   [31:0] x_9_load_11_reg_1945;
reg   [31:0] x_10_load_11_reg_1950;
reg   [31:0] x_11_load_11_reg_1955;
reg   [31:0] x_12_load_11_reg_1960;
reg   [31:0] x_13_load_11_reg_1965;
reg   [31:0] x_14_load_11_reg_1970;
reg   [31:0] x_15_load_11_reg_1975;
reg   [15:0] trunc_ln6_reg_1980;
reg   [15:0] trunc_ln587_1_reg_1985;
reg   [15:0] trunc_ln587_2_reg_1990;
reg   [15:0] trunc_ln587_3_reg_1995;
reg   [15:0] trunc_ln587_4_reg_2000;
reg   [15:0] trunc_ln587_5_reg_2005;
reg   [15:0] trunc_ln587_6_reg_2010;
reg   [15:0] trunc_ln587_7_reg_2015;
reg   [15:0] trunc_ln587_8_reg_2020;
reg   [15:0] trunc_ln587_9_reg_2025;
reg   [15:0] trunc_ln587_s_reg_2030;
reg   [15:0] trunc_ln587_10_reg_2035;
reg   [15:0] trunc_ln587_11_reg_2040;
reg   [15:0] trunc_ln587_12_reg_2045;
reg   [15:0] trunc_ln587_13_reg_2050;
reg   [15:0] trunc_ln587_14_reg_2055;
reg   [15:0] trunc_ln587_15_reg_2060;
reg   [15:0] trunc_ln587_16_reg_2065;
reg   [15:0] trunc_ln587_17_reg_2070;
reg   [15:0] trunc_ln587_18_reg_2075;
reg   [15:0] trunc_ln587_19_reg_2080;
reg   [15:0] trunc_ln587_20_reg_2085;
reg   [15:0] trunc_ln587_21_reg_2090;
reg   [15:0] trunc_ln587_22_reg_2095;
reg   [15:0] trunc_ln587_23_reg_2100;
reg   [15:0] trunc_ln587_24_reg_2105;
reg   [15:0] trunc_ln587_25_reg_2110;
reg   [15:0] trunc_ln587_26_reg_2115;
reg   [15:0] trunc_ln587_27_reg_2120;
reg   [15:0] trunc_ln587_28_reg_2125;
reg   [15:0] trunc_ln587_29_reg_2130;
reg   [15:0] trunc_ln587_30_reg_2135;
wire    ap_block_pp0_stage0;
reg   [15:0] idx_fu_106;
wire   [15:0] add_ln578_fu_1114_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_i;
wire   [11:0] lshr_ln5_fu_1058_p4;
wire   [11:0] or_ln585_fu_1088_p2;
wire   [31:0] grp_fu_916_p2;
wire   [31:0] bitcast_ln587_fu_1125_p1;
wire   [31:0] grp_fu_920_p2;
wire   [31:0] bitcast_ln587_1_fu_1139_p1;
wire   [31:0] grp_fu_924_p2;
wire   [31:0] bitcast_ln587_2_fu_1153_p1;
wire   [31:0] grp_fu_928_p2;
wire   [31:0] bitcast_ln587_3_fu_1167_p1;
wire   [31:0] grp_fu_932_p2;
wire   [31:0] bitcast_ln587_4_fu_1181_p1;
wire   [31:0] grp_fu_936_p2;
wire   [31:0] bitcast_ln587_5_fu_1195_p1;
wire   [31:0] grp_fu_940_p2;
wire   [31:0] bitcast_ln587_6_fu_1209_p1;
wire   [31:0] grp_fu_944_p2;
wire   [31:0] bitcast_ln587_7_fu_1223_p1;
wire   [31:0] grp_fu_948_p2;
wire   [31:0] bitcast_ln587_8_fu_1237_p1;
wire   [31:0] grp_fu_952_p2;
wire   [31:0] bitcast_ln587_9_fu_1251_p1;
wire   [31:0] grp_fu_956_p2;
wire   [31:0] bitcast_ln587_10_fu_1265_p1;
wire   [31:0] grp_fu_960_p2;
wire   [31:0] bitcast_ln587_11_fu_1279_p1;
wire   [31:0] grp_fu_964_p2;
wire   [31:0] bitcast_ln587_12_fu_1293_p1;
wire   [31:0] grp_fu_968_p2;
wire   [31:0] bitcast_ln587_13_fu_1307_p1;
wire   [31:0] grp_fu_972_p2;
wire   [31:0] bitcast_ln587_14_fu_1321_p1;
wire   [31:0] grp_fu_976_p2;
wire   [31:0] bitcast_ln587_15_fu_1335_p1;
wire   [31:0] grp_fu_980_p2;
wire   [31:0] bitcast_ln587_16_fu_1349_p1;
wire   [31:0] grp_fu_984_p2;
wire   [31:0] bitcast_ln587_17_fu_1363_p1;
wire   [31:0] grp_fu_988_p2;
wire   [31:0] bitcast_ln587_18_fu_1377_p1;
wire   [31:0] grp_fu_992_p2;
wire   [31:0] bitcast_ln587_19_fu_1391_p1;
wire   [31:0] grp_fu_996_p2;
wire   [31:0] bitcast_ln587_20_fu_1405_p1;
wire   [31:0] bitcast_ln587_21_fu_1419_p1;
wire   [31:0] grp_fu_1004_p2;
wire   [31:0] bitcast_ln587_22_fu_1433_p1;
wire   [31:0] grp_fu_1008_p2;
wire   [31:0] bitcast_ln587_23_fu_1447_p1;
wire   [31:0] grp_fu_1012_p2;
wire   [31:0] bitcast_ln587_24_fu_1461_p1;
wire   [31:0] grp_fu_1016_p2;
wire   [31:0] bitcast_ln587_25_fu_1475_p1;
wire   [31:0] grp_fu_1020_p2;
wire   [31:0] bitcast_ln587_26_fu_1489_p1;
wire   [31:0] grp_fu_1024_p2;
wire   [31:0] bitcast_ln587_27_fu_1503_p1;
wire   [31:0] grp_fu_1028_p2;
wire   [31:0] bitcast_ln587_28_fu_1517_p1;
wire   [31:0] grp_fu_1032_p2;
wire   [31:0] bitcast_ln587_29_fu_1531_p1;
wire   [31:0] grp_fu_1036_p2;
wire   [31:0] bitcast_ln587_30_fu_1545_p1;
wire   [31:0] grp_fu_1040_p2;
wire   [31:0] bitcast_ln587_31_fu_1559_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U440(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_0_load_reg_1820),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_916_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U441(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_1_load_reg_1825),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_920_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U442(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_2_load_reg_1830),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_924_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U443(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_3_load_reg_1835),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_928_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U444(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_4_load_reg_1840),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_932_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U445(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_5_load_reg_1845),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_936_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U446(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_6_load_reg_1850),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_940_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U447(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_7_load_reg_1855),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_944_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U448(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_8_load_reg_1860),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_948_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U449(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_9_load_reg_1865),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_952_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U450(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_10_load_reg_1870),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_956_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U451(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_11_load_reg_1875),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_960_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U452(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_12_load_reg_1880),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_964_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U453(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_13_load_reg_1885),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_968_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U454(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_14_load_reg_1890),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_972_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U455(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_15_load_reg_1895),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_976_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U456(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_0_load_8_reg_1900),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_980_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U457(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_1_load_11_reg_1905),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_984_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U458(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_2_load_11_reg_1910),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_988_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U459(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_3_load_11_reg_1915),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_992_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U460(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_4_load_11_reg_1920),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_996_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U462(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_6_load_11_reg_1930),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_1004_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U463(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_7_load_11_reg_1935),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_1008_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U464(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_8_load_11_reg_1940),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_1012_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U465(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_9_load_11_reg_1945),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_1016_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U466(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_10_load_11_reg_1950),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_1020_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U467(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_11_load_11_reg_1955),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_1024_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U468(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_12_load_11_reg_1960),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_1028_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U469(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_13_load_11_reg_1965),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_1032_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U470(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_14_load_11_reg_1970),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_1036_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U471(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_15_load_11_reg_1975),
    .din1(rms),
    .ce(1'b1),
    .dout(grp_fu_1040_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln578_fu_1052_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_106 <= add_ln578_fu_1114_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_106 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        trunc_ln587_10_reg_2035 <= {{bitcast_ln587_11_fu_1279_p1[31:16]}};
        trunc_ln587_11_reg_2040 <= {{bitcast_ln587_12_fu_1293_p1[31:16]}};
        trunc_ln587_12_reg_2045 <= {{bitcast_ln587_13_fu_1307_p1[31:16]}};
        trunc_ln587_13_reg_2050 <= {{bitcast_ln587_14_fu_1321_p1[31:16]}};
        trunc_ln587_14_reg_2055 <= {{bitcast_ln587_15_fu_1335_p1[31:16]}};
        trunc_ln587_15_reg_2060 <= {{bitcast_ln587_16_fu_1349_p1[31:16]}};
        trunc_ln587_16_reg_2065 <= {{bitcast_ln587_17_fu_1363_p1[31:16]}};
        trunc_ln587_17_reg_2070 <= {{bitcast_ln587_18_fu_1377_p1[31:16]}};
        trunc_ln587_18_reg_2075 <= {{bitcast_ln587_19_fu_1391_p1[31:16]}};
        trunc_ln587_19_reg_2080 <= {{bitcast_ln587_20_fu_1405_p1[31:16]}};
        trunc_ln587_1_reg_1985 <= {{bitcast_ln587_1_fu_1139_p1[31:16]}};
        trunc_ln587_20_reg_2085 <= {{bitcast_ln587_21_fu_1419_p1[31:16]}};
        trunc_ln587_21_reg_2090 <= {{bitcast_ln587_22_fu_1433_p1[31:16]}};
        trunc_ln587_22_reg_2095 <= {{bitcast_ln587_23_fu_1447_p1[31:16]}};
        trunc_ln587_23_reg_2100 <= {{bitcast_ln587_24_fu_1461_p1[31:16]}};
        trunc_ln587_24_reg_2105 <= {{bitcast_ln587_25_fu_1475_p1[31:16]}};
        trunc_ln587_25_reg_2110 <= {{bitcast_ln587_26_fu_1489_p1[31:16]}};
        trunc_ln587_26_reg_2115 <= {{bitcast_ln587_27_fu_1503_p1[31:16]}};
        trunc_ln587_27_reg_2120 <= {{bitcast_ln587_28_fu_1517_p1[31:16]}};
        trunc_ln587_28_reg_2125 <= {{bitcast_ln587_29_fu_1531_p1[31:16]}};
        trunc_ln587_29_reg_2130 <= {{bitcast_ln587_30_fu_1545_p1[31:16]}};
        trunc_ln587_2_reg_1990 <= {{bitcast_ln587_2_fu_1153_p1[31:16]}};
        trunc_ln587_30_reg_2135 <= {{bitcast_ln587_31_fu_1559_p1[31:16]}};
        trunc_ln587_3_reg_1995 <= {{bitcast_ln587_3_fu_1167_p1[31:16]}};
        trunc_ln587_4_reg_2000 <= {{bitcast_ln587_4_fu_1181_p1[31:16]}};
        trunc_ln587_5_reg_2005 <= {{bitcast_ln587_5_fu_1195_p1[31:16]}};
        trunc_ln587_6_reg_2010 <= {{bitcast_ln587_6_fu_1209_p1[31:16]}};
        trunc_ln587_7_reg_2015 <= {{bitcast_ln587_7_fu_1223_p1[31:16]}};
        trunc_ln587_8_reg_2020 <= {{bitcast_ln587_8_fu_1237_p1[31:16]}};
        trunc_ln587_9_reg_2025 <= {{bitcast_ln587_9_fu_1251_p1[31:16]}};
        trunc_ln587_s_reg_2030 <= {{bitcast_ln587_10_fu_1265_p1[31:16]}};
        trunc_ln6_reg_1980 <= {{bitcast_ln587_fu_1125_p1[31:16]}};
        zext_ln585_1_reg_1720_pp0_iter10_reg[11 : 1] <= zext_ln585_1_reg_1720_pp0_iter9_reg[11 : 1];
        zext_ln585_1_reg_1720_pp0_iter2_reg[11 : 1] <= zext_ln585_1_reg_1720_pp0_iter1_reg[11 : 1];
        zext_ln585_1_reg_1720_pp0_iter3_reg[11 : 1] <= zext_ln585_1_reg_1720_pp0_iter2_reg[11 : 1];
        zext_ln585_1_reg_1720_pp0_iter4_reg[11 : 1] <= zext_ln585_1_reg_1720_pp0_iter3_reg[11 : 1];
        zext_ln585_1_reg_1720_pp0_iter5_reg[11 : 1] <= zext_ln585_1_reg_1720_pp0_iter4_reg[11 : 1];
        zext_ln585_1_reg_1720_pp0_iter6_reg[11 : 1] <= zext_ln585_1_reg_1720_pp0_iter5_reg[11 : 1];
        zext_ln585_1_reg_1720_pp0_iter7_reg[11 : 1] <= zext_ln585_1_reg_1720_pp0_iter6_reg[11 : 1];
        zext_ln585_1_reg_1720_pp0_iter8_reg[11 : 1] <= zext_ln585_1_reg_1720_pp0_iter7_reg[11 : 1];
        zext_ln585_1_reg_1720_pp0_iter9_reg[11 : 1] <= zext_ln585_1_reg_1720_pp0_iter8_reg[11 : 1];
        zext_ln585_reg_1620_pp0_iter10_reg[11 : 0] <= zext_ln585_reg_1620_pp0_iter9_reg[11 : 0];
        zext_ln585_reg_1620_pp0_iter2_reg[11 : 0] <= zext_ln585_reg_1620_pp0_iter1_reg[11 : 0];
        zext_ln585_reg_1620_pp0_iter3_reg[11 : 0] <= zext_ln585_reg_1620_pp0_iter2_reg[11 : 0];
        zext_ln585_reg_1620_pp0_iter4_reg[11 : 0] <= zext_ln585_reg_1620_pp0_iter3_reg[11 : 0];
        zext_ln585_reg_1620_pp0_iter5_reg[11 : 0] <= zext_ln585_reg_1620_pp0_iter4_reg[11 : 0];
        zext_ln585_reg_1620_pp0_iter6_reg[11 : 0] <= zext_ln585_reg_1620_pp0_iter5_reg[11 : 0];
        zext_ln585_reg_1620_pp0_iter7_reg[11 : 0] <= zext_ln585_reg_1620_pp0_iter6_reg[11 : 0];
        zext_ln585_reg_1620_pp0_iter8_reg[11 : 0] <= zext_ln585_reg_1620_pp0_iter7_reg[11 : 0];
        zext_ln585_reg_1620_pp0_iter9_reg[11 : 0] <= zext_ln585_reg_1620_pp0_iter8_reg[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        zext_ln585_1_reg_1720_pp0_iter1_reg[11 : 1] <= zext_ln585_1_reg_1720[11 : 1];
        zext_ln585_reg_1620_pp0_iter1_reg[11 : 0] <= zext_ln585_reg_1620[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_load_8_reg_1900 <= x_0_q0;
        x_0_load_reg_1820 <= x_0_q1;
        x_10_load_11_reg_1950 <= x_10_q0;
        x_10_load_reg_1870 <= x_10_q1;
        x_11_load_11_reg_1955 <= x_11_q0;
        x_11_load_reg_1875 <= x_11_q1;
        x_12_load_11_reg_1960 <= x_12_q0;
        x_12_load_reg_1880 <= x_12_q1;
        x_13_load_11_reg_1965 <= x_13_q0;
        x_13_load_reg_1885 <= x_13_q1;
        x_14_load_11_reg_1970 <= x_14_q0;
        x_14_load_reg_1890 <= x_14_q1;
        x_15_load_11_reg_1975 <= x_15_q0;
        x_15_load_reg_1895 <= x_15_q1;
        x_1_load_11_reg_1905 <= x_1_q0;
        x_1_load_reg_1825 <= x_1_q1;
        x_2_load_11_reg_1910 <= x_2_q0;
        x_2_load_reg_1830 <= x_2_q1;
        x_3_load_11_reg_1915 <= x_3_q0;
        x_3_load_reg_1835 <= x_3_q1;
        x_4_load_11_reg_1920 <= x_4_q0;
        x_4_load_reg_1840 <= x_4_q1;
        x_5_load_11_reg_1925 <= x_5_q0;
        x_5_load_reg_1845 <= x_5_q1;
        x_6_load_11_reg_1930 <= x_6_q0;
        x_6_load_reg_1850 <= x_6_q1;
        x_7_load_11_reg_1935 <= x_7_q0;
        x_7_load_reg_1855 <= x_7_q1;
        x_8_load_11_reg_1940 <= x_8_q0;
        x_8_load_reg_1860 <= x_8_q1;
        x_9_load_11_reg_1945 <= x_9_q0;
        x_9_load_reg_1865 <= x_9_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln578_fu_1052_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln585_1_reg_1720[11 : 1] <= zext_ln585_1_fu_1094_p1[11 : 1];
        zext_ln585_reg_1620[11 : 0] <= zext_ln585_fu_1068_p1[11 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln578_fu_1052_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_106;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce1 = 1'b1;
    end else begin
        x_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce1 = 1'b1;
    end else begin
        x_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce1 = 1'b1;
    end else begin
        x_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce1 = 1'b1;
    end else begin
        x_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce1 = 1'b1;
    end else begin
        x_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce1 = 1'b1;
    end else begin
        x_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce1 = 1'b1;
    end else begin
        x_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce1 = 1'b1;
    end else begin
        x_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce1 = 1'b1;
    end else begin
        x_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce1 = 1'b1;
    end else begin
        x_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce1 = 1'b1;
    end else begin
        x_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce1 = 1'b1;
    end else begin
        x_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = trunc_ln587_23_reg_2100;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 = trunc_ln587_8_reg_2020;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = trunc_ln587_22_reg_2095;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 = trunc_ln587_7_reg_2015;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = trunc_ln587_21_reg_2090;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 = trunc_ln587_6_reg_2010;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 = trunc_ln587_20_reg_2085;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 = trunc_ln587_5_reg_2005;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 = trunc_ln587_19_reg_2080;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 = trunc_ln587_4_reg_2000;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 = trunc_ln587_18_reg_2075;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 = trunc_ln587_3_reg_1995;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 = trunc_ln587_17_reg_2070;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 = trunc_ln587_2_reg_1990;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 = trunc_ln587_16_reg_2065;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 = trunc_ln587_1_reg_1985;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 = trunc_ln587_15_reg_2060;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 = trunc_ln6_reg_1980;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = trunc_ln587_24_reg_2105;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 = trunc_ln587_9_reg_2025;

assign add_ln578_fu_1114_p2 = (ap_sig_allocacmp_i + 16'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln587_10_fu_1265_p1 = grp_fu_956_p2;

assign bitcast_ln587_11_fu_1279_p1 = grp_fu_960_p2;

assign bitcast_ln587_12_fu_1293_p1 = grp_fu_964_p2;

assign bitcast_ln587_13_fu_1307_p1 = grp_fu_968_p2;

assign bitcast_ln587_14_fu_1321_p1 = grp_fu_972_p2;

assign bitcast_ln587_15_fu_1335_p1 = grp_fu_976_p2;

assign bitcast_ln587_16_fu_1349_p1 = grp_fu_980_p2;

assign bitcast_ln587_17_fu_1363_p1 = grp_fu_984_p2;

assign bitcast_ln587_18_fu_1377_p1 = grp_fu_988_p2;

assign bitcast_ln587_19_fu_1391_p1 = grp_fu_992_p2;

assign bitcast_ln587_1_fu_1139_p1 = grp_fu_920_p2;

assign bitcast_ln587_20_fu_1405_p1 = grp_fu_996_p2;

assign bitcast_ln587_21_fu_1419_p1 = grp_fu_349_p_dout0;

assign bitcast_ln587_22_fu_1433_p1 = grp_fu_1004_p2;

assign bitcast_ln587_23_fu_1447_p1 = grp_fu_1008_p2;

assign bitcast_ln587_24_fu_1461_p1 = grp_fu_1012_p2;

assign bitcast_ln587_25_fu_1475_p1 = grp_fu_1016_p2;

assign bitcast_ln587_26_fu_1489_p1 = grp_fu_1020_p2;

assign bitcast_ln587_27_fu_1503_p1 = grp_fu_1024_p2;

assign bitcast_ln587_28_fu_1517_p1 = grp_fu_1028_p2;

assign bitcast_ln587_29_fu_1531_p1 = grp_fu_1032_p2;

assign bitcast_ln587_2_fu_1153_p1 = grp_fu_924_p2;

assign bitcast_ln587_30_fu_1545_p1 = grp_fu_1036_p2;

assign bitcast_ln587_31_fu_1559_p1 = grp_fu_1040_p2;

assign bitcast_ln587_3_fu_1167_p1 = grp_fu_928_p2;

assign bitcast_ln587_4_fu_1181_p1 = grp_fu_932_p2;

assign bitcast_ln587_5_fu_1195_p1 = grp_fu_936_p2;

assign bitcast_ln587_6_fu_1209_p1 = grp_fu_940_p2;

assign bitcast_ln587_7_fu_1223_p1 = grp_fu_944_p2;

assign bitcast_ln587_8_fu_1237_p1 = grp_fu_948_p2;

assign bitcast_ln587_9_fu_1251_p1 = grp_fu_952_p2;

assign bitcast_ln587_fu_1125_p1 = grp_fu_916_p2;

assign grp_fu_349_p_ce = 1'b1;

assign grp_fu_349_p_din0 = x_5_load_11_reg_1925;

assign grp_fu_349_p_din1 = rms;

assign icmp_ln578_fu_1052_p2 = ((ap_sig_allocacmp_i < 16'd49152) ? 1'b1 : 1'b0);

assign lshr_ln5_fu_1058_p4 = {{ap_sig_allocacmp_i[15:4]}};

assign or_ln585_fu_1088_p2 = (lshr_ln5_fu_1058_p4 | 12'd1);

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 = trunc_ln587_25_reg_2110;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 = trunc_ln587_s_reg_2030;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 = trunc_ln587_26_reg_2115;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 = trunc_ln587_10_reg_2035;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 = trunc_ln587_27_reg_2120;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 = trunc_ln587_11_reg_2040;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 = trunc_ln587_28_reg_2125;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 = trunc_ln587_12_reg_2045;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 = trunc_ln587_29_reg_2130;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 = trunc_ln587_13_reg_2050;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 = zext_ln585_1_reg_1720_pp0_iter10_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 = zext_ln585_reg_1620_pp0_iter10_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 = trunc_ln587_30_reg_2135;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 = trunc_ln587_14_reg_2055;

assign x_0_address0 = zext_ln585_1_fu_1094_p1;

assign x_0_address1 = zext_ln585_fu_1068_p1;

assign x_10_address0 = zext_ln585_1_fu_1094_p1;

assign x_10_address1 = zext_ln585_fu_1068_p1;

assign x_11_address0 = zext_ln585_1_fu_1094_p1;

assign x_11_address1 = zext_ln585_fu_1068_p1;

assign x_12_address0 = zext_ln585_1_fu_1094_p1;

assign x_12_address1 = zext_ln585_fu_1068_p1;

assign x_13_address0 = zext_ln585_1_fu_1094_p1;

assign x_13_address1 = zext_ln585_fu_1068_p1;

assign x_14_address0 = zext_ln585_1_fu_1094_p1;

assign x_14_address1 = zext_ln585_fu_1068_p1;

assign x_15_address0 = zext_ln585_1_fu_1094_p1;

assign x_15_address1 = zext_ln585_fu_1068_p1;

assign x_1_address0 = zext_ln585_1_fu_1094_p1;

assign x_1_address1 = zext_ln585_fu_1068_p1;

assign x_2_address0 = zext_ln585_1_fu_1094_p1;

assign x_2_address1 = zext_ln585_fu_1068_p1;

assign x_3_address0 = zext_ln585_1_fu_1094_p1;

assign x_3_address1 = zext_ln585_fu_1068_p1;

assign x_4_address0 = zext_ln585_1_fu_1094_p1;

assign x_4_address1 = zext_ln585_fu_1068_p1;

assign x_5_address0 = zext_ln585_1_fu_1094_p1;

assign x_5_address1 = zext_ln585_fu_1068_p1;

assign x_6_address0 = zext_ln585_1_fu_1094_p1;

assign x_6_address1 = zext_ln585_fu_1068_p1;

assign x_7_address0 = zext_ln585_1_fu_1094_p1;

assign x_7_address1 = zext_ln585_fu_1068_p1;

assign x_8_address0 = zext_ln585_1_fu_1094_p1;

assign x_8_address1 = zext_ln585_fu_1068_p1;

assign x_9_address0 = zext_ln585_1_fu_1094_p1;

assign x_9_address1 = zext_ln585_fu_1068_p1;

assign zext_ln585_1_fu_1094_p1 = or_ln585_fu_1088_p2;

assign zext_ln585_fu_1068_p1 = lshr_ln5_fu_1058_p4;

always @ (posedge ap_clk) begin
    zext_ln585_reg_1620[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_reg_1620_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_reg_1620_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_reg_1620_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_reg_1620_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_reg_1620_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_reg_1620_pp0_iter6_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_reg_1620_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_reg_1620_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_reg_1620_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_reg_1620_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_1_reg_1720[0] <= 1'b1;
    zext_ln585_1_reg_1720[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_1_reg_1720_pp0_iter1_reg[0] <= 1'b1;
    zext_ln585_1_reg_1720_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_1_reg_1720_pp0_iter2_reg[0] <= 1'b1;
    zext_ln585_1_reg_1720_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_1_reg_1720_pp0_iter3_reg[0] <= 1'b1;
    zext_ln585_1_reg_1720_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_1_reg_1720_pp0_iter4_reg[0] <= 1'b1;
    zext_ln585_1_reg_1720_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_1_reg_1720_pp0_iter5_reg[0] <= 1'b1;
    zext_ln585_1_reg_1720_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_1_reg_1720_pp0_iter6_reg[0] <= 1'b1;
    zext_ln585_1_reg_1720_pp0_iter6_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_1_reg_1720_pp0_iter7_reg[0] <= 1'b1;
    zext_ln585_1_reg_1720_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_1_reg_1720_pp0_iter8_reg[0] <= 1'b1;
    zext_ln585_1_reg_1720_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_1_reg_1720_pp0_iter9_reg[0] <= 1'b1;
    zext_ln585_1_reg_1720_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln585_1_reg_1720_pp0_iter10_reg[0] <= 1'b1;
    zext_ln585_1_reg_1720_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_float_rms_norm3_Pipeline_normalize_blocks
