$date
	Thu Apr 03 08:45:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! S3 $end
$var wire 1 " S2 $end
$var wire 1 # S1 $end
$var wire 1 $ S0 $end
$var wire 1 % C4 $end
$var wire 1 & C3 $end
$var wire 1 ' C2 $end
$var wire 1 ( C1 $end
$var reg 1 ) A0 $end
$var reg 1 * A1 $end
$var reg 1 + A2 $end
$var reg 1 , A3 $end
$var reg 1 - B0 $end
$var reg 1 . B1 $end
$var reg 1 / B2 $end
$var reg 1 0 B3 $end
$var reg 1 1 Ci $end
$scope module FA0 $end
$var wire 1 ) A $end
$var wire 1 - B $end
$var wire 1 ( Co $end
$var wire 1 $ S $end
$upscope $end
$scope module FA1 $end
$var wire 1 * A $end
$var wire 1 . B $end
$var wire 1 ( Ci $end
$var wire 1 ' Co $end
$var wire 1 # S $end
$var wire 1 2 w1 $end
$var wire 1 3 w2 $end
$var wire 1 4 w3 $end
$upscope $end
$scope module FA2 $end
$var wire 1 + A $end
$var wire 1 / B $end
$var wire 1 ' Ci $end
$var wire 1 & Co $end
$var wire 1 " S $end
$var wire 1 5 w1 $end
$var wire 1 6 w2 $end
$var wire 1 7 w3 $end
$upscope $end
$scope module FA3 $end
$var wire 1 , A $end
$var wire 1 0 B $end
$var wire 1 & Ci $end
$var wire 1 % Co $end
$var wire 1 ! S $end
$var wire 1 8 w1 $end
$var wire 1 9 w2 $end
$var wire 1 : w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0:
09
18
07
06
15
04
03
02
01
00
0/
0.
0-
1,
1+
0*
0)
0(
0'
0&
0%
0$
0#
1"
1!
$end
#10
1$
1)
#20
12
0$
1(
1-
#30
1%
08
1:
1&
05
17
1'
02
14
1#
1*
#40
12
04
0#
13
1.
#60
15
07
0"
16
1/
#80
18
0:
0!
19
10
#90
