
IMU_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000cbe0  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040cbe0  0040cbe0  00014be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000994  20000000  0040cbe8  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00003518  20000998  0040d580  00018994  2**3
                  ALLOC
  4 .stack        00000800  20003eb0  00410a98  00018994  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00018994  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000189bd  2**0
                  CONTENTS, READONLY
  7 .debug_info   00017404  00000000  00000000  00018a18  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000045b9  00000000  00000000  0002fe1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000bc39  00000000  00000000  000343d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001000  00000000  00000000  0004000e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000f90  00000000  00000000  0004100e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015f9c  00000000  00000000  00041f9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000172d8  00000000  00000000  00057f3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00049b3c  00000000  00000000  0006f212  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000034b4  00000000  00000000  000b8d50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200046b0 	.word	0x200046b0
  400004:	004020d1 	.word	0x004020d1
  400008:	004020cd 	.word	0x004020cd
  40000c:	004020cd 	.word	0x004020cd
  400010:	004020cd 	.word	0x004020cd
  400014:	004020cd 	.word	0x004020cd
  400018:	004020cd 	.word	0x004020cd
	...
  40002c:	004023a5 	.word	0x004023a5
  400030:	004020cd 	.word	0x004020cd
  400034:	00000000 	.word	0x00000000
  400038:	00402421 	.word	0x00402421
  40003c:	0040245d 	.word	0x0040245d
  400040:	004020cd 	.word	0x004020cd
  400044:	004020cd 	.word	0x004020cd
  400048:	004020cd 	.word	0x004020cd
  40004c:	004020cd 	.word	0x004020cd
  400050:	004020cd 	.word	0x004020cd
  400054:	004020cd 	.word	0x004020cd
  400058:	004020cd 	.word	0x004020cd
  40005c:	004020cd 	.word	0x004020cd
  400060:	00401005 	.word	0x00401005
  400064:	00401015 	.word	0x00401015
  400068:	004020cd 	.word	0x004020cd
  40006c:	00401d11 	.word	0x00401d11
  400070:	00401d25 	.word	0x00401d25
  400074:	00401d39 	.word	0x00401d39
  400078:	004020cd 	.word	0x004020cd
  40007c:	004020cd 	.word	0x004020cd
  400080:	004020cd 	.word	0x004020cd
  400084:	004020cd 	.word	0x004020cd
  400088:	004020cd 	.word	0x004020cd
  40008c:	00400e25 	.word	0x00400e25
  400090:	00400e35 	.word	0x00400e35
  400094:	00400119 	.word	0x00400119
  400098:	004020cd 	.word	0x004020cd
  40009c:	004020cd 	.word	0x004020cd
  4000a0:	004020cd 	.word	0x004020cd
  4000a4:	004020cd 	.word	0x004020cd
  4000a8:	004020cd 	.word	0x004020cd
  4000ac:	004020cd 	.word	0x004020cd
  4000b0:	004020cd 	.word	0x004020cd
  4000b4:	004020cd 	.word	0x004020cd
  4000b8:	004020cd 	.word	0x004020cd
  4000bc:	004020cd 	.word	0x004020cd
  4000c0:	004020cd 	.word	0x004020cd

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	20000998 	.word	0x20000998
  4000e0:	00000000 	.word	0x00000000
  4000e4:	0040cbe8 	.word	0x0040cbe8

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	0040cbe8 	.word	0x0040cbe8
  40010c:	2000099c 	.word	0x2000099c
  400110:	0040cbe8 	.word	0x0040cbe8
  400114:	00000000 	.word	0x00000000

00400118 <SPI_Handler>:
struct ili9225_opt_t g_ili9225_display_opt;
/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  400118:	b508      	push	{r3, lr}
	ili9225_spi_handler();
  40011a:	4b01      	ldr	r3, [pc, #4]	; (400120 <SPI_Handler+0x8>)
  40011c:	4798      	blx	r3
  40011e:	bd08      	pop	{r3, pc}
  400120:	004014cd 	.word	0x004014cd

00400124 <config_lcd>:
}

void config_lcd(void){
  400124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  400126:	4d19      	ldr	r5, [pc, #100]	; (40018c <config_lcd+0x68>)
  400128:	23b0      	movs	r3, #176	; 0xb0
  40012a:	602b      	str	r3, [r5, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  40012c:	23dc      	movs	r3, #220	; 0xdc
  40012e:	606b      	str	r3, [r5, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  400130:	2400      	movs	r4, #0
  400132:	60ac      	str	r4, [r5, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  400134:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  400138:	60eb      	str	r3, [r5, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  40013a:	4b15      	ldr	r3, [pc, #84]	; (400190 <config_lcd+0x6c>)
  40013c:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  40013e:	4628      	mov	r0, r5
  400140:	4b14      	ldr	r3, [pc, #80]	; (400194 <config_lcd+0x70>)
  400142:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  400144:	2008      	movs	r0, #8
  400146:	4b14      	ldr	r3, [pc, #80]	; (400198 <config_lcd+0x74>)
  400148:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  40014a:	4b14      	ldr	r3, [pc, #80]	; (40019c <config_lcd+0x78>)
  40014c:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
  40014e:	f64f 70ff 	movw	r0, #65535	; 0xffff
  400152:	4b13      	ldr	r3, [pc, #76]	; (4001a0 <config_lcd+0x7c>)
  400154:	4798      	blx	r3
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
		xQueueAcel[i] = xQueueCreate(1, sizeof(float));
  400156:	4d13      	ldr	r5, [pc, #76]	; (4001a4 <config_lcd+0x80>)
  400158:	4f13      	ldr	r7, [pc, #76]	; (4001a8 <config_lcd+0x84>)
		if (xQueueAcel[i] == NULL){
			LED_On(LED2_GPIO);
			while(1);
		}
		xQueueGyro[i] = xQueueCreate(1, sizeof(float));
  40015a:	4e14      	ldr	r6, [pc, #80]	; (4001ac <config_lcd+0x88>)
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
		xQueueAcel[i] = xQueueCreate(1, sizeof(float));
  40015c:	2001      	movs	r0, #1
  40015e:	2104      	movs	r1, #4
  400160:	2200      	movs	r2, #0
  400162:	47a8      	blx	r5
  400164:	51e0      	str	r0, [r4, r7]
		if (xQueueAcel[i] == NULL){
  400166:	b918      	cbnz	r0, 400170 <config_lcd+0x4c>
			LED_On(LED2_GPIO);
  400168:	2019      	movs	r0, #25
  40016a:	4b11      	ldr	r3, [pc, #68]	; (4001b0 <config_lcd+0x8c>)
  40016c:	4798      	blx	r3
  40016e:	e7fe      	b.n	40016e <config_lcd+0x4a>
			while(1);
		}
		xQueueGyro[i] = xQueueCreate(1, sizeof(float));
  400170:	2001      	movs	r0, #1
  400172:	2104      	movs	r1, #4
  400174:	2200      	movs	r2, #0
  400176:	47a8      	blx	r5
  400178:	51a0      	str	r0, [r4, r6]
		if (xQueueGyro[i] == NULL){
  40017a:	b918      	cbnz	r0, 400184 <config_lcd+0x60>
			LED_On(LED2_GPIO);
  40017c:	2019      	movs	r0, #25
  40017e:	4b0c      	ldr	r3, [pc, #48]	; (4001b0 <config_lcd+0x8c>)
  400180:	4798      	blx	r3
  400182:	e7fe      	b.n	400182 <config_lcd+0x5e>
  400184:	3404      	adds	r4, #4
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  400186:	2c0c      	cmp	r4, #12
  400188:	d1e8      	bne.n	40015c <config_lcd+0x38>
		if (xQueueGyro[i] == NULL){
			LED_On(LED2_GPIO);
			while(1);
		}
	}
}
  40018a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40018c:	20003e48 	.word	0x20003e48
  400190:	00401341 	.word	0x00401341
  400194:	0040157d 	.word	0x0040157d
  400198:	004012e5 	.word	0x004012e5
  40019c:	004014e5 	.word	0x004014e5
  4001a0:	00401745 	.word	0x00401745
  4001a4:	004027cd 	.word	0x004027cd
  4001a8:	20003e3c 	.word	0x20003e3c
  4001ac:	20003e30 	.word	0x20003e30
  4001b0:	004012a5 	.word	0x004012a5

004001b4 <LCDTask>:

void LCDTask(void *pvParameters){
  4001b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4001b8:	b095      	sub	sp, #84	; 0x54
	float lcd_gyro[3];
	char lcd_buf[40];
	uint8_t i = 0;
	signed portBASE_TYPE statusQueue;
	
	ili9225_set_foreground_color(COLOR_BLACK);
  4001ba:	2000      	movs	r0, #0
  4001bc:	4b3d      	ldr	r3, [pc, #244]	; (4002b4 <LCDTask+0x100>)
  4001be:	4798      	blx	r3
	ili9225_draw_string(5,10, (uint8_t *)"IMU FreeRTOS");
  4001c0:	2005      	movs	r0, #5
  4001c2:	210a      	movs	r1, #10
  4001c4:	4a3c      	ldr	r2, [pc, #240]	; (4002b8 <LCDTask+0x104>)
  4001c6:	4b3d      	ldr	r3, [pc, #244]	; (4002bc <LCDTask+0x108>)
  4001c8:	4798      	blx	r3
	for (;;){
		vTaskDelay(TASK_DELAY);
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
		for (i = 0; i < NUM_AXIS; i++){
			statusQueue = xQueueReceive(xQueueAcel[i], &(lcd_acel[i]),QUEUE_WAIT);
  4001ca:	f8df 9118 	ldr.w	r9, [pc, #280]	; 4002e4 <LCDTask+0x130>
  4001ce:	4f3c      	ldr	r7, [pc, #240]	; (4002c0 <LCDTask+0x10c>)
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  4001d0:	f8df 8114 	ldr.w	r8, [pc, #276]	; 4002e8 <LCDTask+0x134>
	
	ili9225_set_foreground_color(COLOR_BLACK);
	ili9225_draw_string(5,10, (uint8_t *)"IMU FreeRTOS");
	
	for (;;){
		vTaskDelay(TASK_DELAY);
  4001d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  4001d8:	4b3a      	ldr	r3, [pc, #232]	; (4002c4 <LCDTask+0x110>)
  4001da:	4798      	blx	r3
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
  4001dc:	2400      	movs	r4, #0
  4001de:	9411      	str	r4, [sp, #68]	; 0x44
  4001e0:	9412      	str	r4, [sp, #72]	; 0x48
  4001e2:	9413      	str	r4, [sp, #76]	; 0x4c
		for (i = 0; i < NUM_AXIS; i++){
			statusQueue = xQueueReceive(xQueueAcel[i], &(lcd_acel[i]),QUEUE_WAIT);
  4001e4:	f859 0004 	ldr.w	r0, [r9, r4]
  4001e8:	a911      	add	r1, sp, #68	; 0x44
  4001ea:	4421      	add	r1, r4
  4001ec:	f04f 32ff 	mov.w	r2, #4294967295
  4001f0:	2300      	movs	r3, #0
  4001f2:	47b8      	blx	r7
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  4001f4:	2801      	cmp	r0, #1
  4001f6:	d001      	beq.n	4001fc <LCDTask+0x48>
  4001f8:	2000      	movs	r0, #0
  4001fa:	47c0      	blx	r8
  4001fc:	3404      	adds	r4, #4
	
	for (;;){
		vTaskDelay(TASK_DELAY);
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
		for (i = 0; i < NUM_AXIS; i++){
  4001fe:	2c0c      	cmp	r4, #12
  400200:	d1f0      	bne.n	4001e4 <LCDTask+0x30>
			statusQueue = xQueueReceive(xQueueAcel[i], &(lcd_acel[i]),QUEUE_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
  400202:	2400      	movs	r4, #0
  400204:	940e      	str	r4, [sp, #56]	; 0x38
  400206:	940f      	str	r4, [sp, #60]	; 0x3c
  400208:	9410      	str	r4, [sp, #64]	; 0x40
		for (i = 0; i < NUM_AXIS; i++){
			statusQueue = xQueueReceive(xQueueGyro[i], &(lcd_gyro[i]),QUEUE_WAIT);
  40020a:	4d2f      	ldr	r5, [pc, #188]	; (4002c8 <LCDTask+0x114>)
  40020c:	5928      	ldr	r0, [r5, r4]
  40020e:	a90e      	add	r1, sp, #56	; 0x38
  400210:	4421      	add	r1, r4
  400212:	f04f 32ff 	mov.w	r2, #4294967295
  400216:	2300      	movs	r3, #0
  400218:	47b8      	blx	r7
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  40021a:	2801      	cmp	r0, #1
  40021c:	d001      	beq.n	400222 <LCDTask+0x6e>
  40021e:	2000      	movs	r0, #0
  400220:	47c0      	blx	r8
  400222:	3404      	adds	r4, #4
			statusQueue = xQueueReceive(xQueueAcel[i], &(lcd_acel[i]),QUEUE_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  400224:	2c0c      	cmp	r4, #12
  400226:	d1f1      	bne.n	40020c <LCDTask+0x58>
			statusQueue = xQueueReceive(xQueueGyro[i], &(lcd_gyro[i]),QUEUE_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		ili9225_set_foreground_color(COLOR_WHITE);
  400228:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40022c:	4c21      	ldr	r4, [pc, #132]	; (4002b4 <LCDTask+0x100>)
  40022e:	47a0      	blx	r4
		ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  400230:	2000      	movs	r0, #0
  400232:	211e      	movs	r1, #30
  400234:	22b0      	movs	r2, #176	; 0xb0
  400236:	23dc      	movs	r3, #220	; 0xdc
  400238:	4d24      	ldr	r5, [pc, #144]	; (4002cc <LCDTask+0x118>)
  40023a:	47a8      	blx	r5
		
		ili9225_set_foreground_color(COLOR_BLACK);
  40023c:	2000      	movs	r0, #0
  40023e:	47a0      	blx	r4
		sprintf(lcd_buf, "Acel:\nX= %0.3f\nY= %0.3f\nZ= %0.3f", lcd_acel[0], lcd_acel[1], lcd_acel[2]);
  400240:	4e23      	ldr	r6, [pc, #140]	; (4002d0 <LCDTask+0x11c>)
  400242:	9811      	ldr	r0, [sp, #68]	; 0x44
  400244:	47b0      	blx	r6
  400246:	4604      	mov	r4, r0
  400248:	460d      	mov	r5, r1
  40024a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40024c:	47b0      	blx	r6
  40024e:	e9cd 0100 	strd	r0, r1, [sp]
  400252:	9813      	ldr	r0, [sp, #76]	; 0x4c
  400254:	47b0      	blx	r6
  400256:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40025a:	a804      	add	r0, sp, #16
  40025c:	491d      	ldr	r1, [pc, #116]	; (4002d4 <LCDTask+0x120>)
  40025e:	4622      	mov	r2, r4
  400260:	462b      	mov	r3, r5
  400262:	f8df b088 	ldr.w	fp, [pc, #136]	; 4002ec <LCDTask+0x138>
  400266:	47d8      	blx	fp
		ili9225_draw_string(5,30, lcd_buf);
  400268:	2005      	movs	r0, #5
  40026a:	211e      	movs	r1, #30
  40026c:	aa04      	add	r2, sp, #16
  40026e:	f8df a04c 	ldr.w	sl, [pc, #76]	; 4002bc <LCDTask+0x108>
  400272:	47d0      	blx	sl
		sprintf(lcd_buf, "Gyro:\nX= %0.3f\nY= %0.3f\nZ= %0.3f", lcd_gyro[0], lcd_gyro[1], lcd_gyro[2]);
  400274:	980e      	ldr	r0, [sp, #56]	; 0x38
  400276:	47b0      	blx	r6
  400278:	4604      	mov	r4, r0
  40027a:	460d      	mov	r5, r1
  40027c:	980f      	ldr	r0, [sp, #60]	; 0x3c
  40027e:	47b0      	blx	r6
  400280:	e9cd 0100 	strd	r0, r1, [sp]
  400284:	9810      	ldr	r0, [sp, #64]	; 0x40
  400286:	47b0      	blx	r6
  400288:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40028c:	a804      	add	r0, sp, #16
  40028e:	4912      	ldr	r1, [pc, #72]	; (4002d8 <LCDTask+0x124>)
  400290:	4622      	mov	r2, r4
  400292:	462b      	mov	r3, r5
  400294:	47d8      	blx	fp
		ili9225_draw_string(5,110, lcd_buf);
  400296:	2005      	movs	r0, #5
  400298:	216e      	movs	r1, #110	; 0x6e
  40029a:	aa04      	add	r2, sp, #16
  40029c:	47d0      	blx	sl
		sprintf(lcd_buf,"%u bytes Free", (uint32_t)xPortGetFreeHeapSize());
  40029e:	4b0f      	ldr	r3, [pc, #60]	; (4002dc <LCDTask+0x128>)
  4002a0:	4798      	blx	r3
  4002a2:	4602      	mov	r2, r0
  4002a4:	a804      	add	r0, sp, #16
  4002a6:	490e      	ldr	r1, [pc, #56]	; (4002e0 <LCDTask+0x12c>)
  4002a8:	47d8      	blx	fp
		ili9225_draw_string(5,190, lcd_buf);
  4002aa:	2005      	movs	r0, #5
  4002ac:	21be      	movs	r1, #190	; 0xbe
  4002ae:	aa04      	add	r2, sp, #16
  4002b0:	47d0      	blx	sl
	}
  4002b2:	e78f      	b.n	4001d4 <LCDTask+0x20>
  4002b4:	00401509 	.word	0x00401509
  4002b8:	0040c044 	.word	0x0040c044
  4002bc:	00401869 	.word	0x00401869
  4002c0:	00402a35 	.word	0x00402a35
  4002c4:	00403195 	.word	0x00403195
  4002c8:	20003e30 	.word	0x20003e30
  4002cc:	004017b1 	.word	0x004017b1
  4002d0:	00404229 	.word	0x00404229
  4002d4:	0040c054 	.word	0x0040c054
  4002d8:	0040c078 	.word	0x0040c078
  4002dc:	0040262d 	.word	0x0040262d
  4002e0:	0040c09c 	.word	0x0040c09c
  4002e4:	20003e3c 	.word	0x20003e3c
  4002e8:	00402e3d 	.word	0x00402e3d
  4002ec:	00404fc1 	.word	0x00404fc1

004002f0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4002f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4002f2:	b083      	sub	sp, #12
  4002f4:	4605      	mov	r5, r0
  4002f6:	460c      	mov	r4, r1
	uint32_t val = 0;
  4002f8:	2300      	movs	r3, #0
  4002fa:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4002fc:	4b18      	ldr	r3, [pc, #96]	; (400360 <usart_serial_getchar+0x70>)
  4002fe:	4298      	cmp	r0, r3
  400300:	d107      	bne.n	400312 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400302:	461f      	mov	r7, r3
  400304:	4e17      	ldr	r6, [pc, #92]	; (400364 <usart_serial_getchar+0x74>)
  400306:	4638      	mov	r0, r7
  400308:	4621      	mov	r1, r4
  40030a:	47b0      	blx	r6
  40030c:	2800      	cmp	r0, #0
  40030e:	d1fa      	bne.n	400306 <usart_serial_getchar+0x16>
  400310:	e017      	b.n	400342 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400312:	4b15      	ldr	r3, [pc, #84]	; (400368 <usart_serial_getchar+0x78>)
  400314:	4298      	cmp	r0, r3
  400316:	d107      	bne.n	400328 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400318:	461e      	mov	r6, r3
  40031a:	4d12      	ldr	r5, [pc, #72]	; (400364 <usart_serial_getchar+0x74>)
  40031c:	4630      	mov	r0, r6
  40031e:	4621      	mov	r1, r4
  400320:	47a8      	blx	r5
  400322:	2800      	cmp	r0, #0
  400324:	d1fa      	bne.n	40031c <usart_serial_getchar+0x2c>
  400326:	e018      	b.n	40035a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400328:	4b10      	ldr	r3, [pc, #64]	; (40036c <usart_serial_getchar+0x7c>)
  40032a:	4298      	cmp	r0, r3
  40032c:	d109      	bne.n	400342 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  40032e:	461e      	mov	r6, r3
  400330:	4d0f      	ldr	r5, [pc, #60]	; (400370 <usart_serial_getchar+0x80>)
  400332:	4630      	mov	r0, r6
  400334:	a901      	add	r1, sp, #4
  400336:	47a8      	blx	r5
  400338:	2800      	cmp	r0, #0
  40033a:	d1fa      	bne.n	400332 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  40033c:	9b01      	ldr	r3, [sp, #4]
  40033e:	7023      	strb	r3, [r4, #0]
  400340:	e00b      	b.n	40035a <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400342:	4b0c      	ldr	r3, [pc, #48]	; (400374 <usart_serial_getchar+0x84>)
  400344:	429d      	cmp	r5, r3
  400346:	d108      	bne.n	40035a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400348:	461e      	mov	r6, r3
  40034a:	4d09      	ldr	r5, [pc, #36]	; (400370 <usart_serial_getchar+0x80>)
  40034c:	4630      	mov	r0, r6
  40034e:	a901      	add	r1, sp, #4
  400350:	47a8      	blx	r5
  400352:	2800      	cmp	r0, #0
  400354:	d1fa      	bne.n	40034c <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400356:	9b01      	ldr	r3, [sp, #4]
  400358:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40035a:	b003      	add	sp, #12
  40035c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40035e:	bf00      	nop
  400360:	400e0600 	.word	0x400e0600
  400364:	0040208d 	.word	0x0040208d
  400368:	400e0800 	.word	0x400e0800
  40036c:	40024000 	.word	0x40024000
  400370:	004020b5 	.word	0x004020b5
  400374:	40028000 	.word	0x40028000

00400378 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400378:	b570      	push	{r4, r5, r6, lr}
  40037a:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40037c:	4b1a      	ldr	r3, [pc, #104]	; (4003e8 <usart_serial_putchar+0x70>)
  40037e:	4298      	cmp	r0, r3
  400380:	d107      	bne.n	400392 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400382:	461e      	mov	r6, r3
  400384:	4d19      	ldr	r5, [pc, #100]	; (4003ec <usart_serial_putchar+0x74>)
  400386:	4630      	mov	r0, r6
  400388:	4621      	mov	r1, r4
  40038a:	47a8      	blx	r5
  40038c:	2800      	cmp	r0, #0
  40038e:	d1fa      	bne.n	400386 <usart_serial_putchar+0xe>
  400390:	e020      	b.n	4003d4 <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400392:	4b17      	ldr	r3, [pc, #92]	; (4003f0 <usart_serial_putchar+0x78>)
  400394:	4298      	cmp	r0, r3
  400396:	d107      	bne.n	4003a8 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  400398:	461e      	mov	r6, r3
  40039a:	4d14      	ldr	r5, [pc, #80]	; (4003ec <usart_serial_putchar+0x74>)
  40039c:	4630      	mov	r0, r6
  40039e:	4621      	mov	r1, r4
  4003a0:	47a8      	blx	r5
  4003a2:	2800      	cmp	r0, #0
  4003a4:	d1fa      	bne.n	40039c <usart_serial_putchar+0x24>
  4003a6:	e017      	b.n	4003d8 <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4003a8:	4b12      	ldr	r3, [pc, #72]	; (4003f4 <usart_serial_putchar+0x7c>)
  4003aa:	4298      	cmp	r0, r3
  4003ac:	d107      	bne.n	4003be <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  4003ae:	461e      	mov	r6, r3
  4003b0:	4d11      	ldr	r5, [pc, #68]	; (4003f8 <usart_serial_putchar+0x80>)
  4003b2:	4630      	mov	r0, r6
  4003b4:	4621      	mov	r1, r4
  4003b6:	47a8      	blx	r5
  4003b8:	2800      	cmp	r0, #0
  4003ba:	d1fa      	bne.n	4003b2 <usart_serial_putchar+0x3a>
  4003bc:	e00e      	b.n	4003dc <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4003be:	4b0f      	ldr	r3, [pc, #60]	; (4003fc <usart_serial_putchar+0x84>)
  4003c0:	4298      	cmp	r0, r3
  4003c2:	d10d      	bne.n	4003e0 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  4003c4:	461e      	mov	r6, r3
  4003c6:	4d0c      	ldr	r5, [pc, #48]	; (4003f8 <usart_serial_putchar+0x80>)
  4003c8:	4630      	mov	r0, r6
  4003ca:	4621      	mov	r1, r4
  4003cc:	47a8      	blx	r5
  4003ce:	2800      	cmp	r0, #0
  4003d0:	d1fa      	bne.n	4003c8 <usart_serial_putchar+0x50>
  4003d2:	e007      	b.n	4003e4 <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  4003d4:	2001      	movs	r0, #1
  4003d6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  4003d8:	2001      	movs	r0, #1
  4003da:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  4003dc:	2001      	movs	r0, #1
  4003de:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4003e0:	2000      	movs	r0, #0
  4003e2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  4003e4:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  4003e6:	bd70      	pop	{r4, r5, r6, pc}
  4003e8:	400e0600 	.word	0x400e0600
  4003ec:	0040207d 	.word	0x0040207d
  4003f0:	400e0800 	.word	0x400e0800
  4003f4:	40024000 	.word	0x40024000
  4003f8:	004020a1 	.word	0x004020a1
  4003fc:	40028000 	.word	0x40028000

00400400 <printf_mux>:
#include <asf.h>
#include <stdarg.h>

xSemaphoreHandle xMux;

void printf_mux( const char * format, ... ){
  400400:	b40f      	push	{r0, r1, r2, r3}
  400402:	b5f0      	push	{r4, r5, r6, r7, lr}
  400404:	b083      	sub	sp, #12
  400406:	ac08      	add	r4, sp, #32
  400408:	f854 6b04 	ldr.w	r6, [r4], #4
	xSemaphoreTake(xMux, 1000/portTICK_RATE_MS);
  40040c:	4d0d      	ldr	r5, [pc, #52]	; (400444 <printf_mux+0x44>)
  40040e:	6828      	ldr	r0, [r5, #0]
  400410:	2100      	movs	r1, #0
  400412:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400416:	460b      	mov	r3, r1
  400418:	4f0b      	ldr	r7, [pc, #44]	; (400448 <printf_mux+0x48>)
  40041a:	47b8      	blx	r7
	va_list(args);
	va_start(args, format);
  40041c:	9401      	str	r4, [sp, #4]
	vprintf(format, args);
  40041e:	4630      	mov	r0, r6
  400420:	4621      	mov	r1, r4
  400422:	4b0a      	ldr	r3, [pc, #40]	; (40044c <printf_mux+0x4c>)
  400424:	4798      	blx	r3
	printf("\n");
  400426:	480a      	ldr	r0, [pc, #40]	; (400450 <printf_mux+0x50>)
  400428:	4b0a      	ldr	r3, [pc, #40]	; (400454 <printf_mux+0x54>)
  40042a:	4798      	blx	r3
	va_end(args);
	xSemaphoreGive(xMux);
  40042c:	6828      	ldr	r0, [r5, #0]
  40042e:	2100      	movs	r1, #0
  400430:	460a      	mov	r2, r1
  400432:	460b      	mov	r3, r1
  400434:	4c08      	ldr	r4, [pc, #32]	; (400458 <printf_mux+0x58>)
  400436:	47a0      	blx	r4
}
  400438:	b003      	add	sp, #12
  40043a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40043e:	b004      	add	sp, #16
  400440:	4770      	bx	lr
  400442:	bf00      	nop
  400444:	20003e58 	.word	0x20003e58
  400448:	00402a35 	.word	0x00402a35
  40044c:	00407311 	.word	0x00407311
  400450:	0040c884 	.word	0x0040c884
  400454:	00404ca1 	.word	0x00404ca1
  400458:	00402825 	.word	0x00402825

0040045c <configure_console>:

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  40045c:	b530      	push	{r4, r5, lr}
  40045e:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400460:	2008      	movs	r0, #8
  400462:	4d17      	ldr	r5, [pc, #92]	; (4004c0 <configure_console+0x64>)
  400464:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400466:	4c17      	ldr	r4, [pc, #92]	; (4004c4 <configure_console+0x68>)
  400468:	4b17      	ldr	r3, [pc, #92]	; (4004c8 <configure_console+0x6c>)
  40046a:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40046c:	4a17      	ldr	r2, [pc, #92]	; (4004cc <configure_console+0x70>)
  40046e:	4b18      	ldr	r3, [pc, #96]	; (4004d0 <configure_console+0x74>)
  400470:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400472:	4a18      	ldr	r2, [pc, #96]	; (4004d4 <configure_console+0x78>)
  400474:	4b18      	ldr	r3, [pc, #96]	; (4004d8 <configure_console+0x7c>)
  400476:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400478:	4b18      	ldr	r3, [pc, #96]	; (4004dc <configure_console+0x80>)
  40047a:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  40047c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400480:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400482:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400486:	9303      	str	r3, [sp, #12]
  400488:	2008      	movs	r0, #8
  40048a:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40048c:	4620      	mov	r0, r4
  40048e:	a901      	add	r1, sp, #4
  400490:	4b13      	ldr	r3, [pc, #76]	; (4004e0 <configure_console+0x84>)
  400492:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400494:	4d13      	ldr	r5, [pc, #76]	; (4004e4 <configure_console+0x88>)
  400496:	682b      	ldr	r3, [r5, #0]
  400498:	6898      	ldr	r0, [r3, #8]
  40049a:	2100      	movs	r1, #0
  40049c:	4c12      	ldr	r4, [pc, #72]	; (4004e8 <configure_console+0x8c>)
  40049e:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4004a0:	682b      	ldr	r3, [r5, #0]
  4004a2:	6858      	ldr	r0, [r3, #4]
  4004a4:	2100      	movs	r1, #0
  4004a6:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	xMux = xSemaphoreCreateMutex();
  4004a8:	2001      	movs	r0, #1
  4004aa:	4b10      	ldr	r3, [pc, #64]	; (4004ec <configure_console+0x90>)
  4004ac:	4798      	blx	r3
  4004ae:	4b10      	ldr	r3, [pc, #64]	; (4004f0 <configure_console+0x94>)
  4004b0:	6018      	str	r0, [r3, #0]
	xSemaphoreGive(xMux);
  4004b2:	2100      	movs	r1, #0
  4004b4:	460a      	mov	r2, r1
  4004b6:	460b      	mov	r3, r1
  4004b8:	4c0e      	ldr	r4, [pc, #56]	; (4004f4 <configure_console+0x98>)
  4004ba:	47a0      	blx	r4
  4004bc:	b005      	add	sp, #20
  4004be:	bd30      	pop	{r4, r5, pc}
  4004c0:	00401e35 	.word	0x00401e35
  4004c4:	400e0600 	.word	0x400e0600
  4004c8:	20003e64 	.word	0x20003e64
  4004cc:	00400379 	.word	0x00400379
  4004d0:	20003e60 	.word	0x20003e60
  4004d4:	004002f1 	.word	0x004002f1
  4004d8:	20003e5c 	.word	0x20003e5c
  4004dc:	02dc6c00 	.word	0x02dc6c00
  4004e0:	0040202d 	.word	0x0040202d
  4004e4:	20000520 	.word	0x20000520
  4004e8:	00404eb1 	.word	0x00404eb1
  4004ec:	00402941 	.word	0x00402941
  4004f0:	20003e58 	.word	0x20003e58
  4004f4:	00402825 	.word	0x00402825

004004f8 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004f8:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004fa:	480e      	ldr	r0, [pc, #56]	; (400534 <sysclk_init+0x3c>)
  4004fc:	4b0e      	ldr	r3, [pc, #56]	; (400538 <sysclk_init+0x40>)
  4004fe:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400500:	2000      	movs	r0, #0
  400502:	213e      	movs	r1, #62	; 0x3e
  400504:	4b0d      	ldr	r3, [pc, #52]	; (40053c <sysclk_init+0x44>)
  400506:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400508:	4c0d      	ldr	r4, [pc, #52]	; (400540 <sysclk_init+0x48>)
  40050a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40050c:	2800      	cmp	r0, #0
  40050e:	d0fc      	beq.n	40050a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400510:	4b0c      	ldr	r3, [pc, #48]	; (400544 <sysclk_init+0x4c>)
  400512:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400514:	4a0c      	ldr	r2, [pc, #48]	; (400548 <sysclk_init+0x50>)
  400516:	4b0d      	ldr	r3, [pc, #52]	; (40054c <sysclk_init+0x54>)
  400518:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40051a:	4c0d      	ldr	r4, [pc, #52]	; (400550 <sysclk_init+0x58>)
  40051c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40051e:	2800      	cmp	r0, #0
  400520:	d0fc      	beq.n	40051c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400522:	2010      	movs	r0, #16
  400524:	4b0b      	ldr	r3, [pc, #44]	; (400554 <sysclk_init+0x5c>)
  400526:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400528:	4b0b      	ldr	r3, [pc, #44]	; (400558 <sysclk_init+0x60>)
  40052a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40052c:	4801      	ldr	r0, [pc, #4]	; (400534 <sysclk_init+0x3c>)
  40052e:	4b02      	ldr	r3, [pc, #8]	; (400538 <sysclk_init+0x40>)
  400530:	4798      	blx	r3
  400532:	bd10      	pop	{r4, pc}
  400534:	02dc6c00 	.word	0x02dc6c00
  400538:	200000a1 	.word	0x200000a1
  40053c:	00401db1 	.word	0x00401db1
  400540:	00401e05 	.word	0x00401e05
  400544:	00401e15 	.word	0x00401e15
  400548:	20073f01 	.word	0x20073f01
  40054c:	400e0400 	.word	0x400e0400
  400550:	00401e25 	.word	0x00401e25
  400554:	00401d4d 	.word	0x00401d4d
  400558:	00402181 	.word	0x00402181

0040055c <get_pdc_peripheral_details>:
 * peripheral that has the start address specified by peripheral_to_find.
 */
portBASE_TYPE get_pdc_peripheral_details(
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
  40055c:	b430      	push	{r4, r5}
	size_t x;

	for (x = 0; x < array_size; x++) {
  40055e:	460d      	mov	r5, r1
  400560:	b169      	cbz	r1, 40057e <get_pdc_peripheral_details+0x22>
		if (peripheral_array[x].peripheral_base_address ==
  400562:	6803      	ldr	r3, [r0, #0]
  400564:	4293      	cmp	r3, r2
  400566:	d00c      	beq.n	400582 <get_pdc_peripheral_details+0x26>
  400568:	4603      	mov	r3, r0
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
  40056a:	2000      	movs	r0, #0
  40056c:	e003      	b.n	400576 <get_pdc_peripheral_details+0x1a>
		if (peripheral_array[x].peripheral_base_address ==
  40056e:	f853 4f10 	ldr.w	r4, [r3, #16]!
  400572:	4294      	cmp	r4, r2
  400574:	d006      	beq.n	400584 <get_pdc_peripheral_details+0x28>
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
  400576:	3001      	adds	r0, #1
  400578:	42a8      	cmp	r0, r5
  40057a:	d1f8      	bne.n	40056e <get_pdc_peripheral_details+0x12>
  40057c:	e002      	b.n	400584 <get_pdc_peripheral_details+0x28>
  40057e:	2000      	movs	r0, #0
  400580:	e000      	b.n	400584 <get_pdc_peripheral_details+0x28>
  400582:	2000      	movs	r0, #0
			break;
		}
	}

	return x;
}
  400584:	bc30      	pop	{r4, r5}
  400586:	4770      	bx	lr

00400588 <check_requested_operating_mode>:
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  400588:	2a00      	cmp	r2, #0
  40058a:	dd0e      	ble.n	4005aa <check_requested_operating_mode+0x22>
			index_position++) {
		if (requested_operation_mode ==
  40058c:	780b      	ldrb	r3, [r1, #0]
  40058e:	4283      	cmp	r3, r0
  400590:	d00d      	beq.n	4005ae <check_requested_operating_mode+0x26>
  400592:	460b      	mov	r3, r1
  400594:	3901      	subs	r1, #1
  400596:	4411      	add	r1, r2
  400598:	e003      	b.n	4005a2 <check_requested_operating_mode+0x1a>
  40059a:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  40059e:	4282      	cmp	r2, r0
  4005a0:	d007      	beq.n	4005b2 <check_requested_operating_mode+0x2a>
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  4005a2:	428b      	cmp	r3, r1
  4005a4:	d1f9      	bne.n	40059a <check_requested_operating_mode+0x12>
bool check_requested_operating_mode(
		const enum peripheral_operation_mode requested_operation_mode,
		const enum peripheral_operation_mode valid_operating_modes[],
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
  4005a6:	2000      	movs	r0, #0
  4005a8:	4770      	bx	lr
  4005aa:	2000      	movs	r0, #0
  4005ac:	4770      	bx	lr

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
		if (requested_operation_mode ==
				valid_operating_modes[index_position]) {
			return_value = true;
  4005ae:	2001      	movs	r0, #1
  4005b0:	4770      	bx	lr
  4005b2:	2001      	movs	r0, #1
			break;
		}
	}

	return return_value;
}
  4005b4:	4770      	bx	lr
  4005b6:	bf00      	nop

004005b8 <create_peripheral_control_semaphores>:
 * with the bits set in the options_flags value.
 */
void create_peripheral_control_semaphores(const uint8_t options_flags,
		freertos_dma_event_control_t *tx_dma_control,
		freertos_dma_event_control_t *rx_dma_control)
{
  4005b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4005ba:	4606      	mov	r6, r0
  4005bc:	460d      	mov	r5, r1
  4005be:	4614      	mov	r4, r2
	/* If the tx driver is to be thread aware then create an access control
	mutex.  An Rx access mutex is not created in this function as half duplex
	peripherals need only use a single access mutex, and the Tx mutex is used
	for the purpose.  Full duplex peripherals have extra configuration steps
	that are performed separately. */
	if ((options_flags & USE_TX_ACCESS_MUTEX) != 0) {
  4005c0:	f010 0f01 	tst.w	r0, #1
  4005c4:	d008      	beq.n	4005d8 <create_peripheral_control_semaphores+0x20>
		tx_dma_control->peripheral_access_mutex = xSemaphoreCreateMutex();
  4005c6:	2001      	movs	r0, #1
  4005c8:	4b21      	ldr	r3, [pc, #132]	; (400650 <create_peripheral_control_semaphores+0x98>)
  4005ca:	4798      	blx	r3
  4005cc:	6068      	str	r0, [r5, #4]
		configASSERT(tx_dma_control->peripheral_access_mutex);
  4005ce:	b918      	cbnz	r0, 4005d8 <create_peripheral_control_semaphores+0x20>
  4005d0:	4b20      	ldr	r3, [pc, #128]	; (400654 <create_peripheral_control_semaphores+0x9c>)
  4005d2:	4798      	blx	r3
  4005d4:	bf00      	nop
  4005d6:	e7fd      	b.n	4005d4 <create_peripheral_control_semaphores+0x1c>
	}

	/* If the transmit function is only going to return once the transmit is
	complete then create an internal notification semaphore. */
	if ((options_flags & WAIT_TX_COMPLETE) != 0) {
  4005d8:	f016 0f04 	tst.w	r6, #4
  4005dc:	d017      	beq.n	40060e <create_peripheral_control_semaphores+0x56>
		vSemaphoreCreateBinary(
  4005de:	2001      	movs	r0, #1
  4005e0:	2100      	movs	r1, #0
  4005e2:	2203      	movs	r2, #3
  4005e4:	4b1c      	ldr	r3, [pc, #112]	; (400658 <create_peripheral_control_semaphores+0xa0>)
  4005e6:	4798      	blx	r3
  4005e8:	6028      	str	r0, [r5, #0]
  4005ea:	b130      	cbz	r0, 4005fa <create_peripheral_control_semaphores+0x42>
  4005ec:	2100      	movs	r1, #0
  4005ee:	460a      	mov	r2, r1
  4005f0:	460b      	mov	r3, r1
  4005f2:	4f1a      	ldr	r7, [pc, #104]	; (40065c <create_peripheral_control_semaphores+0xa4>)
  4005f4:	47b8      	blx	r7
				tx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  4005f6:	6828      	ldr	r0, [r5, #0]
  4005f8:	b918      	cbnz	r0, 400602 <create_peripheral_control_semaphores+0x4a>
  4005fa:	4b16      	ldr	r3, [pc, #88]	; (400654 <create_peripheral_control_semaphores+0x9c>)
  4005fc:	4798      	blx	r3
  4005fe:	bf00      	nop
  400600:	e7fd      	b.n	4005fe <create_peripheral_control_semaphores+0x46>
				tx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created). */
		xSemaphoreTake(
  400602:	2100      	movs	r1, #0
  400604:	460a      	mov	r2, r1
  400606:	460b      	mov	r3, r1
  400608:	4d15      	ldr	r5, [pc, #84]	; (400660 <create_peripheral_control_semaphores+0xa8>)
  40060a:	47a8      	blx	r5
  40060c:	e001      	b.n	400612 <create_peripheral_control_semaphores+0x5a>
				tx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		tx_dma_control->transaction_complete_notification_semaphore = NULL;
  40060e:	2300      	movs	r3, #0
  400610:	602b      	str	r3, [r5, #0]
	}

	/* If the receive function is only going to return once the receive
	is complete then create an internal notification semaphore. */
	if (((options_flags & WAIT_RX_COMPLETE) != 0) &&
  400612:	f016 0f08 	tst.w	r6, #8
  400616:	d018      	beq.n	40064a <create_peripheral_control_semaphores+0x92>
  400618:	b1bc      	cbz	r4, 40064a <create_peripheral_control_semaphores+0x92>
			(rx_dma_control != NULL)) {
		vSemaphoreCreateBinary(
  40061a:	2001      	movs	r0, #1
  40061c:	2100      	movs	r1, #0
  40061e:	2203      	movs	r2, #3
  400620:	4b0d      	ldr	r3, [pc, #52]	; (400658 <create_peripheral_control_semaphores+0xa0>)
  400622:	4798      	blx	r3
  400624:	6020      	str	r0, [r4, #0]
  400626:	b130      	cbz	r0, 400636 <create_peripheral_control_semaphores+0x7e>
  400628:	2100      	movs	r1, #0
  40062a:	460a      	mov	r2, r1
  40062c:	460b      	mov	r3, r1
  40062e:	4d0b      	ldr	r5, [pc, #44]	; (40065c <create_peripheral_control_semaphores+0xa4>)
  400630:	47a8      	blx	r5
				rx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  400632:	6820      	ldr	r0, [r4, #0]
  400634:	b918      	cbnz	r0, 40063e <create_peripheral_control_semaphores+0x86>
  400636:	4b07      	ldr	r3, [pc, #28]	; (400654 <create_peripheral_control_semaphores+0x9c>)
  400638:	4798      	blx	r3
  40063a:	bf00      	nop
  40063c:	e7fd      	b.n	40063a <create_peripheral_control_semaphores+0x82>
				rx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created. */
		xSemaphoreTake(
  40063e:	2100      	movs	r1, #0
  400640:	460a      	mov	r2, r1
  400642:	460b      	mov	r3, r1
  400644:	4c06      	ldr	r4, [pc, #24]	; (400660 <create_peripheral_control_semaphores+0xa8>)
  400646:	47a0      	blx	r4
  400648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				rx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		rx_dma_control->transaction_complete_notification_semaphore = NULL;
  40064a:	2300      	movs	r3, #0
  40064c:	6023      	str	r3, [r4, #0]
  40064e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400650:	00402941 	.word	0x00402941
  400654:	004023d5 	.word	0x004023d5
  400658:	004027cd 	.word	0x004027cd
  40065c:	00402825 	.word	0x00402825
  400660:	00402a35 	.word	0x00402a35

00400664 <configure_interrupt_controller>:
 * Configure the NVIC to enable, and set the priority of, the interrupt
 * specified by peripheral_irq.
 */
void configure_interrupt_controller(const enum IRQn peripheral_irq,
		uint32_t interrupt_priority)
{
  400664:	b510      	push	{r4, lr}
	configASSERT(interrupt_priority <=
  400666:	290f      	cmp	r1, #15
  400668:	d903      	bls.n	400672 <configure_interrupt_controller+0xe>
  40066a:	4b15      	ldr	r3, [pc, #84]	; (4006c0 <configure_interrupt_controller+0x5c>)
  40066c:	4798      	blx	r3
  40066e:	bf00      	nop
  400670:	e7fd      	b.n	40066e <configure_interrupt_controller+0xa>
            configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
	configASSERT(interrupt_priority >=
  400672:	2909      	cmp	r1, #9
  400674:	d803      	bhi.n	40067e <configure_interrupt_controller+0x1a>
  400676:	4b12      	ldr	r3, [pc, #72]	; (4006c0 <configure_interrupt_controller+0x5c>)
  400678:	4798      	blx	r3
  40067a:	bf00      	nop
  40067c:	e7fd      	b.n	40067a <configure_interrupt_controller+0x16>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40067e:	b2c2      	uxtb	r2, r0
  400680:	f002 031f 	and.w	r3, r2, #31
  400684:	2401      	movs	r4, #1
  400686:	409c      	lsls	r4, r3
  400688:	0943      	lsrs	r3, r0, #5
  40068a:	009b      	lsls	r3, r3, #2
  40068c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  400690:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  400694:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  400698:	2800      	cmp	r0, #0
  40069a:	da06      	bge.n	4006aa <configure_interrupt_controller+0x46>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40069c:	f002 000f 	and.w	r0, r2, #15
  4006a0:	0109      	lsls	r1, r1, #4
  4006a2:	b2c9      	uxtb	r1, r1
  4006a4:	4a07      	ldr	r2, [pc, #28]	; (4006c4 <configure_interrupt_controller+0x60>)
  4006a6:	5411      	strb	r1, [r2, r0]
  4006a8:	e007      	b.n	4006ba <configure_interrupt_controller+0x56>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4006aa:	010a      	lsls	r2, r1, #4
  4006ac:	b2d2      	uxtb	r2, r2
  4006ae:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
  4006b2:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
  4006b6:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4006ba:	601c      	str	r4, [r3, #0]
  4006bc:	bd10      	pop	{r4, pc}
  4006be:	bf00      	nop
  4006c0:	004023d5 	.word	0x004023d5
  4006c4:	e000ed14 	.word	0xe000ed14

004006c8 <freertos_obtain_peripheral_access_mutex>:
 * did not become available within max_block_time_ticks tick periods.
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
  4006c8:	b530      	push	{r4, r5, lr}
  4006ca:	b083      	sub	sp, #12
  4006cc:	4604      	mov	r4, r0
  4006ce:	460d      	mov	r5, r1
	status_code_t return_value = STATUS_OK;
	xTimeOutType time_out_definition;

	if (dma_event_control->peripheral_access_mutex != NULL) {
  4006d0:	6843      	ldr	r3, [r0, #4]
  4006d2:	b193      	cbz	r3, 4006fa <freertos_obtain_peripheral_access_mutex+0x32>
		/* Remember the time on entry. */
		vTaskSetTimeOutState(&time_out_definition);
  4006d4:	4668      	mov	r0, sp
  4006d6:	4b0d      	ldr	r3, [pc, #52]	; (40070c <freertos_obtain_peripheral_access_mutex+0x44>)
  4006d8:	4798      	blx	r3

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
  4006da:	6860      	ldr	r0, [r4, #4]
  4006dc:	2100      	movs	r1, #0
  4006de:	682a      	ldr	r2, [r5, #0]
  4006e0:	460b      	mov	r3, r1
  4006e2:	4c0b      	ldr	r4, [pc, #44]	; (400710 <freertos_obtain_peripheral_access_mutex+0x48>)
  4006e4:	47a0      	blx	r4
  4006e6:	b150      	cbz	r0, 4006fe <freertos_obtain_peripheral_access_mutex+0x36>
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
		} else {
			/* Adjust the time out value in case the task had to block to
			wait for the semaphore. */
			if (xTaskCheckForTimeOut(&time_out_definition,
  4006e8:	4668      	mov	r0, sp
  4006ea:	4629      	mov	r1, r5
  4006ec:	4b09      	ldr	r3, [pc, #36]	; (400714 <freertos_obtain_peripheral_access_mutex+0x4c>)
  4006ee:	4798      	blx	r3
  4006f0:	2801      	cmp	r0, #1
  4006f2:	d106      	bne.n	400702 <freertos_obtain_peripheral_access_mutex+0x3a>
					max_block_time_ticks) == pdTRUE) {
				*max_block_time_ticks = 0;
  4006f4:	2000      	movs	r0, #0
  4006f6:	6028      	str	r0, [r5, #0]
  4006f8:	e004      	b.n	400704 <freertos_obtain_peripheral_access_mutex+0x3c>
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
	status_code_t return_value = STATUS_OK;
  4006fa:	2000      	movs	r0, #0
  4006fc:	e002      	b.n	400704 <freertos_obtain_peripheral_access_mutex+0x3c>
		vTaskSetTimeOutState(&time_out_definition);

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
  4006fe:	20fd      	movs	r0, #253	; 0xfd
  400700:	e000      	b.n	400704 <freertos_obtain_peripheral_access_mutex+0x3c>
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
	status_code_t return_value = STATUS_OK;
  400702:	2000      	movs	r0, #0
			}
		}
	}

	return return_value;
}
  400704:	b240      	sxtb	r0, r0
  400706:	b003      	add	sp, #12
  400708:	bd30      	pop	{r4, r5, pc}
  40070a:	bf00      	nop
  40070c:	0040343d 	.word	0x0040343d
  400710:	00402a35 	.word	0x00402a35
  400714:	00403465 	.word	0x00403465

00400718 <freertos_start_pdc_transfer>:
 */
void freertos_start_pdc_transfer(
		freertos_dma_event_control_t *dma_event_control,
		const uint8_t *data, size_t len, void *pdc_base_address,
		xSemaphoreHandle notification_semaphore, bool is_transmitting)
{
  400718:	b5f0      	push	{r4, r5, r6, r7, lr}
  40071a:	b083      	sub	sp, #12
  40071c:	460e      	mov	r6, r1
  40071e:	4615      	mov	r5, r2
  400720:	461c      	mov	r4, r3
  400722:	9b08      	ldr	r3, [sp, #32]
	/* Remember which semaphore is to be used to indicate the end of
	transmission.  If notification_semaphore is NULL then either no
	semaphore is being used, or the driver is using an internal notification
	semaphore because it is configured to wait until the transmit has
	completed before returning. */
	if (notification_semaphore != NULL) {
  400724:	b113      	cbz	r3, 40072c <freertos_start_pdc_transfer+0x14>
		dma_event_control->transaction_complete_notification_semaphore =
  400726:	6003      	str	r3, [r0, #0]
				notification_semaphore;
	}

	/* Ensure the notification semaphore starts in the expected state in case
	the previous PDC transfer didn't complete for any reason. */
	if (dma_event_control->transaction_complete_notification_semaphore !=
  400728:	4618      	mov	r0, r3
  40072a:	e001      	b.n	400730 <freertos_start_pdc_transfer+0x18>
  40072c:	6800      	ldr	r0, [r0, #0]
  40072e:	b120      	cbz	r0, 40073a <freertos_start_pdc_transfer+0x22>
			NULL) {
		xSemaphoreTake(
  400730:	2100      	movs	r1, #0
  400732:	460a      	mov	r2, r1
  400734:	460b      	mov	r3, r1
  400736:	4f13      	ldr	r7, [pc, #76]	; (400784 <freertos_start_pdc_transfer+0x6c>)
  400738:	47b8      	blx	r7
				dma_event_control->transaction_complete_notification_semaphore,
				0);
	}

	/* Configure the PDC to transmit or receive parameters. */
	pdc_packet.ul_addr = (uint32_t) data;
  40073a:	9600      	str	r6, [sp, #0]
	pdc_packet.ul_size = (uint32_t) len;
  40073c:	9501      	str	r5, [sp, #4]

	if (is_transmitting == true) {
  40073e:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
  400742:	b17b      	cbz	r3, 400764 <freertos_start_pdc_transfer+0x4c>
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
  400744:	4620      	mov	r0, r4
  400746:	f44f 7100 	mov.w	r1, #512	; 0x200
  40074a:	4b0f      	ldr	r3, [pc, #60]	; (400788 <freertos_start_pdc_transfer+0x70>)
  40074c:	4798      	blx	r3
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
  40074e:	4620      	mov	r0, r4
  400750:	4669      	mov	r1, sp
  400752:	2200      	movs	r2, #0
  400754:	4b0d      	ldr	r3, [pc, #52]	; (40078c <freertos_start_pdc_transfer+0x74>)
  400756:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
  400758:	4620      	mov	r0, r4
  40075a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40075e:	4b0c      	ldr	r3, [pc, #48]	; (400790 <freertos_start_pdc_transfer+0x78>)
  400760:	4798      	blx	r3
  400762:	e00c      	b.n	40077e <freertos_start_pdc_transfer+0x66>
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
  400764:	4620      	mov	r0, r4
  400766:	2102      	movs	r1, #2
  400768:	4b07      	ldr	r3, [pc, #28]	; (400788 <freertos_start_pdc_transfer+0x70>)
  40076a:	4798      	blx	r3
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
  40076c:	4620      	mov	r0, r4
  40076e:	4669      	mov	r1, sp
  400770:	2200      	movs	r2, #0
  400772:	4b08      	ldr	r3, [pc, #32]	; (400794 <freertos_start_pdc_transfer+0x7c>)
  400774:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
  400776:	4620      	mov	r0, r4
  400778:	2101      	movs	r1, #1
  40077a:	4b05      	ldr	r3, [pc, #20]	; (400790 <freertos_start_pdc_transfer+0x78>)
  40077c:	4798      	blx	r3
	}
}
  40077e:	b003      	add	sp, #12
  400780:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400782:	bf00      	nop
  400784:	00402a35 	.word	0x00402a35
  400788:	00401959 	.word	0x00401959
  40078c:	0040191d 	.word	0x0040191d
  400790:	0040194d 	.word	0x0040194d
  400794:	00401935 	.word	0x00401935

00400798 <freertos_optionally_wait_transfer_completion>:
 */
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
  400798:	b510      	push	{r4, lr}
	status_code_t return_value = STATUS_OK;

	if (notification_semaphore == NULL) {
  40079a:	b949      	cbnz	r1, 4007b0 <freertos_optionally_wait_transfer_completion+0x18>
		if (dma_event_control->transaction_complete_notification_semaphore !=
  40079c:	6800      	ldr	r0, [r0, #0]
  40079e:	b148      	cbz	r0, 4007b4 <freertos_optionally_wait_transfer_completion+0x1c>
				NULL) {
			/* Wait until notified by the ISR that transmission is
			complete. */
			if (xSemaphoreTake(dma_event_control->
  4007a0:	460b      	mov	r3, r1
  4007a2:	4c06      	ldr	r4, [pc, #24]	; (4007bc <freertos_optionally_wait_transfer_completion+0x24>)
  4007a4:	47a0      	blx	r4
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
	status_code_t return_value = STATUS_OK;
  4007a6:	2801      	cmp	r0, #1
  4007a8:	bf14      	ite	ne
  4007aa:	20fd      	movne	r0, #253	; 0xfd
  4007ac:	2000      	moveq	r0, #0
  4007ae:	e002      	b.n	4007b6 <freertos_optionally_wait_transfer_completion+0x1e>
  4007b0:	2000      	movs	r0, #0
  4007b2:	e000      	b.n	4007b6 <freertos_optionally_wait_transfer_completion+0x1e>
  4007b4:	2000      	movs	r0, #0
			}
		}
	}

	return return_value;
}
  4007b6:	b240      	sxtb	r0, r0
  4007b8:	bd10      	pop	{r4, pc}
  4007ba:	bf00      	nop
  4007bc:	00402a35 	.word	0x00402a35

004007c0 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  4007c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4007c4:	b082      	sub	sp, #8
  4007c6:	4606      	mov	r6, r0
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  4007c8:	2300      	movs	r3, #0
  4007ca:	9301      	str	r3, [sp, #4]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  4007cc:	0103      	lsls	r3, r0, #4
  4007ce:	4a6e      	ldr	r2, [pc, #440]	; (400988 <local_twi_handler+0x1c8>)
  4007d0:	58d5      	ldr	r5, [r2, r3]

	twi_status = twi_get_interrupt_status(twi_port);
  4007d2:	4628      	mov	r0, r5
  4007d4:	4b6d      	ldr	r3, [pc, #436]	; (40098c <local_twi_handler+0x1cc>)
  4007d6:	4798      	blx	r3
  4007d8:	4607      	mov	r7, r0
	twi_status &= twi_get_interrupt_mask(twi_port);
  4007da:	4628      	mov	r0, r5
  4007dc:	4b6c      	ldr	r3, [pc, #432]	; (400990 <local_twi_handler+0x1d0>)
  4007de:	4798      	blx	r3
  4007e0:	4007      	ands	r7, r0

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  4007e2:	f417 5f00 	tst.w	r7, #8192	; 0x2000
  4007e6:	d049      	beq.n	40087c <local_twi_handler+0xbc>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  4007e8:	4b67      	ldr	r3, [pc, #412]	; (400988 <local_twi_handler+0x1c8>)
  4007ea:	eb03 1306 	add.w	r3, r3, r6, lsl #4
  4007ee:	6858      	ldr	r0, [r3, #4]
  4007f0:	f44f 7100 	mov.w	r1, #512	; 0x200
  4007f4:	4b67      	ldr	r3, [pc, #412]	; (400994 <local_twi_handler+0x1d4>)
  4007f6:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  4007f8:	4628      	mov	r0, r5
  4007fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4007fe:	4b66      	ldr	r3, [pc, #408]	; (400998 <local_twi_handler+0x1d8>)
  400800:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  400802:	2400      	movs	r4, #0

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  400804:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXRDY) {
  400806:	f013 0f04 	tst.w	r3, #4
  40080a:	d104      	bne.n	400816 <local_twi_handler+0x56>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40080c:	3401      	adds	r4, #1
  40080e:	f1b4 3fff 	cmp.w	r4, #4294967295
  400812:	d1f7      	bne.n	400804 <local_twi_handler+0x44>
  400814:	e002      	b.n	40081c <local_twi_handler+0x5c>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  400816:	f04f 0800 	mov.w	r8, #0
  40081a:	e001      	b.n	400820 <local_twi_handler+0x60>
			if (status & TWI_SR_TXRDY) {
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				transfer_timeout = true;
  40081c:	f04f 0801 	mov.w	r8, #1
				break;
			}
		}
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  400820:	2302      	movs	r3, #2
  400822:	602b      	str	r3, [r5, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  400824:	4b5d      	ldr	r3, [pc, #372]	; (40099c <local_twi_handler+0x1dc>)
  400826:	f853 2036 	ldr.w	r2, [r3, r6, lsl #3]
  40082a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40082e:	685b      	ldr	r3, [r3, #4]
  400830:	4413      	add	r3, r2
  400832:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  400836:	636b      	str	r3, [r5, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  400838:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXCOMP) {
  40083a:	f013 0f01 	tst.w	r3, #1
  40083e:	d105      	bne.n	40084c <local_twi_handler+0x8c>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400840:	3401      	adds	r4, #1
  400842:	f1b4 3fff 	cmp.w	r4, #4294967295
  400846:	d1f7      	bne.n	400838 <local_twi_handler+0x78>
				transfer_timeout = true;
  400848:	f04f 0801 	mov.w	r8, #1
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  40084c:	4b54      	ldr	r3, [pc, #336]	; (4009a0 <local_twi_handler+0x1e0>)
  40084e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  400852:	6858      	ldr	r0, [r3, #4]
  400854:	b128      	cbz	r0, 400862 <local_twi_handler+0xa2>
			xSemaphoreGiveFromISR(
  400856:	2100      	movs	r1, #0
  400858:	aa01      	add	r2, sp, #4
  40085a:	460b      	mov	r3, r1
  40085c:	f8df c144 	ldr.w	ip, [pc, #324]	; 4009a4 <local_twi_handler+0x1e4>
  400860:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  400862:	f1b4 3fff 	cmp.w	r4, #4294967295
  400866:	d00b      	beq.n	400880 <local_twi_handler+0xc0>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  400868:	4b4d      	ldr	r3, [pc, #308]	; (4009a0 <local_twi_handler+0x1e0>)
  40086a:	f853 0036 	ldr.w	r0, [r3, r6, lsl #3]
  40086e:	b138      	cbz	r0, 400880 <local_twi_handler+0xc0>
				xSemaphoreGiveFromISR(
  400870:	2100      	movs	r1, #0
  400872:	aa01      	add	r2, sp, #4
  400874:	460b      	mov	r3, r1
  400876:	4c4b      	ldr	r4, [pc, #300]	; (4009a4 <local_twi_handler+0x1e4>)
  400878:	47a0      	blx	r4
  40087a:	e001      	b.n	400880 <local_twi_handler+0xc0>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  40087c:	f04f 0800 	mov.w	r8, #0
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  400880:	f417 5f80 	tst.w	r7, #4096	; 0x1000
  400884:	d052      	beq.n	40092c <local_twi_handler+0x16c>
		uint32_t timeout_counter = 0;
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  400886:	4b40      	ldr	r3, [pc, #256]	; (400988 <local_twi_handler+0x1c8>)
  400888:	eb03 1306 	add.w	r3, r3, r6, lsl #4
  40088c:	6858      	ldr	r0, [r3, #4]
  40088e:	2102      	movs	r1, #2
  400890:	4b40      	ldr	r3, [pc, #256]	; (400994 <local_twi_handler+0x1d4>)
  400892:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  400894:	4628      	mov	r0, r5
  400896:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40089a:	4b3f      	ldr	r3, [pc, #252]	; (400998 <local_twi_handler+0x1d8>)
  40089c:	4798      	blx	r3
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
		uint32_t timeout_counter = 0;
  40089e:	2400      	movs	r4, #0

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  4008a0:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
  4008a2:	f013 0f02 	tst.w	r3, #2
  4008a6:	d103      	bne.n	4008b0 <local_twi_handler+0xf0>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4008a8:	3401      	adds	r4, #1
  4008aa:	f1b4 3fff 	cmp.w	r4, #4294967295
  4008ae:	d1f7      	bne.n	4008a0 <local_twi_handler+0xe0>
				break;
			}
		}
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  4008b0:	2302      	movs	r3, #2
  4008b2:	602b      	str	r3, [r5, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  4008b4:	4b39      	ldr	r3, [pc, #228]	; (40099c <local_twi_handler+0x1dc>)
  4008b6:	f853 1036 	ldr.w	r1, [r3, r6, lsl #3]
  4008ba:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  4008be:	685a      	ldr	r2, [r3, #4]
  4008c0:	6b28      	ldr	r0, [r5, #48]	; 0x30
  4008c2:	188b      	adds	r3, r1, r2
  4008c4:	f803 0c02 	strb.w	r0, [r3, #-2]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  4008c8:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
  4008ca:	f013 0f02 	tst.w	r3, #2
  4008ce:	d104      	bne.n	4008da <local_twi_handler+0x11a>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4008d0:	3401      	adds	r4, #1
  4008d2:	f1b4 3fff 	cmp.w	r4, #4294967295
  4008d6:	d1f7      	bne.n	4008c8 <local_twi_handler+0x108>
  4008d8:	e011      	b.n	4008fe <local_twi_handler+0x13e>
				break;
			}
		}

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  4008da:	f1b4 3fff 	cmp.w	r4, #4294967295
  4008de:	d00e      	beq.n	4008fe <local_twi_handler+0x13e>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  4008e0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4008e2:	440a      	add	r2, r1
  4008e4:	f802 3c01 	strb.w	r3, [r2, #-1]
			timeout_counter = 0;
  4008e8:	2400      	movs	r4, #0
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  4008ea:	6a2b      	ldr	r3, [r5, #32]
				if (status & TWI_SR_TXCOMP) {
  4008ec:	f013 0f01 	tst.w	r3, #1
  4008f0:	d105      	bne.n	4008fe <local_twi_handler+0x13e>
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4008f2:	3401      	adds	r4, #1
  4008f4:	f1b4 3fff 	cmp.w	r4, #4294967295
  4008f8:	d1f7      	bne.n	4008ea <local_twi_handler+0x12a>
					transfer_timeout = true;
  4008fa:	f04f 0801 	mov.w	r8, #1
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4008fe:	4b28      	ldr	r3, [pc, #160]	; (4009a0 <local_twi_handler+0x1e0>)
  400900:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  400904:	6858      	ldr	r0, [r3, #4]
  400906:	b128      	cbz	r0, 400914 <local_twi_handler+0x154>
			xSemaphoreGiveFromISR(
  400908:	2100      	movs	r1, #0
  40090a:	aa01      	add	r2, sp, #4
  40090c:	460b      	mov	r3, r1
  40090e:	f8df c094 	ldr.w	ip, [pc, #148]	; 4009a4 <local_twi_handler+0x1e4>
  400912:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  400914:	f1b4 3fff 	cmp.w	r4, #4294967295
  400918:	d008      	beq.n	40092c <local_twi_handler+0x16c>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  40091a:	4b23      	ldr	r3, [pc, #140]	; (4009a8 <local_twi_handler+0x1e8>)
  40091c:	f853 0036 	ldr.w	r0, [r3, r6, lsl #3]
  400920:	b120      	cbz	r0, 40092c <local_twi_handler+0x16c>
				xSemaphoreGiveFromISR(
  400922:	2100      	movs	r1, #0
  400924:	aa01      	add	r2, sp, #4
  400926:	460b      	mov	r3, r1
  400928:	4c1e      	ldr	r4, [pc, #120]	; (4009a4 <local_twi_handler+0x1e4>)
  40092a:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  40092c:	f417 7f50 	tst.w	r7, #832	; 0x340
  400930:	d102      	bne.n	400938 <local_twi_handler+0x178>
  400932:	f1b8 0f00 	cmp.w	r8, #0
  400936:	d01f      	beq.n	400978 <local_twi_handler+0x1b8>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  400938:	4b13      	ldr	r3, [pc, #76]	; (400988 <local_twi_handler+0x1c8>)
  40093a:	eb03 1306 	add.w	r3, r3, r6, lsl #4
  40093e:	6858      	ldr	r0, [r3, #4]
  400940:	f240 2102 	movw	r1, #514	; 0x202
  400944:	4b13      	ldr	r3, [pc, #76]	; (400994 <local_twi_handler+0x1d4>)
  400946:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  400948:	f417 7f80 	tst.w	r7, #256	; 0x100
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  40094c:	bf04      	itt	eq
  40094e:	2302      	moveq	r3, #2
  400950:	602b      	streq	r3, [r5, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  400952:	4628      	mov	r0, r5
  400954:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400958:	4c0f      	ldr	r4, [pc, #60]	; (400998 <local_twi_handler+0x1d8>)
  40095a:	47a0      	blx	r4
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  40095c:	4628      	mov	r0, r5
  40095e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400962:	47a0      	blx	r4

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  400964:	4b0e      	ldr	r3, [pc, #56]	; (4009a0 <local_twi_handler+0x1e0>)
  400966:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
  40096a:	6870      	ldr	r0, [r6, #4]
  40096c:	b120      	cbz	r0, 400978 <local_twi_handler+0x1b8>
			xSemaphoreGiveFromISR(
  40096e:	2100      	movs	r1, #0
  400970:	aa01      	add	r2, sp, #4
  400972:	460b      	mov	r3, r1
  400974:	4c0b      	ldr	r4, [pc, #44]	; (4009a4 <local_twi_handler+0x1e4>)
  400976:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  400978:	9b01      	ldr	r3, [sp, #4]
  40097a:	b10b      	cbz	r3, 400980 <local_twi_handler+0x1c0>
  40097c:	4b0b      	ldr	r3, [pc, #44]	; (4009ac <local_twi_handler+0x1ec>)
  40097e:	4798      	blx	r3
}
  400980:	b002      	add	sp, #8
  400982:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400986:	bf00      	nop
  400988:	0040c0ac 	.word	0x0040c0ac
  40098c:	00402015 	.word	0x00402015
  400990:	00402019 	.word	0x00402019
  400994:	00401959 	.word	0x00401959
  400998:	0040200d 	.word	0x0040200d
  40099c:	200009bc 	.word	0x200009bc
  4009a0:	200009c4 	.word	0x200009c4
  4009a4:	004029a5 	.word	0x004029a5
  4009a8:	200009b4 	.word	0x200009b4
  4009ac:	004023c5 	.word	0x004023c5

004009b0 <freertos_twi_master_init>:
 *     be used with FreeRTOS TWI read and write functions is returned.  If
 *     the initialisation fails then NULL is returned.
 */
freertos_twi_if freertos_twi_master_init(Twi *p_twi,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  4009b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4009b4:	b083      	sub	sp, #12
  4009b6:	4605      	mov	r5, r0
  4009b8:	460e      	mov	r6, r1
	portBASE_TYPE twi_index;
	bool is_valid_operating_mode;
	freertos_twi_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {TWI_I2C_MASTER};
  4009ba:	af02      	add	r7, sp, #8
  4009bc:	2303      	movs	r3, #3
  4009be:	f807 3d04 	strb.w	r3, [r7, #-4]!

	/* Find the index into the all_twi_definitions array that holds details of
	the p_twi peripheral. */
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  4009c2:	4831      	ldr	r0, [pc, #196]	; (400a88 <freertos_twi_master_init+0xd8>)
  4009c4:	2101      	movs	r1, #1
  4009c6:	462a      	mov	r2, r5
  4009c8:	4b30      	ldr	r3, [pc, #192]	; (400a8c <freertos_twi_master_init+0xdc>)
  4009ca:	4798      	blx	r3
  4009cc:	4604      	mov	r4, r0
			(void *) p_twi);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  4009ce:	7b30      	ldrb	r0, [r6, #12]
  4009d0:	4639      	mov	r1, r7
  4009d2:	2201      	movs	r2, #1
  4009d4:	4b2e      	ldr	r3, [pc, #184]	; (400a90 <freertos_twi_master_init+0xe0>)
  4009d6:	4798      	blx	r3
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_twi pointer was used, and a valid
	operating mode was requested. */
	if ((twi_index < MAX_TWIS) && (is_valid_operating_mode == true)) {
  4009d8:	2c00      	cmp	r4, #0
  4009da:	dc4d      	bgt.n	400a78 <freertos_twi_master_init+0xc8>
  4009dc:	2800      	cmp	r0, #0
  4009de:	d04d      	beq.n	400a7c <freertos_twi_master_init+0xcc>
		/* This function must be called exactly once per supported twi.  Check
		it has not been called	before. */
		configASSERT(memcmp((void *)&(tx_dma_control[twi_index]),
  4009e0:	4b2c      	ldr	r3, [pc, #176]	; (400a94 <freertos_twi_master_init+0xe4>)
  4009e2:	eb03 09c4 	add.w	r9, r3, r4, lsl #3
  4009e6:	4648      	mov	r0, r9
  4009e8:	492b      	ldr	r1, [pc, #172]	; (400a98 <freertos_twi_master_init+0xe8>)
  4009ea:	2208      	movs	r2, #8
  4009ec:	4b2b      	ldr	r3, [pc, #172]	; (400a9c <freertos_twi_master_init+0xec>)
  4009ee:	4798      	blx	r3
  4009f0:	b118      	cbz	r0, 4009fa <freertos_twi_master_init+0x4a>
  4009f2:	4b2b      	ldr	r3, [pc, #172]	; (400aa0 <freertos_twi_master_init+0xf0>)
  4009f4:	4798      	blx	r3
  4009f6:	bf00      	nop
  4009f8:	e7fd      	b.n	4009f6 <freertos_twi_master_init+0x46>
				&null_dma_control,
				sizeof(null_dma_control)) == 0);
		configASSERT(memcmp((void *)&(rx_dma_control[twi_index]),
  4009fa:	4b2a      	ldr	r3, [pc, #168]	; (400aa4 <freertos_twi_master_init+0xf4>)
  4009fc:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
  400a00:	4640      	mov	r0, r8
  400a02:	4925      	ldr	r1, [pc, #148]	; (400a98 <freertos_twi_master_init+0xe8>)
  400a04:	2208      	movs	r2, #8
  400a06:	4b25      	ldr	r3, [pc, #148]	; (400a9c <freertos_twi_master_init+0xec>)
  400a08:	4798      	blx	r3
  400a0a:	b118      	cbz	r0, 400a14 <freertos_twi_master_init+0x64>
  400a0c:	4b24      	ldr	r3, [pc, #144]	; (400aa0 <freertos_twi_master_init+0xf0>)
  400a0e:	4798      	blx	r3
  400a10:	bf00      	nop
  400a12:	e7fd      	b.n	400a10 <freertos_twi_master_init+0x60>
		uint32_t temp = (uint32_t)(all_twi_definitions[twi_index].peripheral_base_address - 0x600);
		Flexcom *p_flexcom = (Flexcom *)temp;
		flexcom_enable(p_flexcom);
		flexcom_set_opmode(p_flexcom, FLEXCOM_TWI);
#else
		pmc_enable_periph_clk(
  400a14:	f8df a070 	ldr.w	sl, [pc, #112]	; 400a88 <freertos_twi_master_init+0xd8>
  400a18:	0127      	lsls	r7, r4, #4
  400a1a:	eb0a 0b07 	add.w	fp, sl, r7
  400a1e:	f8db 0008 	ldr.w	r0, [fp, #8]
  400a22:	4b21      	ldr	r3, [pc, #132]	; (400aa8 <freertos_twi_master_init+0xf8>)
  400a24:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_id);
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
  400a26:	f8db 0004 	ldr.w	r0, [fp, #4]
  400a2a:	f240 2102 	movw	r1, #514	; 0x202
  400a2e:	4b1f      	ldr	r3, [pc, #124]	; (400aac <freertos_twi_master_init+0xfc>)
  400a30:	4798      	blx	r3
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  400a32:	f85a 7007 	ldr.w	r7, [sl, r7]
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
  400a36:	4638      	mov	r0, r7
  400a38:	f04f 31ff 	mov.w	r1, #4294967295
  400a3c:	4b1c      	ldr	r3, [pc, #112]	; (400ab0 <freertos_twi_master_init+0x100>)
  400a3e:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
  400a40:	4638      	mov	r0, r7
  400a42:	4b1c      	ldr	r3, [pc, #112]	; (400ab4 <freertos_twi_master_init+0x104>)
  400a44:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
  400a46:	7b33      	ldrb	r3, [r6, #12]
  400a48:	2b03      	cmp	r3, #3
  400a4a:	d102      	bne.n	400a52 <freertos_twi_master_init+0xa2>
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
  400a4c:	4638      	mov	r0, r7
  400a4e:	4b1a      	ldr	r3, [pc, #104]	; (400ab8 <freertos_twi_master_init+0x108>)
  400a50:	4798      	blx	r3
		}

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is half duplex so only a single access
		mutex is required. */
		create_peripheral_control_semaphores(
  400a52:	7b70      	ldrb	r0, [r6, #13]
  400a54:	4649      	mov	r1, r9
  400a56:	4642      	mov	r2, r8
  400a58:	4b18      	ldr	r3, [pc, #96]	; (400abc <freertos_twi_master_init+0x10c>)
  400a5a:	4798      	blx	r3
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
  400a5c:	4638      	mov	r0, r7
  400a5e:	f44f 7150 	mov.w	r1, #832	; 0x340
  400a62:	4b17      	ldr	r3, [pc, #92]	; (400ac0 <freertos_twi_master_init+0x110>)
  400a64:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Configure and enable the TWI interrupt in the interrupt controller. */
		configure_interrupt_controller(
  400a66:	4b08      	ldr	r3, [pc, #32]	; (400a88 <freertos_twi_master_init+0xd8>)
  400a68:	eb03 1404 	add.w	r4, r3, r4, lsl #4
  400a6c:	f994 000c 	ldrsb.w	r0, [r4, #12]
  400a70:	68b1      	ldr	r1, [r6, #8]
  400a72:	4b14      	ldr	r3, [pc, #80]	; (400ac4 <freertos_twi_master_init+0x114>)
  400a74:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		return_value = (freertos_twi_if) p_twi;
  400a76:	e002      	b.n	400a7e <freertos_twi_master_init+0xce>
	} else {
		return_value = NULL;
  400a78:	2500      	movs	r5, #0
  400a7a:	e000      	b.n	400a7e <freertos_twi_master_init+0xce>
  400a7c:	2500      	movs	r5, #0
	}

	return return_value;
}
  400a7e:	4628      	mov	r0, r5
  400a80:	b003      	add	sp, #12
  400a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400a86:	bf00      	nop
  400a88:	0040c0ac 	.word	0x0040c0ac
  400a8c:	0040055d 	.word	0x0040055d
  400a90:	00400589 	.word	0x00400589
  400a94:	200009c4 	.word	0x200009c4
  400a98:	0040c0bc 	.word	0x0040c0bc
  400a9c:	00404cc9 	.word	0x00404cc9
  400aa0:	004023d5 	.word	0x004023d5
  400aa4:	200009b4 	.word	0x200009b4
  400aa8:	00401e35 	.word	0x00401e35
  400aac:	00401959 	.word	0x00401959
  400ab0:	0040200d 	.word	0x0040200d
  400ab4:	00402025 	.word	0x00402025
  400ab8:	00401fb5 	.word	0x00401fb5
  400abc:	004005b9 	.word	0x004005b9
  400ac0:	00402009 	.word	0x00402009
  400ac4:	00400665 	.word	0x00400665

00400ac8 <freertos_twi_write_packet_async>:
 *     the PDC was successfully configured to perform the TWI write operation.
 */
status_code_t freertos_twi_write_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  400ac8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400acc:	b085      	sub	sp, #20
  400ace:	4604      	mov	r4, r0
  400ad0:	460e      	mov	r6, r1
  400ad2:	9203      	str	r2, [sp, #12]
  400ad4:	461f      	mov	r7, r3
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;

	twi_base = (Twi *) p_twi;
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  400ad6:	4851      	ldr	r0, [pc, #324]	; (400c1c <freertos_twi_write_packet_async+0x154>)
  400ad8:	2101      	movs	r1, #1
  400ada:	4622      	mov	r2, r4
  400adc:	4d50      	ldr	r5, [pc, #320]	; (400c20 <freertos_twi_write_packet_async+0x158>)
  400ade:	47a8      	blx	r5
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  400ae0:	1e05      	subs	r5, r0, #0
  400ae2:	f300 8092 	bgt.w	400c0a <freertos_twi_write_packet_async+0x142>
  400ae6:	68f3      	ldr	r3, [r6, #12]
  400ae8:	2b00      	cmp	r3, #0
  400aea:	f000 8090 	beq.w	400c0e <freertos_twi_write_packet_async+0x146>
		return_value = freertos_obtain_peripheral_access_mutex(
  400aee:	4b4d      	ldr	r3, [pc, #308]	; (400c24 <freertos_twi_write_packet_async+0x15c>)
  400af0:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
  400af4:	4640      	mov	r0, r8
  400af6:	a903      	add	r1, sp, #12
  400af8:	4b4b      	ldr	r3, [pc, #300]	; (400c28 <freertos_twi_write_packet_async+0x160>)
  400afa:	4798      	blx	r3
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  400afc:	4681      	mov	r9, r0
  400afe:	2800      	cmp	r0, #0
  400b00:	f040 8087 	bne.w	400c12 <freertos_twi_write_packet_async+0x14a>
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
  400b04:	2300      	movs	r3, #0
  400b06:	6063      	str	r3, [r4, #4]
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400b08:	7c32      	ldrb	r2, [r6, #16]
  400b0a:	0412      	lsls	r2, r2, #16
  400b0c:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  400b10:	6873      	ldr	r3, [r6, #4]
  400b12:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  400b14:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400b18:	4313      	orrs	r3, r2
  400b1a:	6063      	str	r3, [r4, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length > 0) {
  400b1c:	6872      	ldr	r2, [r6, #4]
  400b1e:	b15a      	cbz	r2, 400b38 <freertos_twi_write_packet_async+0x70>
				internal_address = p_packet->addr[0];
  400b20:	7833      	ldrb	r3, [r6, #0]
				if (p_packet->addr_length > 1) {
  400b22:	2a01      	cmp	r2, #1
					internal_address <<= 8;
					internal_address |= p_packet->addr[1];
  400b24:	bf84      	itt	hi
  400b26:	7871      	ldrbhi	r1, [r6, #1]
  400b28:	ea41 2303 	orrhi.w	r3, r1, r3, lsl #8
				}

				if (p_packet->addr_length > 2) {
  400b2c:	2a02      	cmp	r2, #2
  400b2e:	d904      	bls.n	400b3a <freertos_twi_write_packet_async+0x72>
					internal_address <<= 8;
					internal_address |= p_packet->addr[2];
  400b30:	78b2      	ldrb	r2, [r6, #2]
  400b32:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  400b36:	e000      	b.n	400b3a <freertos_twi_write_packet_async+0x72>
		xSemaphoreHandle notification_semaphore)
{
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  400b38:	2300      	movs	r3, #0
				if (p_packet->addr_length > 2) {
					internal_address <<= 8;
					internal_address |= p_packet->addr[2];
				}
			}
			twi_base->TWI_IADR = internal_address;
  400b3a:	60e3      	str	r3, [r4, #12]

			if (p_packet->length == 1) {
  400b3c:	68f2      	ldr	r2, [r6, #12]
  400b3e:	2a01      	cmp	r2, #1
  400b40:	d146      	bne.n	400bd0 <freertos_twi_write_packet_async+0x108>
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  400b42:	012b      	lsls	r3, r5, #4
  400b44:	4a35      	ldr	r2, [pc, #212]	; (400c1c <freertos_twi_write_packet_async+0x154>)
  400b46:	58d7      	ldr	r7, [r2, r3]

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  400b48:	4638      	mov	r0, r7
  400b4a:	f44f 7150 	mov.w	r1, #832	; 0x340
  400b4e:	4b37      	ldr	r3, [pc, #220]	; (400c2c <freertos_twi_write_packet_async+0x164>)
  400b50:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
  400b52:	68b3      	ldr	r3, [r6, #8]
  400b54:	781b      	ldrb	r3, [r3, #0]
  400b56:	6363      	str	r3, [r4, #52]	; 0x34
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
  400b58:	2300      	movs	r3, #0
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
				while (1) {
					status = twi_base->TWI_SR;
  400b5a:	6a22      	ldr	r2, [r4, #32]
					if (status & TWI_SR_NACK) {
  400b5c:	f412 7f80 	tst.w	r2, #256	; 0x100
  400b60:	d00f      	beq.n	400b82 <freertos_twi_write_packet_async+0xba>
						/* Re-enable interrupts */
						twi_enable_interrupt(
  400b62:	4638      	mov	r0, r7
  400b64:	f44f 7150 	mov.w	r1, #832	; 0x340
  400b68:	4b31      	ldr	r3, [pc, #196]	; (400c30 <freertos_twi_write_packet_async+0x168>)
  400b6a:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  400b6c:	4b2d      	ldr	r3, [pc, #180]	; (400c24 <freertos_twi_write_packet_async+0x15c>)
  400b6e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  400b72:	6868      	ldr	r0, [r5, #4]
  400b74:	2100      	movs	r1, #0
  400b76:	460a      	mov	r2, r1
  400b78:	460b      	mov	r3, r1
  400b7a:	4c2e      	ldr	r4, [pc, #184]	; (400c34 <freertos_twi_write_packet_async+0x16c>)
  400b7c:	47a0      	blx	r4
						return ERR_BUSY;
  400b7e:	20f6      	movs	r0, #246	; 0xf6
  400b80:	e047      	b.n	400c12 <freertos_twi_write_packet_async+0x14a>
					}
					if (status & TWI_SR_TXRDY) {
  400b82:	f012 0f04 	tst.w	r2, #4
  400b86:	d105      	bne.n	400b94 <freertos_twi_write_packet_async+0xcc>
						break;
					}
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400b88:	3301      	adds	r3, #1
  400b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
  400b8e:	d1e4      	bne.n	400b5a <freertos_twi_write_packet_async+0x92>
						return_value = ERR_TIMEOUT;
  400b90:	f04f 09fd 	mov.w	r9, #253	; 0xfd
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
  400b94:	2202      	movs	r2, #2
  400b96:	6022      	str	r2, [r4, #0]
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  400b98:	e003      	b.n	400ba2 <freertos_twi_write_packet_async+0xda>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400b9a:	3301      	adds	r3, #1
  400b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
  400ba0:	d004      	beq.n	400bac <freertos_twi_write_packet_async+0xe4>
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  400ba2:	6a22      	ldr	r2, [r4, #32]
  400ba4:	f012 0f01 	tst.w	r2, #1
  400ba8:	d0f7      	beq.n	400b9a <freertos_twi_write_packet_async+0xd2>
  400baa:	e001      	b.n	400bb0 <freertos_twi_write_packet_async+0xe8>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
						return_value = ERR_TIMEOUT;
  400bac:	f04f 09fd 	mov.w	r9, #253	; 0xfd
						break;
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
  400bb0:	4638      	mov	r0, r7
  400bb2:	f44f 7150 	mov.w	r1, #832	; 0x340
  400bb6:	4b1e      	ldr	r3, [pc, #120]	; (400c30 <freertos_twi_write_packet_async+0x168>)
  400bb8:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  400bba:	4b1a      	ldr	r3, [pc, #104]	; (400c24 <freertos_twi_write_packet_async+0x15c>)
  400bbc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  400bc0:	6868      	ldr	r0, [r5, #4]
  400bc2:	2100      	movs	r1, #0
  400bc4:	460a      	mov	r2, r1
  400bc6:	460b      	mov	r3, r1
  400bc8:	4c1a      	ldr	r4, [pc, #104]	; (400c34 <freertos_twi_write_packet_async+0x16c>)
  400bca:	47a0      	blx	r4
  400bcc:	4648      	mov	r0, r9
  400bce:	e020      	b.n	400c12 <freertos_twi_write_packet_async+0x14a>
			} else {

				twis[twi_index].buffer = p_packet->buffer;
  400bd0:	68b1      	ldr	r1, [r6, #8]
  400bd2:	4b19      	ldr	r3, [pc, #100]	; (400c38 <freertos_twi_write_packet_async+0x170>)
  400bd4:	f843 1035 	str.w	r1, [r3, r5, lsl #3]
				twis[twi_index].length = p_packet->length;
  400bd8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  400bdc:	605a      	str	r2, [r3, #4]

				freertos_start_pdc_tx(&(tx_dma_control[twi_index]),
  400bde:	4b0f      	ldr	r3, [pc, #60]	; (400c1c <freertos_twi_write_packet_async+0x154>)
  400be0:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  400be4:	686b      	ldr	r3, [r5, #4]
  400be6:	9700      	str	r7, [sp, #0]
  400be8:	2001      	movs	r0, #1
  400bea:	9001      	str	r0, [sp, #4]
  400bec:	4640      	mov	r0, r8
  400bee:	3a01      	subs	r2, #1
  400bf0:	4d12      	ldr	r5, [pc, #72]	; (400c3c <freertos_twi_write_packet_async+0x174>)
  400bf2:	47a8      	blx	r5
				/* Catch the end of transmission so the access mutex can be
				returned, and the task notified (if it supplied a notification
				semaphore).  The interrupt can be enabled here because the ENDTX
				signal from the PDC to the peripheral will have been de-asserted when
				the next transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDTX);
  400bf4:	4620      	mov	r0, r4
  400bf6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400bfa:	4b0d      	ldr	r3, [pc, #52]	; (400c30 <freertos_twi_write_packet_async+0x168>)
  400bfc:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  400bfe:	4640      	mov	r0, r8
  400c00:	4639      	mov	r1, r7
  400c02:	9a03      	ldr	r2, [sp, #12]
  400c04:	4b0e      	ldr	r3, [pc, #56]	; (400c40 <freertos_twi_write_packet_async+0x178>)
  400c06:	4798      	blx	r3
  400c08:	e003      	b.n	400c12 <freertos_twi_write_packet_async+0x14a>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  400c0a:	20f8      	movs	r0, #248	; 0xf8
  400c0c:	e001      	b.n	400c12 <freertos_twi_write_packet_async+0x14a>
  400c0e:	20f8      	movs	r0, #248	; 0xf8
  400c10:	e7ff      	b.n	400c12 <freertos_twi_write_packet_async+0x14a>
	}

	return return_value;
}
  400c12:	b240      	sxtb	r0, r0
  400c14:	b005      	add	sp, #20
  400c16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400c1a:	bf00      	nop
  400c1c:	0040c0ac 	.word	0x0040c0ac
  400c20:	0040055d 	.word	0x0040055d
  400c24:	200009c4 	.word	0x200009c4
  400c28:	004006c9 	.word	0x004006c9
  400c2c:	0040200d 	.word	0x0040200d
  400c30:	00402009 	.word	0x00402009
  400c34:	00402825 	.word	0x00402825
  400c38:	200009bc 	.word	0x200009bc
  400c3c:	00400719 	.word	0x00400719
  400c40:	00400799 	.word	0x00400799

00400c44 <freertos_twi_read_packet_async>:
 *     the PDC was successfully configured to perform the TWI read operation.
 */
status_code_t freertos_twi_read_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  400c44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400c48:	b085      	sub	sp, #20
  400c4a:	4604      	mov	r4, r0
  400c4c:	460e      	mov	r6, r1
  400c4e:	9203      	str	r2, [sp, #12]
  400c50:	461f      	mov	r7, r3
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;

	twi_base = (Twi *) p_twi;
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  400c52:	4868      	ldr	r0, [pc, #416]	; (400df4 <freertos_twi_read_packet_async+0x1b0>)
  400c54:	2101      	movs	r1, #1
  400c56:	4622      	mov	r2, r4
  400c58:	4d67      	ldr	r5, [pc, #412]	; (400df8 <freertos_twi_read_packet_async+0x1b4>)
  400c5a:	47a8      	blx	r5
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  400c5c:	1e05      	subs	r5, r0, #0
  400c5e:	f300 80c0 	bgt.w	400de2 <freertos_twi_read_packet_async+0x19e>
  400c62:	68f3      	ldr	r3, [r6, #12]
  400c64:	2b00      	cmp	r3, #0
  400c66:	f000 80be 	beq.w	400de6 <freertos_twi_read_packet_async+0x1a2>
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
  400c6a:	4864      	ldr	r0, [pc, #400]	; (400dfc <freertos_twi_read_packet_async+0x1b8>)
  400c6c:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
  400c70:	a903      	add	r1, sp, #12
  400c72:	4b63      	ldr	r3, [pc, #396]	; (400e00 <freertos_twi_read_packet_async+0x1bc>)
  400c74:	4798      	blx	r3
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  400c76:	4680      	mov	r8, r0
  400c78:	2800      	cmp	r0, #0
  400c7a:	f040 80b6 	bne.w	400dea <freertos_twi_read_packet_async+0x1a6>
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);
  400c7e:	4620      	mov	r0, r4
  400c80:	4b60      	ldr	r3, [pc, #384]	; (400e04 <freertos_twi_read_packet_async+0x1c0>)
  400c82:	4798      	blx	r3

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
  400c84:	2300      	movs	r3, #0
  400c86:	6063      	str	r3, [r4, #4]
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
					p_packet->chip) |
					((p_packet->addr_length <<
  400c88:	6873      	ldr	r3, [r6, #4]
  400c8a:	021a      	lsls	r2, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  400c8c:	f402 7240 	and.w	r2, r2, #768	; 0x300
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
					p_packet->chip) |
  400c90:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  400c94:	7c33      	ldrb	r3, [r6, #16]
  400c96:	041b      	lsls	r3, r3, #16
					p_packet->chip) |
  400c98:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  400c9c:	4313      	orrs	r3, r2
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  400c9e:	6063      	str	r3, [r4, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length) {
  400ca0:	6872      	ldr	r2, [r6, #4]
  400ca2:	b15a      	cbz	r2, 400cbc <freertos_twi_read_packet_async+0x78>
				internal_address = p_packet->addr [0];
  400ca4:	7833      	ldrb	r3, [r6, #0]
				if (p_packet->addr_length > 1) {
  400ca6:	2a01      	cmp	r2, #1
					internal_address <<= 8;
					internal_address |= p_packet->addr[1];
  400ca8:	bf84      	itt	hi
  400caa:	7871      	ldrbhi	r1, [r6, #1]
  400cac:	ea41 2303 	orrhi.w	r3, r1, r3, lsl #8
				}

				if (p_packet->addr_length > 2) {
  400cb0:	2a02      	cmp	r2, #2
  400cb2:	d904      	bls.n	400cbe <freertos_twi_read_packet_async+0x7a>
					internal_address <<= 8;
					internal_address |= p_packet->addr[2];
  400cb4:	78b2      	ldrb	r2, [r6, #2]
  400cb6:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  400cba:	e000      	b.n	400cbe <freertos_twi_read_packet_async+0x7a>
		xSemaphoreHandle notification_semaphore)
{
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  400cbc:	2300      	movs	r3, #0
				if (p_packet->addr_length > 2) {
					internal_address <<= 8;
					internal_address |= p_packet->addr[2];
				}
			}
			twi_base->TWI_IADR = internal_address;
  400cbe:	60e3      	str	r3, [r4, #12]

			if (p_packet->length <= 2) {
  400cc0:	68f2      	ldr	r2, [r6, #12]
  400cc2:	2a02      	cmp	r2, #2
  400cc4:	d86c      	bhi.n	400da0 <freertos_twi_read_packet_async+0x15c>
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  400cc6:	012b      	lsls	r3, r5, #4
  400cc8:	4a4a      	ldr	r2, [pc, #296]	; (400df4 <freertos_twi_read_packet_async+0x1b0>)
  400cca:	58d7      	ldr	r7, [r2, r3]
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length <= 2) {
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  400ccc:	4638      	mov	r0, r7
  400cce:	f44f 7150 	mov.w	r1, #832	; 0x340
  400cd2:	4b4d      	ldr	r3, [pc, #308]	; (400e08 <freertos_twi_read_packet_async+0x1c4>)
  400cd4:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);

				/* Cannot use PDC transfer, use normal transfer */
				uint8_t stop_sent = 0;
				uint32_t cnt = p_packet->length;
  400cd6:	68f3      	ldr	r3, [r6, #12]
				uint32_t status;
				uint8_t *buffer = p_packet->buffer;
  400cd8:	68b0      	ldr	r0, [r6, #8]
				uint32_t timeout_counter = 0;

				/* Start the transfer. */
				if (cnt == 1) {
  400cda:	2b01      	cmp	r3, #1
  400cdc:	d109      	bne.n	400cf2 <freertos_twi_read_packet_async+0xae>
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  400cde:	2203      	movs	r2, #3
  400ce0:	6022      	str	r2, [r4, #0]
					stop_sent = 1;
  400ce2:	f04f 0e01 	mov.w	lr, #1
  400ce6:	e7ff      	b.n	400ce8 <freertos_twi_read_packet_async+0xa4>
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
					status = twi_base->TWI_SR;
  400ce8:	6a22      	ldr	r2, [r4, #32]
					if (status & TWI_SR_NACK) {
  400cea:	f412 7f80 	tst.w	r2, #256	; 0x100
  400cee:	d01b      	beq.n	400d28 <freertos_twi_read_packet_async+0xe4>
  400cf0:	e00a      	b.n	400d08 <freertos_twi_read_packet_async+0xc4>
				/* Start the transfer. */
				if (cnt == 1) {
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
  400cf2:	2201      	movs	r2, #1
  400cf4:	6022      	str	r2, [r4, #0]
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);

				/* Cannot use PDC transfer, use normal transfer */
				uint8_t stop_sent = 0;
  400cf6:	f04f 0e00 	mov.w	lr, #0
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  400cfa:	2b00      	cmp	r3, #0
  400cfc:	d1f4      	bne.n	400ce8 <freertos_twi_read_packet_async+0xa4>
  400cfe:	e033      	b.n	400d68 <freertos_twi_read_packet_async+0x124>
					status = twi_base->TWI_SR;
  400d00:	6a22      	ldr	r2, [r4, #32]
					if (status & TWI_SR_NACK) {
  400d02:	f412 7f80 	tst.w	r2, #256	; 0x100
  400d06:	d015      	beq.n	400d34 <freertos_twi_read_packet_async+0xf0>
						/* Re-enable interrupts */
						twi_enable_interrupt(
  400d08:	4638      	mov	r0, r7
  400d0a:	f44f 7150 	mov.w	r1, #832	; 0x340
  400d0e:	4b3f      	ldr	r3, [pc, #252]	; (400e0c <freertos_twi_read_packet_async+0x1c8>)
  400d10:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  400d12:	4b3a      	ldr	r3, [pc, #232]	; (400dfc <freertos_twi_read_packet_async+0x1b8>)
  400d14:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  400d18:	6868      	ldr	r0, [r5, #4]
  400d1a:	2100      	movs	r1, #0
  400d1c:	460a      	mov	r2, r1
  400d1e:	460b      	mov	r3, r1
  400d20:	4c3b      	ldr	r4, [pc, #236]	; (400e10 <freertos_twi_read_packet_async+0x1cc>)
  400d22:	47a0      	blx	r4
						return ERR_BUSY;
  400d24:	20f6      	movs	r0, #246	; 0xf6
  400d26:	e060      	b.n	400dea <freertos_twi_read_packet_async+0x1a6>
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
  400d28:	2100      	movs	r1, #0
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
						return ERR_BUSY;
					}
					/* Last byte ? */
					if (cnt == 1 && !stop_sent) {
						twi_base->TWI_CR = TWI_CR_STOP;
  400d2a:	f04f 0902 	mov.w	r9, #2
						stop_sent = 1;
  400d2e:	f04f 0c01 	mov.w	ip, #1
						}
						continue;
					}
					*buffer++ = twi_base->TWI_RHR;
					cnt--;
					timeout_counter = 0;
  400d32:	460e      	mov	r6, r1
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
						return ERR_BUSY;
					}
					/* Last byte ? */
					if (cnt == 1 && !stop_sent) {
  400d34:	2b01      	cmp	r3, #1
  400d36:	d105      	bne.n	400d44 <freertos_twi_read_packet_async+0x100>
  400d38:	f1be 0f00 	cmp.w	lr, #0
  400d3c:	d102      	bne.n	400d44 <freertos_twi_read_packet_async+0x100>
						twi_base->TWI_CR = TWI_CR_STOP;
  400d3e:	f8c4 9000 	str.w	r9, [r4]
						stop_sent = 1;
  400d42:	46e6      	mov	lr, ip
					}
					if (!(status & TWI_SR_RXRDY)) {
  400d44:	f012 0f02 	tst.w	r2, #2
  400d48:	d104      	bne.n	400d54 <freertos_twi_read_packet_async+0x110>
						if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400d4a:	3101      	adds	r1, #1
  400d4c:	f1b1 3fff 	cmp.w	r1, #4294967295
  400d50:	d105      	bne.n	400d5e <freertos_twi_read_packet_async+0x11a>
  400d52:	e007      	b.n	400d64 <freertos_twi_read_packet_async+0x120>
							return_value = ERR_TIMEOUT;
							break;
						}
						continue;
					}
					*buffer++ = twi_base->TWI_RHR;
  400d54:	6b22      	ldr	r2, [r4, #48]	; 0x30
  400d56:	7002      	strb	r2, [r0, #0]
					cnt--;
  400d58:	3b01      	subs	r3, #1
							return_value = ERR_TIMEOUT;
							break;
						}
						continue;
					}
					*buffer++ = twi_base->TWI_RHR;
  400d5a:	3001      	adds	r0, #1
					cnt--;
					timeout_counter = 0;
  400d5c:	4631      	mov	r1, r6
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  400d5e:	2b00      	cmp	r3, #0
  400d60:	d1ce      	bne.n	400d00 <freertos_twi_read_packet_async+0xbc>
  400d62:	e001      	b.n	400d68 <freertos_twi_read_packet_async+0x124>
						twi_base->TWI_CR = TWI_CR_STOP;
						stop_sent = 1;
					}
					if (!(status & TWI_SR_RXRDY)) {
						if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
							return_value = ERR_TIMEOUT;
  400d64:	f04f 08fd 	mov.w	r8, #253	; 0xfd
					timeout_counter = 0;
				}

				timeout_counter = 0;
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  400d68:	f04f 33ff 	mov.w	r3, #4294967295
  400d6c:	e001      	b.n	400d72 <freertos_twi_read_packet_async+0x12e>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400d6e:	3b01      	subs	r3, #1
  400d70:	d004      	beq.n	400d7c <freertos_twi_read_packet_async+0x138>
					timeout_counter = 0;
				}

				timeout_counter = 0;
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  400d72:	6a22      	ldr	r2, [r4, #32]
  400d74:	f012 0f01 	tst.w	r2, #1
  400d78:	d0f9      	beq.n	400d6e <freertos_twi_read_packet_async+0x12a>
  400d7a:	e001      	b.n	400d80 <freertos_twi_read_packet_async+0x13c>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
						return_value = ERR_TIMEOUT;
  400d7c:	f04f 08fd 	mov.w	r8, #253	; 0xfd
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
  400d80:	4638      	mov	r0, r7
  400d82:	f44f 7150 	mov.w	r1, #832	; 0x340
  400d86:	4b21      	ldr	r3, [pc, #132]	; (400e0c <freertos_twi_read_packet_async+0x1c8>)
  400d88:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  400d8a:	4b1c      	ldr	r3, [pc, #112]	; (400dfc <freertos_twi_read_packet_async+0x1b8>)
  400d8c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  400d90:	6868      	ldr	r0, [r5, #4]
  400d92:	2100      	movs	r1, #0
  400d94:	460a      	mov	r2, r1
  400d96:	460b      	mov	r3, r1
  400d98:	4c1d      	ldr	r4, [pc, #116]	; (400e10 <freertos_twi_read_packet_async+0x1cc>)
  400d9a:	47a0      	blx	r4
  400d9c:	4640      	mov	r0, r8
  400d9e:	e024      	b.n	400dea <freertos_twi_read_packet_async+0x1a6>
			} else {
				/* Start the PDC reception. */
				twis[twi_index].buffer = p_packet->buffer;
  400da0:	68b1      	ldr	r1, [r6, #8]
  400da2:	481c      	ldr	r0, [pc, #112]	; (400e14 <freertos_twi_read_packet_async+0x1d0>)
  400da4:	f840 1035 	str.w	r1, [r0, r5, lsl #3]
				twis[twi_index].length = p_packet->length;
  400da8:	00eb      	lsls	r3, r5, #3
  400daa:	4418      	add	r0, r3
  400dac:	6042      	str	r2, [r0, #4]
				freertos_start_pdc_rx(&(rx_dma_control[twi_index]),
  400dae:	4e1a      	ldr	r6, [pc, #104]	; (400e18 <freertos_twi_read_packet_async+0x1d4>)
  400db0:	441e      	add	r6, r3
  400db2:	4b10      	ldr	r3, [pc, #64]	; (400df4 <freertos_twi_read_packet_async+0x1b0>)
  400db4:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  400db8:	686b      	ldr	r3, [r5, #4]
  400dba:	9700      	str	r7, [sp, #0]
  400dbc:	2000      	movs	r0, #0
  400dbe:	9001      	str	r0, [sp, #4]
  400dc0:	4630      	mov	r0, r6
  400dc2:	3a02      	subs	r2, #2
  400dc4:	4d15      	ldr	r5, [pc, #84]	; (400e1c <freertos_twi_read_packet_async+0x1d8>)
  400dc6:	47a8      	blx	r5
						p_packet->buffer, (p_packet->length)-2,
						all_twi_definitions[twi_index].pdc_base_address,
						notification_semaphore);

				/* Start the transfer. */
				twi_base->TWI_CR = TWI_CR_START;
  400dc8:	2301      	movs	r3, #1
  400dca:	6023      	str	r3, [r4, #0]
				/* Catch the end of reception so the access mutex can be returned,
				and the task notified (if it supplied a notification semaphore).
				The interrupt can be enabled here because the ENDRX	signal from the
				PDC to the peripheral will have been de-asserted when the next
				transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDRX);
  400dcc:	4620      	mov	r0, r4
  400dce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400dd2:	4b0e      	ldr	r3, [pc, #56]	; (400e0c <freertos_twi_read_packet_async+0x1c8>)
  400dd4:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  400dd6:	4630      	mov	r0, r6
  400dd8:	4639      	mov	r1, r7
  400dda:	9a03      	ldr	r2, [sp, #12]
  400ddc:	4b10      	ldr	r3, [pc, #64]	; (400e20 <freertos_twi_read_packet_async+0x1dc>)
  400dde:	4798      	blx	r3
  400de0:	e003      	b.n	400dea <freertos_twi_read_packet_async+0x1a6>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  400de2:	20f8      	movs	r0, #248	; 0xf8
  400de4:	e001      	b.n	400dea <freertos_twi_read_packet_async+0x1a6>
  400de6:	20f8      	movs	r0, #248	; 0xf8
  400de8:	e7ff      	b.n	400dea <freertos_twi_read_packet_async+0x1a6>
	}

	return return_value;
}
  400dea:	b240      	sxtb	r0, r0
  400dec:	b005      	add	sp, #20
  400dee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400df2:	bf00      	nop
  400df4:	0040c0ac 	.word	0x0040c0ac
  400df8:	0040055d 	.word	0x0040055d
  400dfc:	200009c4 	.word	0x200009c4
  400e00:	004006c9 	.word	0x004006c9
  400e04:	0040201d 	.word	0x0040201d
  400e08:	0040200d 	.word	0x0040200d
  400e0c:	00402009 	.word	0x00402009
  400e10:	00402825 	.word	0x00402825
  400e14:	200009bc 	.word	0x200009bc
  400e18:	200009b4 	.word	0x200009b4
  400e1c:	00400719 	.word	0x00400719
  400e20:	00400799 	.word	0x00400799

00400e24 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  400e24:	b508      	push	{r3, lr}
	local_twi_handler(0);
  400e26:	2000      	movs	r0, #0
  400e28:	4b01      	ldr	r3, [pc, #4]	; (400e30 <TWI0_Handler+0xc>)
  400e2a:	4798      	blx	r3
  400e2c:	bd08      	pop	{r3, pc}
  400e2e:	bf00      	nop
  400e30:	004007c1 	.word	0x004007c1

00400e34 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  400e34:	b508      	push	{r3, lr}
	local_twi_handler(1);
  400e36:	2001      	movs	r0, #1
  400e38:	4b01      	ldr	r3, [pc, #4]	; (400e40 <TWI1_Handler+0xc>)
  400e3a:	4798      	blx	r3
  400e3c:	bd08      	pop	{r3, pc}
  400e3e:	bf00      	nop
  400e40:	004007c1 	.word	0x004007c1

00400e44 <configure_rx_dma>:
 * For internal use only.
 * Configures the Rx DMA to receive data into free space within the Rx buffer.
 */
static void configure_rx_dma(uint32_t uart_index,
		enum buffer_operations operation_performed)
{
  400e44:	b570      	push	{r4, r5, r6, lr}
	freertos_pdc_rx_control_t *rx_buffer_definition;

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  400e46:	ebc0 02c0 	rsb	r2, r0, r0, lsl #3
  400e4a:	4b1f      	ldr	r3, [pc, #124]	; (400ec8 <configure_rx_dma+0x84>)
  400e4c:	eb03 0382 	add.w	r3, r3, r2, lsl #2

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  400e50:	699c      	ldr	r4, [r3, #24]
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  400e52:	689a      	ldr	r2, [r3, #8]
	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  400e54:	4294      	cmp	r4, r2
  400e56:	d10a      	bne.n	400e6e <configure_rx_dma+0x2a>
		/* The read pointer and the write pointer are equal.  If this function
		was called because data was added to the buffer, then there is no free
		space in the buffer remaining.  If this function was called because data
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
  400e58:	b929      	cbnz	r1, 400e66 <configure_rx_dma+0x22>
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
  400e5a:	2200      	movs	r2, #0
  400e5c:	60da      	str	r2, [r3, #12]
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr+
  400e5e:	685b      	ldr	r3, [r3, #4]
  400e60:	429c      	cmp	r4, r3
  400e62:	d929      	bls.n	400eb8 <configure_rx_dma+0x74>
  400e64:	e010      	b.n	400e88 <configure_rx_dma+0x44>
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  400e66:	6859      	ldr	r1, [r3, #4]
  400e68:	1b09      	subs	r1, r1, r4
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
  400e6a:	60d9      	str	r1, [r3, #12]
  400e6c:	e007      	b.n	400e7e <configure_rx_dma+0x3a>
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  400e6e:	4294      	cmp	r4, r2
  400e70:	d902      	bls.n	400e78 <configure_rx_dma+0x34>
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  400e72:	1aa4      	subs	r4, r4, r2
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  400e74:	60dc      	str	r4, [r3, #12]
  400e76:	e002      	b.n	400e7e <configure_rx_dma+0x3a>
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  400e78:	6859      	ldr	r1, [r3, #4]
  400e7a:	1a89      	subs	r1, r1, r2
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  400e7c:	60d9      	str	r1, [r3, #12]
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr+
  400e7e:	68d9      	ldr	r1, [r3, #12]
  400e80:	440a      	add	r2, r1
  400e82:	685c      	ldr	r4, [r3, #4]
  400e84:	42a2      	cmp	r2, r4
  400e86:	d903      	bls.n	400e90 <configure_rx_dma+0x4c>
  400e88:	4b10      	ldr	r3, [pc, #64]	; (400ecc <configure_rx_dma+0x88>)
  400e8a:	4798      	blx	r3
  400e8c:	bf00      	nop
  400e8e:	e7fd      	b.n	400e8c <configure_rx_dma+0x48>
			rx_buffer_definition->rx_pdc_parameters.ul_size) <=
			rx_buffer_definition->past_rx_buffer_end_address);

	if (rx_buffer_definition->rx_pdc_parameters.ul_size > 0) {
  400e90:	b191      	cbz	r1, 400eb8 <configure_rx_dma+0x74>
		/* Restart the DMA to receive into whichever space was calculated
		as remaining.  First clear any characters that might already be in the
		registers. */
		pdc_rx_init(
  400e92:	4d0f      	ldr	r5, [pc, #60]	; (400ed0 <configure_rx_dma+0x8c>)
  400e94:	0104      	lsls	r4, r0, #4
  400e96:	192a      	adds	r2, r5, r4
  400e98:	6856      	ldr	r6, [r2, #4]
  400e9a:	4630      	mov	r0, r6
  400e9c:	f103 0108 	add.w	r1, r3, #8
  400ea0:	2200      	movs	r2, #0
  400ea2:	4b0c      	ldr	r3, [pc, #48]	; (400ed4 <configure_rx_dma+0x90>)
  400ea4:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
  400ea6:	4630      	mov	r0, r6
  400ea8:	2101      	movs	r1, #1
  400eaa:	4b0b      	ldr	r3, [pc, #44]	; (400ed8 <configure_rx_dma+0x94>)
  400eac:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
  400eae:	5928      	ldr	r0, [r5, r4]
  400eb0:	2109      	movs	r1, #9
  400eb2:	4b0a      	ldr	r3, [pc, #40]	; (400edc <configure_rx_dma+0x98>)
  400eb4:	4798      	blx	r3
  400eb6:	bd70      	pop	{r4, r5, r6, pc}
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  400eb8:	0100      	lsls	r0, r0, #4
				UART_IER_ENDRX | UART_IER_RXRDY);
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
  400eba:	4b05      	ldr	r3, [pc, #20]	; (400ed0 <configure_rx_dma+0x8c>)
  400ebc:	5818      	ldr	r0, [r3, r0]
  400ebe:	2109      	movs	r1, #9
  400ec0:	4b07      	ldr	r3, [pc, #28]	; (400ee0 <configure_rx_dma+0x9c>)
  400ec2:	4798      	blx	r3
  400ec4:	bd70      	pop	{r4, r5, r6, pc}
  400ec6:	bf00      	nop
  400ec8:	200009cc 	.word	0x200009cc
  400ecc:	004023d5 	.word	0x004023d5
  400ed0:	0040c0c4 	.word	0x0040c0c4
  400ed4:	00401935 	.word	0x00401935
  400ed8:	0040194d 	.word	0x0040194d
  400edc:	00402065 	.word	0x00402065
  400ee0:	00402069 	.word	0x00402069

00400ee4 <local_uart_handler>:
/*
 * For internal use only.
 * A common UART interrupt handler that is called for all UART peripherals.
 */
static void local_uart_handler(const portBASE_TYPE uart_index)
{
  400ee4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400ee8:	b083      	sub	sp, #12
  400eea:	4604      	mov	r4, r0
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  400eec:	2300      	movs	r3, #0
  400eee:	9301      	str	r3, [sp, #4]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
  400ef0:	0103      	lsls	r3, r0, #4
  400ef2:	4a39      	ldr	r2, [pc, #228]	; (400fd8 <local_uart_handler+0xf4>)
  400ef4:	58d6      	ldr	r6, [r2, r3]
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
  400ef6:	4630      	mov	r0, r6
  400ef8:	4b38      	ldr	r3, [pc, #224]	; (400fdc <local_uart_handler+0xf8>)
  400efa:	4798      	blx	r3
  400efc:	4605      	mov	r5, r0
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
  400efe:	4630      	mov	r0, r6
  400f00:	4b37      	ldr	r3, [pc, #220]	; (400fe0 <local_uart_handler+0xfc>)
  400f02:	4798      	blx	r3
  400f04:	4005      	ands	r5, r0
			all_uart_definitions[uart_index].peripheral_base_address);

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  400f06:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 401000 <local_uart_handler+0x11c>
  400f0a:	ebc4 08c4 	rsb	r8, r4, r4, lsl #3
  400f0e:	ea4f 0888 	mov.w	r8, r8, lsl #2
  400f12:	eb09 0708 	add.w	r7, r9, r8

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
  400f16:	f015 0f10 	tst.w	r5, #16
  400f1a:	d018      	beq.n	400f4e <local_uart_handler+0x6a>
		uart_disable_interrupt(
  400f1c:	4630      	mov	r0, r6
  400f1e:	2110      	movs	r1, #16
  400f20:	4b30      	ldr	r3, [pc, #192]	; (400fe4 <local_uart_handler+0x100>)
  400f22:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDTX);

		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  400f24:	4b30      	ldr	r3, [pc, #192]	; (400fe8 <local_uart_handler+0x104>)
  400f26:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
  400f2a:	6858      	ldr	r0, [r3, #4]
  400f2c:	b128      	cbz	r0, 400f3a <local_uart_handler+0x56>
			xSemaphoreGiveFromISR(
  400f2e:	2100      	movs	r1, #0
  400f30:	aa01      	add	r2, sp, #4
  400f32:	460b      	mov	r3, r1
  400f34:	f8df c0bc 	ldr.w	ip, [pc, #188]	; 400ff4 <local_uart_handler+0x110>
  400f38:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (tx_dma_control[uart_index].transaction_complete_notification_semaphore != NULL) {
  400f3a:	4b2b      	ldr	r3, [pc, #172]	; (400fe8 <local_uart_handler+0x104>)
  400f3c:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
  400f40:	b128      	cbz	r0, 400f4e <local_uart_handler+0x6a>
			xSemaphoreGiveFromISR(
  400f42:	2100      	movs	r1, #0
  400f44:	aa01      	add	r2, sp, #4
  400f46:	460b      	mov	r3, r1
  400f48:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 400ff4 <local_uart_handler+0x110>
  400f4c:	47e0      	blx	ip
					tx_dma_control[uart_index].transaction_complete_notification_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & UART_SR_ENDRX) != 0UL) {
  400f4e:	f015 0f08 	tst.w	r5, #8
  400f52:	d021      	beq.n	400f98 <local_uart_handler+0xb4>
		/* It is possible to initialise the peripheral to only use Tx and not Rx.
		Check that Rx has been initialised. */
		configASSERT(rx_buffer_definition->next_byte_to_read);
  400f54:	69bb      	ldr	r3, [r7, #24]
  400f56:	b91b      	cbnz	r3, 400f60 <local_uart_handler+0x7c>
  400f58:	4b24      	ldr	r3, [pc, #144]	; (400fec <local_uart_handler+0x108>)
  400f5a:	4798      	blx	r3
  400f5c:	bf00      	nop
  400f5e:	e7fd      	b.n	400f5c <local_uart_handler+0x78>
		configASSERT(rx_buffer_definition->next_byte_to_read !=
  400f60:	2b01      	cmp	r3, #1
  400f62:	d103      	bne.n	400f6c <local_uart_handler+0x88>
  400f64:	4b21      	ldr	r3, [pc, #132]	; (400fec <local_uart_handler+0x108>)
  400f66:	4798      	blx	r3
  400f68:	bf00      	nop
  400f6a:	e7fd      	b.n	400f68 <local_uart_handler+0x84>
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  400f6c:	68fa      	ldr	r2, [r7, #12]
  400f6e:	68bb      	ldr	r3, [r7, #8]
  400f70:	4413      	add	r3, r2
  400f72:	60bb      	str	r3, [r7, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  400f74:	687a      	ldr	r2, [r7, #4]
  400f76:	4293      	cmp	r3, r2
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
  400f78:	bf24      	itt	cs
  400f7a:	f859 3008 	ldrcs.w	r3, [r9, r8]
  400f7e:	60bb      	strcs	r3, [r7, #8]
					rx_buffer_definition->rx_buffer_start_address;
		}

		/* Reset the Rx DMA to receive data into whatever free space remains in
		the Rx buffer. */
		configure_rx_dma(uart_index, data_added);
  400f80:	4620      	mov	r0, r4
  400f82:	2100      	movs	r1, #0
  400f84:	4b1a      	ldr	r3, [pc, #104]	; (400ff0 <local_uart_handler+0x10c>)
  400f86:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  400f88:	6938      	ldr	r0, [r7, #16]
  400f8a:	b128      	cbz	r0, 400f98 <local_uart_handler+0xb4>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  400f8c:	2100      	movs	r1, #0
  400f8e:	aa01      	add	r2, sp, #4
  400f90:	460b      	mov	r3, r1
  400f92:	f8df c060 	ldr.w	ip, [pc, #96]	; 400ff4 <local_uart_handler+0x110>
  400f96:	47e0      	blx	ip
	 * It happened only when in PDC mode with TXRDY and RXRDY interrupts since
	 * the flags has been cleared by PDC.
	 * As the TXRDY is never enabled in this service, here we
	 * check the RXRDY interrupt case.
	 */
	if (uart_status == 0UL) {
  400f98:	b93d      	cbnz	r5, 400faa <local_uart_handler+0xc6>
		/* Character has been placed into the Rx buffer. */
		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  400f9a:	6938      	ldr	r0, [r7, #16]
  400f9c:	b1a8      	cbz	r0, 400fca <local_uart_handler+0xe6>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  400f9e:	2100      	movs	r1, #0
  400fa0:	aa01      	add	r2, sp, #4
  400fa2:	460b      	mov	r3, r1
  400fa4:	4c13      	ldr	r4, [pc, #76]	; (400ff4 <local_uart_handler+0x110>)
  400fa6:	47a0      	blx	r4
  400fa8:	e00f      	b.n	400fca <local_uart_handler+0xe6>
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
  400faa:	f015 0fe0 	tst.w	r5, #224	; 0xe0
  400fae:	d00c      	beq.n	400fca <local_uart_handler+0xe6>
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
  400fb0:	4630      	mov	r0, r6
  400fb2:	4b11      	ldr	r3, [pc, #68]	; (400ff8 <local_uart_handler+0x114>)
  400fb4:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address);
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  400fb6:	4b0c      	ldr	r3, [pc, #48]	; (400fe8 <local_uart_handler+0x104>)
  400fb8:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
  400fbc:	6860      	ldr	r0, [r4, #4]
  400fbe:	b120      	cbz	r0, 400fca <local_uart_handler+0xe6>
			xSemaphoreGiveFromISR(
  400fc0:	2100      	movs	r1, #0
  400fc2:	aa01      	add	r2, sp, #4
  400fc4:	460b      	mov	r3, r1
  400fc6:	4c0b      	ldr	r4, [pc, #44]	; (400ff4 <local_uart_handler+0x110>)
  400fc8:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  400fca:	9b01      	ldr	r3, [sp, #4]
  400fcc:	b10b      	cbz	r3, 400fd2 <local_uart_handler+0xee>
  400fce:	4b0b      	ldr	r3, [pc, #44]	; (400ffc <local_uart_handler+0x118>)
  400fd0:	4798      	blx	r3
}
  400fd2:	b003      	add	sp, #12
  400fd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400fd8:	0040c0c4 	.word	0x0040c0c4
  400fdc:	00402071 	.word	0x00402071
  400fe0:	0040206d 	.word	0x0040206d
  400fe4:	00402069 	.word	0x00402069
  400fe8:	200009e8 	.word	0x200009e8
  400fec:	004023d5 	.word	0x004023d5
  400ff0:	00400e45 	.word	0x00400e45
  400ff4:	004029a5 	.word	0x004029a5
  400ff8:	00402075 	.word	0x00402075
  400ffc:	004023c5 	.word	0x004023c5
  401000:	200009cc 	.word	0x200009cc

00401004 <UART0_Handler>:
#endif /* UART */

#ifdef UART0

void UART0_Handler(void)
{
  401004:	b508      	push	{r3, lr}
	local_uart_handler(0);
  401006:	2000      	movs	r0, #0
  401008:	4b01      	ldr	r3, [pc, #4]	; (401010 <UART0_Handler+0xc>)
  40100a:	4798      	blx	r3
  40100c:	bd08      	pop	{r3, pc}
  40100e:	bf00      	nop
  401010:	00400ee5 	.word	0x00400ee5

00401014 <UART1_Handler>:
#endif /* UART0 */

#ifdef UART1

void UART1_Handler(void)
{
  401014:	b508      	push	{r3, lr}
	local_uart_handler(1);
  401016:	2001      	movs	r0, #1
  401018:	4b01      	ldr	r3, [pc, #4]	; (401020 <UART1_Handler+0xc>)
  40101a:	4798      	blx	r3
  40101c:	bd08      	pop	{r3, pc}
  40101e:	bf00      	nop
  401020:	00400ee5 	.word	0x00400ee5

00401024 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  401024:	b510      	push	{r4, lr}
  401026:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  401028:	4b10      	ldr	r3, [pc, #64]	; (40106c <spi_master_init+0x48>)
  40102a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40102c:	2380      	movs	r3, #128	; 0x80
  40102e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  401030:	6863      	ldr	r3, [r4, #4]
  401032:	f043 0301 	orr.w	r3, r3, #1
  401036:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  401038:	6863      	ldr	r3, [r4, #4]
  40103a:	f043 0310 	orr.w	r3, r3, #16
  40103e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  401040:	6863      	ldr	r3, [r4, #4]
  401042:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401046:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  401048:	4620      	mov	r0, r4
  40104a:	2100      	movs	r1, #0
  40104c:	4b08      	ldr	r3, [pc, #32]	; (401070 <spi_master_init+0x4c>)
  40104e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  401050:	6863      	ldr	r3, [r4, #4]
  401052:	f023 0302 	bic.w	r3, r3, #2
  401056:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  401058:	6863      	ldr	r3, [r4, #4]
  40105a:	f023 0304 	bic.w	r3, r3, #4
  40105e:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  401060:	4620      	mov	r0, r4
  401062:	2100      	movs	r1, #0
  401064:	4b03      	ldr	r3, [pc, #12]	; (401074 <spi_master_init+0x50>)
  401066:	4798      	blx	r3
  401068:	bd10      	pop	{r4, pc}
  40106a:	bf00      	nop
  40106c:	00401e61 	.word	0x00401e61
  401070:	00401e71 	.word	0x00401e71
  401074:	00401e89 	.word	0x00401e89

00401078 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  401078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40107a:	4605      	mov	r5, r0
  40107c:	460c      	mov	r4, r1
  40107e:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  401080:	4618      	mov	r0, r3
  401082:	4914      	ldr	r1, [pc, #80]	; (4010d4 <spi_master_setup_device+0x5c>)
  401084:	4b14      	ldr	r3, [pc, #80]	; (4010d8 <spi_master_setup_device+0x60>)
  401086:	4798      	blx	r3
  401088:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  40108a:	4628      	mov	r0, r5
  40108c:	6821      	ldr	r1, [r4, #0]
  40108e:	2200      	movs	r2, #0
  401090:	4613      	mov	r3, r2
  401092:	f8df c05c 	ldr.w	ip, [pc, #92]	; 4010f0 <spi_master_setup_device+0x78>
  401096:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  401098:	4628      	mov	r0, r5
  40109a:	6821      	ldr	r1, [r4, #0]
  40109c:	2208      	movs	r2, #8
  40109e:	4b0f      	ldr	r3, [pc, #60]	; (4010dc <spi_master_setup_device+0x64>)
  4010a0:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4010a2:	4628      	mov	r0, r5
  4010a4:	6821      	ldr	r1, [r4, #0]
  4010a6:	b2fa      	uxtb	r2, r7
  4010a8:	4b0d      	ldr	r3, [pc, #52]	; (4010e0 <spi_master_setup_device+0x68>)
  4010aa:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4010ac:	4628      	mov	r0, r5
  4010ae:	6821      	ldr	r1, [r4, #0]
  4010b0:	2208      	movs	r2, #8
  4010b2:	4b0c      	ldr	r3, [pc, #48]	; (4010e4 <spi_master_setup_device+0x6c>)
  4010b4:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  4010b6:	4628      	mov	r0, r5
  4010b8:	6821      	ldr	r1, [r4, #0]
  4010ba:	0872      	lsrs	r2, r6, #1
  4010bc:	4b0a      	ldr	r3, [pc, #40]	; (4010e8 <spi_master_setup_device+0x70>)
  4010be:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4010c0:	f086 0201 	eor.w	r2, r6, #1
  4010c4:	4628      	mov	r0, r5
  4010c6:	6821      	ldr	r1, [r4, #0]
  4010c8:	f002 0201 	and.w	r2, r2, #1
  4010cc:	4b07      	ldr	r3, [pc, #28]	; (4010ec <spi_master_setup_device+0x74>)
  4010ce:	4798      	blx	r3
  4010d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4010d2:	bf00      	nop
  4010d4:	02dc6c00 	.word	0x02dc6c00
  4010d8:	00401f6d 	.word	0x00401f6d
  4010dc:	00401f59 	.word	0x00401f59
  4010e0:	00401f85 	.word	0x00401f85
  4010e4:	00401f15 	.word	0x00401f15
  4010e8:	00401ed5 	.word	0x00401ed5
  4010ec:	00401ef5 	.word	0x00401ef5
  4010f0:	00401f9d 	.word	0x00401f9d

004010f4 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4010f4:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  4010f6:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4010f8:	f013 0f04 	tst.w	r3, #4
  4010fc:	d005      	beq.n	40110a <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4010fe:	6809      	ldr	r1, [r1, #0]
  401100:	290f      	cmp	r1, #15
  401102:	d80b      	bhi.n	40111c <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  401104:	4b06      	ldr	r3, [pc, #24]	; (401120 <spi_select_device+0x2c>)
  401106:	4798      	blx	r3
  401108:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  40110a:	680b      	ldr	r3, [r1, #0]
  40110c:	2b03      	cmp	r3, #3
  40110e:	d805      	bhi.n	40111c <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  401110:	2201      	movs	r2, #1
  401112:	fa02 f103 	lsl.w	r1, r2, r3
  401116:	43c9      	mvns	r1, r1
  401118:	4b01      	ldr	r3, [pc, #4]	; (401120 <spi_select_device+0x2c>)
  40111a:	4798      	blx	r3
  40111c:	bd08      	pop	{r3, pc}
  40111e:	bf00      	nop
  401120:	00401e71 	.word	0x00401e71

00401124 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  401124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401128:	460c      	mov	r4, r1
  40112a:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  40112c:	b960      	cbnz	r0, 401148 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  40112e:	2a00      	cmp	r2, #0
  401130:	dd0e      	ble.n	401150 <_read+0x2c>
  401132:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  401134:	4e09      	ldr	r6, [pc, #36]	; (40115c <_read+0x38>)
  401136:	4d0a      	ldr	r5, [pc, #40]	; (401160 <_read+0x3c>)
  401138:	6830      	ldr	r0, [r6, #0]
  40113a:	4621      	mov	r1, r4
  40113c:	682b      	ldr	r3, [r5, #0]
  40113e:	4798      	blx	r3
		ptr++;
  401140:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  401142:	42bc      	cmp	r4, r7
  401144:	d1f8      	bne.n	401138 <_read+0x14>
  401146:	e006      	b.n	401156 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  401148:	f04f 30ff 	mov.w	r0, #4294967295
  40114c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  401150:	2000      	movs	r0, #0
  401152:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  401156:	4640      	mov	r0, r8
	}
	return nChars;
}
  401158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40115c:	20003e64 	.word	0x20003e64
  401160:	20003e5c 	.word	0x20003e5c

00401164 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401168:	460e      	mov	r6, r1
  40116a:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  40116c:	3801      	subs	r0, #1
  40116e:	2802      	cmp	r0, #2
  401170:	d80f      	bhi.n	401192 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  401172:	b192      	cbz	r2, 40119a <_write+0x36>
  401174:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401176:	f8df 803c 	ldr.w	r8, [pc, #60]	; 4011b4 <_write+0x50>
  40117a:	4f0d      	ldr	r7, [pc, #52]	; (4011b0 <_write+0x4c>)
  40117c:	f8d8 0000 	ldr.w	r0, [r8]
  401180:	5d31      	ldrb	r1, [r6, r4]
  401182:	683b      	ldr	r3, [r7, #0]
  401184:	4798      	blx	r3
  401186:	2800      	cmp	r0, #0
  401188:	db0a      	blt.n	4011a0 <_write+0x3c>
			return -1;
		}
		++nChars;
  40118a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40118c:	42a5      	cmp	r5, r4
  40118e:	d1f5      	bne.n	40117c <_write+0x18>
  401190:	e00a      	b.n	4011a8 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  401192:	f04f 30ff 	mov.w	r0, #4294967295
  401196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  40119a:	2000      	movs	r0, #0
  40119c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4011a0:	f04f 30ff 	mov.w	r0, #4294967295
  4011a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  4011a8:	4620      	mov	r0, r4
	}
	return nChars;
}
  4011aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011ae:	bf00      	nop
  4011b0:	20003e60 	.word	0x20003e60
  4011b4:	20003e64 	.word	0x20003e64

004011b8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  4011b8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4011ba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4011be:	4b32      	ldr	r3, [pc, #200]	; (401288 <board_init+0xd0>)
  4011c0:	605a      	str	r2, [r3, #4]
  4011c2:	200b      	movs	r0, #11
  4011c4:	4c31      	ldr	r4, [pc, #196]	; (40128c <board_init+0xd4>)
  4011c6:	47a0      	blx	r4
  4011c8:	200c      	movs	r0, #12
  4011ca:	47a0      	blx	r4
  4011cc:	200d      	movs	r0, #13
  4011ce:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4011d0:	2017      	movs	r0, #23
  4011d2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4011d6:	4c2e      	ldr	r4, [pc, #184]	; (401290 <board_init+0xd8>)
  4011d8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4011da:	202e      	movs	r0, #46	; 0x2e
  4011dc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4011e0:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  4011e2:	2019      	movs	r0, #25
  4011e4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4011e8:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4011ea:	200f      	movs	r0, #15
  4011ec:	4929      	ldr	r1, [pc, #164]	; (401294 <board_init+0xdc>)
  4011ee:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4011f0:	2010      	movs	r0, #16
  4011f2:	4929      	ldr	r1, [pc, #164]	; (401298 <board_init+0xe0>)
  4011f4:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4011f6:	4829      	ldr	r0, [pc, #164]	; (40129c <board_init+0xe4>)
  4011f8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4011fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401200:	4b27      	ldr	r3, [pc, #156]	; (4012a0 <board_init+0xe8>)
  401202:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  401204:	2000      	movs	r0, #0
  401206:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40120a:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  40120c:	2008      	movs	r0, #8
  40120e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401212:	47a0      	blx	r4
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  401214:	2003      	movs	r0, #3
  401216:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40121a:	47a0      	blx	r4
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  40121c:	2004      	movs	r0, #4
  40121e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401222:	47a0      	blx	r4
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  401224:	200c      	movs	r0, #12
  401226:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40122a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40122c:	200d      	movs	r0, #13
  40122e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401232:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401234:	200e      	movs	r0, #14
  401236:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40123a:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  40123c:	201f      	movs	r0, #31
  40123e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401242:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  401244:	201e      	movs	r0, #30
  401246:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40124a:	47a0      	blx	r4
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  40124c:	200c      	movs	r0, #12
  40124e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401252:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  401254:	200d      	movs	r0, #13
  401256:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40125a:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  40125c:	200e      	movs	r0, #14
  40125e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401262:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  401264:	201e      	movs	r0, #30
  401266:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40126a:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  40126c:	201c      	movs	r0, #28
  40126e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401272:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  401274:	201d      	movs	r0, #29
  401276:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40127a:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  40127c:	204d      	movs	r0, #77	; 0x4d
  40127e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401282:	47a0      	blx	r4
  401284:	bd10      	pop	{r4, pc}
  401286:	bf00      	nop
  401288:	400e1450 	.word	0x400e1450
  40128c:	00401e35 	.word	0x00401e35
  401290:	00401ab9 	.word	0x00401ab9
  401294:	28000079 	.word	0x28000079
  401298:	28000059 	.word	0x28000059
  40129c:	400e0e00 	.word	0x400e0e00
  4012a0:	00401bdd 	.word	0x00401bdd

004012a4 <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  4012a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4012a8:	4606      	mov	r6, r0
  4012aa:	2400      	movs	r4, #0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  4012ac:	4d0a      	ldr	r5, [pc, #40]	; (4012d8 <LED_On+0x34>)
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_high(led_gpio);
			} else {
				gpio_set_pin_low(led_gpio);
  4012ae:	4f0b      	ldr	r7, [pc, #44]	; (4012dc <LED_On+0x38>)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_high(led_gpio);
  4012b0:	f8df 802c 	ldr.w	r8, [pc, #44]	; 4012e0 <LED_On+0x3c>
 */
void LED_On(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  4012b4:	5963      	ldr	r3, [r4, r5]
  4012b6:	42b3      	cmp	r3, r6
  4012b8:	d108      	bne.n	4012cc <LED_On+0x28>
  4012ba:	192b      	adds	r3, r5, r4
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  4012bc:	685b      	ldr	r3, [r3, #4]
  4012be:	2b01      	cmp	r3, #1
  4012c0:	d102      	bne.n	4012c8 <LED_On+0x24>
				gpio_set_pin_high(led_gpio);
  4012c2:	4630      	mov	r0, r6
  4012c4:	47c0      	blx	r8
  4012c6:	e001      	b.n	4012cc <LED_On+0x28>
			} else {
				gpio_set_pin_low(led_gpio);
  4012c8:	4630      	mov	r0, r6
  4012ca:	47b8      	blx	r7
  4012cc:	3408      	adds	r4, #8
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  4012ce:	2c20      	cmp	r4, #32
  4012d0:	d1f0      	bne.n	4012b4 <LED_On+0x10>
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
  4012d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4012d6:	bf00      	nop
  4012d8:	0040c0d4 	.word	0x0040c0d4
  4012dc:	00401a79 	.word	0x00401a79
  4012e0:	00401a5d 	.word	0x00401a5d

004012e4 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4012e4:	b470      	push	{r4, r5, r6}
  4012e6:	b083      	sub	sp, #12
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4012e8:	f1c0 0011 	rsb	r0, r0, #17
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4012ec:	2810      	cmp	r0, #16
  4012ee:	bf34      	ite	cc
  4012f0:	4606      	movcc	r6, r0
  4012f2:	2610      	movcs	r6, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4012f4:	2e00      	cmp	r6, #0
  4012f6:	bf08      	it	eq
  4012f8:	2601      	moveq	r6, #1

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4012fa:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4012fc:	4d0f      	ldr	r5, [pc, #60]	; (40133c <aat31xx_set_backlight+0x58>)
  4012fe:	f44f 5400 	mov.w	r4, #8192	; 0x2000
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  401302:	2018      	movs	r0, #24
  401304:	636c      	str	r4, [r5, #52]	; 0x34
  401306:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  401308:	9b01      	ldr	r3, [sp, #4]
  40130a:	1e5a      	subs	r2, r3, #1
  40130c:	9201      	str	r2, [sp, #4]
  40130e:	2b00      	cmp	r3, #0
  401310:	d1fa      	bne.n	401308 <aat31xx_set_backlight+0x24>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401312:	632c      	str	r4, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  401314:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  401316:	9b01      	ldr	r3, [sp, #4]
  401318:	1e5a      	subs	r2, r3, #1
  40131a:	9201      	str	r2, [sp, #4]
  40131c:	2b00      	cmp	r3, #0
  40131e:	d1fa      	bne.n	401316 <aat31xx_set_backlight+0x32>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  401320:	3101      	adds	r1, #1
  401322:	428e      	cmp	r6, r1
  401324:	d8ee      	bhi.n	401304 <aat31xx_set_backlight+0x20>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  401326:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40132a:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40132c:	9b01      	ldr	r3, [sp, #4]
  40132e:	1e5a      	subs	r2, r3, #1
  401330:	9201      	str	r2, [sp, #4]
  401332:	2b00      	cmp	r3, #0
  401334:	d1fa      	bne.n	40132c <aat31xx_set_backlight+0x48>
	}
}
  401336:	b003      	add	sp, #12
  401338:	bc70      	pop	{r4, r5, r6}
  40133a:	4770      	bx	lr
  40133c:	400e1200 	.word	0x400e1200

00401340 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  401340:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401342:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401346:	4b06      	ldr	r3, [pc, #24]	; (401360 <aat31xx_disable_backlight+0x20>)
  401348:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  40134a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40134e:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  401350:	9b01      	ldr	r3, [sp, #4]
  401352:	1e5a      	subs	r2, r3, #1
  401354:	9201      	str	r2, [sp, #4]
  401356:	2b00      	cmp	r3, #0
  401358:	d1fa      	bne.n	401350 <aat31xx_disable_backlight+0x10>
	}
}
  40135a:	b002      	add	sp, #8
  40135c:	4770      	bx	lr
  40135e:	bf00      	nop
  401360:	400e1200 	.word	0x400e1200

00401364 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  401364:	b082      	sub	sp, #8
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  401366:	2300      	movs	r3, #0
  401368:	9301      	str	r3, [sp, #4]
  40136a:	9b01      	ldr	r3, [sp, #4]
  40136c:	4298      	cmp	r0, r3
  40136e:	d911      	bls.n	401394 <ili9225_delay+0x30>
		for(i = 0; i < 100000; i++) {
  401370:	2100      	movs	r1, #0
  401372:	4a09      	ldr	r2, [pc, #36]	; (401398 <ili9225_delay+0x34>)
  401374:	9101      	str	r1, [sp, #4]
  401376:	9b01      	ldr	r3, [sp, #4]
  401378:	4293      	cmp	r3, r2
  40137a:	d805      	bhi.n	401388 <ili9225_delay+0x24>
  40137c:	9b01      	ldr	r3, [sp, #4]
  40137e:	3301      	adds	r3, #1
  401380:	9301      	str	r3, [sp, #4]
  401382:	9b01      	ldr	r3, [sp, #4]
  401384:	4293      	cmp	r3, r2
  401386:	d9f9      	bls.n	40137c <ili9225_delay+0x18>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  401388:	9b01      	ldr	r3, [sp, #4]
  40138a:	3301      	adds	r3, #1
  40138c:	9301      	str	r3, [sp, #4]
  40138e:	9b01      	ldr	r3, [sp, #4]
  401390:	4283      	cmp	r3, r0
  401392:	d3ef      	bcc.n	401374 <ili9225_delay+0x10>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  401394:	b002      	add	sp, #8
  401396:	4770      	bx	lr
  401398:	0001869f 	.word	0x0001869f

0040139c <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  40139c:	b430      	push	{r4, r5}
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  40139e:	6804      	ldr	r4, [r0, #0]
  4013a0:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  4013a2:	bf84      	itt	hi
  4013a4:	24af      	movhi	r4, #175	; 0xaf
  4013a6:	6004      	strhi	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  4013a8:	6814      	ldr	r4, [r2, #0]
  4013aa:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  4013ac:	bf84      	itt	hi
  4013ae:	24af      	movhi	r4, #175	; 0xaf
  4013b0:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  4013b2:	680c      	ldr	r4, [r1, #0]
  4013b4:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  4013b6:	bf84      	itt	hi
  4013b8:	24db      	movhi	r4, #219	; 0xdb
  4013ba:	600c      	strhi	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  4013bc:	681c      	ldr	r4, [r3, #0]
  4013be:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  4013c0:	bf84      	itt	hi
  4013c2:	24db      	movhi	r4, #219	; 0xdb
  4013c4:	601c      	strhi	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4013c6:	6804      	ldr	r4, [r0, #0]
  4013c8:	6815      	ldr	r5, [r2, #0]
  4013ca:	42ac      	cmp	r4, r5
		ul = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4013cc:	bf84      	itt	hi
  4013ce:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = ul;
  4013d0:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4013d2:	680a      	ldr	r2, [r1, #0]
  4013d4:	6818      	ldr	r0, [r3, #0]
  4013d6:	4282      	cmp	r2, r0
		ul = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4013d8:	bf84      	itt	hi
  4013da:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = ul;
  4013dc:	601a      	strhi	r2, [r3, #0]
	}
}
  4013de:	bc30      	pop	{r4, r5}
  4013e0:	4770      	bx	lr
  4013e2:	bf00      	nop

004013e4 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  4013e4:	b570      	push	{r4, r5, r6, lr}
  4013e6:	4606      	mov	r6, r0
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  4013e8:	4c0b      	ldr	r4, [pc, #44]	; (401418 <ili9225_write_cmd+0x34>)
  4013ea:	4620      	mov	r0, r4
  4013ec:	2102      	movs	r1, #2
  4013ee:	2200      	movs	r2, #0
  4013f0:	4d0a      	ldr	r5, [pc, #40]	; (40141c <ili9225_write_cmd+0x38>)
  4013f2:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4013f4:	2301      	movs	r3, #1
  4013f6:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  4013f8:	201c      	movs	r0, #28
  4013fa:	4b09      	ldr	r3, [pc, #36]	; (401420 <ili9225_write_cmd+0x3c>)
  4013fc:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  4013fe:	4620      	mov	r0, r4
  401400:	4631      	mov	r1, r6
  401402:	2202      	movs	r2, #2
  401404:	2300      	movs	r3, #0
  401406:	4e07      	ldr	r6, [pc, #28]	; (401424 <ili9225_write_cmd+0x40>)
  401408:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40140a:	2102      	movs	r1, #2
  40140c:	6021      	str	r1, [r4, #0]

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  40140e:	4620      	mov	r0, r4
  401410:	2280      	movs	r2, #128	; 0x80
  401412:	47a8      	blx	r5
  401414:	bd70      	pop	{r4, r5, r6, pc}
  401416:	bf00      	nop
  401418:	40008000 	.word	0x40008000
  40141c:	00401f59 	.word	0x00401f59
  401420:	00401a79 	.word	0x00401a79
  401424:	00401e9d 	.word	0x00401e9d

00401428 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  401428:	b538      	push	{r3, r4, r5, lr}
  40142a:	4605      	mov	r5, r0
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40142c:	4c07      	ldr	r4, [pc, #28]	; (40144c <ili9225_write_ram+0x24>)
  40142e:	2301      	movs	r3, #1
  401430:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  401432:	201c      	movs	r0, #28
  401434:	4b06      	ldr	r3, [pc, #24]	; (401450 <ili9225_write_ram+0x28>)
  401436:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  401438:	4620      	mov	r0, r4
  40143a:	4629      	mov	r1, r5
  40143c:	2202      	movs	r2, #2
  40143e:	2300      	movs	r3, #0
  401440:	4d04      	ldr	r5, [pc, #16]	; (401454 <ili9225_write_ram+0x2c>)
  401442:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  401444:	2302      	movs	r3, #2
  401446:	6023      	str	r3, [r4, #0]
  401448:	bd38      	pop	{r3, r4, r5, pc}
  40144a:	bf00      	nop
  40144c:	40008000 	.word	0x40008000
  401450:	00401a5d 	.word	0x00401a5d
  401454:	00401e9d 	.word	0x00401e9d

00401458 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  401458:	b510      	push	{r4, lr}
  40145a:	460c      	mov	r4, r1
	ili9225_write_cmd(uc_reg);
  40145c:	4b02      	ldr	r3, [pc, #8]	; (401468 <ili9225_write_register+0x10>)
  40145e:	4798      	blx	r3
	ili9225_write_ram(us_data);
  401460:	4620      	mov	r0, r4
  401462:	4b02      	ldr	r3, [pc, #8]	; (40146c <ili9225_write_register+0x14>)
  401464:	4798      	blx	r3
  401466:	bd10      	pop	{r4, pc}
  401468:	004013e5 	.word	0x004013e5
  40146c:	00401429 	.word	0x00401429

00401470 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  401470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401474:	b082      	sub	sp, #8
  401476:	4605      	mov	r5, r0
	volatile uint32_t i;
	if (ul_size == 0)
  401478:	460c      	mov	r4, r1
  40147a:	b1f1      	cbz	r1, 4014ba <ili9225_write_ram_buffer+0x4a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40147c:	2201      	movs	r2, #1
  40147e:	4b10      	ldr	r3, [pc, #64]	; (4014c0 <ili9225_write_ram_buffer+0x50>)
  401480:	601a      	str	r2, [r3, #0]

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  401482:	201c      	movs	r0, #28
  401484:	4b0f      	ldr	r3, [pc, #60]	; (4014c4 <ili9225_write_ram_buffer+0x54>)
  401486:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  401488:	2300      	movs	r3, #0
  40148a:	9301      	str	r3, [sp, #4]
  40148c:	9b01      	ldr	r3, [sp, #4]
  40148e:	429c      	cmp	r4, r3
  401490:	d910      	bls.n	4014b4 <ili9225_write_ram_buffer+0x44>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  401492:	f8df 802c 	ldr.w	r8, [pc, #44]	; 4014c0 <ili9225_write_ram_buffer+0x50>
  401496:	2702      	movs	r7, #2
  401498:	4e0b      	ldr	r6, [pc, #44]	; (4014c8 <ili9225_write_ram_buffer+0x58>)
  40149a:	9b01      	ldr	r3, [sp, #4]
  40149c:	4640      	mov	r0, r8
  40149e:	f835 1013 	ldrh.w	r1, [r5, r3, lsl #1]
  4014a2:	463a      	mov	r2, r7
  4014a4:	2300      	movs	r3, #0
  4014a6:	47b0      	blx	r6
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  4014a8:	9b01      	ldr	r3, [sp, #4]
  4014aa:	3301      	adds	r3, #1
  4014ac:	9301      	str	r3, [sp, #4]
  4014ae:	9b01      	ldr	r3, [sp, #4]
  4014b0:	429c      	cmp	r4, r3
  4014b2:	d8f2      	bhi.n	40149a <ili9225_write_ram_buffer+0x2a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4014b4:	2202      	movs	r2, #2
  4014b6:	4b02      	ldr	r3, [pc, #8]	; (4014c0 <ili9225_write_ram_buffer+0x50>)
  4014b8:	601a      	str	r2, [r3, #0]
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
}
  4014ba:	b002      	add	sp, #8
  4014bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014c0:	40008000 	.word	0x40008000
  4014c4:	00401a5d 	.word	0x00401a5d
  4014c8:	00401e9d 	.word	0x00401e9d

004014cc <ili9225_spi_handler>:
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
	return p_spi->SPI_IMR;
  4014cc:	4b03      	ldr	r3, [pc, #12]	; (4014dc <ili9225_spi_handler+0x10>)
  4014ce:	69da      	ldr	r2, [r3, #28]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IDR = ul_sources;
  4014d0:	619a      	str	r2, [r3, #24]
	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  4014d2:	2201      	movs	r2, #1
  4014d4:	4b02      	ldr	r3, [pc, #8]	; (4014e0 <ili9225_spi_handler+0x14>)
  4014d6:	701a      	strb	r2, [r3, #0]
  4014d8:	4770      	bx	lr
  4014da:	bf00      	nop
  4014dc:	40008000 	.word	0x40008000
  4014e0:	20000b50 	.word	0x20000b50

004014e4 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  4014e4:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1,
  4014e6:	2007      	movs	r0, #7
  4014e8:	f241 0117 	movw	r1, #4119	; 0x1017
  4014ec:	4b01      	ldr	r3, [pc, #4]	; (4014f4 <ili9225_display_on+0x10>)
  4014ee:	4798      	blx	r3
  4014f0:	bd08      	pop	{r3, pc}
  4014f2:	bf00      	nop
  4014f4:	00401459 	.word	0x00401459

004014f8 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  4014f8:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  4014fa:	2007      	movs	r0, #7
  4014fc:	2100      	movs	r1, #0
  4014fe:	4b01      	ldr	r3, [pc, #4]	; (401504 <ili9225_display_off+0xc>)
  401500:	4798      	blx	r3
  401502:	bd08      	pop	{r3, pc}
  401504:	00401459 	.word	0x00401459

00401508 <ili9225_set_foreground_color>:
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
  401508:	f400 417c 	and.w	r1, r0, #64512	; 0xfc00
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  40150c:	f400 0378 	and.w	r3, r0, #16252928	; 0xf80000
  401510:	0a1b      	lsrs	r3, r3, #8
  401512:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  401516:	f3c0 00c4 	ubfx	r0, r0, #3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  40151a:	4301      	orrs	r1, r0
  40151c:	4a04      	ldr	r2, [pc, #16]	; (401530 <ili9225_set_foreground_color+0x28>)
  40151e:	1e93      	subs	r3, r2, #2
  401520:	f502 72af 	add.w	r2, r2, #350	; 0x15e
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = w_color;
  401524:	f823 1f02 	strh.w	r1, [r3, #2]!
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  401528:	4293      	cmp	r3, r2
  40152a:	d1fb      	bne.n	401524 <ili9225_set_foreground_color+0x1c>
		g_ul_pixel_cache[i] = w_color;
	}
}
  40152c:	4770      	bx	lr
  40152e:	bf00      	nop
  401530:	200009f0 	.word	0x200009f0

00401534 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  401534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401536:	4606      	mov	r6, r0
  401538:	460d      	mov	r5, r1
  40153a:	461f      	mov	r7, r3
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  40153c:	3a01      	subs	r2, #1
  40153e:	1811      	adds	r1, r2, r0
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  401540:	2036      	movs	r0, #54	; 0x36
  401542:	b2c9      	uxtb	r1, r1
  401544:	4c06      	ldr	r4, [pc, #24]	; (401560 <ili9225_set_window+0x2c>)
  401546:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  401548:	2037      	movs	r0, #55	; 0x37
  40154a:	b2f1      	uxtb	r1, r6
  40154c:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  40154e:	3f01      	subs	r7, #1
  401550:	1979      	adds	r1, r7, r5
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  401552:	2038      	movs	r0, #56	; 0x38
  401554:	b2c9      	uxtb	r1, r1
  401556:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  401558:	2039      	movs	r0, #57	; 0x39
  40155a:	b2e9      	uxtb	r1, r5
  40155c:	47a0      	blx	r4
  40155e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401560:	00401459 	.word	0x00401459

00401564 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  401564:	b538      	push	{r3, r4, r5, lr}
  401566:	460d      	mov	r5, r1
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  401568:	b2c1      	uxtb	r1, r0
  40156a:	2020      	movs	r0, #32
  40156c:	4c02      	ldr	r4, [pc, #8]	; (401578 <ili9225_set_cursor_position+0x14>)
  40156e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  401570:	2021      	movs	r0, #33	; 0x21
  401572:	b2e9      	uxtb	r1, r5
  401574:	47a0      	blx	r4
  401576:	bd38      	pop	{r3, r4, r5, pc}
  401578:	00401459 	.word	0x00401459

0040157c <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  40157c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401580:	b085      	sub	sp, #20
  401582:	4681      	mov	r9, r0
	struct spi_device ILI9225_SPI_DEVICE = {
  401584:	f04f 0802 	mov.w	r8, #2
  401588:	af04      	add	r7, sp, #16
  40158a:	f847 8d04 	str.w	r8, [r7, #-4]!
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  40158e:	201d      	movs	r0, #29
  401590:	4c5e      	ldr	r4, [pc, #376]	; (40170c <ili9225_init+0x190>)
  401592:	47a0      	blx	r4
	ili9225_delay(2); /* wait for at least 2ms */
  401594:	4640      	mov	r0, r8
  401596:	4e5e      	ldr	r6, [pc, #376]	; (401710 <ili9225_init+0x194>)
  401598:	47b0      	blx	r6

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  40159a:	201d      	movs	r0, #29
  40159c:	4b5d      	ldr	r3, [pc, #372]	; (401714 <ili9225_init+0x198>)
  40159e:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  4015a0:	2014      	movs	r0, #20
  4015a2:	47b0      	blx	r6

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  4015a4:	201d      	movs	r0, #29
  4015a6:	47a0      	blx	r4
	ili9225_delay(50); /* wait for at least 50ms */
  4015a8:	2032      	movs	r0, #50	; 0x32
  4015aa:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4015ac:	4c5a      	ldr	r4, [pc, #360]	; (401718 <ili9225_init+0x19c>)
  4015ae:	f8c4 8000 	str.w	r8, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4015b2:	2380      	movs	r3, #128	; 0x80
  4015b4:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  4015b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4015ba:	6023      	str	r3, [r4, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4015bc:	4b57      	ldr	r3, [pc, #348]	; (40171c <ili9225_init+0x1a0>)
  4015be:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4015c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4015c6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4015ca:	2500      	movs	r5, #0
  4015cc:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4015d0:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  4015d2:	4620      	mov	r0, r4
  4015d4:	4b52      	ldr	r3, [pc, #328]	; (401720 <ili9225_init+0x1a4>)
  4015d6:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  4015d8:	9500      	str	r5, [sp, #0]
  4015da:	4620      	mov	r0, r4
  4015dc:	4639      	mov	r1, r7
  4015de:	462a      	mov	r2, r5
  4015e0:	4b50      	ldr	r3, [pc, #320]	; (401724 <ili9225_init+0x1a8>)
  4015e2:	f8df c15c 	ldr.w	ip, [pc, #348]	; 401740 <ili9225_init+0x1c4>
  4015e6:	47e0      	blx	ip
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  4015e8:	4620      	mov	r0, r4
  4015ea:	4639      	mov	r1, r7
  4015ec:	4b4e      	ldr	r3, [pc, #312]	; (401728 <ili9225_init+0x1ac>)
  4015ee:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4015f0:	2701      	movs	r7, #1
  4015f2:	6027      	str	r7, [r4, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  4015f4:	6167      	str	r7, [r4, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);

	/* Turn off LCD */
	ili9225_display_off();
  4015f6:	4b4d      	ldr	r3, [pc, #308]	; (40172c <ili9225_init+0x1b0>)
  4015f8:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  4015fa:	4638      	mov	r0, r7
  4015fc:	f44f 718e 	mov.w	r1, #284	; 0x11c
  401600:	4c4b      	ldr	r4, [pc, #300]	; (401730 <ili9225_init+0x1b4>)
  401602:	47a0      	blx	r4
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  401604:	4640      	mov	r0, r8
  401606:	f44f 7180 	mov.w	r1, #256	; 0x100
  40160a:	47a0      	blx	r4
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  40160c:	2003      	movs	r0, #3
  40160e:	f241 0130 	movw	r1, #4144	; 0x1030
  401612:	47a0      	blx	r4
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  401614:	2008      	movs	r0, #8
  401616:	f640 0108 	movw	r1, #2056	; 0x808
  40161a:	47a0      	blx	r4
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  40161c:	200c      	movs	r0, #12
  40161e:	4639      	mov	r1, r7
  401620:	47a0      	blx	r4
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  401622:	200f      	movs	r0, #15
  401624:	f640 2101 	movw	r1, #2561	; 0xa01
  401628:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  40162a:	2020      	movs	r0, #32
  40162c:	21b0      	movs	r1, #176	; 0xb0
  40162e:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  401630:	2021      	movs	r0, #33	; 0x21
  401632:	21dc      	movs	r1, #220	; 0xdc
  401634:	47a0      	blx	r4

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  401636:	2010      	movs	r0, #16
  401638:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  40163c:	47a0      	blx	r4
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  40163e:	2011      	movs	r0, #17
  401640:	f241 0138 	movw	r1, #4152	; 0x1038
  401644:	47a0      	blx	r4
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  401646:	2032      	movs	r0, #50	; 0x32
  401648:	47b0      	blx	r6

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  40164a:	2012      	movs	r0, #18
  40164c:	f241 1121 	movw	r1, #4385	; 0x1121
  401650:	47a0      	blx	r4
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  401652:	2013      	movs	r0, #19
  401654:	214e      	movs	r1, #78	; 0x4e
  401656:	47a0      	blx	r4
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  401658:	2014      	movs	r0, #20
  40165a:	f246 716f 	movw	r1, #26479	; 0x676f
  40165e:	47a0      	blx	r4
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  401660:	2030      	movs	r0, #48	; 0x30
  401662:	4629      	mov	r1, r5
  401664:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  401666:	2031      	movs	r0, #49	; 0x31
  401668:	21db      	movs	r1, #219	; 0xdb
  40166a:	47a0      	blx	r4
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  40166c:	2032      	movs	r0, #50	; 0x32
  40166e:	4629      	mov	r1, r5
  401670:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  401672:	2033      	movs	r0, #51	; 0x33
  401674:	4629      	mov	r1, r5
  401676:	47a0      	blx	r4
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  401678:	2034      	movs	r0, #52	; 0x34
  40167a:	21db      	movs	r1, #219	; 0xdb
  40167c:	47a0      	blx	r4
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  40167e:	2035      	movs	r0, #53	; 0x35
  401680:	4629      	mov	r1, r5
  401682:	47a0      	blx	r4
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  401684:	2036      	movs	r0, #54	; 0x36
  401686:	21b0      	movs	r1, #176	; 0xb0
  401688:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  40168a:	2037      	movs	r0, #55	; 0x37
  40168c:	4629      	mov	r1, r5
  40168e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  401690:	2038      	movs	r0, #56	; 0x38
  401692:	21dc      	movs	r1, #220	; 0xdc
  401694:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  401696:	2039      	movs	r0, #57	; 0x39
  401698:	4629      	mov	r1, r5
  40169a:	47a0      	blx	r4

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  40169c:	2050      	movs	r0, #80	; 0x50
  40169e:	4629      	mov	r1, r5
  4016a0:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  4016a2:	2051      	movs	r0, #81	; 0x51
  4016a4:	f240 610a 	movw	r1, #1546	; 0x60a
  4016a8:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  4016aa:	2052      	movs	r0, #82	; 0x52
  4016ac:	f640 510a 	movw	r1, #3338	; 0xd0a
  4016b0:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  4016b2:	2053      	movs	r0, #83	; 0x53
  4016b4:	f240 3103 	movw	r1, #771	; 0x303
  4016b8:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  4016ba:	2054      	movs	r0, #84	; 0x54
  4016bc:	f640 210d 	movw	r1, #2573	; 0xa0d
  4016c0:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  4016c2:	2055      	movs	r0, #85	; 0x55
  4016c4:	f640 2106 	movw	r1, #2566	; 0xa06
  4016c8:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  4016ca:	2056      	movs	r0, #86	; 0x56
  4016cc:	4629      	mov	r1, r5
  4016ce:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  4016d0:	2057      	movs	r0, #87	; 0x57
  4016d2:	f240 3103 	movw	r1, #771	; 0x303
  4016d6:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  4016d8:	2058      	movs	r0, #88	; 0x58
  4016da:	4629      	mov	r1, r5
  4016dc:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  4016de:	2059      	movs	r0, #89	; 0x59
  4016e0:	4629      	mov	r1, r5
  4016e2:	47a0      	blx	r4

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4016e4:	4628      	mov	r0, r5
  4016e6:	4629      	mov	r1, r5
  4016e8:	f8d9 2000 	ldr.w	r2, [r9]
  4016ec:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4016f0:	4c10      	ldr	r4, [pc, #64]	; (401734 <ili9225_init+0x1b8>)
  4016f2:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  4016f4:	f8d9 0008 	ldr.w	r0, [r9, #8]
  4016f8:	4b0f      	ldr	r3, [pc, #60]	; (401738 <ili9225_init+0x1bc>)
  4016fa:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  4016fc:	4628      	mov	r0, r5
  4016fe:	4629      	mov	r1, r5
  401700:	4b0e      	ldr	r3, [pc, #56]	; (40173c <ili9225_init+0x1c0>)
  401702:	4798      	blx	r3
	return 0;
}
  401704:	4628      	mov	r0, r5
  401706:	b005      	add	sp, #20
  401708:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40170c:	00401a5d 	.word	0x00401a5d
  401710:	00401365 	.word	0x00401365
  401714:	00401a79 	.word	0x00401a79
  401718:	40008000 	.word	0x40008000
  40171c:	e000e100 	.word	0xe000e100
  401720:	00401025 	.word	0x00401025
  401724:	00bebc20 	.word	0x00bebc20
  401728:	004010f5 	.word	0x004010f5
  40172c:	004014f9 	.word	0x004014f9
  401730:	00401459 	.word	0x00401459
  401734:	00401535 	.word	0x00401535
  401738:	00401509 	.word	0x00401509
  40173c:	00401565 	.word	0x00401565
  401740:	00401079 	.word	0x00401079

00401744 <ili9225_fill>:
 * \brief Fill the LCD buffer with the specified color.
 *
 * \param us_color fill color.
 */
void ili9225_fill(ili9225_color_t us_color)
{
  401744:	b570      	push	{r4, r5, r6, lr}
  401746:	4606      	mov	r6, r0
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
  401748:	2000      	movs	r0, #0
  40174a:	4601      	mov	r1, r0
  40174c:	4b06      	ldr	r3, [pc, #24]	; (401768 <ili9225_fill+0x24>)
  40174e:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  401750:	2022      	movs	r0, #34	; 0x22
  401752:	4b06      	ldr	r3, [pc, #24]	; (40176c <ili9225_fill+0x28>)
  401754:	4798      	blx	r3
  401756:	f249 7440 	movw	r4, #38720	; 0x9740

	ili9225_set_cursor_position(0, 0);
	ili9225_write_ram_prepare();

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
		ili9225_write_ram(us_color);
  40175a:	4d05      	ldr	r5, [pc, #20]	; (401770 <ili9225_fill+0x2c>)
  40175c:	4630      	mov	r0, r6
  40175e:	47a8      	blx	r5
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
	ili9225_write_ram_prepare();

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  401760:	3c01      	subs	r4, #1
  401762:	d1fb      	bne.n	40175c <ili9225_fill+0x18>
		ili9225_write_ram(us_color);
	}
}
  401764:	bd70      	pop	{r4, r5, r6, pc}
  401766:	bf00      	nop
  401768:	00401565 	.word	0x00401565
  40176c:	004013e5 	.word	0x004013e5
  401770:	00401429 	.word	0x00401429

00401774 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  401774:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  401776:	28af      	cmp	r0, #175	; 0xaf
  401778:	d80e      	bhi.n	401798 <ili9225_draw_pixel+0x24>
  40177a:	29db      	cmp	r1, #219	; 0xdb
  40177c:	d80e      	bhi.n	40179c <ili9225_draw_pixel+0x28>
		return 1;
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  40177e:	b280      	uxth	r0, r0
  401780:	b289      	uxth	r1, r1
  401782:	4b07      	ldr	r3, [pc, #28]	; (4017a0 <ili9225_draw_pixel+0x2c>)
  401784:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  401786:	2022      	movs	r0, #34	; 0x22
  401788:	4b06      	ldr	r3, [pc, #24]	; (4017a4 <ili9225_draw_pixel+0x30>)
  40178a:	4798      	blx	r3
	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
  40178c:	4b06      	ldr	r3, [pc, #24]	; (4017a8 <ili9225_draw_pixel+0x34>)
  40178e:	8818      	ldrh	r0, [r3, #0]
  401790:	4b06      	ldr	r3, [pc, #24]	; (4017ac <ili9225_draw_pixel+0x38>)
  401792:	4798      	blx	r3
	return 0;
  401794:	2000      	movs	r0, #0
  401796:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
		return 1;
  401798:	2001      	movs	r0, #1
  40179a:	bd08      	pop	{r3, pc}
  40179c:	2001      	movs	r0, #1

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
	return 0;
}
  40179e:	bd08      	pop	{r3, pc}
  4017a0:	00401565 	.word	0x00401565
  4017a4:	004013e5 	.word	0x004013e5
  4017a8:	200009f0 	.word	0x200009f0
  4017ac:	00401429 	.word	0x00401429

004017b0 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4017b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4017b4:	b084      	sub	sp, #16
  4017b6:	9003      	str	r0, [sp, #12]
  4017b8:	9102      	str	r1, [sp, #8]
  4017ba:	9201      	str	r2, [sp, #4]
  4017bc:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4017be:	a803      	add	r0, sp, #12
  4017c0:	a902      	add	r1, sp, #8
  4017c2:	aa01      	add	r2, sp, #4
  4017c4:	466b      	mov	r3, sp
  4017c6:	4c21      	ldr	r4, [pc, #132]	; (40184c <ili9225_draw_filled_rectangle+0x9c>)
  4017c8:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  4017ca:	9a03      	ldr	r2, [sp, #12]
  4017cc:	9b02      	ldr	r3, [sp, #8]
  4017ce:	9901      	ldr	r1, [sp, #4]
  4017d0:	1c4d      	adds	r5, r1, #1
  4017d2:	9900      	ldr	r1, [sp, #0]
  4017d4:	1c4c      	adds	r4, r1, #1
  4017d6:	4610      	mov	r0, r2
  4017d8:	4619      	mov	r1, r3
  4017da:	1aaa      	subs	r2, r5, r2
  4017dc:	1ae3      	subs	r3, r4, r3
  4017de:	4c1c      	ldr	r4, [pc, #112]	; (401850 <ili9225_draw_filled_rectangle+0xa0>)
  4017e0:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  4017e2:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4017e6:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4017ea:	4b1a      	ldr	r3, [pc, #104]	; (401854 <ili9225_draw_filled_rectangle+0xa4>)
  4017ec:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  4017ee:	2022      	movs	r0, #34	; 0x22
  4017f0:	4b19      	ldr	r3, [pc, #100]	; (401858 <ili9225_draw_filled_rectangle+0xa8>)
  4017f2:	4798      	blx	r3
	ili9225_set_cursor_position(ul_x1, ul_y1);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4017f4:	9b02      	ldr	r3, [sp, #8]
  4017f6:	9a00      	ldr	r2, [sp, #0]
  4017f8:	1ad2      	subs	r2, r2, r3
  4017fa:	9b01      	ldr	r3, [sp, #4]
  4017fc:	f103 0801 	add.w	r8, r3, #1
  401800:	9b03      	ldr	r3, [sp, #12]
  401802:	ebc3 0808 	rsb	r8, r3, r8
  401806:	fb02 8808 	mla	r8, r2, r8, r8
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40180a:	4c14      	ldr	r4, [pc, #80]	; (40185c <ili9225_draw_filled_rectangle+0xac>)
  40180c:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  401810:	09e4      	lsrs	r4, r4, #7
  401812:	d007      	beq.n	401824 <ili9225_draw_filled_rectangle+0x74>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  401814:	4f12      	ldr	r7, [pc, #72]	; (401860 <ili9225_draw_filled_rectangle+0xb0>)
  401816:	26b0      	movs	r6, #176	; 0xb0
  401818:	4d12      	ldr	r5, [pc, #72]	; (401864 <ili9225_draw_filled_rectangle+0xb4>)
  40181a:	4638      	mov	r0, r7
  40181c:	4631      	mov	r1, r6
  40181e:	47a8      	blx	r5
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  401820:	3c01      	subs	r4, #1
  401822:	d1fa      	bne.n	40181a <ili9225_draw_filled_rectangle+0x6a>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  401824:	490d      	ldr	r1, [pc, #52]	; (40185c <ili9225_draw_filled_rectangle+0xac>)
  401826:	fba1 3108 	umull	r3, r1, r1, r8
  40182a:	09c9      	lsrs	r1, r1, #7
  40182c:	24b0      	movs	r4, #176	; 0xb0
  40182e:	480c      	ldr	r0, [pc, #48]	; (401860 <ili9225_draw_filled_rectangle+0xb0>)
  401830:	fb04 8111 	mls	r1, r4, r1, r8
  401834:	4b0b      	ldr	r3, [pc, #44]	; (401864 <ili9225_draw_filled_rectangle+0xb4>)
  401836:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  401838:	2000      	movs	r0, #0
  40183a:	4601      	mov	r1, r0
  40183c:	4622      	mov	r2, r4
  40183e:	23dc      	movs	r3, #220	; 0xdc
  401840:	4c03      	ldr	r4, [pc, #12]	; (401850 <ili9225_draw_filled_rectangle+0xa0>)
  401842:	47a0      	blx	r4
}
  401844:	b004      	add	sp, #16
  401846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40184a:	bf00      	nop
  40184c:	0040139d 	.word	0x0040139d
  401850:	00401535 	.word	0x00401535
  401854:	00401565 	.word	0x00401565
  401858:	004013e5 	.word	0x004013e5
  40185c:	ba2e8ba3 	.word	0xba2e8ba3
  401860:	200009f0 	.word	0x200009f0
  401864:	00401471 	.word	0x00401471

00401868 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  401868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40186c:	b087      	sub	sp, #28
  40186e:	9004      	str	r0, [sp, #16]
  401870:	468b      	mov	fp, r1
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  401872:	7813      	ldrb	r3, [r2, #0]
  401874:	2b00      	cmp	r3, #0
  401876:	d04a      	beq.n	40190e <ili9225_draw_string+0xa6>
  401878:	9203      	str	r2, [sp, #12]
  40187a:	9002      	str	r0, [sp, #8]
  40187c:	4a25      	ldr	r2, [pc, #148]	; (401914 <ili9225_draw_string+0xac>)
  40187e:	f2a2 226b 	subw	r2, r2, #619	; 0x26b
  401882:	9205      	str	r2, [sp, #20]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  401884:	f8df 9090 	ldr.w	r9, [pc, #144]	; 401918 <ili9225_draw_string+0xb0>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  401888:	2b0a      	cmp	r3, #10
  40188a:	d104      	bne.n	401896 <ili9225_draw_string+0x2e>
			ul_y += gfont.height + 2;
  40188c:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  401890:	9b04      	ldr	r3, [sp, #16]
  401892:	9302      	str	r3, [sp, #8]
  401894:	e035      	b.n	401902 <ili9225_draw_string+0x9a>
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  401896:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40189a:	009b      	lsls	r3, r3, #2
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  40189c:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  4018a0:	4a1c      	ldr	r2, [pc, #112]	; (401914 <ili9225_draw_string+0xac>)
  4018a2:	4416      	add	r6, r2
  4018a4:	9a05      	ldr	r2, [sp, #20]
  4018a6:	441a      	add	r2, r3
  4018a8:	9201      	str	r2, [sp, #4]
  4018aa:	f8dd 8008 	ldr.w	r8, [sp, #8]
  4018ae:	2407      	movs	r4, #7
  4018b0:	4637      	mov	r7, r6
  4018b2:	eb0b 0a04 	add.w	sl, fp, r4
  4018b6:	463d      	mov	r5, r7
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4018b8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  4018bc:	4123      	asrs	r3, r4
  4018be:	f013 0f01 	tst.w	r3, #1
  4018c2:	d003      	beq.n	4018cc <ili9225_draw_string+0x64>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  4018c4:	4640      	mov	r0, r8
  4018c6:	ebc4 010a 	rsb	r1, r4, sl
  4018ca:	47c8      	blx	r9
  4018cc:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  4018ce:	f1b4 3fff 	cmp.w	r4, #4294967295
  4018d2:	d1f0      	bne.n	4018b6 <ili9225_draw_string+0x4e>
  4018d4:	2407      	movs	r4, #7
  4018d6:	f10b 070f 	add.w	r7, fp, #15
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  4018da:	782b      	ldrb	r3, [r5, #0]
  4018dc:	4123      	asrs	r3, r4
  4018de:	f013 0f01 	tst.w	r3, #1
  4018e2:	d002      	beq.n	4018ea <ili9225_draw_string+0x82>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  4018e4:	4640      	mov	r0, r8
  4018e6:	1b39      	subs	r1, r7, r4
  4018e8:	47c8      	blx	r9
  4018ea:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  4018ec:	2c01      	cmp	r4, #1
  4018ee:	d1f4      	bne.n	4018da <ili9225_draw_string+0x72>
  4018f0:	3602      	adds	r6, #2
  4018f2:	f108 0801 	add.w	r8, r8, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  4018f6:	9b01      	ldr	r3, [sp, #4]
  4018f8:	429e      	cmp	r6, r3
  4018fa:	d1d8      	bne.n	4018ae <ili9225_draw_string+0x46>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  4018fc:	9a02      	ldr	r2, [sp, #8]
  4018fe:	320c      	adds	r2, #12
  401900:	9202      	str	r2, [sp, #8]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  401902:	9a03      	ldr	r2, [sp, #12]
  401904:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  401908:	9203      	str	r2, [sp, #12]
  40190a:	2b00      	cmp	r3, #0
  40190c:	d1bc      	bne.n	401888 <ili9225_draw_string+0x20>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  40190e:	b007      	add	sp, #28
  401910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401914:	0040c0f4 	.word	0x0040c0f4
  401918:	00401775 	.word	0x00401775

0040191c <pdc_tx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  40191c:	460b      	mov	r3, r1
  40191e:	b119      	cbz	r1, 401928 <pdc_tx_init+0xc>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  401920:	6809      	ldr	r1, [r1, #0]
  401922:	6081      	str	r1, [r0, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  401924:	685b      	ldr	r3, [r3, #4]
  401926:	60c3      	str	r3, [r0, #12]
	}
	if (p_next_packet) {
  401928:	b11a      	cbz	r2, 401932 <pdc_tx_init+0x16>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  40192a:	6813      	ldr	r3, [r2, #0]
  40192c:	6183      	str	r3, [r0, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  40192e:	6853      	ldr	r3, [r2, #4]
  401930:	61c3      	str	r3, [r0, #28]
  401932:	4770      	bx	lr

00401934 <pdc_rx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  401934:	460b      	mov	r3, r1
  401936:	b119      	cbz	r1, 401940 <pdc_rx_init+0xc>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  401938:	6809      	ldr	r1, [r1, #0]
  40193a:	6001      	str	r1, [r0, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  40193c:	685b      	ldr	r3, [r3, #4]
  40193e:	6043      	str	r3, [r0, #4]
	}
	if (p_next_packet) {
  401940:	b11a      	cbz	r2, 40194a <pdc_rx_init+0x16>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  401942:	6813      	ldr	r3, [r2, #0]
  401944:	6103      	str	r3, [r0, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  401946:	6853      	ldr	r3, [r2, #4]
  401948:	6143      	str	r3, [r0, #20]
  40194a:	4770      	bx	lr

0040194c <pdc_enable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  40194c:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
  401950:	05c9      	lsls	r1, r1, #23
  401952:	0dc9      	lsrs	r1, r1, #23
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  401954:	6201      	str	r1, [r0, #32]
  401956:	4770      	bx	lr

00401958 <pdc_disable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  401958:	f421 71fe 	bic.w	r1, r1, #508	; 0x1fc
  40195c:	f021 0101 	bic.w	r1, r1, #1
  401960:	0589      	lsls	r1, r1, #22
  401962:	0d89      	lsrs	r1, r1, #22
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  401964:	6201      	str	r1, [r0, #32]
  401966:	4770      	bx	lr

00401968 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401968:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40196a:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40196c:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401970:	d02e      	beq.n	4019d0 <pio_set_peripheral+0x68>
  401972:	d808      	bhi.n	401986 <pio_set_peripheral+0x1e>
  401974:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401978:	d014      	beq.n	4019a4 <pio_set_peripheral+0x3c>
  40197a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40197e:	d01d      	beq.n	4019bc <pio_set_peripheral+0x54>
  401980:	2900      	cmp	r1, #0
  401982:	d135      	bne.n	4019f0 <pio_set_peripheral+0x88>
  401984:	e035      	b.n	4019f2 <pio_set_peripheral+0x8a>
  401986:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40198a:	d032      	beq.n	4019f2 <pio_set_peripheral+0x8a>
  40198c:	d803      	bhi.n	401996 <pio_set_peripheral+0x2e>
  40198e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401992:	d027      	beq.n	4019e4 <pio_set_peripheral+0x7c>
  401994:	e02c      	b.n	4019f0 <pio_set_peripheral+0x88>
  401996:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40199a:	d02a      	beq.n	4019f2 <pio_set_peripheral+0x8a>
  40199c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4019a0:	d027      	beq.n	4019f2 <pio_set_peripheral+0x8a>
  4019a2:	e025      	b.n	4019f0 <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4019a4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4019a6:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4019a8:	43d3      	mvns	r3, r2
  4019aa:	4021      	ands	r1, r4
  4019ac:	4019      	ands	r1, r3
  4019ae:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4019b0:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4019b2:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4019b4:	4021      	ands	r1, r4
  4019b6:	400b      	ands	r3, r1
  4019b8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4019ba:	e019      	b.n	4019f0 <pio_set_peripheral+0x88>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4019bc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4019be:	4313      	orrs	r3, r2
  4019c0:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4019c2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4019c4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4019c6:	400b      	ands	r3, r1
  4019c8:	ea23 0302 	bic.w	r3, r3, r2
  4019cc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4019ce:	e00f      	b.n	4019f0 <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4019d0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4019d2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4019d4:	400b      	ands	r3, r1
  4019d6:	ea23 0302 	bic.w	r3, r3, r2
  4019da:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4019dc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4019de:	4313      	orrs	r3, r2
  4019e0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4019e2:	e005      	b.n	4019f0 <pio_set_peripheral+0x88>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4019e4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4019e6:	4313      	orrs	r3, r2
  4019e8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4019ea:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4019ec:	4313      	orrs	r3, r2
  4019ee:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4019f0:	6042      	str	r2, [r0, #4]
}
  4019f2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4019f6:	4770      	bx	lr

004019f8 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4019f8:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4019fa:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4019fe:	bf14      	ite	ne
  401a00:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401a02:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401a04:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401a08:	bf14      	ite	ne
  401a0a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401a0c:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401a0e:	f012 0f02 	tst.w	r2, #2
  401a12:	d002      	beq.n	401a1a <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  401a14:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401a18:	e004      	b.n	401a24 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401a1a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  401a1e:	bf18      	it	ne
  401a20:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401a24:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401a26:	6001      	str	r1, [r0, #0]
  401a28:	4770      	bx	lr
  401a2a:	bf00      	nop

00401a2c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401a2c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401a2e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401a30:	9c01      	ldr	r4, [sp, #4]
  401a32:	b10c      	cbz	r4, 401a38 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  401a34:	6641      	str	r1, [r0, #100]	; 0x64
  401a36:	e000      	b.n	401a3a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401a38:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401a3a:	b10b      	cbz	r3, 401a40 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  401a3c:	6501      	str	r1, [r0, #80]	; 0x50
  401a3e:	e000      	b.n	401a42 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401a40:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401a42:	b10a      	cbz	r2, 401a48 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  401a44:	6301      	str	r1, [r0, #48]	; 0x30
  401a46:	e000      	b.n	401a4a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401a48:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401a4a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401a4c:	6001      	str	r1, [r0, #0]
}
  401a4e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401a52:	4770      	bx	lr

00401a54 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401a54:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401a56:	4770      	bx	lr

00401a58 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401a58:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401a5a:	4770      	bx	lr

00401a5c <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401a5c:	0943      	lsrs	r3, r0, #5
  401a5e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401a62:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401a66:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401a68:	f000 001f 	and.w	r0, r0, #31
  401a6c:	2201      	movs	r2, #1
  401a6e:	fa02 f000 	lsl.w	r0, r2, r0
  401a72:	6318      	str	r0, [r3, #48]	; 0x30
  401a74:	4770      	bx	lr
  401a76:	bf00      	nop

00401a78 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401a78:	0943      	lsrs	r3, r0, #5
  401a7a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401a7e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401a82:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401a84:	f000 001f 	and.w	r0, r0, #31
  401a88:	2201      	movs	r2, #1
  401a8a:	fa02 f000 	lsl.w	r0, r2, r0
  401a8e:	6358      	str	r0, [r3, #52]	; 0x34
  401a90:	4770      	bx	lr
  401a92:	bf00      	nop

00401a94 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401a94:	0943      	lsrs	r3, r0, #5
  401a96:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401a9a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401a9e:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  401aa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401aa2:	f000 001f 	and.w	r0, r0, #31
  401aa6:	2101      	movs	r1, #1
  401aa8:	fa01 f000 	lsl.w	r0, r1, r0
  401aac:	4210      	tst	r0, r2
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401aae:	bf14      	ite	ne
  401ab0:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401ab2:	6318      	streq	r0, [r3, #48]	; 0x30
  401ab4:	4770      	bx	lr
  401ab6:	bf00      	nop

00401ab8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401ab8:	b570      	push	{r4, r5, r6, lr}
  401aba:	b082      	sub	sp, #8
  401abc:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401abe:	0944      	lsrs	r4, r0, #5
  401ac0:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  401ac4:	f204 7407 	addw	r4, r4, #1799	; 0x707
  401ac8:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401aca:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  401ace:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  401ad2:	d047      	beq.n	401b64 <pio_configure_pin+0xac>
  401ad4:	d809      	bhi.n	401aea <pio_configure_pin+0x32>
  401ad6:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401ada:	d021      	beq.n	401b20 <pio_configure_pin+0x68>
  401adc:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401ae0:	d02f      	beq.n	401b42 <pio_configure_pin+0x8a>
  401ae2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  401ae6:	d16f      	bne.n	401bc8 <pio_configure_pin+0x110>
  401ae8:	e009      	b.n	401afe <pio_configure_pin+0x46>
  401aea:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  401aee:	d055      	beq.n	401b9c <pio_configure_pin+0xe4>
  401af0:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401af4:	d052      	beq.n	401b9c <pio_configure_pin+0xe4>
  401af6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401afa:	d044      	beq.n	401b86 <pio_configure_pin+0xce>
  401afc:	e064      	b.n	401bc8 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401afe:	f000 001f 	and.w	r0, r0, #31
  401b02:	2401      	movs	r4, #1
  401b04:	4084      	lsls	r4, r0
  401b06:	4630      	mov	r0, r6
  401b08:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401b0c:	4622      	mov	r2, r4
  401b0e:	4b30      	ldr	r3, [pc, #192]	; (401bd0 <pio_configure_pin+0x118>)
  401b10:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b12:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401b16:	bf14      	ite	ne
  401b18:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401b1a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401b1c:	2001      	movs	r0, #1
  401b1e:	e054      	b.n	401bca <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401b20:	f000 001f 	and.w	r0, r0, #31
  401b24:	2401      	movs	r4, #1
  401b26:	4084      	lsls	r4, r0
  401b28:	4630      	mov	r0, r6
  401b2a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401b2e:	4622      	mov	r2, r4
  401b30:	4b27      	ldr	r3, [pc, #156]	; (401bd0 <pio_configure_pin+0x118>)
  401b32:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b34:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401b38:	bf14      	ite	ne
  401b3a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401b3c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401b3e:	2001      	movs	r0, #1
  401b40:	e043      	b.n	401bca <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401b42:	f000 001f 	and.w	r0, r0, #31
  401b46:	2401      	movs	r4, #1
  401b48:	4084      	lsls	r4, r0
  401b4a:	4630      	mov	r0, r6
  401b4c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401b50:	4622      	mov	r2, r4
  401b52:	4b1f      	ldr	r3, [pc, #124]	; (401bd0 <pio_configure_pin+0x118>)
  401b54:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b56:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401b5a:	bf14      	ite	ne
  401b5c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401b5e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401b60:	2001      	movs	r0, #1
  401b62:	e032      	b.n	401bca <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401b64:	f000 001f 	and.w	r0, r0, #31
  401b68:	2401      	movs	r4, #1
  401b6a:	4084      	lsls	r4, r0
  401b6c:	4630      	mov	r0, r6
  401b6e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401b72:	4622      	mov	r2, r4
  401b74:	4b16      	ldr	r3, [pc, #88]	; (401bd0 <pio_configure_pin+0x118>)
  401b76:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b78:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401b7c:	bf14      	ite	ne
  401b7e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401b80:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401b82:	2001      	movs	r0, #1
  401b84:	e021      	b.n	401bca <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401b86:	f000 011f 	and.w	r1, r0, #31
  401b8a:	2401      	movs	r4, #1
  401b8c:	4630      	mov	r0, r6
  401b8e:	fa04 f101 	lsl.w	r1, r4, r1
  401b92:	462a      	mov	r2, r5
  401b94:	4b0f      	ldr	r3, [pc, #60]	; (401bd4 <pio_configure_pin+0x11c>)
  401b96:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401b98:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  401b9a:	e016      	b.n	401bca <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401b9c:	f000 011f 	and.w	r1, r0, #31
  401ba0:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401ba2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401ba6:	ea05 0304 	and.w	r3, r5, r4
  401baa:	9300      	str	r3, [sp, #0]
  401bac:	4630      	mov	r0, r6
  401bae:	fa04 f101 	lsl.w	r1, r4, r1
  401bb2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401bb6:	bf14      	ite	ne
  401bb8:	2200      	movne	r2, #0
  401bba:	2201      	moveq	r2, #1
  401bbc:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401bc0:	4d05      	ldr	r5, [pc, #20]	; (401bd8 <pio_configure_pin+0x120>)
  401bc2:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  401bc4:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401bc6:	e000      	b.n	401bca <pio_configure_pin+0x112>

	default:
		return 0;
  401bc8:	2000      	movs	r0, #0
	}

	return 1;
}
  401bca:	b002      	add	sp, #8
  401bcc:	bd70      	pop	{r4, r5, r6, pc}
  401bce:	bf00      	nop
  401bd0:	00401969 	.word	0x00401969
  401bd4:	004019f9 	.word	0x004019f9
  401bd8:	00401a2d 	.word	0x00401a2d

00401bdc <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
  401bde:	b083      	sub	sp, #12
  401be0:	4607      	mov	r7, r0
  401be2:	460e      	mov	r6, r1
  401be4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401be6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  401bea:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  401bee:	d038      	beq.n	401c62 <pio_configure_pin_group+0x86>
  401bf0:	d809      	bhi.n	401c06 <pio_configure_pin_group+0x2a>
  401bf2:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401bf6:	d01c      	beq.n	401c32 <pio_configure_pin_group+0x56>
  401bf8:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401bfc:	d025      	beq.n	401c4a <pio_configure_pin_group+0x6e>
  401bfe:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  401c02:	d150      	bne.n	401ca6 <pio_configure_pin_group+0xca>
  401c04:	e009      	b.n	401c1a <pio_configure_pin_group+0x3e>
  401c06:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  401c0a:	d03a      	beq.n	401c82 <pio_configure_pin_group+0xa6>
  401c0c:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401c10:	d037      	beq.n	401c82 <pio_configure_pin_group+0xa6>
  401c12:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401c16:	d030      	beq.n	401c7a <pio_configure_pin_group+0x9e>
  401c18:	e045      	b.n	401ca6 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401c1a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401c1e:	4632      	mov	r2, r6
  401c20:	4b22      	ldr	r3, [pc, #136]	; (401cac <pio_configure_pin_group+0xd0>)
  401c22:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401c24:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401c28:	bf14      	ite	ne
  401c2a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401c2c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401c2e:	2001      	movs	r0, #1
  401c30:	e03a      	b.n	401ca8 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401c32:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401c36:	4632      	mov	r2, r6
  401c38:	4b1c      	ldr	r3, [pc, #112]	; (401cac <pio_configure_pin_group+0xd0>)
  401c3a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401c3c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401c40:	bf14      	ite	ne
  401c42:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401c44:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401c46:	2001      	movs	r0, #1
  401c48:	e02e      	b.n	401ca8 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401c4a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401c4e:	4632      	mov	r2, r6
  401c50:	4b16      	ldr	r3, [pc, #88]	; (401cac <pio_configure_pin_group+0xd0>)
  401c52:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401c54:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401c58:	bf14      	ite	ne
  401c5a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401c5c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401c5e:	2001      	movs	r0, #1
  401c60:	e022      	b.n	401ca8 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401c62:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401c66:	4632      	mov	r2, r6
  401c68:	4b10      	ldr	r3, [pc, #64]	; (401cac <pio_configure_pin_group+0xd0>)
  401c6a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401c6c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401c70:	bf14      	ite	ne
  401c72:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401c74:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401c76:	2001      	movs	r0, #1
  401c78:	e016      	b.n	401ca8 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401c7a:	4b0d      	ldr	r3, [pc, #52]	; (401cb0 <pio_configure_pin_group+0xd4>)
  401c7c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401c7e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  401c80:	e012      	b.n	401ca8 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401c82:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401c86:	f005 0301 	and.w	r3, r5, #1
  401c8a:	9300      	str	r3, [sp, #0]
  401c8c:	4638      	mov	r0, r7
  401c8e:	4631      	mov	r1, r6
  401c90:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401c94:	bf14      	ite	ne
  401c96:	2200      	movne	r2, #0
  401c98:	2201      	moveq	r2, #1
  401c9a:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401c9e:	4c05      	ldr	r4, [pc, #20]	; (401cb4 <pio_configure_pin_group+0xd8>)
  401ca0:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  401ca2:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401ca4:	e000      	b.n	401ca8 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  401ca6:	2000      	movs	r0, #0
	}

	return 1;
}
  401ca8:	b003      	add	sp, #12
  401caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401cac:	00401969 	.word	0x00401969
  401cb0:	004019f9 	.word	0x004019f9
  401cb4:	00401a2d 	.word	0x00401a2d

00401cb8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401cbc:	4604      	mov	r4, r0
  401cbe:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401cc0:	4b10      	ldr	r3, [pc, #64]	; (401d04 <pio_handler_process+0x4c>)
  401cc2:	4798      	blx	r3
  401cc4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401cc6:	4620      	mov	r0, r4
  401cc8:	4b0f      	ldr	r3, [pc, #60]	; (401d08 <pio_handler_process+0x50>)
  401cca:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401ccc:	4005      	ands	r5, r0
  401cce:	d017      	beq.n	401d00 <pio_handler_process+0x48>
  401cd0:	4f0e      	ldr	r7, [pc, #56]	; (401d0c <pio_handler_process+0x54>)
  401cd2:	f107 040c 	add.w	r4, r7, #12
  401cd6:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401cd8:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  401cdc:	42b3      	cmp	r3, r6
  401cde:	d10a      	bne.n	401cf6 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401ce0:	f854 1c08 	ldr.w	r1, [r4, #-8]
  401ce4:	4229      	tst	r1, r5
  401ce6:	d006      	beq.n	401cf6 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ce8:	6823      	ldr	r3, [r4, #0]
  401cea:	4630      	mov	r0, r6
  401cec:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401cee:	f854 3c08 	ldr.w	r3, [r4, #-8]
  401cf2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401cf6:	42bc      	cmp	r4, r7
  401cf8:	d002      	beq.n	401d00 <pio_handler_process+0x48>
  401cfa:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401cfc:	2d00      	cmp	r5, #0
  401cfe:	d1eb      	bne.n	401cd8 <pio_handler_process+0x20>
  401d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d04:	00401a55 	.word	0x00401a55
  401d08:	00401a59 	.word	0x00401a59
  401d0c:	20000b54 	.word	0x20000b54

00401d10 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401d10:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401d12:	4802      	ldr	r0, [pc, #8]	; (401d1c <PIOA_Handler+0xc>)
  401d14:	210b      	movs	r1, #11
  401d16:	4b02      	ldr	r3, [pc, #8]	; (401d20 <PIOA_Handler+0x10>)
  401d18:	4798      	blx	r3
  401d1a:	bd08      	pop	{r3, pc}
  401d1c:	400e0e00 	.word	0x400e0e00
  401d20:	00401cb9 	.word	0x00401cb9

00401d24 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401d24:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401d26:	4802      	ldr	r0, [pc, #8]	; (401d30 <PIOB_Handler+0xc>)
  401d28:	210c      	movs	r1, #12
  401d2a:	4b02      	ldr	r3, [pc, #8]	; (401d34 <PIOB_Handler+0x10>)
  401d2c:	4798      	blx	r3
  401d2e:	bd08      	pop	{r3, pc}
  401d30:	400e1000 	.word	0x400e1000
  401d34:	00401cb9 	.word	0x00401cb9

00401d38 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401d38:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401d3a:	4802      	ldr	r0, [pc, #8]	; (401d44 <PIOC_Handler+0xc>)
  401d3c:	210d      	movs	r1, #13
  401d3e:	4b02      	ldr	r3, [pc, #8]	; (401d48 <PIOC_Handler+0x10>)
  401d40:	4798      	blx	r3
  401d42:	bd08      	pop	{r3, pc}
  401d44:	400e1200 	.word	0x400e1200
  401d48:	00401cb9 	.word	0x00401cb9

00401d4c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401d4c:	4b17      	ldr	r3, [pc, #92]	; (401dac <pmc_switch_mck_to_pllack+0x60>)
  401d4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401d50:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  401d54:	4310      	orrs	r0, r2
  401d56:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401d5a:	f013 0f08 	tst.w	r3, #8
  401d5e:	d109      	bne.n	401d74 <pmc_switch_mck_to_pllack+0x28>
  401d60:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401d64:	4911      	ldr	r1, [pc, #68]	; (401dac <pmc_switch_mck_to_pllack+0x60>)
  401d66:	e001      	b.n	401d6c <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401d68:	3b01      	subs	r3, #1
  401d6a:	d019      	beq.n	401da0 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d6c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401d6e:	f012 0f08 	tst.w	r2, #8
  401d72:	d0f9      	beq.n	401d68 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401d74:	4b0d      	ldr	r3, [pc, #52]	; (401dac <pmc_switch_mck_to_pllack+0x60>)
  401d76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401d78:	f022 0203 	bic.w	r2, r2, #3
  401d7c:	f042 0202 	orr.w	r2, r2, #2
  401d80:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d82:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401d84:	f010 0008 	ands.w	r0, r0, #8
  401d88:	d10c      	bne.n	401da4 <pmc_switch_mck_to_pllack+0x58>
  401d8a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401d8e:	4907      	ldr	r1, [pc, #28]	; (401dac <pmc_switch_mck_to_pllack+0x60>)
  401d90:	e001      	b.n	401d96 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401d92:	3b01      	subs	r3, #1
  401d94:	d008      	beq.n	401da8 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d96:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401d98:	f012 0f08 	tst.w	r2, #8
  401d9c:	d0f9      	beq.n	401d92 <pmc_switch_mck_to_pllack+0x46>
  401d9e:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401da0:	2001      	movs	r0, #1
  401da2:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401da4:	2000      	movs	r0, #0
  401da6:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401da8:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401daa:	4770      	bx	lr
  401dac:	400e0400 	.word	0x400e0400

00401db0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401db0:	b138      	cbz	r0, 401dc2 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401db2:	4911      	ldr	r1, [pc, #68]	; (401df8 <pmc_switch_mainck_to_xtal+0x48>)
  401db4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401db6:	4a11      	ldr	r2, [pc, #68]	; (401dfc <pmc_switch_mainck_to_xtal+0x4c>)
  401db8:	401a      	ands	r2, r3
  401dba:	4b11      	ldr	r3, [pc, #68]	; (401e00 <pmc_switch_mainck_to_xtal+0x50>)
  401dbc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401dbe:	620b      	str	r3, [r1, #32]
  401dc0:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401dc2:	4a0d      	ldr	r2, [pc, #52]	; (401df8 <pmc_switch_mainck_to_xtal+0x48>)
  401dc4:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401dc6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401dca:	f023 0303 	bic.w	r3, r3, #3
  401dce:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401dd2:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401dd6:	0209      	lsls	r1, r1, #8
  401dd8:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401dda:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401ddc:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401dde:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401de0:	f013 0f01 	tst.w	r3, #1
  401de4:	d0fb      	beq.n	401dde <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401de6:	4a04      	ldr	r2, [pc, #16]	; (401df8 <pmc_switch_mainck_to_xtal+0x48>)
  401de8:	6a13      	ldr	r3, [r2, #32]
  401dea:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401dee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401df2:	6213      	str	r3, [r2, #32]
  401df4:	4770      	bx	lr
  401df6:	bf00      	nop
  401df8:	400e0400 	.word	0x400e0400
  401dfc:	fec8fffc 	.word	0xfec8fffc
  401e00:	01370002 	.word	0x01370002

00401e04 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401e04:	4b02      	ldr	r3, [pc, #8]	; (401e10 <pmc_osc_is_ready_mainck+0xc>)
  401e06:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401e08:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401e0c:	4770      	bx	lr
  401e0e:	bf00      	nop
  401e10:	400e0400 	.word	0x400e0400

00401e14 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401e14:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401e18:	4b01      	ldr	r3, [pc, #4]	; (401e20 <pmc_disable_pllack+0xc>)
  401e1a:	629a      	str	r2, [r3, #40]	; 0x28
  401e1c:	4770      	bx	lr
  401e1e:	bf00      	nop
  401e20:	400e0400 	.word	0x400e0400

00401e24 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401e24:	4b02      	ldr	r3, [pc, #8]	; (401e30 <pmc_is_locked_pllack+0xc>)
  401e26:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401e28:	f000 0002 	and.w	r0, r0, #2
  401e2c:	4770      	bx	lr
  401e2e:	bf00      	nop
  401e30:	400e0400 	.word	0x400e0400

00401e34 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401e34:	281f      	cmp	r0, #31
  401e36:	d80d      	bhi.n	401e54 <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401e38:	4b08      	ldr	r3, [pc, #32]	; (401e5c <pmc_enable_periph_clk+0x28>)
  401e3a:	699a      	ldr	r2, [r3, #24]
  401e3c:	2301      	movs	r3, #1
  401e3e:	4083      	lsls	r3, r0
  401e40:	401a      	ands	r2, r3
  401e42:	4293      	cmp	r3, r2
  401e44:	d008      	beq.n	401e58 <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  401e46:	2301      	movs	r3, #1
  401e48:	fa03 f000 	lsl.w	r0, r3, r0
  401e4c:	4b03      	ldr	r3, [pc, #12]	; (401e5c <pmc_enable_periph_clk+0x28>)
  401e4e:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401e50:	2000      	movs	r0, #0
  401e52:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401e54:	2001      	movs	r0, #1
  401e56:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401e58:	2000      	movs	r0, #0
}
  401e5a:	4770      	bx	lr
  401e5c:	400e0400 	.word	0x400e0400

00401e60 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  401e60:	b508      	push	{r3, lr}
  401e62:	2015      	movs	r0, #21
  401e64:	4b01      	ldr	r3, [pc, #4]	; (401e6c <spi_enable_clock+0xc>)
  401e66:	4798      	blx	r3
  401e68:	bd08      	pop	{r3, pc}
  401e6a:	bf00      	nop
  401e6c:	00401e35 	.word	0x00401e35

00401e70 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  401e70:	6843      	ldr	r3, [r0, #4]
  401e72:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  401e76:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  401e78:	6843      	ldr	r3, [r0, #4]
  401e7a:	0409      	lsls	r1, r1, #16
  401e7c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  401e80:	430b      	orrs	r3, r1
  401e82:	6043      	str	r3, [r0, #4]
  401e84:	4770      	bx	lr
  401e86:	bf00      	nop

00401e88 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  401e88:	6843      	ldr	r3, [r0, #4]
  401e8a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401e8e:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  401e90:	6843      	ldr	r3, [r0, #4]
  401e92:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  401e96:	6041      	str	r1, [r0, #4]
  401e98:	4770      	bx	lr
  401e9a:	bf00      	nop

00401e9c <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  401e9c:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  401e9e:	f643 2499 	movw	r4, #15001	; 0x3a99
  401ea2:	e001      	b.n	401ea8 <spi_write+0xc>
		if (!timeout--) {
  401ea4:	3c01      	subs	r4, #1
  401ea6:	d011      	beq.n	401ecc <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  401ea8:	6905      	ldr	r5, [r0, #16]
  401eaa:	f015 0f02 	tst.w	r5, #2
  401eae:	d0f9      	beq.n	401ea4 <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  401eb0:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  401eb2:	f014 0f02 	tst.w	r4, #2
  401eb6:	d006      	beq.n	401ec6 <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  401eb8:	0412      	lsls	r2, r2, #16
  401eba:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  401ebe:	4311      	orrs	r1, r2
		if (uc_last) {
  401ec0:	b10b      	cbz	r3, 401ec6 <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  401ec2:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  401ec6:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  401ec8:	2000      	movs	r0, #0
  401eca:	e000      	b.n	401ece <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  401ecc:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  401ece:	bc30      	pop	{r4, r5}
  401ed0:	4770      	bx	lr
  401ed2:	bf00      	nop

00401ed4 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  401ed4:	b132      	cbz	r2, 401ee4 <spi_set_clock_polarity+0x10>
  401ed6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  401eda:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401edc:	f043 0301 	orr.w	r3, r3, #1
  401ee0:	6303      	str	r3, [r0, #48]	; 0x30
  401ee2:	4770      	bx	lr
  401ee4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  401ee8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401eea:	f023 0301 	bic.w	r3, r3, #1
  401eee:	6303      	str	r3, [r0, #48]	; 0x30
  401ef0:	4770      	bx	lr
  401ef2:	bf00      	nop

00401ef4 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  401ef4:	b132      	cbz	r2, 401f04 <spi_set_clock_phase+0x10>
  401ef6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  401efa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401efc:	f043 0302 	orr.w	r3, r3, #2
  401f00:	6303      	str	r3, [r0, #48]	; 0x30
  401f02:	4770      	bx	lr
  401f04:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  401f08:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401f0a:	f023 0302 	bic.w	r3, r3, #2
  401f0e:	6303      	str	r3, [r0, #48]	; 0x30
  401f10:	4770      	bx	lr
  401f12:	bf00      	nop

00401f14 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  401f14:	2a04      	cmp	r2, #4
  401f16:	d10a      	bne.n	401f2e <spi_configure_cs_behavior+0x1a>
  401f18:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401f1c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401f1e:	f023 0308 	bic.w	r3, r3, #8
  401f22:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  401f24:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401f26:	f043 0304 	orr.w	r3, r3, #4
  401f2a:	6303      	str	r3, [r0, #48]	; 0x30
  401f2c:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  401f2e:	b952      	cbnz	r2, 401f46 <spi_configure_cs_behavior+0x32>
  401f30:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401f34:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401f36:	f023 0308 	bic.w	r3, r3, #8
  401f3a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  401f3c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401f3e:	f023 0304 	bic.w	r3, r3, #4
  401f42:	6303      	str	r3, [r0, #48]	; 0x30
  401f44:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  401f46:	2a08      	cmp	r2, #8
  401f48:	d105      	bne.n	401f56 <spi_configure_cs_behavior+0x42>
  401f4a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  401f4e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401f50:	f043 0308 	orr.w	r3, r3, #8
  401f54:	6303      	str	r3, [r0, #48]	; 0x30
  401f56:	4770      	bx	lr

00401f58 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  401f58:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  401f5c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401f5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  401f62:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  401f64:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401f66:	431a      	orrs	r2, r3
  401f68:	630a      	str	r2, [r1, #48]	; 0x30
  401f6a:	4770      	bx	lr

00401f6c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  401f6c:	1e43      	subs	r3, r0, #1
  401f6e:	4419      	add	r1, r3
  401f70:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  401f74:	1e43      	subs	r3, r0, #1
  401f76:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  401f78:	bf94      	ite	ls
  401f7a:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  401f7c:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  401f80:	b200      	sxth	r0, r0
  401f82:	4770      	bx	lr

00401f84 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  401f84:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  401f88:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401f8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  401f8e:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  401f90:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401f92:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  401f96:	630a      	str	r2, [r1, #48]	; 0x30
  401f98:	4770      	bx	lr
  401f9a:	bf00      	nop

00401f9c <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  401f9c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  401fa0:	6b08      	ldr	r0, [r1, #48]	; 0x30
  401fa2:	b280      	uxth	r0, r0
  401fa4:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  401fa6:	6b08      	ldr	r0, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
  401fa8:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  401fac:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  401fb0:	630a      	str	r2, [r1, #48]	; 0x30
  401fb2:	4770      	bx	lr

00401fb4 <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  401fb4:	2308      	movs	r3, #8
  401fb6:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  401fb8:	2320      	movs	r3, #32
  401fba:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  401fbc:	2304      	movs	r3, #4
  401fbe:	6003      	str	r3, [r0, #0]
  401fc0:	4770      	bx	lr
  401fc2:	bf00      	nop

00401fc4 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401fc4:	4b0f      	ldr	r3, [pc, #60]	; (402004 <twi_set_speed+0x40>)
  401fc6:	4299      	cmp	r1, r3
  401fc8:	d819      	bhi.n	401ffe <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  401fca:	0049      	lsls	r1, r1, #1
  401fcc:	fbb2 f2f1 	udiv	r2, r2, r1
  401fd0:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401fd2:	2aff      	cmp	r2, #255	; 0xff
  401fd4:	d907      	bls.n	401fe6 <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  401fd6:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  401fd8:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  401fda:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401fdc:	2aff      	cmp	r2, #255	; 0xff
  401fde:	d903      	bls.n	401fe8 <twi_set_speed+0x24>
  401fe0:	2b07      	cmp	r3, #7
  401fe2:	d1f9      	bne.n	401fd8 <twi_set_speed+0x14>
  401fe4:	e000      	b.n	401fe8 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  401fe6:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  401fe8:	0211      	lsls	r1, r2, #8
  401fea:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  401fec:	041b      	lsls	r3, r3, #16
  401fee:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  401ff2:	430b      	orrs	r3, r1
  401ff4:	b2d2      	uxtb	r2, r2
  401ff6:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  401ff8:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  401ffa:	2000      	movs	r0, #0
  401ffc:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  401ffe:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  402000:	4770      	bx	lr
  402002:	bf00      	nop
  402004:	00061a80 	.word	0x00061a80

00402008 <twi_enable_interrupt>:
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
  402008:	6241      	str	r1, [r0, #36]	; 0x24
  40200a:	4770      	bx	lr

0040200c <twi_disable_interrupt>:
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  40200c:	6281      	str	r1, [r0, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  40200e:	6a03      	ldr	r3, [r0, #32]
  402010:	4770      	bx	lr
  402012:	bf00      	nop

00402014 <twi_get_interrupt_status>:
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
	return p_twi->TWI_SR;
  402014:	6a00      	ldr	r0, [r0, #32]
}
  402016:	4770      	bx	lr

00402018 <twi_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
	return p_twi->TWI_IMR;
  402018:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40201a:	4770      	bx	lr

0040201c <twi_read_byte>:
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
	return p_twi->TWI_RHR;
  40201c:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  40201e:	b2c0      	uxtb	r0, r0
  402020:	4770      	bx	lr
  402022:	bf00      	nop

00402024 <twi_reset>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  402024:	2380      	movs	r3, #128	; 0x80
  402026:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  402028:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40202a:	4770      	bx	lr

0040202c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40202c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40202e:	23ac      	movs	r3, #172	; 0xac
  402030:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  402032:	680a      	ldr	r2, [r1, #0]
  402034:	684b      	ldr	r3, [r1, #4]
  402036:	fbb2 f3f3 	udiv	r3, r2, r3
  40203a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40203c:	1e5c      	subs	r4, r3, #1
  40203e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  402042:	4294      	cmp	r4, r2
  402044:	d80a      	bhi.n	40205c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  402046:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  402048:	688b      	ldr	r3, [r1, #8]
  40204a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40204c:	f240 2302 	movw	r3, #514	; 0x202
  402050:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  402054:	2350      	movs	r3, #80	; 0x50
  402056:	6003      	str	r3, [r0, #0]

	return 0;
  402058:	2000      	movs	r0, #0
  40205a:	e000      	b.n	40205e <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  40205c:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  40205e:	f85d 4b04 	ldr.w	r4, [sp], #4
  402062:	4770      	bx	lr

00402064 <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  402064:	6081      	str	r1, [r0, #8]
  402066:	4770      	bx	lr

00402068 <uart_disable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IDR = ul_sources;
  402068:	60c1      	str	r1, [r0, #12]
  40206a:	4770      	bx	lr

0040206c <uart_get_interrupt_mask>:
 *
 *  \return The interrupt mask value.
 */
uint32_t uart_get_interrupt_mask(Uart *p_uart)
{
	return p_uart->UART_IMR;
  40206c:	6900      	ldr	r0, [r0, #16]
}
  40206e:	4770      	bx	lr

00402070 <uart_get_status>:
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
	return p_uart->UART_SR;
  402070:	6940      	ldr	r0, [r0, #20]
}
  402072:	4770      	bx	lr

00402074 <uart_reset_status>:
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_reset_status(Uart *p_uart)
{
	p_uart->UART_CR = UART_CR_RSTSTA;
  402074:	f44f 7380 	mov.w	r3, #256	; 0x100
  402078:	6003      	str	r3, [r0, #0]
  40207a:	4770      	bx	lr

0040207c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40207c:	6943      	ldr	r3, [r0, #20]
  40207e:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  402082:	bf1a      	itte	ne
  402084:	61c1      	strne	r1, [r0, #28]
	return 0;
  402086:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  402088:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  40208a:	4770      	bx	lr

0040208c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40208c:	6943      	ldr	r3, [r0, #20]
  40208e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  402092:	bf1d      	ittte	ne
  402094:	6983      	ldrne	r3, [r0, #24]
  402096:	700b      	strbne	r3, [r1, #0]
	return 0;
  402098:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  40209a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  40209c:	4770      	bx	lr
  40209e:	bf00      	nop

004020a0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4020a0:	6943      	ldr	r3, [r0, #20]
  4020a2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4020a6:	bf1d      	ittte	ne
  4020a8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4020ac:	61c1      	strne	r1, [r0, #28]
	return 0;
  4020ae:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4020b0:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  4020b2:	4770      	bx	lr

004020b4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4020b4:	6943      	ldr	r3, [r0, #20]
  4020b6:	f013 0f01 	tst.w	r3, #1
  4020ba:	d005      	beq.n	4020c8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4020bc:	6983      	ldr	r3, [r0, #24]
  4020be:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4020c2:	600b      	str	r3, [r1, #0]

	return 0;
  4020c4:	2000      	movs	r0, #0
  4020c6:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4020c8:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4020ca:	4770      	bx	lr

004020cc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4020cc:	e7fe      	b.n	4020cc <Dummy_Handler>
  4020ce:	bf00      	nop

004020d0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4020d0:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  4020d2:	4b1e      	ldr	r3, [pc, #120]	; (40214c <Reset_Handler+0x7c>)
  4020d4:	4a1e      	ldr	r2, [pc, #120]	; (402150 <Reset_Handler+0x80>)
  4020d6:	429a      	cmp	r2, r3
  4020d8:	d003      	beq.n	4020e2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  4020da:	4b1e      	ldr	r3, [pc, #120]	; (402154 <Reset_Handler+0x84>)
  4020dc:	4a1b      	ldr	r2, [pc, #108]	; (40214c <Reset_Handler+0x7c>)
  4020de:	429a      	cmp	r2, r3
  4020e0:	d304      	bcc.n	4020ec <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4020e2:	4b1d      	ldr	r3, [pc, #116]	; (402158 <Reset_Handler+0x88>)
  4020e4:	4a1d      	ldr	r2, [pc, #116]	; (40215c <Reset_Handler+0x8c>)
  4020e6:	429a      	cmp	r2, r3
  4020e8:	d30f      	bcc.n	40210a <Reset_Handler+0x3a>
  4020ea:	e01a      	b.n	402122 <Reset_Handler+0x52>
  4020ec:	4b1c      	ldr	r3, [pc, #112]	; (402160 <Reset_Handler+0x90>)
  4020ee:	4c1d      	ldr	r4, [pc, #116]	; (402164 <Reset_Handler+0x94>)
  4020f0:	1ae4      	subs	r4, r4, r3
  4020f2:	f024 0403 	bic.w	r4, r4, #3
  4020f6:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4020f8:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  4020fa:	4814      	ldr	r0, [pc, #80]	; (40214c <Reset_Handler+0x7c>)
  4020fc:	4914      	ldr	r1, [pc, #80]	; (402150 <Reset_Handler+0x80>)
  4020fe:	585a      	ldr	r2, [r3, r1]
  402100:	501a      	str	r2, [r3, r0]
  402102:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  402104:	42a3      	cmp	r3, r4
  402106:	d1fa      	bne.n	4020fe <Reset_Handler+0x2e>
  402108:	e7eb      	b.n	4020e2 <Reset_Handler+0x12>
  40210a:	4b17      	ldr	r3, [pc, #92]	; (402168 <Reset_Handler+0x98>)
  40210c:	4917      	ldr	r1, [pc, #92]	; (40216c <Reset_Handler+0x9c>)
  40210e:	1ac9      	subs	r1, r1, r3
  402110:	f021 0103 	bic.w	r1, r1, #3
  402114:	1d1a      	adds	r2, r3, #4
  402116:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  402118:	2200      	movs	r2, #0
  40211a:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40211e:	428b      	cmp	r3, r1
  402120:	d1fb      	bne.n	40211a <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402122:	4a13      	ldr	r2, [pc, #76]	; (402170 <Reset_Handler+0xa0>)
  402124:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  402128:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40212c:	4911      	ldr	r1, [pc, #68]	; (402174 <Reset_Handler+0xa4>)
  40212e:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  402130:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  402134:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  402138:	d203      	bcs.n	402142 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  40213a:	688a      	ldr	r2, [r1, #8]
  40213c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  402140:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  402142:	4b0d      	ldr	r3, [pc, #52]	; (402178 <Reset_Handler+0xa8>)
  402144:	4798      	blx	r3

	/* Branch to main function */
	main();
  402146:	4b0d      	ldr	r3, [pc, #52]	; (40217c <Reset_Handler+0xac>)
  402148:	4798      	blx	r3
  40214a:	e7fe      	b.n	40214a <Reset_Handler+0x7a>
  40214c:	20000000 	.word	0x20000000
  402150:	0040cbe8 	.word	0x0040cbe8
  402154:	20000994 	.word	0x20000994
  402158:	20003eb0 	.word	0x20003eb0
  40215c:	20000998 	.word	0x20000998
  402160:	20000004 	.word	0x20000004
  402164:	20000997 	.word	0x20000997
  402168:	20000994 	.word	0x20000994
  40216c:	20003eab 	.word	0x20003eab
  402170:	00400000 	.word	0x00400000
  402174:	e000ed00 	.word	0xe000ed00
  402178:	00404c51 	.word	0x00404c51
  40217c:	00403e5d 	.word	0x00403e5d

00402180 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  402180:	4b39      	ldr	r3, [pc, #228]	; (402268 <SystemCoreClockUpdate+0xe8>)
  402182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402184:	f003 0303 	and.w	r3, r3, #3
  402188:	2b01      	cmp	r3, #1
  40218a:	d00f      	beq.n	4021ac <SystemCoreClockUpdate+0x2c>
  40218c:	b113      	cbz	r3, 402194 <SystemCoreClockUpdate+0x14>
  40218e:	2b02      	cmp	r3, #2
  402190:	d029      	beq.n	4021e6 <SystemCoreClockUpdate+0x66>
  402192:	e051      	b.n	402238 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  402194:	4b35      	ldr	r3, [pc, #212]	; (40226c <SystemCoreClockUpdate+0xec>)
  402196:	695b      	ldr	r3, [r3, #20]
  402198:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40219c:	bf14      	ite	ne
  40219e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4021a2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4021a6:	4b32      	ldr	r3, [pc, #200]	; (402270 <SystemCoreClockUpdate+0xf0>)
  4021a8:	601a      	str	r2, [r3, #0]
  4021aa:	e045      	b.n	402238 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4021ac:	4b2e      	ldr	r3, [pc, #184]	; (402268 <SystemCoreClockUpdate+0xe8>)
  4021ae:	6a1b      	ldr	r3, [r3, #32]
  4021b0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4021b4:	d003      	beq.n	4021be <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4021b6:	4a2f      	ldr	r2, [pc, #188]	; (402274 <SystemCoreClockUpdate+0xf4>)
  4021b8:	4b2d      	ldr	r3, [pc, #180]	; (402270 <SystemCoreClockUpdate+0xf0>)
  4021ba:	601a      	str	r2, [r3, #0]
  4021bc:	e03c      	b.n	402238 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4021be:	4a2e      	ldr	r2, [pc, #184]	; (402278 <SystemCoreClockUpdate+0xf8>)
  4021c0:	4b2b      	ldr	r3, [pc, #172]	; (402270 <SystemCoreClockUpdate+0xf0>)
  4021c2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4021c4:	4b28      	ldr	r3, [pc, #160]	; (402268 <SystemCoreClockUpdate+0xe8>)
  4021c6:	6a1b      	ldr	r3, [r3, #32]
  4021c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4021cc:	2b10      	cmp	r3, #16
  4021ce:	d002      	beq.n	4021d6 <SystemCoreClockUpdate+0x56>
  4021d0:	2b20      	cmp	r3, #32
  4021d2:	d004      	beq.n	4021de <SystemCoreClockUpdate+0x5e>
  4021d4:	e030      	b.n	402238 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4021d6:	4a29      	ldr	r2, [pc, #164]	; (40227c <SystemCoreClockUpdate+0xfc>)
  4021d8:	4b25      	ldr	r3, [pc, #148]	; (402270 <SystemCoreClockUpdate+0xf0>)
  4021da:	601a      	str	r2, [r3, #0]
				break;
  4021dc:	e02c      	b.n	402238 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4021de:	4a25      	ldr	r2, [pc, #148]	; (402274 <SystemCoreClockUpdate+0xf4>)
  4021e0:	4b23      	ldr	r3, [pc, #140]	; (402270 <SystemCoreClockUpdate+0xf0>)
  4021e2:	601a      	str	r2, [r3, #0]
				break;
  4021e4:	e028      	b.n	402238 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4021e6:	4b20      	ldr	r3, [pc, #128]	; (402268 <SystemCoreClockUpdate+0xe8>)
  4021e8:	6a1b      	ldr	r3, [r3, #32]
  4021ea:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4021ee:	d003      	beq.n	4021f8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4021f0:	4a20      	ldr	r2, [pc, #128]	; (402274 <SystemCoreClockUpdate+0xf4>)
  4021f2:	4b1f      	ldr	r3, [pc, #124]	; (402270 <SystemCoreClockUpdate+0xf0>)
  4021f4:	601a      	str	r2, [r3, #0]
  4021f6:	e012      	b.n	40221e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4021f8:	4a1f      	ldr	r2, [pc, #124]	; (402278 <SystemCoreClockUpdate+0xf8>)
  4021fa:	4b1d      	ldr	r3, [pc, #116]	; (402270 <SystemCoreClockUpdate+0xf0>)
  4021fc:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4021fe:	4b1a      	ldr	r3, [pc, #104]	; (402268 <SystemCoreClockUpdate+0xe8>)
  402200:	6a1b      	ldr	r3, [r3, #32]
  402202:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402206:	2b10      	cmp	r3, #16
  402208:	d002      	beq.n	402210 <SystemCoreClockUpdate+0x90>
  40220a:	2b20      	cmp	r3, #32
  40220c:	d004      	beq.n	402218 <SystemCoreClockUpdate+0x98>
  40220e:	e006      	b.n	40221e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  402210:	4a1a      	ldr	r2, [pc, #104]	; (40227c <SystemCoreClockUpdate+0xfc>)
  402212:	4b17      	ldr	r3, [pc, #92]	; (402270 <SystemCoreClockUpdate+0xf0>)
  402214:	601a      	str	r2, [r3, #0]
				break;
  402216:	e002      	b.n	40221e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  402218:	4a16      	ldr	r2, [pc, #88]	; (402274 <SystemCoreClockUpdate+0xf4>)
  40221a:	4b15      	ldr	r3, [pc, #84]	; (402270 <SystemCoreClockUpdate+0xf0>)
  40221c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  40221e:	4b12      	ldr	r3, [pc, #72]	; (402268 <SystemCoreClockUpdate+0xe8>)
  402220:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  402222:	6a99      	ldr	r1, [r3, #40]	; 0x28
  402224:	4b12      	ldr	r3, [pc, #72]	; (402270 <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  402226:	f3c0 400a 	ubfx	r0, r0, #16, #11
  40222a:	681a      	ldr	r2, [r3, #0]
  40222c:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  402230:	b2c9      	uxtb	r1, r1
  402232:	fbb2 f2f1 	udiv	r2, r2, r1
  402236:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  402238:	4b0b      	ldr	r3, [pc, #44]	; (402268 <SystemCoreClockUpdate+0xe8>)
  40223a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40223c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402240:	2b70      	cmp	r3, #112	; 0x70
  402242:	d107      	bne.n	402254 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  402244:	4b0a      	ldr	r3, [pc, #40]	; (402270 <SystemCoreClockUpdate+0xf0>)
  402246:	681a      	ldr	r2, [r3, #0]
  402248:	490d      	ldr	r1, [pc, #52]	; (402280 <SystemCoreClockUpdate+0x100>)
  40224a:	fba1 0202 	umull	r0, r2, r1, r2
  40224e:	0852      	lsrs	r2, r2, #1
  402250:	601a      	str	r2, [r3, #0]
  402252:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  402254:	4b04      	ldr	r3, [pc, #16]	; (402268 <SystemCoreClockUpdate+0xe8>)
  402256:	6b19      	ldr	r1, [r3, #48]	; 0x30
  402258:	4b05      	ldr	r3, [pc, #20]	; (402270 <SystemCoreClockUpdate+0xf0>)
  40225a:	f3c1 1102 	ubfx	r1, r1, #4, #3
  40225e:	681a      	ldr	r2, [r3, #0]
  402260:	40ca      	lsrs	r2, r1
  402262:	601a      	str	r2, [r3, #0]
  402264:	4770      	bx	lr
  402266:	bf00      	nop
  402268:	400e0400 	.word	0x400e0400
  40226c:	400e1410 	.word	0x400e1410
  402270:	200000e4 	.word	0x200000e4
  402274:	00b71b00 	.word	0x00b71b00
  402278:	003d0900 	.word	0x003d0900
  40227c:	007a1200 	.word	0x007a1200
  402280:	aaaaaaab 	.word	0xaaaaaaab

00402284 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  402284:	4b09      	ldr	r3, [pc, #36]	; (4022ac <_sbrk+0x28>)
  402286:	681b      	ldr	r3, [r3, #0]
  402288:	b913      	cbnz	r3, 402290 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  40228a:	4a09      	ldr	r2, [pc, #36]	; (4022b0 <_sbrk+0x2c>)
  40228c:	4b07      	ldr	r3, [pc, #28]	; (4022ac <_sbrk+0x28>)
  40228e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402290:	4b06      	ldr	r3, [pc, #24]	; (4022ac <_sbrk+0x28>)
  402292:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  402294:	181a      	adds	r2, r3, r0
  402296:	4907      	ldr	r1, [pc, #28]	; (4022b4 <_sbrk+0x30>)
  402298:	4291      	cmp	r1, r2
  40229a:	db04      	blt.n	4022a6 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  40229c:	4610      	mov	r0, r2
  40229e:	4a03      	ldr	r2, [pc, #12]	; (4022ac <_sbrk+0x28>)
  4022a0:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4022a2:	4618      	mov	r0, r3
  4022a4:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  4022a6:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  4022aa:	4770      	bx	lr
  4022ac:	20000bc4 	.word	0x20000bc4
  4022b0:	200046b0 	.word	0x200046b0
  4022b4:	20005ffc 	.word	0x20005ffc

004022b8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4022b8:	f04f 30ff 	mov.w	r0, #4294967295
  4022bc:	4770      	bx	lr
  4022be:	bf00      	nop

004022c0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4022c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4022c4:	604b      	str	r3, [r1, #4]

	return 0;
}
  4022c6:	2000      	movs	r0, #0
  4022c8:	4770      	bx	lr
  4022ca:	bf00      	nop

004022cc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4022cc:	2001      	movs	r0, #1
  4022ce:	4770      	bx	lr

004022d0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4022d0:	2000      	movs	r0, #0
  4022d2:	4770      	bx	lr

004022d4 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  4022d4:	f100 0308 	add.w	r3, r0, #8
  4022d8:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4022da:	f04f 32ff 	mov.w	r2, #4294967295
  4022de:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4022e0:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  4022e2:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  4022e4:	2300      	movs	r3, #0
  4022e6:	6003      	str	r3, [r0, #0]
  4022e8:	4770      	bx	lr
  4022ea:	bf00      	nop

004022ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4022ec:	2300      	movs	r3, #0
  4022ee:	6103      	str	r3, [r0, #16]
  4022f0:	4770      	bx	lr
  4022f2:	bf00      	nop

004022f4 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  4022f4:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  4022f6:	685a      	ldr	r2, [r3, #4]
  4022f8:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  4022fa:	6842      	ldr	r2, [r0, #4]
  4022fc:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4022fe:	685a      	ldr	r2, [r3, #4]
  402300:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  402302:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  402304:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  402306:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  402308:	6803      	ldr	r3, [r0, #0]
  40230a:	3301      	adds	r3, #1
  40230c:	6003      	str	r3, [r0, #0]
  40230e:	4770      	bx	lr

00402310 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  402310:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  402312:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  402314:	f1b4 3fff 	cmp.w	r4, #4294967295
  402318:	d101      	bne.n	40231e <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  40231a:	6903      	ldr	r3, [r0, #16]
  40231c:	e00a      	b.n	402334 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  40231e:	f100 0308 	add.w	r3, r0, #8
  402322:	68c2      	ldr	r2, [r0, #12]
  402324:	6812      	ldr	r2, [r2, #0]
  402326:	4294      	cmp	r4, r2
  402328:	d304      	bcc.n	402334 <vListInsert+0x24>
  40232a:	685b      	ldr	r3, [r3, #4]
  40232c:	685a      	ldr	r2, [r3, #4]
  40232e:	6812      	ldr	r2, [r2, #0]
  402330:	4294      	cmp	r4, r2
  402332:	d2fa      	bcs.n	40232a <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  402334:	685a      	ldr	r2, [r3, #4]
  402336:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  402338:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
  40233a:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  40233c:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40233e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  402340:	6803      	ldr	r3, [r0, #0]
  402342:	3301      	adds	r3, #1
  402344:	6003      	str	r3, [r0, #0]
}
  402346:	f85d 4b04 	ldr.w	r4, [sp], #4
  40234a:	4770      	bx	lr

0040234c <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  40234c:	6843      	ldr	r3, [r0, #4]
  40234e:	6882      	ldr	r2, [r0, #8]
  402350:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  402352:	6883      	ldr	r3, [r0, #8]
  402354:	6842      	ldr	r2, [r0, #4]
  402356:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  402358:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40235a:	685a      	ldr	r2, [r3, #4]
  40235c:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  40235e:	bf04      	itt	eq
  402360:	6882      	ldreq	r2, [r0, #8]
  402362:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  402364:	2200      	movs	r2, #0
  402366:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  402368:	681a      	ldr	r2, [r3, #0]
  40236a:	3a01      	subs	r2, #1
  40236c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  40236e:	6818      	ldr	r0, [r3, #0]
}
  402370:	4770      	bx	lr
  402372:	bf00      	nop

00402374 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  402374:	4803      	ldr	r0, [pc, #12]	; (402384 <prvPortStartFirstTask+0x10>)
  402376:	6800      	ldr	r0, [r0, #0]
  402378:	6800      	ldr	r0, [r0, #0]
  40237a:	f380 8808 	msr	MSP, r0
  40237e:	b662      	cpsie	i
  402380:	df00      	svc	0
  402382:	bf00      	nop
  402384:	e000ed08 	.word	0xe000ed08

00402388 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  402388:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  40238c:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  402390:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
  402394:	2300      	movs	r3, #0
  402396:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  40239a:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  40239e:	3840      	subs	r0, #64	; 0x40
  4023a0:	4770      	bx	lr
  4023a2:	bf00      	nop

004023a4 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  4023a4:	4b06      	ldr	r3, [pc, #24]	; (4023c0 <pxCurrentTCBConst2>)
  4023a6:	6819      	ldr	r1, [r3, #0]
  4023a8:	6808      	ldr	r0, [r1, #0]
  4023aa:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4023ae:	f380 8809 	msr	PSP, r0
  4023b2:	f04f 0000 	mov.w	r0, #0
  4023b6:	f380 8811 	msr	BASEPRI, r0
  4023ba:	f04e 0e0d 	orr.w	lr, lr, #13
  4023be:	4770      	bx	lr

004023c0 <pxCurrentTCBConst2>:
  4023c0:	20003d7c 	.word	0x20003d7c

004023c4 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4023c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4023c8:	4b01      	ldr	r3, [pc, #4]	; (4023d0 <vPortYieldFromISR+0xc>)
  4023ca:	601a      	str	r2, [r3, #0]
  4023cc:	4770      	bx	lr
  4023ce:	bf00      	nop
  4023d0:	e000ed04 	.word	0xe000ed04

004023d4 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  4023d4:	f3ef 8011 	mrs	r0, BASEPRI
  4023d8:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  4023dc:	f381 8811 	msr	BASEPRI, r1
  4023e0:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
  4023e2:	2000      	movs	r0, #0

004023e4 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  4023e4:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
  4023e6:	4b03      	ldr	r3, [pc, #12]	; (4023f4 <vPortEnterCritical+0x10>)
  4023e8:	4798      	blx	r3
	uxCriticalNesting++;
  4023ea:	4b03      	ldr	r3, [pc, #12]	; (4023f8 <vPortEnterCritical+0x14>)
  4023ec:	681a      	ldr	r2, [r3, #0]
  4023ee:	3201      	adds	r2, #1
  4023f0:	601a      	str	r2, [r3, #0]
  4023f2:	bd08      	pop	{r3, pc}
  4023f4:	004023d5 	.word	0x004023d5
  4023f8:	200000e8 	.word	0x200000e8

004023fc <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  4023fc:	f380 8811 	msr	BASEPRI, r0
  402400:	4770      	bx	lr
  402402:	bf00      	nop

00402404 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  402404:	b508      	push	{r3, lr}
	uxCriticalNesting--;
  402406:	4a04      	ldr	r2, [pc, #16]	; (402418 <vPortExitCritical+0x14>)
  402408:	6813      	ldr	r3, [r2, #0]
  40240a:	3b01      	subs	r3, #1
  40240c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  40240e:	b913      	cbnz	r3, 402416 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
  402410:	2000      	movs	r0, #0
  402412:	4b02      	ldr	r3, [pc, #8]	; (40241c <vPortExitCritical+0x18>)
  402414:	4798      	blx	r3
  402416:	bd08      	pop	{r3, pc}
  402418:	200000e8 	.word	0x200000e8
  40241c:	004023fd 	.word	0x004023fd

00402420 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  402420:	f3ef 8009 	mrs	r0, PSP
  402424:	4b0c      	ldr	r3, [pc, #48]	; (402458 <pxCurrentTCBConst>)
  402426:	681a      	ldr	r2, [r3, #0]
  402428:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40242c:	6010      	str	r0, [r2, #0]
  40242e:	e92d 4008 	stmdb	sp!, {r3, lr}
  402432:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  402436:	f380 8811 	msr	BASEPRI, r0
  40243a:	f000 ff15 	bl	403268 <vTaskSwitchContext>
  40243e:	f04f 0000 	mov.w	r0, #0
  402442:	f380 8811 	msr	BASEPRI, r0
  402446:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40244a:	6819      	ldr	r1, [r3, #0]
  40244c:	6808      	ldr	r0, [r1, #0]
  40244e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  402452:	f380 8809 	msr	PSP, r0
  402456:	4770      	bx	lr

00402458 <pxCurrentTCBConst>:
  402458:	20003d7c 	.word	0x20003d7c

0040245c <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  40245c:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  40245e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402462:	4b05      	ldr	r3, [pc, #20]	; (402478 <SysTick_Handler+0x1c>)
  402464:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  402466:	4b05      	ldr	r3, [pc, #20]	; (40247c <SysTick_Handler+0x20>)
  402468:	4798      	blx	r3
	{
		vTaskIncrementTick();
  40246a:	4b05      	ldr	r3, [pc, #20]	; (402480 <SysTick_Handler+0x24>)
  40246c:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  40246e:	2000      	movs	r0, #0
  402470:	4b04      	ldr	r3, [pc, #16]	; (402484 <SysTick_Handler+0x28>)
  402472:	4798      	blx	r3
  402474:	bd08      	pop	{r3, pc}
  402476:	bf00      	nop
  402478:	e000ed04 	.word	0xe000ed04
  40247c:	004023d5 	.word	0x004023d5
  402480:	00402f5d 	.word	0x00402f5d
  402484:	004023fd 	.word	0x004023fd

00402488 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  402488:	f64b 327f 	movw	r2, #47999	; 0xbb7f
  40248c:	4b02      	ldr	r3, [pc, #8]	; (402498 <vPortSetupTimerInterrupt+0x10>)
  40248e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  402490:	2207      	movs	r2, #7
  402492:	3b04      	subs	r3, #4
  402494:	601a      	str	r2, [r3, #0]
  402496:	4770      	bx	lr
  402498:	e000e014 	.word	0xe000e014

0040249c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  40249c:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40249e:	4b09      	ldr	r3, [pc, #36]	; (4024c4 <xPortStartScheduler+0x28>)
  4024a0:	681a      	ldr	r2, [r3, #0]
  4024a2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  4024a6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4024a8:	681a      	ldr	r2, [r3, #0]
  4024aa:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  4024ae:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  4024b0:	4b05      	ldr	r3, [pc, #20]	; (4024c8 <xPortStartScheduler+0x2c>)
  4024b2:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  4024b4:	2400      	movs	r4, #0
  4024b6:	4b05      	ldr	r3, [pc, #20]	; (4024cc <xPortStartScheduler+0x30>)
  4024b8:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  4024ba:	4b05      	ldr	r3, [pc, #20]	; (4024d0 <xPortStartScheduler+0x34>)
  4024bc:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
  4024be:	4620      	mov	r0, r4
  4024c0:	bd10      	pop	{r4, pc}
  4024c2:	bf00      	nop
  4024c4:	e000ed20 	.word	0xe000ed20
  4024c8:	00402489 	.word	0x00402489
  4024cc:	200000e8 	.word	0x200000e8
  4024d0:	00402375 	.word	0x00402375

004024d4 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  4024d4:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  4024d6:	4a13      	ldr	r2, [pc, #76]	; (402524 <prvInsertBlockIntoFreeList+0x50>)
  4024d8:	6813      	ldr	r3, [r2, #0]
  4024da:	4283      	cmp	r3, r0
  4024dc:	d201      	bcs.n	4024e2 <prvInsertBlockIntoFreeList+0xe>
  4024de:	461a      	mov	r2, r3
  4024e0:	e7fa      	b.n	4024d8 <prvInsertBlockIntoFreeList+0x4>
  4024e2:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  4024e4:	6854      	ldr	r4, [r2, #4]
  4024e6:	1915      	adds	r5, r2, r4
  4024e8:	4285      	cmp	r5, r0
  4024ea:	d103      	bne.n	4024f4 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  4024ec:	6868      	ldr	r0, [r5, #4]
  4024ee:	4404      	add	r4, r0
  4024f0:	6054      	str	r4, [r2, #4]
  4024f2:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  4024f4:	6842      	ldr	r2, [r0, #4]
  4024f6:	1884      	adds	r4, r0, r2
  4024f8:	42a3      	cmp	r3, r4
  4024fa:	d10c      	bne.n	402516 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  4024fc:	4c0a      	ldr	r4, [pc, #40]	; (402528 <prvInsertBlockIntoFreeList+0x54>)
  4024fe:	6824      	ldr	r4, [r4, #0]
  402500:	429c      	cmp	r4, r3
  402502:	d006      	beq.n	402512 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  402504:	685b      	ldr	r3, [r3, #4]
  402506:	441a      	add	r2, r3
  402508:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  40250a:	680b      	ldr	r3, [r1, #0]
  40250c:	681b      	ldr	r3, [r3, #0]
  40250e:	6003      	str	r3, [r0, #0]
  402510:	e002      	b.n	402518 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  402512:	6003      	str	r3, [r0, #0]
  402514:	e000      	b.n	402518 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  402516:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  402518:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  40251a:	bf18      	it	ne
  40251c:	6008      	strne	r0, [r1, #0]
	}
}
  40251e:	bc30      	pop	{r4, r5}
  402520:	4770      	bx	lr
  402522:	bf00      	nop
  402524:	20003cbc 	.word	0x20003cbc
  402528:	20003cb8 	.word	0x20003cb8

0040252c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  40252c:	b538      	push	{r3, r4, r5, lr}
  40252e:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
  402530:	4b29      	ldr	r3, [pc, #164]	; (4025d8 <pvPortMalloc+0xac>)
  402532:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  402534:	4b29      	ldr	r3, [pc, #164]	; (4025dc <pvPortMalloc+0xb0>)
  402536:	681b      	ldr	r3, [r3, #0]
  402538:	b99b      	cbnz	r3, 402562 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  40253a:	4a29      	ldr	r2, [pc, #164]	; (4025e0 <pvPortMalloc+0xb4>)
  40253c:	4b29      	ldr	r3, [pc, #164]	; (4025e4 <pvPortMalloc+0xb8>)
  40253e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
  402540:	2100      	movs	r1, #0
  402542:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
  402544:	f243 02e0 	movw	r2, #12512	; 0x30e0
  402548:	1898      	adds	r0, r3, r2
  40254a:	4d24      	ldr	r5, [pc, #144]	; (4025dc <pvPortMalloc+0xb0>)
  40254c:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
  40254e:	f243 05e4 	movw	r5, #12516	; 0x30e4
  402552:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
  402554:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  402556:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  402558:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  40255a:	4b23      	ldr	r3, [pc, #140]	; (4025e8 <pvPortMalloc+0xbc>)
  40255c:	681a      	ldr	r2, [r3, #0]
  40255e:	3a10      	subs	r2, #16
  402560:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  402562:	2c00      	cmp	r4, #0
  402564:	d032      	beq.n	4025cc <pvPortMalloc+0xa0>
		{
			xWantedSize += heapSTRUCT_SIZE;
  402566:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  40256a:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  40256e:	bf1c      	itt	ne
  402570:	f022 0207 	bicne.w	r2, r2, #7
  402574:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  402576:	1e51      	subs	r1, r2, #1
  402578:	f243 03ee 	movw	r3, #12526	; 0x30ee
  40257c:	4299      	cmp	r1, r3
  40257e:	d825      	bhi.n	4025cc <pvPortMalloc+0xa0>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
  402580:	4917      	ldr	r1, [pc, #92]	; (4025e0 <pvPortMalloc+0xb4>)
  402582:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  402584:	6863      	ldr	r3, [r4, #4]
  402586:	429a      	cmp	r2, r3
  402588:	d904      	bls.n	402594 <pvPortMalloc+0x68>
  40258a:	6823      	ldr	r3, [r4, #0]
  40258c:	b113      	cbz	r3, 402594 <pvPortMalloc+0x68>
  40258e:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
  402590:	461c      	mov	r4, r3
  402592:	e7f7      	b.n	402584 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  402594:	4b11      	ldr	r3, [pc, #68]	; (4025dc <pvPortMalloc+0xb0>)
  402596:	681b      	ldr	r3, [r3, #0]
  402598:	429c      	cmp	r4, r3
  40259a:	d017      	beq.n	4025cc <pvPortMalloc+0xa0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  40259c:	680d      	ldr	r5, [r1, #0]
  40259e:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  4025a0:	6823      	ldr	r3, [r4, #0]
  4025a2:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  4025a4:	6863      	ldr	r3, [r4, #4]
  4025a6:	1a9b      	subs	r3, r3, r2
  4025a8:	2b20      	cmp	r3, #32
  4025aa:	d904      	bls.n	4025b6 <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  4025ac:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  4025ae:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
  4025b0:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  4025b2:	4b0e      	ldr	r3, [pc, #56]	; (4025ec <pvPortMalloc+0xc0>)
  4025b4:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  4025b6:	4b0c      	ldr	r3, [pc, #48]	; (4025e8 <pvPortMalloc+0xbc>)
  4025b8:	681a      	ldr	r2, [r3, #0]
  4025ba:	6861      	ldr	r1, [r4, #4]
  4025bc:	1a52      	subs	r2, r2, r1
  4025be:	601a      	str	r2, [r3, #0]
			}
		}
	}
	xTaskResumeAll();
  4025c0:	4b0b      	ldr	r3, [pc, #44]	; (4025f0 <pvPortMalloc+0xc4>)
  4025c2:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4025c4:	b935      	cbnz	r5, 4025d4 <pvPortMalloc+0xa8>
		{
			vApplicationMallocFailedHook();
  4025c6:	4b0b      	ldr	r3, [pc, #44]	; (4025f4 <pvPortMalloc+0xc8>)
  4025c8:	4798      	blx	r3
  4025ca:	e003      	b.n	4025d4 <pvPortMalloc+0xa8>

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
  4025cc:	4b08      	ldr	r3, [pc, #32]	; (4025f0 <pvPortMalloc+0xc4>)
  4025ce:	4798      	blx	r3
  4025d0:	2500      	movs	r5, #0
  4025d2:	e7f8      	b.n	4025c6 <pvPortMalloc+0x9a>
		}
	}
	#endif

	return pvReturn;
}
  4025d4:	4628      	mov	r0, r5
  4025d6:	bd38      	pop	{r3, r4, r5, pc}
  4025d8:	00402f2d 	.word	0x00402f2d
  4025dc:	20003cb8 	.word	0x20003cb8
  4025e0:	20003cbc 	.word	0x20003cbc
  4025e4:	20000bc8 	.word	0x20000bc8
  4025e8:	200000ec 	.word	0x200000ec
  4025ec:	004024d5 	.word	0x004024d5
  4025f0:	0040308d 	.word	0x0040308d
  4025f4:	00403e51 	.word	0x00403e51

004025f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  4025f8:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
  4025fa:	4604      	mov	r4, r0
  4025fc:	b168      	cbz	r0, 40261a <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
  4025fe:	4b07      	ldr	r3, [pc, #28]	; (40261c <vPortFree+0x24>)
  402600:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  402602:	4b07      	ldr	r3, [pc, #28]	; (402620 <vPortFree+0x28>)
  402604:	6819      	ldr	r1, [r3, #0]
  402606:	f854 2c0c 	ldr.w	r2, [r4, #-12]
  40260a:	440a      	add	r2, r1
  40260c:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  40260e:	f1a4 0010 	sub.w	r0, r4, #16
  402612:	4b04      	ldr	r3, [pc, #16]	; (402624 <vPortFree+0x2c>)
  402614:	4798      	blx	r3
		}
		xTaskResumeAll();
  402616:	4b04      	ldr	r3, [pc, #16]	; (402628 <vPortFree+0x30>)
  402618:	4798      	blx	r3
  40261a:	bd10      	pop	{r4, pc}
  40261c:	00402f2d 	.word	0x00402f2d
  402620:	200000ec 	.word	0x200000ec
  402624:	004024d5 	.word	0x004024d5
  402628:	0040308d 	.word	0x0040308d

0040262c <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
	return xFreeBytesRemaining;
}
  40262c:	4b01      	ldr	r3, [pc, #4]	; (402634 <xPortGetFreeHeapSize+0x8>)
  40262e:	6818      	ldr	r0, [r3, #0]
  402630:	4770      	bx	lr
  402632:	bf00      	nop
  402634:	200000ec 	.word	0x200000ec

00402638 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  402638:	b510      	push	{r4, lr}
  40263a:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  40263c:	6c03      	ldr	r3, [r0, #64]	; 0x40
  40263e:	b93b      	cbnz	r3, 402650 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402640:	6803      	ldr	r3, [r0, #0]
  402642:	bb1b      	cbnz	r3, 40268c <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  402644:	6840      	ldr	r0, [r0, #4]
  402646:	4b13      	ldr	r3, [pc, #76]	; (402694 <prvCopyDataToQueue+0x5c>)
  402648:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40264a:	2300      	movs	r3, #0
  40264c:	6063      	str	r3, [r4, #4]
  40264e:	e01d      	b.n	40268c <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  402650:	b96a      	cbnz	r2, 40266e <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  402652:	6880      	ldr	r0, [r0, #8]
  402654:	461a      	mov	r2, r3
  402656:	4b10      	ldr	r3, [pc, #64]	; (402698 <prvCopyDataToQueue+0x60>)
  402658:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40265a:	68a2      	ldr	r2, [r4, #8]
  40265c:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40265e:	4413      	add	r3, r2
  402660:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  402662:	6862      	ldr	r2, [r4, #4]
  402664:	4293      	cmp	r3, r2
  402666:	d311      	bcc.n	40268c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  402668:	6823      	ldr	r3, [r4, #0]
  40266a:	60a3      	str	r3, [r4, #8]
  40266c:	e00e      	b.n	40268c <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40266e:	68c0      	ldr	r0, [r0, #12]
  402670:	461a      	mov	r2, r3
  402672:	4b09      	ldr	r3, [pc, #36]	; (402698 <prvCopyDataToQueue+0x60>)
  402674:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  402676:	6c22      	ldr	r2, [r4, #64]	; 0x40
  402678:	4252      	negs	r2, r2
  40267a:	68e3      	ldr	r3, [r4, #12]
  40267c:	4413      	add	r3, r2
  40267e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  402680:	6821      	ldr	r1, [r4, #0]
  402682:	428b      	cmp	r3, r1
  402684:	d202      	bcs.n	40268c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  402686:	6863      	ldr	r3, [r4, #4]
  402688:	441a      	add	r2, r3
  40268a:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  40268c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40268e:	3301      	adds	r3, #1
  402690:	63a3      	str	r3, [r4, #56]	; 0x38
  402692:	bd10      	pop	{r4, pc}
  402694:	0040359d 	.word	0x0040359d
  402698:	00404d31 	.word	0x00404d31

0040269c <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  40269c:	b538      	push	{r3, r4, r5, lr}
  40269e:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  4026a0:	6805      	ldr	r5, [r0, #0]
  4026a2:	b15d      	cbz	r5, 4026bc <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  4026a4:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4026a6:	68c4      	ldr	r4, [r0, #12]
  4026a8:	4414      	add	r4, r2
  4026aa:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  4026ac:	6840      	ldr	r0, [r0, #4]
  4026ae:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  4026b0:	bf28      	it	cs
  4026b2:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  4026b4:	4608      	mov	r0, r1
  4026b6:	68d9      	ldr	r1, [r3, #12]
  4026b8:	4b01      	ldr	r3, [pc, #4]	; (4026c0 <prvCopyDataFromQueue+0x24>)
  4026ba:	4798      	blx	r3
  4026bc:	bd38      	pop	{r3, r4, r5, pc}
  4026be:	bf00      	nop
  4026c0:	00404d31 	.word	0x00404d31

004026c4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  4026c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4026c6:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  4026c8:	4b1d      	ldr	r3, [pc, #116]	; (402740 <prvUnlockQueue+0x7c>)
  4026ca:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4026cc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4026ce:	2b00      	cmp	r3, #0
  4026d0:	dd12      	ble.n	4026f8 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4026d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4026d4:	b183      	cbz	r3, 4026f8 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4026d6:	f104 0624 	add.w	r6, r4, #36	; 0x24
  4026da:	4d1a      	ldr	r5, [pc, #104]	; (402744 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  4026dc:	4f1a      	ldr	r7, [pc, #104]	; (402748 <prvUnlockQueue+0x84>)
  4026de:	e001      	b.n	4026e4 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4026e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4026e2:	b14b      	cbz	r3, 4026f8 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4026e4:	4630      	mov	r0, r6
  4026e6:	47a8      	blx	r5
  4026e8:	b100      	cbz	r0, 4026ec <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  4026ea:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
  4026ec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4026ee:	3b01      	subs	r3, #1
  4026f0:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4026f2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4026f4:	2b00      	cmp	r3, #0
  4026f6:	dcf3      	bgt.n	4026e0 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  4026f8:	f04f 33ff 	mov.w	r3, #4294967295
  4026fc:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  4026fe:	4b13      	ldr	r3, [pc, #76]	; (40274c <prvUnlockQueue+0x88>)
  402700:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  402702:	4b0f      	ldr	r3, [pc, #60]	; (402740 <prvUnlockQueue+0x7c>)
  402704:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  402706:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402708:	2b00      	cmp	r3, #0
  40270a:	dd12      	ble.n	402732 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40270c:	6923      	ldr	r3, [r4, #16]
  40270e:	b183      	cbz	r3, 402732 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  402710:	f104 0610 	add.w	r6, r4, #16
  402714:	4d0b      	ldr	r5, [pc, #44]	; (402744 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
  402716:	4f0c      	ldr	r7, [pc, #48]	; (402748 <prvUnlockQueue+0x84>)
  402718:	e001      	b.n	40271e <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40271a:	6923      	ldr	r3, [r4, #16]
  40271c:	b14b      	cbz	r3, 402732 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40271e:	4630      	mov	r0, r6
  402720:	47a8      	blx	r5
  402722:	b100      	cbz	r0, 402726 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
  402724:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
  402726:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402728:	3b01      	subs	r3, #1
  40272a:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40272c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40272e:	2b00      	cmp	r3, #0
  402730:	dcf3      	bgt.n	40271a <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  402732:	f04f 33ff 	mov.w	r3, #4294967295
  402736:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  402738:	4b04      	ldr	r3, [pc, #16]	; (40274c <prvUnlockQueue+0x88>)
  40273a:	4798      	blx	r3
  40273c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40273e:	bf00      	nop
  402740:	004023e5 	.word	0x004023e5
  402744:	004033b9 	.word	0x004033b9
  402748:	004034e9 	.word	0x004034e9
  40274c:	00402405 	.word	0x00402405

00402750 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  402750:	b538      	push	{r3, r4, r5, lr}
  402752:	460d      	mov	r5, r1
	configASSERT( pxQueue );
  402754:	4604      	mov	r4, r0
  402756:	b918      	cbnz	r0, 402760 <xQueueGenericReset+0x10>
  402758:	4b16      	ldr	r3, [pc, #88]	; (4027b4 <xQueueGenericReset+0x64>)
  40275a:	4798      	blx	r3
  40275c:	bf00      	nop
  40275e:	e7fd      	b.n	40275c <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
  402760:	4b15      	ldr	r3, [pc, #84]	; (4027b8 <xQueueGenericReset+0x68>)
  402762:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  402764:	6823      	ldr	r3, [r4, #0]
  402766:	6c22      	ldr	r2, [r4, #64]	; 0x40
  402768:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  40276a:	fb00 f002 	mul.w	r0, r0, r2
  40276e:	1819      	adds	r1, r3, r0
  402770:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  402772:	2100      	movs	r1, #0
  402774:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  402776:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  402778:	1a82      	subs	r2, r0, r2
  40277a:	4413      	add	r3, r2
  40277c:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  40277e:	f04f 33ff 	mov.w	r3, #4294967295
  402782:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  402784:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  402786:	b955      	cbnz	r5, 40279e <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402788:	6923      	ldr	r3, [r4, #16]
  40278a:	b17b      	cbz	r3, 4027ac <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40278c:	f104 0010 	add.w	r0, r4, #16
  402790:	4b0a      	ldr	r3, [pc, #40]	; (4027bc <xQueueGenericReset+0x6c>)
  402792:	4798      	blx	r3
  402794:	2801      	cmp	r0, #1
  402796:	d109      	bne.n	4027ac <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
  402798:	4b09      	ldr	r3, [pc, #36]	; (4027c0 <xQueueGenericReset+0x70>)
  40279a:	4798      	blx	r3
  40279c:	e006      	b.n	4027ac <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  40279e:	f104 0010 	add.w	r0, r4, #16
  4027a2:	4d08      	ldr	r5, [pc, #32]	; (4027c4 <xQueueGenericReset+0x74>)
  4027a4:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4027a6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4027aa:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
  4027ac:	4b06      	ldr	r3, [pc, #24]	; (4027c8 <xQueueGenericReset+0x78>)
  4027ae:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
  4027b0:	2001      	movs	r0, #1
  4027b2:	bd38      	pop	{r3, r4, r5, pc}
  4027b4:	004023d5 	.word	0x004023d5
  4027b8:	004023e5 	.word	0x004023e5
  4027bc:	004033b9 	.word	0x004033b9
  4027c0:	004023c5 	.word	0x004023c5
  4027c4:	004022d5 	.word	0x004022d5
  4027c8:	00402405 	.word	0x00402405

004027cc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  4027cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4027ce:	460d      	mov	r5, r1
  4027d0:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  4027d2:	4606      	mov	r6, r0
  4027d4:	b188      	cbz	r0, 4027fa <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  4027d6:	2050      	movs	r0, #80	; 0x50
  4027d8:	4b0e      	ldr	r3, [pc, #56]	; (402814 <xQueueGenericCreate+0x48>)
  4027da:	4798      	blx	r3
		if( pxNewQueue != NULL )
  4027dc:	4604      	mov	r4, r0
  4027de:	b160      	cbz	r0, 4027fa <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  4027e0:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  4027e4:	3001      	adds	r0, #1
  4027e6:	4b0b      	ldr	r3, [pc, #44]	; (402814 <xQueueGenericCreate+0x48>)
  4027e8:	4798      	blx	r3
  4027ea:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
  4027ec:	b940      	cbnz	r0, 402800 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  4027ee:	4620      	mov	r0, r4
  4027f0:	4b09      	ldr	r3, [pc, #36]	; (402818 <xQueueGenericCreate+0x4c>)
  4027f2:	4798      	blx	r3
  4027f4:	e001      	b.n	4027fa <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
  4027f6:	bf00      	nop
  4027f8:	e7fd      	b.n	4027f6 <xQueueGenericCreate+0x2a>
  4027fa:	4b08      	ldr	r3, [pc, #32]	; (40281c <xQueueGenericCreate+0x50>)
  4027fc:	4798      	blx	r3
  4027fe:	e7fa      	b.n	4027f6 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  402800:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  402802:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  402804:	4620      	mov	r0, r4
  402806:	2101      	movs	r1, #1
  402808:	4b05      	ldr	r3, [pc, #20]	; (402820 <xQueueGenericCreate+0x54>)
  40280a:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  40280c:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
  402810:	4620      	mov	r0, r4
  402812:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402814:	0040252d 	.word	0x0040252d
  402818:	004025f9 	.word	0x004025f9
  40281c:	004023d5 	.word	0x004023d5
  402820:	00402751 	.word	0x00402751

00402824 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  402824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402828:	b085      	sub	sp, #20
  40282a:	468a      	mov	sl, r1
  40282c:	9201      	str	r2, [sp, #4]
  40282e:	469b      	mov	fp, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  402830:	4604      	mov	r4, r0
  402832:	b918      	cbnz	r0, 40283c <xQueueGenericSend+0x18>
  402834:	4b36      	ldr	r3, [pc, #216]	; (402910 <xQueueGenericSend+0xec>)
  402836:	4798      	blx	r3
  402838:	bf00      	nop
  40283a:	e7fd      	b.n	402838 <xQueueGenericSend+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40283c:	b909      	cbnz	r1, 402842 <xQueueGenericSend+0x1e>
  40283e:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402840:	b91b      	cbnz	r3, 40284a <xQueueGenericSend+0x26>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  402842:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  402844:	4e33      	ldr	r6, [pc, #204]	; (402914 <xQueueGenericSend+0xf0>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  402846:	4d34      	ldr	r5, [pc, #208]	; (402918 <xQueueGenericSend+0xf4>)
  402848:	e003      	b.n	402852 <xQueueGenericSend+0x2e>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40284a:	4b31      	ldr	r3, [pc, #196]	; (402910 <xQueueGenericSend+0xec>)
  40284c:	4798      	blx	r3
  40284e:	bf00      	nop
  402850:	e7fd      	b.n	40284e <xQueueGenericSend+0x2a>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  402852:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  402854:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402856:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402858:	429a      	cmp	r2, r3
  40285a:	d212      	bcs.n	402882 <xQueueGenericSend+0x5e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40285c:	4620      	mov	r0, r4
  40285e:	4651      	mov	r1, sl
  402860:	465a      	mov	r2, fp
  402862:	4b2e      	ldr	r3, [pc, #184]	; (40291c <xQueueGenericSend+0xf8>)
  402864:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402866:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402868:	b13b      	cbz	r3, 40287a <xQueueGenericSend+0x56>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  40286a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40286e:	4b2c      	ldr	r3, [pc, #176]	; (402920 <xQueueGenericSend+0xfc>)
  402870:	4798      	blx	r3
  402872:	2801      	cmp	r0, #1
  402874:	d101      	bne.n	40287a <xQueueGenericSend+0x56>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  402876:	4b2b      	ldr	r3, [pc, #172]	; (402924 <xQueueGenericSend+0x100>)
  402878:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  40287a:	4b27      	ldr	r3, [pc, #156]	; (402918 <xQueueGenericSend+0xf4>)
  40287c:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  40287e:	2001      	movs	r0, #1
  402880:	e043      	b.n	40290a <xQueueGenericSend+0xe6>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  402882:	9b01      	ldr	r3, [sp, #4]
  402884:	b91b      	cbnz	r3, 40288e <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  402886:	4b24      	ldr	r3, [pc, #144]	; (402918 <xQueueGenericSend+0xf4>)
  402888:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  40288a:	2000      	movs	r0, #0
  40288c:	e03d      	b.n	40290a <xQueueGenericSend+0xe6>
				}
				else if( xEntryTimeSet == pdFALSE )
  40288e:	b91f      	cbnz	r7, 402898 <xQueueGenericSend+0x74>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402890:	a802      	add	r0, sp, #8
  402892:	4b25      	ldr	r3, [pc, #148]	; (402928 <xQueueGenericSend+0x104>)
  402894:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  402896:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  402898:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  40289a:	4b24      	ldr	r3, [pc, #144]	; (40292c <xQueueGenericSend+0x108>)
  40289c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40289e:	47b0      	blx	r6
  4028a0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4028a2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4028a6:	bf04      	itt	eq
  4028a8:	2300      	moveq	r3, #0
  4028aa:	6463      	streq	r3, [r4, #68]	; 0x44
  4028ac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4028ae:	f1b3 3fff 	cmp.w	r3, #4294967295
  4028b2:	bf04      	itt	eq
  4028b4:	2300      	moveq	r3, #0
  4028b6:	64a3      	streq	r3, [r4, #72]	; 0x48
  4028b8:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4028ba:	a802      	add	r0, sp, #8
  4028bc:	a901      	add	r1, sp, #4
  4028be:	4b1c      	ldr	r3, [pc, #112]	; (402930 <xQueueGenericSend+0x10c>)
  4028c0:	4798      	blx	r3
  4028c2:	b9e0      	cbnz	r0, 4028fe <xQueueGenericSend+0xda>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4028c4:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  4028c6:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
  4028ca:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  4028ce:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4028d0:	45c1      	cmp	r9, r8
  4028d2:	d10e      	bne.n	4028f2 <xQueueGenericSend+0xce>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4028d4:	f104 0010 	add.w	r0, r4, #16
  4028d8:	9901      	ldr	r1, [sp, #4]
  4028da:	4b16      	ldr	r3, [pc, #88]	; (402934 <xQueueGenericSend+0x110>)
  4028dc:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  4028de:	4620      	mov	r0, r4
  4028e0:	4b15      	ldr	r3, [pc, #84]	; (402938 <xQueueGenericSend+0x114>)
  4028e2:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  4028e4:	4b15      	ldr	r3, [pc, #84]	; (40293c <xQueueGenericSend+0x118>)
  4028e6:	4798      	blx	r3
  4028e8:	2800      	cmp	r0, #0
  4028ea:	d1b2      	bne.n	402852 <xQueueGenericSend+0x2e>
				{
					portYIELD_WITHIN_API();
  4028ec:	4b0d      	ldr	r3, [pc, #52]	; (402924 <xQueueGenericSend+0x100>)
  4028ee:	4798      	blx	r3
  4028f0:	e7af      	b.n	402852 <xQueueGenericSend+0x2e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4028f2:	4620      	mov	r0, r4
  4028f4:	4b10      	ldr	r3, [pc, #64]	; (402938 <xQueueGenericSend+0x114>)
  4028f6:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4028f8:	4b10      	ldr	r3, [pc, #64]	; (40293c <xQueueGenericSend+0x118>)
  4028fa:	4798      	blx	r3
  4028fc:	e7a9      	b.n	402852 <xQueueGenericSend+0x2e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  4028fe:	4620      	mov	r0, r4
  402900:	4b0d      	ldr	r3, [pc, #52]	; (402938 <xQueueGenericSend+0x114>)
  402902:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402904:	4b0d      	ldr	r3, [pc, #52]	; (40293c <xQueueGenericSend+0x118>)
  402906:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  402908:	2000      	movs	r0, #0
		}
	}
}
  40290a:	b005      	add	sp, #20
  40290c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402910:	004023d5 	.word	0x004023d5
  402914:	004023e5 	.word	0x004023e5
  402918:	00402405 	.word	0x00402405
  40291c:	00402639 	.word	0x00402639
  402920:	004033b9 	.word	0x004033b9
  402924:	004023c5 	.word	0x004023c5
  402928:	0040343d 	.word	0x0040343d
  40292c:	00402f2d 	.word	0x00402f2d
  402930:	00403465 	.word	0x00403465
  402934:	00403315 	.word	0x00403315
  402938:	004026c5 	.word	0x004026c5
  40293c:	0040308d 	.word	0x0040308d

00402940 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
  402940:	b570      	push	{r4, r5, r6, lr}
  402942:	4606      	mov	r6, r0
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  402944:	2050      	movs	r0, #80	; 0x50
  402946:	4b13      	ldr	r3, [pc, #76]	; (402994 <xQueueCreateMutex+0x54>)
  402948:	4798      	blx	r3
		if( pxNewQueue != NULL )
  40294a:	4604      	mov	r4, r0
  40294c:	b110      	cbz	r0, 402954 <xQueueCreateMutex+0x14>
  40294e:	e004      	b.n	40295a <xQueueCreateMutex+0x1a>
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
  402950:	bf00      	nop
  402952:	e7fd      	b.n	402950 <xQueueCreateMutex+0x10>
  402954:	4b10      	ldr	r3, [pc, #64]	; (402998 <xQueueCreateMutex+0x58>)
  402956:	4798      	blx	r3
  402958:	e7fa      	b.n	402950 <xQueueCreateMutex+0x10>
		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
		if( pxNewQueue != NULL )
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
  40295a:	2500      	movs	r5, #0
  40295c:	6045      	str	r5, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
  40295e:	6005      	str	r5, [r0, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
  402960:	6085      	str	r5, [r0, #8]
			pxNewQueue->pcReadFrom = NULL;
  402962:	60c5      	str	r5, [r0, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  402964:	6385      	str	r5, [r0, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
  402966:	2301      	movs	r3, #1
  402968:	63c3      	str	r3, [r0, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
  40296a:	6405      	str	r5, [r0, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
  40296c:	f04f 33ff 	mov.w	r3, #4294967295
  402970:	6443      	str	r3, [r0, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
  402972:	6483      	str	r3, [r0, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
  402974:	f880 604d 	strb.w	r6, [r0, #77]	; 0x4d
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  402978:	3010      	adds	r0, #16
  40297a:	4e08      	ldr	r6, [pc, #32]	; (40299c <xQueueCreateMutex+0x5c>)
  40297c:	47b0      	blx	r6
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  40297e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402982:	47b0      	blx	r6

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
  402984:	4620      	mov	r0, r4
  402986:	4629      	mov	r1, r5
  402988:	462a      	mov	r2, r5
  40298a:	462b      	mov	r3, r5
  40298c:	4d04      	ldr	r5, [pc, #16]	; (4029a0 <xQueueCreateMutex+0x60>)
  40298e:	47a8      	blx	r5
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
	}
  402990:	4620      	mov	r0, r4
  402992:	bd70      	pop	{r4, r5, r6, pc}
  402994:	0040252d 	.word	0x0040252d
  402998:	004023d5 	.word	0x004023d5
  40299c:	004022d5 	.word	0x004022d5
  4029a0:	00402825 	.word	0x00402825

004029a4 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  4029a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4029a8:	460e      	mov	r6, r1
  4029aa:	4615      	mov	r5, r2
  4029ac:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  4029ae:	4604      	mov	r4, r0
  4029b0:	b918      	cbnz	r0, 4029ba <xQueueGenericSendFromISR+0x16>
  4029b2:	4b1c      	ldr	r3, [pc, #112]	; (402a24 <xQueueGenericSendFromISR+0x80>)
  4029b4:	4798      	blx	r3
  4029b6:	bf00      	nop
  4029b8:	e7fd      	b.n	4029b6 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  4029ba:	b929      	cbnz	r1, 4029c8 <xQueueGenericSendFromISR+0x24>
  4029bc:	6c03      	ldr	r3, [r0, #64]	; 0x40
  4029be:	b11b      	cbz	r3, 4029c8 <xQueueGenericSendFromISR+0x24>
  4029c0:	4b18      	ldr	r3, [pc, #96]	; (402a24 <xQueueGenericSendFromISR+0x80>)
  4029c2:	4798      	blx	r3
  4029c4:	bf00      	nop
  4029c6:	e7fd      	b.n	4029c4 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  4029c8:	4b16      	ldr	r3, [pc, #88]	; (402a24 <xQueueGenericSendFromISR+0x80>)
  4029ca:	4798      	blx	r3
  4029cc:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4029ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4029d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4029d2:	429a      	cmp	r2, r3
  4029d4:	d218      	bcs.n	402a08 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4029d6:	4620      	mov	r0, r4
  4029d8:	4631      	mov	r1, r6
  4029da:	4642      	mov	r2, r8
  4029dc:	4b12      	ldr	r3, [pc, #72]	; (402a28 <xQueueGenericSendFromISR+0x84>)
  4029de:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  4029e0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4029e2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4029e6:	d10a      	bne.n	4029fe <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4029e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4029ea:	b17b      	cbz	r3, 402a0c <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4029ec:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4029f0:	4b0e      	ldr	r3, [pc, #56]	; (402a2c <xQueueGenericSendFromISR+0x88>)
  4029f2:	4798      	blx	r3
  4029f4:	b160      	cbz	r0, 402a10 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  4029f6:	b16d      	cbz	r5, 402a14 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  4029f8:	2401      	movs	r4, #1
  4029fa:	602c      	str	r4, [r5, #0]
  4029fc:	e00b      	b.n	402a16 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  4029fe:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402a00:	3301      	adds	r3, #1
  402a02:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  402a04:	2401      	movs	r4, #1
  402a06:	e006      	b.n	402a16 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  402a08:	2400      	movs	r4, #0
  402a0a:	e004      	b.n	402a16 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  402a0c:	2401      	movs	r4, #1
  402a0e:	e002      	b.n	402a16 <xQueueGenericSendFromISR+0x72>
  402a10:	2401      	movs	r4, #1
  402a12:	e000      	b.n	402a16 <xQueueGenericSendFromISR+0x72>
  402a14:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  402a16:	4638      	mov	r0, r7
  402a18:	4b05      	ldr	r3, [pc, #20]	; (402a30 <xQueueGenericSendFromISR+0x8c>)
  402a1a:	4798      	blx	r3

	return xReturn;
}
  402a1c:	4620      	mov	r0, r4
  402a1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402a22:	bf00      	nop
  402a24:	004023d5 	.word	0x004023d5
  402a28:	00402639 	.word	0x00402639
  402a2c:	004033b9 	.word	0x004033b9
  402a30:	004023fd 	.word	0x004023fd

00402a34 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  402a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a38:	b085      	sub	sp, #20
  402a3a:	4689      	mov	r9, r1
  402a3c:	9201      	str	r2, [sp, #4]
  402a3e:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  402a40:	4604      	mov	r4, r0
  402a42:	b918      	cbnz	r0, 402a4c <xQueueGenericReceive+0x18>
  402a44:	4b44      	ldr	r3, [pc, #272]	; (402b58 <xQueueGenericReceive+0x124>)
  402a46:	4798      	blx	r3
  402a48:	bf00      	nop
  402a4a:	e7fd      	b.n	402a48 <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  402a4c:	b909      	cbnz	r1, 402a52 <xQueueGenericReceive+0x1e>
  402a4e:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402a50:	b92b      	cbnz	r3, 402a5e <xQueueGenericReceive+0x2a>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  402a52:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  402a54:	4e41      	ldr	r6, [pc, #260]	; (402b5c <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402a56:	f8df b134 	ldr.w	fp, [pc, #308]	; 402b8c <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  402a5a:	4d41      	ldr	r5, [pc, #260]	; (402b60 <xQueueGenericReceive+0x12c>)
  402a5c:	e003      	b.n	402a66 <xQueueGenericReceive+0x32>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  402a5e:	4b3e      	ldr	r3, [pc, #248]	; (402b58 <xQueueGenericReceive+0x124>)
  402a60:	4798      	blx	r3
  402a62:	bf00      	nop
  402a64:	e7fd      	b.n	402a62 <xQueueGenericReceive+0x2e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  402a66:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  402a68:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402a6a:	2b00      	cmp	r3, #0
  402a6c:	d028      	beq.n	402ac0 <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  402a6e:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402a70:	4620      	mov	r0, r4
  402a72:	4649      	mov	r1, r9
  402a74:	4b3b      	ldr	r3, [pc, #236]	; (402b64 <xQueueGenericReceive+0x130>)
  402a76:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  402a78:	f1ba 0f00 	cmp.w	sl, #0
  402a7c:	d112      	bne.n	402aa4 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  402a7e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402a80:	3b01      	subs	r3, #1
  402a82:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402a84:	6823      	ldr	r3, [r4, #0]
  402a86:	b913      	cbnz	r3, 402a8e <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  402a88:	4b37      	ldr	r3, [pc, #220]	; (402b68 <xQueueGenericReceive+0x134>)
  402a8a:	4798      	blx	r3
  402a8c:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402a8e:	6923      	ldr	r3, [r4, #16]
  402a90:	b193      	cbz	r3, 402ab8 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402a92:	f104 0010 	add.w	r0, r4, #16
  402a96:	4b35      	ldr	r3, [pc, #212]	; (402b6c <xQueueGenericReceive+0x138>)
  402a98:	4798      	blx	r3
  402a9a:	2801      	cmp	r0, #1
  402a9c:	d10c      	bne.n	402ab8 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
  402a9e:	4b34      	ldr	r3, [pc, #208]	; (402b70 <xQueueGenericReceive+0x13c>)
  402aa0:	4798      	blx	r3
  402aa2:	e009      	b.n	402ab8 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  402aa4:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402aa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402aa8:	b133      	cbz	r3, 402ab8 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402aaa:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402aae:	4b2f      	ldr	r3, [pc, #188]	; (402b6c <xQueueGenericReceive+0x138>)
  402ab0:	4798      	blx	r3
  402ab2:	b108      	cbz	r0, 402ab8 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  402ab4:	4b2e      	ldr	r3, [pc, #184]	; (402b70 <xQueueGenericReceive+0x13c>)
  402ab6:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  402ab8:	4b29      	ldr	r3, [pc, #164]	; (402b60 <xQueueGenericReceive+0x12c>)
  402aba:	4798      	blx	r3
				return pdPASS;
  402abc:	2001      	movs	r0, #1
  402abe:	e048      	b.n	402b52 <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  402ac0:	9b01      	ldr	r3, [sp, #4]
  402ac2:	b91b      	cbnz	r3, 402acc <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  402ac4:	4b26      	ldr	r3, [pc, #152]	; (402b60 <xQueueGenericReceive+0x12c>)
  402ac6:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  402ac8:	2000      	movs	r0, #0
  402aca:	e042      	b.n	402b52 <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
  402acc:	b917      	cbnz	r7, 402ad4 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402ace:	a802      	add	r0, sp, #8
  402ad0:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
  402ad2:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  402ad4:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  402ad6:	4b27      	ldr	r3, [pc, #156]	; (402b74 <xQueueGenericReceive+0x140>)
  402ad8:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402ada:	47b0      	blx	r6
  402adc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402ade:	f1b3 3fff 	cmp.w	r3, #4294967295
  402ae2:	bf04      	itt	eq
  402ae4:	2300      	moveq	r3, #0
  402ae6:	6463      	streq	r3, [r4, #68]	; 0x44
  402ae8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402aea:	f1b3 3fff 	cmp.w	r3, #4294967295
  402aee:	bf04      	itt	eq
  402af0:	2300      	moveq	r3, #0
  402af2:	64a3      	streq	r3, [r4, #72]	; 0x48
  402af4:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402af6:	a802      	add	r0, sp, #8
  402af8:	a901      	add	r1, sp, #4
  402afa:	4b1f      	ldr	r3, [pc, #124]	; (402b78 <xQueueGenericReceive+0x144>)
  402afc:	4798      	blx	r3
  402afe:	bb10      	cbnz	r0, 402b46 <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  402b00:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  402b02:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402b06:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402b08:	f1b8 0f00 	cmp.w	r8, #0
  402b0c:	d115      	bne.n	402b3a <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402b0e:	6823      	ldr	r3, [r4, #0]
  402b10:	b923      	cbnz	r3, 402b1c <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
  402b12:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402b14:	6860      	ldr	r0, [r4, #4]
  402b16:	4b19      	ldr	r3, [pc, #100]	; (402b7c <xQueueGenericReceive+0x148>)
  402b18:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  402b1a:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402b1c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402b20:	9901      	ldr	r1, [sp, #4]
  402b22:	4b17      	ldr	r3, [pc, #92]	; (402b80 <xQueueGenericReceive+0x14c>)
  402b24:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402b26:	4620      	mov	r0, r4
  402b28:	4b16      	ldr	r3, [pc, #88]	; (402b84 <xQueueGenericReceive+0x150>)
  402b2a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402b2c:	4b16      	ldr	r3, [pc, #88]	; (402b88 <xQueueGenericReceive+0x154>)
  402b2e:	4798      	blx	r3
  402b30:	2800      	cmp	r0, #0
  402b32:	d198      	bne.n	402a66 <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
  402b34:	4b0e      	ldr	r3, [pc, #56]	; (402b70 <xQueueGenericReceive+0x13c>)
  402b36:	4798      	blx	r3
  402b38:	e795      	b.n	402a66 <xQueueGenericReceive+0x32>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  402b3a:	4620      	mov	r0, r4
  402b3c:	4b11      	ldr	r3, [pc, #68]	; (402b84 <xQueueGenericReceive+0x150>)
  402b3e:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402b40:	4b11      	ldr	r3, [pc, #68]	; (402b88 <xQueueGenericReceive+0x154>)
  402b42:	4798      	blx	r3
  402b44:	e78f      	b.n	402a66 <xQueueGenericReceive+0x32>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  402b46:	4620      	mov	r0, r4
  402b48:	4b0e      	ldr	r3, [pc, #56]	; (402b84 <xQueueGenericReceive+0x150>)
  402b4a:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402b4c:	4b0e      	ldr	r3, [pc, #56]	; (402b88 <xQueueGenericReceive+0x154>)
  402b4e:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  402b50:	2000      	movs	r0, #0
		}
	}
}
  402b52:	b005      	add	sp, #20
  402b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b58:	004023d5 	.word	0x004023d5
  402b5c:	004023e5 	.word	0x004023e5
  402b60:	00402405 	.word	0x00402405
  402b64:	0040269d 	.word	0x0040269d
  402b68:	004034f5 	.word	0x004034f5
  402b6c:	004033b9 	.word	0x004033b9
  402b70:	004023c5 	.word	0x004023c5
  402b74:	00402f2d 	.word	0x00402f2d
  402b78:	00403465 	.word	0x00403465
  402b7c:	00403521 	.word	0x00403521
  402b80:	00403315 	.word	0x00403315
  402b84:	004026c5 	.word	0x004026c5
  402b88:	0040308d 	.word	0x0040308d
  402b8c:	0040343d 	.word	0x0040343d

00402b90 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  402b90:	b538      	push	{r3, r4, r5, lr}
  402b92:	4604      	mov	r4, r0
  402b94:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  402b96:	4b0d      	ldr	r3, [pc, #52]	; (402bcc <vQueueWaitForMessageRestricted+0x3c>)
  402b98:	4798      	blx	r3
  402b9a:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402ba0:	bf04      	itt	eq
  402ba2:	2300      	moveq	r3, #0
  402ba4:	6463      	streq	r3, [r4, #68]	; 0x44
  402ba6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
  402bac:	bf04      	itt	eq
  402bae:	2300      	moveq	r3, #0
  402bb0:	64a3      	streq	r3, [r4, #72]	; 0x48
  402bb2:	4b07      	ldr	r3, [pc, #28]	; (402bd0 <vQueueWaitForMessageRestricted+0x40>)
  402bb4:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  402bb6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402bb8:	b923      	cbnz	r3, 402bc4 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402bba:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402bbe:	4629      	mov	r1, r5
  402bc0:	4b04      	ldr	r3, [pc, #16]	; (402bd4 <vQueueWaitForMessageRestricted+0x44>)
  402bc2:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  402bc4:	4620      	mov	r0, r4
  402bc6:	4b04      	ldr	r3, [pc, #16]	; (402bd8 <vQueueWaitForMessageRestricted+0x48>)
  402bc8:	4798      	blx	r3
  402bca:	bd38      	pop	{r3, r4, r5, pc}
  402bcc:	004023e5 	.word	0x004023e5
  402bd0:	00402405 	.word	0x00402405
  402bd4:	00403375 	.word	0x00403375
  402bd8:	004026c5 	.word	0x004026c5

00402bdc <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  402bdc:	b510      	push	{r4, lr}
  402bde:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402be0:	4b0e      	ldr	r3, [pc, #56]	; (402c1c <prvAddCurrentTaskToDelayedList+0x40>)
  402be2:	681b      	ldr	r3, [r3, #0]
  402be4:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  402be6:	4b0e      	ldr	r3, [pc, #56]	; (402c20 <prvAddCurrentTaskToDelayedList+0x44>)
  402be8:	681b      	ldr	r3, [r3, #0]
  402bea:	4298      	cmp	r0, r3
  402bec:	d207      	bcs.n	402bfe <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402bee:	4b0d      	ldr	r3, [pc, #52]	; (402c24 <prvAddCurrentTaskToDelayedList+0x48>)
  402bf0:	6818      	ldr	r0, [r3, #0]
  402bf2:	4b0a      	ldr	r3, [pc, #40]	; (402c1c <prvAddCurrentTaskToDelayedList+0x40>)
  402bf4:	6819      	ldr	r1, [r3, #0]
  402bf6:	3104      	adds	r1, #4
  402bf8:	4b0b      	ldr	r3, [pc, #44]	; (402c28 <prvAddCurrentTaskToDelayedList+0x4c>)
  402bfa:	4798      	blx	r3
  402bfc:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402bfe:	4b0b      	ldr	r3, [pc, #44]	; (402c2c <prvAddCurrentTaskToDelayedList+0x50>)
  402c00:	6818      	ldr	r0, [r3, #0]
  402c02:	4b06      	ldr	r3, [pc, #24]	; (402c1c <prvAddCurrentTaskToDelayedList+0x40>)
  402c04:	6819      	ldr	r1, [r3, #0]
  402c06:	3104      	adds	r1, #4
  402c08:	4b07      	ldr	r3, [pc, #28]	; (402c28 <prvAddCurrentTaskToDelayedList+0x4c>)
  402c0a:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  402c0c:	4b08      	ldr	r3, [pc, #32]	; (402c30 <prvAddCurrentTaskToDelayedList+0x54>)
  402c0e:	681b      	ldr	r3, [r3, #0]
  402c10:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
  402c12:	bf3c      	itt	cc
  402c14:	4b06      	ldrcc	r3, [pc, #24]	; (402c30 <prvAddCurrentTaskToDelayedList+0x54>)
  402c16:	601c      	strcc	r4, [r3, #0]
  402c18:	bd10      	pop	{r4, pc}
  402c1a:	bf00      	nop
  402c1c:	20003d7c 	.word	0x20003d7c
  402c20:	20003d98 	.word	0x20003d98
  402c24:	20003d9c 	.word	0x20003d9c
  402c28:	00402311 	.word	0x00402311
  402c2c:	20003cdc 	.word	0x20003cdc
  402c30:	200000f0 	.word	0x200000f0

00402c34 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  402c34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c38:	460e      	mov	r6, r1
  402c3a:	4617      	mov	r7, r2
  402c3c:	469a      	mov	sl, r3
  402c3e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402c40:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  402c44:	4681      	mov	r9, r0
  402c46:	b918      	cbnz	r0, 402c50 <xTaskGenericCreate+0x1c>
  402c48:	4b62      	ldr	r3, [pc, #392]	; (402dd4 <xTaskGenericCreate+0x1a0>)
  402c4a:	4798      	blx	r3
  402c4c:	bf00      	nop
  402c4e:	e7fd      	b.n	402c4c <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  402c50:	2d04      	cmp	r5, #4
  402c52:	d903      	bls.n	402c5c <xTaskGenericCreate+0x28>
  402c54:	4b5f      	ldr	r3, [pc, #380]	; (402dd4 <xTaskGenericCreate+0x1a0>)
  402c56:	4798      	blx	r3
  402c58:	bf00      	nop
  402c5a:	e7fd      	b.n	402c58 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  402c5c:	204c      	movs	r0, #76	; 0x4c
  402c5e:	4b5e      	ldr	r3, [pc, #376]	; (402dd8 <xTaskGenericCreate+0x1a4>)
  402c60:	4798      	blx	r3

	if( pxNewTCB != NULL )
  402c62:	4604      	mov	r4, r0
  402c64:	2800      	cmp	r0, #0
  402c66:	f000 80b1 	beq.w	402dcc <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  402c6a:	f1b8 0f00 	cmp.w	r8, #0
  402c6e:	f040 80a9 	bne.w	402dc4 <xTaskGenericCreate+0x190>
  402c72:	00b8      	lsls	r0, r7, #2
  402c74:	4b58      	ldr	r3, [pc, #352]	; (402dd8 <xTaskGenericCreate+0x1a4>)
  402c76:	4798      	blx	r3
  402c78:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  402c7a:	b918      	cbnz	r0, 402c84 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  402c7c:	4620      	mov	r0, r4
  402c7e:	4b57      	ldr	r3, [pc, #348]	; (402ddc <xTaskGenericCreate+0x1a8>)
  402c80:	4798      	blx	r3
  402c82:	e0a3      	b.n	402dcc <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  402c84:	21a5      	movs	r1, #165	; 0xa5
  402c86:	00ba      	lsls	r2, r7, #2
  402c88:	4b55      	ldr	r3, [pc, #340]	; (402de0 <xTaskGenericCreate+0x1ac>)
  402c8a:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  402c8c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
  402c90:	3f01      	subs	r7, #1
  402c92:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402c94:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  402c98:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  402c9c:	f104 0034 	add.w	r0, r4, #52	; 0x34
  402ca0:	4631      	mov	r1, r6
  402ca2:	220a      	movs	r2, #10
  402ca4:	4b4f      	ldr	r3, [pc, #316]	; (402de4 <xTaskGenericCreate+0x1b0>)
  402ca6:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  402ca8:	2300      	movs	r3, #0
  402caa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  402cae:	2d04      	cmp	r5, #4
  402cb0:	bf34      	ite	cc
  402cb2:	462e      	movcc	r6, r5
  402cb4:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
  402cb6:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  402cb8:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  402cba:	1d27      	adds	r7, r4, #4
  402cbc:	4638      	mov	r0, r7
  402cbe:	f8df 8170 	ldr.w	r8, [pc, #368]	; 402e30 <xTaskGenericCreate+0x1fc>
  402cc2:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402cc4:	f104 0018 	add.w	r0, r4, #24
  402cc8:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402cca:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  402ccc:	f1c6 0605 	rsb	r6, r6, #5
  402cd0:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402cd2:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402cd4:	4658      	mov	r0, fp
  402cd6:	4649      	mov	r1, r9
  402cd8:	4652      	mov	r2, sl
  402cda:	4b43      	ldr	r3, [pc, #268]	; (402de8 <xTaskGenericCreate+0x1b4>)
  402cdc:	4798      	blx	r3
  402cde:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  402ce0:	f010 0f07 	tst.w	r0, #7
  402ce4:	d003      	beq.n	402cee <xTaskGenericCreate+0xba>
  402ce6:	4b3b      	ldr	r3, [pc, #236]	; (402dd4 <xTaskGenericCreate+0x1a0>)
  402ce8:	4798      	blx	r3
  402cea:	bf00      	nop
  402cec:	e7fd      	b.n	402cea <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
  402cee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402cf0:	b103      	cbz	r3, 402cf4 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  402cf2:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  402cf4:	4b3d      	ldr	r3, [pc, #244]	; (402dec <xTaskGenericCreate+0x1b8>)
  402cf6:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  402cf8:	4b3d      	ldr	r3, [pc, #244]	; (402df0 <xTaskGenericCreate+0x1bc>)
  402cfa:	681a      	ldr	r2, [r3, #0]
  402cfc:	3201      	adds	r2, #1
  402cfe:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
  402d00:	4b3c      	ldr	r3, [pc, #240]	; (402df4 <xTaskGenericCreate+0x1c0>)
  402d02:	681b      	ldr	r3, [r3, #0]
  402d04:	bb2b      	cbnz	r3, 402d52 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  402d06:	4b3b      	ldr	r3, [pc, #236]	; (402df4 <xTaskGenericCreate+0x1c0>)
  402d08:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  402d0a:	4b39      	ldr	r3, [pc, #228]	; (402df0 <xTaskGenericCreate+0x1bc>)
  402d0c:	681b      	ldr	r3, [r3, #0]
  402d0e:	2b01      	cmp	r3, #1
  402d10:	d129      	bne.n	402d66 <xTaskGenericCreate+0x132>
  402d12:	4e39      	ldr	r6, [pc, #228]	; (402df8 <xTaskGenericCreate+0x1c4>)
  402d14:	f106 0964 	add.w	r9, r6, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  402d18:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 402dfc <xTaskGenericCreate+0x1c8>
  402d1c:	4630      	mov	r0, r6
  402d1e:	47c0      	blx	r8
  402d20:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  402d22:	454e      	cmp	r6, r9
  402d24:	d1fa      	bne.n	402d1c <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  402d26:	f8df 910c 	ldr.w	r9, [pc, #268]	; 402e34 <xTaskGenericCreate+0x200>
  402d2a:	4648      	mov	r0, r9
  402d2c:	4e33      	ldr	r6, [pc, #204]	; (402dfc <xTaskGenericCreate+0x1c8>)
  402d2e:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  402d30:	f8df 8104 	ldr.w	r8, [pc, #260]	; 402e38 <xTaskGenericCreate+0x204>
  402d34:	4640      	mov	r0, r8
  402d36:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
  402d38:	4831      	ldr	r0, [pc, #196]	; (402e00 <xTaskGenericCreate+0x1cc>)
  402d3a:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  402d3c:	4831      	ldr	r0, [pc, #196]	; (402e04 <xTaskGenericCreate+0x1d0>)
  402d3e:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  402d40:	4831      	ldr	r0, [pc, #196]	; (402e08 <xTaskGenericCreate+0x1d4>)
  402d42:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  402d44:	4b31      	ldr	r3, [pc, #196]	; (402e0c <xTaskGenericCreate+0x1d8>)
  402d46:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402d4a:	4b31      	ldr	r3, [pc, #196]	; (402e10 <xTaskGenericCreate+0x1dc>)
  402d4c:	f8c3 8000 	str.w	r8, [r3]
  402d50:	e009      	b.n	402d66 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  402d52:	4b30      	ldr	r3, [pc, #192]	; (402e14 <xTaskGenericCreate+0x1e0>)
  402d54:	681b      	ldr	r3, [r3, #0]
  402d56:	b933      	cbnz	r3, 402d66 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  402d58:	4b26      	ldr	r3, [pc, #152]	; (402df4 <xTaskGenericCreate+0x1c0>)
  402d5a:	681b      	ldr	r3, [r3, #0]
  402d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402d5e:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
  402d60:	bf24      	itt	cs
  402d62:	4b24      	ldrcs	r3, [pc, #144]	; (402df4 <xTaskGenericCreate+0x1c0>)
  402d64:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  402d66:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402d68:	4a2b      	ldr	r2, [pc, #172]	; (402e18 <xTaskGenericCreate+0x1e4>)
  402d6a:	6812      	ldr	r2, [r2, #0]
  402d6c:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  402d6e:	bf84      	itt	hi
  402d70:	4a29      	ldrhi	r2, [pc, #164]	; (402e18 <xTaskGenericCreate+0x1e4>)
  402d72:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402d74:	4a29      	ldr	r2, [pc, #164]	; (402e1c <xTaskGenericCreate+0x1e8>)
  402d76:	6811      	ldr	r1, [r2, #0]
  402d78:	6421      	str	r1, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  402d7a:	3101      	adds	r1, #1
  402d7c:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  402d7e:	4a28      	ldr	r2, [pc, #160]	; (402e20 <xTaskGenericCreate+0x1ec>)
  402d80:	6812      	ldr	r2, [r2, #0]
  402d82:	4293      	cmp	r3, r2
  402d84:	bf84      	itt	hi
  402d86:	4a26      	ldrhi	r2, [pc, #152]	; (402e20 <xTaskGenericCreate+0x1ec>)
  402d88:	6013      	strhi	r3, [r2, #0]
  402d8a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402d8e:	481a      	ldr	r0, [pc, #104]	; (402df8 <xTaskGenericCreate+0x1c4>)
  402d90:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  402d94:	4639      	mov	r1, r7
  402d96:	4b23      	ldr	r3, [pc, #140]	; (402e24 <xTaskGenericCreate+0x1f0>)
  402d98:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  402d9a:	4b23      	ldr	r3, [pc, #140]	; (402e28 <xTaskGenericCreate+0x1f4>)
  402d9c:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  402d9e:	4b1d      	ldr	r3, [pc, #116]	; (402e14 <xTaskGenericCreate+0x1e0>)
  402da0:	681b      	ldr	r3, [r3, #0]
  402da2:	b14b      	cbz	r3, 402db8 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  402da4:	4b13      	ldr	r3, [pc, #76]	; (402df4 <xTaskGenericCreate+0x1c0>)
  402da6:	681b      	ldr	r3, [r3, #0]
  402da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402daa:	429d      	cmp	r5, r3
  402dac:	d907      	bls.n	402dbe <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
  402dae:	4b1f      	ldr	r3, [pc, #124]	; (402e2c <xTaskGenericCreate+0x1f8>)
  402db0:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
  402db2:	2001      	movs	r0, #1
  402db4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402db8:	2001      	movs	r0, #1
  402dba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dbe:	2001      	movs	r0, #1
  402dc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  402dc4:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
  402dc8:	4640      	mov	r0, r8
  402dca:	e75b      	b.n	402c84 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402dcc:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
  402dd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dd4:	004023d5 	.word	0x004023d5
  402dd8:	0040252d 	.word	0x0040252d
  402ddc:	004025f9 	.word	0x004025f9
  402de0:	00404e1d 	.word	0x00404e1d
  402de4:	0040506d 	.word	0x0040506d
  402de8:	00402389 	.word	0x00402389
  402dec:	004023e5 	.word	0x004023e5
  402df0:	20003dbc 	.word	0x20003dbc
  402df4:	20003d7c 	.word	0x20003d7c
  402df8:	20003d14 	.word	0x20003d14
  402dfc:	004022d5 	.word	0x004022d5
  402e00:	20003d80 	.word	0x20003d80
  402e04:	20003ce8 	.word	0x20003ce8
  402e08:	20003cc8 	.word	0x20003cc8
  402e0c:	20003cdc 	.word	0x20003cdc
  402e10:	20003d9c 	.word	0x20003d9c
  402e14:	20003ce0 	.word	0x20003ce0
  402e18:	20003dc0 	.word	0x20003dc0
  402e1c:	20003da0 	.word	0x20003da0
  402e20:	20003d10 	.word	0x20003d10
  402e24:	004022f5 	.word	0x004022f5
  402e28:	00402405 	.word	0x00402405
  402e2c:	004023c5 	.word	0x004023c5
  402e30:	004022ed 	.word	0x004022ed
  402e34:	20003da4 	.word	0x20003da4
  402e38:	20003cfc 	.word	0x20003cfc

00402e3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
  402e3c:	b570      	push	{r4, r5, r6, lr}
  402e3e:	4604      	mov	r4, r0
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  402e40:	4b16      	ldr	r3, [pc, #88]	; (402e9c <vTaskDelete+0x60>)
  402e42:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
  402e44:	4b16      	ldr	r3, [pc, #88]	; (402ea0 <vTaskDelete+0x64>)
  402e46:	681b      	ldr	r3, [r3, #0]
  402e48:	429c      	cmp	r4, r3
  402e4a:	d003      	beq.n	402e54 <vTaskDelete+0x18>
  402e4c:	4626      	mov	r6, r4
			{
				pxTaskToDelete = NULL;
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
  402e4e:	b92c      	cbnz	r4, 402e5c <vTaskDelete+0x20>
  402e50:	4626      	mov	r6, r4
  402e52:	e000      	b.n	402e56 <vTaskDelete+0x1a>
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
			{
				pxTaskToDelete = NULL;
  402e54:	2600      	movs	r6, #0
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
  402e56:	4b12      	ldr	r3, [pc, #72]	; (402ea0 <vTaskDelete+0x64>)
  402e58:	681c      	ldr	r4, [r3, #0]
  402e5a:	e7ff      	b.n	402e5c <vTaskDelete+0x20>

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  402e5c:	1d25      	adds	r5, r4, #4
  402e5e:	4628      	mov	r0, r5
  402e60:	4b10      	ldr	r3, [pc, #64]	; (402ea4 <vTaskDelete+0x68>)
  402e62:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  402e64:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  402e66:	b11b      	cbz	r3, 402e70 <vTaskDelete+0x34>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  402e68:	f104 0018 	add.w	r0, r4, #24
  402e6c:	4b0d      	ldr	r3, [pc, #52]	; (402ea4 <vTaskDelete+0x68>)
  402e6e:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
  402e70:	480d      	ldr	r0, [pc, #52]	; (402ea8 <vTaskDelete+0x6c>)
  402e72:	4629      	mov	r1, r5
  402e74:	4b0d      	ldr	r3, [pc, #52]	; (402eac <vTaskDelete+0x70>)
  402e76:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
  402e78:	4b0d      	ldr	r3, [pc, #52]	; (402eb0 <vTaskDelete+0x74>)
  402e7a:	681a      	ldr	r2, [r3, #0]
  402e7c:	3201      	adds	r2, #1
  402e7e:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
  402e80:	4b0c      	ldr	r3, [pc, #48]	; (402eb4 <vTaskDelete+0x78>)
  402e82:	681a      	ldr	r2, [r3, #0]
  402e84:	3201      	adds	r2, #1
  402e86:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
  402e88:	4b0b      	ldr	r3, [pc, #44]	; (402eb8 <vTaskDelete+0x7c>)
  402e8a:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
  402e8c:	4b0b      	ldr	r3, [pc, #44]	; (402ebc <vTaskDelete+0x80>)
  402e8e:	681b      	ldr	r3, [r3, #0]
  402e90:	b113      	cbz	r3, 402e98 <vTaskDelete+0x5c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
  402e92:	b90e      	cbnz	r6, 402e98 <vTaskDelete+0x5c>
			{
				portYIELD_WITHIN_API();
  402e94:	4b0a      	ldr	r3, [pc, #40]	; (402ec0 <vTaskDelete+0x84>)
  402e96:	4798      	blx	r3
  402e98:	bd70      	pop	{r4, r5, r6, pc}
  402e9a:	bf00      	nop
  402e9c:	004023e5 	.word	0x004023e5
  402ea0:	20003d7c 	.word	0x20003d7c
  402ea4:	0040234d 	.word	0x0040234d
  402ea8:	20003ce8 	.word	0x20003ce8
  402eac:	004022f5 	.word	0x004022f5
  402eb0:	20003ce4 	.word	0x20003ce4
  402eb4:	20003da0 	.word	0x20003da0
  402eb8:	00402405 	.word	0x00402405
  402ebc:	20003ce0 	.word	0x20003ce0
  402ec0:	004023c5 	.word	0x004023c5

00402ec4 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  402ec4:	b510      	push	{r4, lr}
  402ec6:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  402ec8:	2300      	movs	r3, #0
  402eca:	9300      	str	r3, [sp, #0]
  402ecc:	9301      	str	r3, [sp, #4]
  402ece:	9302      	str	r3, [sp, #8]
  402ed0:	9303      	str	r3, [sp, #12]
  402ed2:	480e      	ldr	r0, [pc, #56]	; (402f0c <vTaskStartScheduler+0x48>)
  402ed4:	490e      	ldr	r1, [pc, #56]	; (402f10 <vTaskStartScheduler+0x4c>)
  402ed6:	2246      	movs	r2, #70	; 0x46
  402ed8:	4c0e      	ldr	r4, [pc, #56]	; (402f14 <vTaskStartScheduler+0x50>)
  402eda:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  402edc:	2801      	cmp	r0, #1
  402ede:	d10e      	bne.n	402efe <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
  402ee0:	4b0d      	ldr	r3, [pc, #52]	; (402f18 <vTaskStartScheduler+0x54>)
  402ee2:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
  402ee4:	2801      	cmp	r0, #1
  402ee6:	d10a      	bne.n	402efe <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  402ee8:	4b0c      	ldr	r3, [pc, #48]	; (402f1c <vTaskStartScheduler+0x58>)
  402eea:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  402eec:	2201      	movs	r2, #1
  402eee:	4b0c      	ldr	r3, [pc, #48]	; (402f20 <vTaskStartScheduler+0x5c>)
  402ef0:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  402ef2:	2200      	movs	r2, #0
  402ef4:	4b0b      	ldr	r3, [pc, #44]	; (402f24 <vTaskStartScheduler+0x60>)
  402ef6:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  402ef8:	4b0b      	ldr	r3, [pc, #44]	; (402f28 <vTaskStartScheduler+0x64>)
  402efa:	4798      	blx	r3
  402efc:	e004      	b.n	402f08 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  402efe:	b918      	cbnz	r0, 402f08 <vTaskStartScheduler+0x44>
  402f00:	4b06      	ldr	r3, [pc, #24]	; (402f1c <vTaskStartScheduler+0x58>)
  402f02:	4798      	blx	r3
  402f04:	bf00      	nop
  402f06:	e7fd      	b.n	402f04 <vTaskStartScheduler+0x40>
}
  402f08:	b004      	add	sp, #16
  402f0a:	bd10      	pop	{r4, pc}
  402f0c:	004031dd 	.word	0x004031dd
  402f10:	0040c888 	.word	0x0040c888
  402f14:	00402c35 	.word	0x00402c35
  402f18:	00403695 	.word	0x00403695
  402f1c:	004023d5 	.word	0x004023d5
  402f20:	20003ce0 	.word	0x20003ce0
  402f24:	20003d98 	.word	0x20003d98
  402f28:	0040249d 	.word	0x0040249d

00402f2c <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  402f2c:	4b02      	ldr	r3, [pc, #8]	; (402f38 <vTaskSuspendAll+0xc>)
  402f2e:	681a      	ldr	r2, [r3, #0]
  402f30:	3201      	adds	r2, #1
  402f32:	601a      	str	r2, [r3, #0]
  402f34:	4770      	bx	lr
  402f36:	bf00      	nop
  402f38:	20003d78 	.word	0x20003d78

00402f3c <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  402f3c:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  402f3e:	4b04      	ldr	r3, [pc, #16]	; (402f50 <xTaskGetTickCount+0x14>)
  402f40:	4798      	blx	r3
	{
		xTicks = xTickCount;
  402f42:	4b04      	ldr	r3, [pc, #16]	; (402f54 <xTaskGetTickCount+0x18>)
  402f44:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
  402f46:	4b04      	ldr	r3, [pc, #16]	; (402f58 <xTaskGetTickCount+0x1c>)
  402f48:	4798      	blx	r3

	return xTicks;
}
  402f4a:	4620      	mov	r0, r4
  402f4c:	bd10      	pop	{r4, pc}
  402f4e:	bf00      	nop
  402f50:	004023e5 	.word	0x004023e5
  402f54:	20003d98 	.word	0x20003d98
  402f58:	00402405 	.word	0x00402405

00402f5c <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  402f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  402f60:	4b3d      	ldr	r3, [pc, #244]	; (403058 <vTaskIncrementTick+0xfc>)
  402f62:	681b      	ldr	r3, [r3, #0]
  402f64:	2b00      	cmp	r3, #0
  402f66:	d169      	bne.n	40303c <vTaskIncrementTick+0xe0>
	{
		++xTickCount;
  402f68:	4b3c      	ldr	r3, [pc, #240]	; (40305c <vTaskIncrementTick+0x100>)
  402f6a:	681a      	ldr	r2, [r3, #0]
  402f6c:	3201      	adds	r2, #1
  402f6e:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  402f70:	681b      	ldr	r3, [r3, #0]
  402f72:	bb03      	cbnz	r3, 402fb6 <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  402f74:	4b3a      	ldr	r3, [pc, #232]	; (403060 <vTaskIncrementTick+0x104>)
  402f76:	681b      	ldr	r3, [r3, #0]
  402f78:	681b      	ldr	r3, [r3, #0]
  402f7a:	b11b      	cbz	r3, 402f84 <vTaskIncrementTick+0x28>
  402f7c:	4b39      	ldr	r3, [pc, #228]	; (403064 <vTaskIncrementTick+0x108>)
  402f7e:	4798      	blx	r3
  402f80:	bf00      	nop
  402f82:	e7fd      	b.n	402f80 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
  402f84:	4b36      	ldr	r3, [pc, #216]	; (403060 <vTaskIncrementTick+0x104>)
  402f86:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  402f88:	4a37      	ldr	r2, [pc, #220]	; (403068 <vTaskIncrementTick+0x10c>)
  402f8a:	6810      	ldr	r0, [r2, #0]
  402f8c:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  402f8e:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  402f90:	4a36      	ldr	r2, [pc, #216]	; (40306c <vTaskIncrementTick+0x110>)
  402f92:	6811      	ldr	r1, [r2, #0]
  402f94:	3101      	adds	r1, #1
  402f96:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402f98:	681b      	ldr	r3, [r3, #0]
  402f9a:	681b      	ldr	r3, [r3, #0]
  402f9c:	b923      	cbnz	r3, 402fa8 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  402f9e:	f04f 32ff 	mov.w	r2, #4294967295
  402fa2:	4b33      	ldr	r3, [pc, #204]	; (403070 <vTaskIncrementTick+0x114>)
  402fa4:	601a      	str	r2, [r3, #0]
  402fa6:	e006      	b.n	402fb6 <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402fa8:	4b2d      	ldr	r3, [pc, #180]	; (403060 <vTaskIncrementTick+0x104>)
  402faa:	681b      	ldr	r3, [r3, #0]
  402fac:	68db      	ldr	r3, [r3, #12]
  402fae:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  402fb0:	685a      	ldr	r2, [r3, #4]
  402fb2:	4b2f      	ldr	r3, [pc, #188]	; (403070 <vTaskIncrementTick+0x114>)
  402fb4:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  402fb6:	4b29      	ldr	r3, [pc, #164]	; (40305c <vTaskIncrementTick+0x100>)
  402fb8:	681a      	ldr	r2, [r3, #0]
  402fba:	4b2d      	ldr	r3, [pc, #180]	; (403070 <vTaskIncrementTick+0x114>)
  402fbc:	681b      	ldr	r3, [r3, #0]
  402fbe:	429a      	cmp	r2, r3
  402fc0:	d342      	bcc.n	403048 <vTaskIncrementTick+0xec>
  402fc2:	4b27      	ldr	r3, [pc, #156]	; (403060 <vTaskIncrementTick+0x104>)
  402fc4:	681b      	ldr	r3, [r3, #0]
  402fc6:	681b      	ldr	r3, [r3, #0]
  402fc8:	b14b      	cbz	r3, 402fde <vTaskIncrementTick+0x82>
  402fca:	4b25      	ldr	r3, [pc, #148]	; (403060 <vTaskIncrementTick+0x104>)
  402fcc:	681b      	ldr	r3, [r3, #0]
  402fce:	68db      	ldr	r3, [r3, #12]
  402fd0:	68dc      	ldr	r4, [r3, #12]
  402fd2:	6863      	ldr	r3, [r4, #4]
  402fd4:	4a21      	ldr	r2, [pc, #132]	; (40305c <vTaskIncrementTick+0x100>)
  402fd6:	6812      	ldr	r2, [r2, #0]
  402fd8:	4293      	cmp	r3, r2
  402fda:	d911      	bls.n	403000 <vTaskIncrementTick+0xa4>
  402fdc:	e00d      	b.n	402ffa <vTaskIncrementTick+0x9e>
  402fde:	f04f 32ff 	mov.w	r2, #4294967295
  402fe2:	4b23      	ldr	r3, [pc, #140]	; (403070 <vTaskIncrementTick+0x114>)
  402fe4:	601a      	str	r2, [r3, #0]
  402fe6:	e02f      	b.n	403048 <vTaskIncrementTick+0xec>
  402fe8:	4b1d      	ldr	r3, [pc, #116]	; (403060 <vTaskIncrementTick+0x104>)
  402fea:	681b      	ldr	r3, [r3, #0]
  402fec:	68db      	ldr	r3, [r3, #12]
  402fee:	68dc      	ldr	r4, [r3, #12]
  402ff0:	6863      	ldr	r3, [r4, #4]
  402ff2:	4a1a      	ldr	r2, [pc, #104]	; (40305c <vTaskIncrementTick+0x100>)
  402ff4:	6812      	ldr	r2, [r2, #0]
  402ff6:	4293      	cmp	r3, r2
  402ff8:	d906      	bls.n	403008 <vTaskIncrementTick+0xac>
  402ffa:	4a1d      	ldr	r2, [pc, #116]	; (403070 <vTaskIncrementTick+0x114>)
  402ffc:	6013      	str	r3, [r2, #0]
  402ffe:	e023      	b.n	403048 <vTaskIncrementTick+0xec>
  403000:	4e1c      	ldr	r6, [pc, #112]	; (403074 <vTaskIncrementTick+0x118>)
  403002:	4f1d      	ldr	r7, [pc, #116]	; (403078 <vTaskIncrementTick+0x11c>)
  403004:	f8df 8080 	ldr.w	r8, [pc, #128]	; 403088 <vTaskIncrementTick+0x12c>
  403008:	1d25      	adds	r5, r4, #4
  40300a:	4628      	mov	r0, r5
  40300c:	47b0      	blx	r6
  40300e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  403010:	b113      	cbz	r3, 403018 <vTaskIncrementTick+0xbc>
  403012:	f104 0018 	add.w	r0, r4, #24
  403016:	47b0      	blx	r6
  403018:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40301a:	683a      	ldr	r2, [r7, #0]
  40301c:	4293      	cmp	r3, r2
  40301e:	bf88      	it	hi
  403020:	603b      	strhi	r3, [r7, #0]
  403022:	eb03 0083 	add.w	r0, r3, r3, lsl #2
  403026:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  40302a:	4629      	mov	r1, r5
  40302c:	4b13      	ldr	r3, [pc, #76]	; (40307c <vTaskIncrementTick+0x120>)
  40302e:	4798      	blx	r3
  403030:	4b0b      	ldr	r3, [pc, #44]	; (403060 <vTaskIncrementTick+0x104>)
  403032:	681b      	ldr	r3, [r3, #0]
  403034:	681b      	ldr	r3, [r3, #0]
  403036:	2b00      	cmp	r3, #0
  403038:	d1d6      	bne.n	402fe8 <vTaskIncrementTick+0x8c>
  40303a:	e7d0      	b.n	402fde <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
  40303c:	4b10      	ldr	r3, [pc, #64]	; (403080 <vTaskIncrementTick+0x124>)
  40303e:	681a      	ldr	r2, [r3, #0]
  403040:	3201      	adds	r2, #1
  403042:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  403044:	4b0f      	ldr	r3, [pc, #60]	; (403084 <vTaskIncrementTick+0x128>)
  403046:	4798      	blx	r3

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  403048:	4b0d      	ldr	r3, [pc, #52]	; (403080 <vTaskIncrementTick+0x124>)
  40304a:	681b      	ldr	r3, [r3, #0]
  40304c:	b90b      	cbnz	r3, 403052 <vTaskIncrementTick+0xf6>
		{
			vApplicationTickHook();
  40304e:	4b0d      	ldr	r3, [pc, #52]	; (403084 <vTaskIncrementTick+0x128>)
  403050:	4798      	blx	r3
  403052:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403056:	bf00      	nop
  403058:	20003d78 	.word	0x20003d78
  40305c:	20003d98 	.word	0x20003d98
  403060:	20003cdc 	.word	0x20003cdc
  403064:	004023d5 	.word	0x004023d5
  403068:	20003d9c 	.word	0x20003d9c
  40306c:	20003d94 	.word	0x20003d94
  403070:	200000f0 	.word	0x200000f0
  403074:	0040234d 	.word	0x0040234d
  403078:	20003d10 	.word	0x20003d10
  40307c:	004022f5 	.word	0x004022f5
  403080:	20003cc4 	.word	0x20003cc4
  403084:	00403e4d 	.word	0x00403e4d
  403088:	20003d14 	.word	0x20003d14

0040308c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  40308c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  403090:	4b31      	ldr	r3, [pc, #196]	; (403158 <xTaskResumeAll+0xcc>)
  403092:	681b      	ldr	r3, [r3, #0]
  403094:	b91b      	cbnz	r3, 40309e <xTaskResumeAll+0x12>
  403096:	4b31      	ldr	r3, [pc, #196]	; (40315c <xTaskResumeAll+0xd0>)
  403098:	4798      	blx	r3
  40309a:	bf00      	nop
  40309c:	e7fd      	b.n	40309a <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  40309e:	4b30      	ldr	r3, [pc, #192]	; (403160 <xTaskResumeAll+0xd4>)
  4030a0:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  4030a2:	4b2d      	ldr	r3, [pc, #180]	; (403158 <xTaskResumeAll+0xcc>)
  4030a4:	681a      	ldr	r2, [r3, #0]
  4030a6:	3a01      	subs	r2, #1
  4030a8:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4030aa:	681b      	ldr	r3, [r3, #0]
  4030ac:	2b00      	cmp	r3, #0
  4030ae:	d148      	bne.n	403142 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  4030b0:	4b2c      	ldr	r3, [pc, #176]	; (403164 <xTaskResumeAll+0xd8>)
  4030b2:	681b      	ldr	r3, [r3, #0]
  4030b4:	2b00      	cmp	r3, #0
  4030b6:	d046      	beq.n	403146 <xTaskResumeAll+0xba>
  4030b8:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4030ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 403190 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
  4030be:	4f2a      	ldr	r7, [pc, #168]	; (403168 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
  4030c0:	4e2a      	ldr	r6, [pc, #168]	; (40316c <xTaskResumeAll+0xe0>)
  4030c2:	e01d      	b.n	403100 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  4030c4:	f8d8 300c 	ldr.w	r3, [r8, #12]
  4030c8:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  4030ca:	f104 0018 	add.w	r0, r4, #24
  4030ce:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4030d0:	f104 0904 	add.w	r9, r4, #4
  4030d4:	4648      	mov	r0, r9
  4030d6:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
  4030d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4030da:	6832      	ldr	r2, [r6, #0]
  4030dc:	4293      	cmp	r3, r2
  4030de:	bf88      	it	hi
  4030e0:	6033      	strhi	r3, [r6, #0]
  4030e2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4030e6:	4822      	ldr	r0, [pc, #136]	; (403170 <xTaskResumeAll+0xe4>)
  4030e8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  4030ec:	4649      	mov	r1, r9
  4030ee:	4b21      	ldr	r3, [pc, #132]	; (403174 <xTaskResumeAll+0xe8>)
  4030f0:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4030f2:	4b21      	ldr	r3, [pc, #132]	; (403178 <xTaskResumeAll+0xec>)
  4030f4:	681b      	ldr	r3, [r3, #0]
  4030f6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4030f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
  4030fa:	429a      	cmp	r2, r3
  4030fc:	bf28      	it	cs
  4030fe:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  403100:	f8d8 3000 	ldr.w	r3, [r8]
  403104:	2b00      	cmp	r3, #0
  403106:	d1dd      	bne.n	4030c4 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  403108:	4b1c      	ldr	r3, [pc, #112]	; (40317c <xTaskResumeAll+0xf0>)
  40310a:	681b      	ldr	r3, [r3, #0]
  40310c:	b163      	cbz	r3, 403128 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40310e:	4b1b      	ldr	r3, [pc, #108]	; (40317c <xTaskResumeAll+0xf0>)
  403110:	681b      	ldr	r3, [r3, #0]
  403112:	b17b      	cbz	r3, 403134 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
  403114:	4d1a      	ldr	r5, [pc, #104]	; (403180 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
  403116:	4c19      	ldr	r4, [pc, #100]	; (40317c <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
  403118:	47a8      	blx	r5
						--uxMissedTicks;
  40311a:	6823      	ldr	r3, [r4, #0]
  40311c:	3b01      	subs	r3, #1
  40311e:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  403120:	6823      	ldr	r3, [r4, #0]
  403122:	2b00      	cmp	r3, #0
  403124:	d1f8      	bne.n	403118 <xTaskResumeAll+0x8c>
  403126:	e005      	b.n	403134 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  403128:	2d01      	cmp	r5, #1
  40312a:	d003      	beq.n	403134 <xTaskResumeAll+0xa8>
  40312c:	4b15      	ldr	r3, [pc, #84]	; (403184 <xTaskResumeAll+0xf8>)
  40312e:	681b      	ldr	r3, [r3, #0]
  403130:	2b01      	cmp	r3, #1
  403132:	d10a      	bne.n	40314a <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
  403134:	2200      	movs	r2, #0
  403136:	4b13      	ldr	r3, [pc, #76]	; (403184 <xTaskResumeAll+0xf8>)
  403138:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  40313a:	4b13      	ldr	r3, [pc, #76]	; (403188 <xTaskResumeAll+0xfc>)
  40313c:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
  40313e:	2401      	movs	r4, #1
  403140:	e004      	b.n	40314c <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  403142:	2400      	movs	r4, #0
  403144:	e002      	b.n	40314c <xTaskResumeAll+0xc0>
  403146:	2400      	movs	r4, #0
  403148:	e000      	b.n	40314c <xTaskResumeAll+0xc0>
  40314a:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  40314c:	4b0f      	ldr	r3, [pc, #60]	; (40318c <xTaskResumeAll+0x100>)
  40314e:	4798      	blx	r3

	return xAlreadyYielded;
}
  403150:	4620      	mov	r0, r4
  403152:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403156:	bf00      	nop
  403158:	20003d78 	.word	0x20003d78
  40315c:	004023d5 	.word	0x004023d5
  403160:	004023e5 	.word	0x004023e5
  403164:	20003dbc 	.word	0x20003dbc
  403168:	0040234d 	.word	0x0040234d
  40316c:	20003d10 	.word	0x20003d10
  403170:	20003d14 	.word	0x20003d14
  403174:	004022f5 	.word	0x004022f5
  403178:	20003d7c 	.word	0x20003d7c
  40317c:	20003cc4 	.word	0x20003cc4
  403180:	00402f5d 	.word	0x00402f5d
  403184:	20003db8 	.word	0x20003db8
  403188:	004023c5 	.word	0x004023c5
  40318c:	00402405 	.word	0x00402405
  403190:	20003d80 	.word	0x20003d80

00403194 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  403194:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  403196:	4604      	mov	r4, r0
  403198:	b178      	cbz	r0, 4031ba <vTaskDelay+0x26>
		{
			vTaskSuspendAll();
  40319a:	4b09      	ldr	r3, [pc, #36]	; (4031c0 <vTaskDelay+0x2c>)
  40319c:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  40319e:	4b09      	ldr	r3, [pc, #36]	; (4031c4 <vTaskDelay+0x30>)
  4031a0:	681b      	ldr	r3, [r3, #0]
  4031a2:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4031a4:	4b08      	ldr	r3, [pc, #32]	; (4031c8 <vTaskDelay+0x34>)
  4031a6:	6818      	ldr	r0, [r3, #0]
  4031a8:	3004      	adds	r0, #4
  4031aa:	4b08      	ldr	r3, [pc, #32]	; (4031cc <vTaskDelay+0x38>)
  4031ac:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4031ae:	4620      	mov	r0, r4
  4031b0:	4b07      	ldr	r3, [pc, #28]	; (4031d0 <vTaskDelay+0x3c>)
  4031b2:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  4031b4:	4b07      	ldr	r3, [pc, #28]	; (4031d4 <vTaskDelay+0x40>)
  4031b6:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  4031b8:	b908      	cbnz	r0, 4031be <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
  4031ba:	4b07      	ldr	r3, [pc, #28]	; (4031d8 <vTaskDelay+0x44>)
  4031bc:	4798      	blx	r3
  4031be:	bd10      	pop	{r4, pc}
  4031c0:	00402f2d 	.word	0x00402f2d
  4031c4:	20003d98 	.word	0x20003d98
  4031c8:	20003d7c 	.word	0x20003d7c
  4031cc:	0040234d 	.word	0x0040234d
  4031d0:	00402bdd 	.word	0x00402bdd
  4031d4:	0040308d 	.word	0x0040308d
  4031d8:	004023c5 	.word	0x004023c5

004031dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  4031dc:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  4031de:	4d16      	ldr	r5, [pc, #88]	; (403238 <prvIdleTask+0x5c>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  4031e0:	4f16      	ldr	r7, [pc, #88]	; (40323c <prvIdleTask+0x60>)
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  4031e2:	4e17      	ldr	r6, [pc, #92]	; (403240 <prvIdleTask+0x64>)
  4031e4:	e01d      	b.n	403222 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
  4031e6:	4b17      	ldr	r3, [pc, #92]	; (403244 <prvIdleTask+0x68>)
  4031e8:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4031ea:	4b17      	ldr	r3, [pc, #92]	; (403248 <prvIdleTask+0x6c>)
  4031ec:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
  4031ee:	4b17      	ldr	r3, [pc, #92]	; (40324c <prvIdleTask+0x70>)
  4031f0:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  4031f2:	b1b4      	cbz	r4, 403222 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  4031f4:	4b16      	ldr	r3, [pc, #88]	; (403250 <prvIdleTask+0x74>)
  4031f6:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  4031f8:	4b13      	ldr	r3, [pc, #76]	; (403248 <prvIdleTask+0x6c>)
  4031fa:	68db      	ldr	r3, [r3, #12]
  4031fc:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4031fe:	1d20      	adds	r0, r4, #4
  403200:	4b14      	ldr	r3, [pc, #80]	; (403254 <prvIdleTask+0x78>)
  403202:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  403204:	4b14      	ldr	r3, [pc, #80]	; (403258 <prvIdleTask+0x7c>)
  403206:	681a      	ldr	r2, [r3, #0]
  403208:	3a01      	subs	r2, #1
  40320a:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
  40320c:	682b      	ldr	r3, [r5, #0]
  40320e:	3b01      	subs	r3, #1
  403210:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
  403212:	4b12      	ldr	r3, [pc, #72]	; (40325c <prvIdleTask+0x80>)
  403214:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  403216:	6b20      	ldr	r0, [r4, #48]	; 0x30
  403218:	f8df 8048 	ldr.w	r8, [pc, #72]	; 403264 <prvIdleTask+0x88>
  40321c:	47c0      	blx	r8
		vPortFree( pxTCB );
  40321e:	4620      	mov	r0, r4
  403220:	47c0      	blx	r8
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  403222:	682b      	ldr	r3, [r5, #0]
  403224:	2b00      	cmp	r3, #0
  403226:	d1de      	bne.n	4031e6 <prvIdleTask+0xa>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  403228:	683b      	ldr	r3, [r7, #0]
  40322a:	2b01      	cmp	r3, #1
  40322c:	d901      	bls.n	403232 <prvIdleTask+0x56>
			{
				taskYIELD();
  40322e:	4b0c      	ldr	r3, [pc, #48]	; (403260 <prvIdleTask+0x84>)
  403230:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  403232:	47b0      	blx	r6
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  403234:	e7f5      	b.n	403222 <prvIdleTask+0x46>
  403236:	bf00      	nop
  403238:	20003ce4 	.word	0x20003ce4
  40323c:	20003d14 	.word	0x20003d14
  403240:	00403e49 	.word	0x00403e49
  403244:	00402f2d 	.word	0x00402f2d
  403248:	20003ce8 	.word	0x20003ce8
  40324c:	0040308d 	.word	0x0040308d
  403250:	004023e5 	.word	0x004023e5
  403254:	0040234d 	.word	0x0040234d
  403258:	20003dbc 	.word	0x20003dbc
  40325c:	00402405 	.word	0x00402405
  403260:	004023c5 	.word	0x004023c5
  403264:	004025f9 	.word	0x004025f9

00403268 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  403268:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  40326a:	4b23      	ldr	r3, [pc, #140]	; (4032f8 <vTaskSwitchContext+0x90>)
  40326c:	681b      	ldr	r3, [r3, #0]
  40326e:	b11b      	cbz	r3, 403278 <vTaskSwitchContext+0x10>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  403270:	2201      	movs	r2, #1
  403272:	4b22      	ldr	r3, [pc, #136]	; (4032fc <vTaskSwitchContext+0x94>)
  403274:	601a      	str	r2, [r3, #0]
  403276:	bd08      	pop	{r3, pc}
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  403278:	4b21      	ldr	r3, [pc, #132]	; (403300 <vTaskSwitchContext+0x98>)
  40327a:	681a      	ldr	r2, [r3, #0]
  40327c:	681b      	ldr	r3, [r3, #0]
  40327e:	6812      	ldr	r2, [r2, #0]
  403280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403282:	429a      	cmp	r2, r3
  403284:	d805      	bhi.n	403292 <vTaskSwitchContext+0x2a>
  403286:	4b1e      	ldr	r3, [pc, #120]	; (403300 <vTaskSwitchContext+0x98>)
  403288:	6818      	ldr	r0, [r3, #0]
  40328a:	6819      	ldr	r1, [r3, #0]
  40328c:	3134      	adds	r1, #52	; 0x34
  40328e:	4b1d      	ldr	r3, [pc, #116]	; (403304 <vTaskSwitchContext+0x9c>)
  403290:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  403292:	4b1d      	ldr	r3, [pc, #116]	; (403308 <vTaskSwitchContext+0xa0>)
  403294:	681b      	ldr	r3, [r3, #0]
  403296:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40329a:	009b      	lsls	r3, r3, #2
  40329c:	4a1b      	ldr	r2, [pc, #108]	; (40330c <vTaskSwitchContext+0xa4>)
  40329e:	58d3      	ldr	r3, [r2, r3]
  4032a0:	b9ab      	cbnz	r3, 4032ce <vTaskSwitchContext+0x66>
  4032a2:	4b19      	ldr	r3, [pc, #100]	; (403308 <vTaskSwitchContext+0xa0>)
  4032a4:	681b      	ldr	r3, [r3, #0]
  4032a6:	b933      	cbnz	r3, 4032b6 <vTaskSwitchContext+0x4e>
  4032a8:	e001      	b.n	4032ae <vTaskSwitchContext+0x46>
  4032aa:	681a      	ldr	r2, [r3, #0]
  4032ac:	b92a      	cbnz	r2, 4032ba <vTaskSwitchContext+0x52>
  4032ae:	4b18      	ldr	r3, [pc, #96]	; (403310 <vTaskSwitchContext+0xa8>)
  4032b0:	4798      	blx	r3
  4032b2:	bf00      	nop
  4032b4:	e7fd      	b.n	4032b2 <vTaskSwitchContext+0x4a>
  4032b6:	4b14      	ldr	r3, [pc, #80]	; (403308 <vTaskSwitchContext+0xa0>)
  4032b8:	4914      	ldr	r1, [pc, #80]	; (40330c <vTaskSwitchContext+0xa4>)
  4032ba:	681a      	ldr	r2, [r3, #0]
  4032bc:	3a01      	subs	r2, #1
  4032be:	601a      	str	r2, [r3, #0]
  4032c0:	681a      	ldr	r2, [r3, #0]
  4032c2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4032c6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  4032ca:	2a00      	cmp	r2, #0
  4032cc:	d0ed      	beq.n	4032aa <vTaskSwitchContext+0x42>
  4032ce:	4b0e      	ldr	r3, [pc, #56]	; (403308 <vTaskSwitchContext+0xa0>)
  4032d0:	681b      	ldr	r3, [r3, #0]
  4032d2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4032d6:	4a0d      	ldr	r2, [pc, #52]	; (40330c <vTaskSwitchContext+0xa4>)
  4032d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4032dc:	685a      	ldr	r2, [r3, #4]
  4032de:	6852      	ldr	r2, [r2, #4]
  4032e0:	605a      	str	r2, [r3, #4]
  4032e2:	f103 0108 	add.w	r1, r3, #8
  4032e6:	428a      	cmp	r2, r1
  4032e8:	bf04      	itt	eq
  4032ea:	6852      	ldreq	r2, [r2, #4]
  4032ec:	605a      	streq	r2, [r3, #4]
  4032ee:	685b      	ldr	r3, [r3, #4]
  4032f0:	68da      	ldr	r2, [r3, #12]
  4032f2:	4b03      	ldr	r3, [pc, #12]	; (403300 <vTaskSwitchContext+0x98>)
  4032f4:	601a      	str	r2, [r3, #0]
  4032f6:	bd08      	pop	{r3, pc}
  4032f8:	20003d78 	.word	0x20003d78
  4032fc:	20003db8 	.word	0x20003db8
  403300:	20003d7c 	.word	0x20003d7c
  403304:	00403e25 	.word	0x00403e25
  403308:	20003d10 	.word	0x20003d10
  40330c:	20003d14 	.word	0x20003d14
  403310:	004023d5 	.word	0x004023d5

00403314 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  403314:	b538      	push	{r3, r4, r5, lr}
  403316:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
  403318:	b918      	cbnz	r0, 403322 <vTaskPlaceOnEventList+0xe>
  40331a:	4b0e      	ldr	r3, [pc, #56]	; (403354 <vTaskPlaceOnEventList+0x40>)
  40331c:	4798      	blx	r3
  40331e:	bf00      	nop
  403320:	e7fd      	b.n	40331e <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  403322:	4d0d      	ldr	r5, [pc, #52]	; (403358 <vTaskPlaceOnEventList+0x44>)
  403324:	6829      	ldr	r1, [r5, #0]
  403326:	3118      	adds	r1, #24
  403328:	4b0c      	ldr	r3, [pc, #48]	; (40335c <vTaskPlaceOnEventList+0x48>)
  40332a:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40332c:	6828      	ldr	r0, [r5, #0]
  40332e:	3004      	adds	r0, #4
  403330:	4b0b      	ldr	r3, [pc, #44]	; (403360 <vTaskPlaceOnEventList+0x4c>)
  403332:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  403334:	f1b4 3fff 	cmp.w	r4, #4294967295
  403338:	d105      	bne.n	403346 <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40333a:	6829      	ldr	r1, [r5, #0]
  40333c:	4809      	ldr	r0, [pc, #36]	; (403364 <vTaskPlaceOnEventList+0x50>)
  40333e:	3104      	adds	r1, #4
  403340:	4b09      	ldr	r3, [pc, #36]	; (403368 <vTaskPlaceOnEventList+0x54>)
  403342:	4798      	blx	r3
  403344:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  403346:	4b09      	ldr	r3, [pc, #36]	; (40336c <vTaskPlaceOnEventList+0x58>)
  403348:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40334a:	4420      	add	r0, r4
  40334c:	4b08      	ldr	r3, [pc, #32]	; (403370 <vTaskPlaceOnEventList+0x5c>)
  40334e:	4798      	blx	r3
  403350:	bd38      	pop	{r3, r4, r5, pc}
  403352:	bf00      	nop
  403354:	004023d5 	.word	0x004023d5
  403358:	20003d7c 	.word	0x20003d7c
  40335c:	00402311 	.word	0x00402311
  403360:	0040234d 	.word	0x0040234d
  403364:	20003cc8 	.word	0x20003cc8
  403368:	004022f5 	.word	0x004022f5
  40336c:	20003d98 	.word	0x20003d98
  403370:	00402bdd 	.word	0x00402bdd

00403374 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  403374:	b538      	push	{r3, r4, r5, lr}
  403376:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  403378:	b918      	cbnz	r0, 403382 <vTaskPlaceOnEventListRestricted+0xe>
  40337a:	4b09      	ldr	r3, [pc, #36]	; (4033a0 <vTaskPlaceOnEventListRestricted+0x2c>)
  40337c:	4798      	blx	r3
  40337e:	bf00      	nop
  403380:	e7fd      	b.n	40337e <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  403382:	4c08      	ldr	r4, [pc, #32]	; (4033a4 <vTaskPlaceOnEventListRestricted+0x30>)
  403384:	6821      	ldr	r1, [r4, #0]
  403386:	3118      	adds	r1, #24
  403388:	4b07      	ldr	r3, [pc, #28]	; (4033a8 <vTaskPlaceOnEventListRestricted+0x34>)
  40338a:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40338c:	6820      	ldr	r0, [r4, #0]
  40338e:	3004      	adds	r0, #4
  403390:	4b06      	ldr	r3, [pc, #24]	; (4033ac <vTaskPlaceOnEventListRestricted+0x38>)
  403392:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  403394:	4b06      	ldr	r3, [pc, #24]	; (4033b0 <vTaskPlaceOnEventListRestricted+0x3c>)
  403396:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  403398:	4428      	add	r0, r5
  40339a:	4b06      	ldr	r3, [pc, #24]	; (4033b4 <vTaskPlaceOnEventListRestricted+0x40>)
  40339c:	4798      	blx	r3
  40339e:	bd38      	pop	{r3, r4, r5, pc}
  4033a0:	004023d5 	.word	0x004023d5
  4033a4:	20003d7c 	.word	0x20003d7c
  4033a8:	004022f5 	.word	0x004022f5
  4033ac:	0040234d 	.word	0x0040234d
  4033b0:	20003d98 	.word	0x20003d98
  4033b4:	00402bdd 	.word	0x00402bdd

004033b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  4033b8:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4033ba:	68c3      	ldr	r3, [r0, #12]
  4033bc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4033be:	b91c      	cbnz	r4, 4033c8 <xTaskRemoveFromEventList+0x10>
  4033c0:	4b16      	ldr	r3, [pc, #88]	; (40341c <xTaskRemoveFromEventList+0x64>)
  4033c2:	4798      	blx	r3
  4033c4:	bf00      	nop
  4033c6:	e7fd      	b.n	4033c4 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4033c8:	f104 0518 	add.w	r5, r4, #24
  4033cc:	4628      	mov	r0, r5
  4033ce:	4b14      	ldr	r3, [pc, #80]	; (403420 <xTaskRemoveFromEventList+0x68>)
  4033d0:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4033d2:	4b14      	ldr	r3, [pc, #80]	; (403424 <xTaskRemoveFromEventList+0x6c>)
  4033d4:	681b      	ldr	r3, [r3, #0]
  4033d6:	b99b      	cbnz	r3, 403400 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4033d8:	1d25      	adds	r5, r4, #4
  4033da:	4628      	mov	r0, r5
  4033dc:	4b10      	ldr	r3, [pc, #64]	; (403420 <xTaskRemoveFromEventList+0x68>)
  4033de:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  4033e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4033e2:	4a11      	ldr	r2, [pc, #68]	; (403428 <xTaskRemoveFromEventList+0x70>)
  4033e4:	6812      	ldr	r2, [r2, #0]
  4033e6:	4293      	cmp	r3, r2
  4033e8:	bf84      	itt	hi
  4033ea:	4a0f      	ldrhi	r2, [pc, #60]	; (403428 <xTaskRemoveFromEventList+0x70>)
  4033ec:	6013      	strhi	r3, [r2, #0]
  4033ee:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4033f2:	480e      	ldr	r0, [pc, #56]	; (40342c <xTaskRemoveFromEventList+0x74>)
  4033f4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  4033f8:	4629      	mov	r1, r5
  4033fa:	4b0d      	ldr	r3, [pc, #52]	; (403430 <xTaskRemoveFromEventList+0x78>)
  4033fc:	4798      	blx	r3
  4033fe:	e003      	b.n	403408 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  403400:	480c      	ldr	r0, [pc, #48]	; (403434 <xTaskRemoveFromEventList+0x7c>)
  403402:	4629      	mov	r1, r5
  403404:	4b0a      	ldr	r3, [pc, #40]	; (403430 <xTaskRemoveFromEventList+0x78>)
  403406:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  403408:	4b0b      	ldr	r3, [pc, #44]	; (403438 <xTaskRemoveFromEventList+0x80>)
  40340a:	681b      	ldr	r3, [r3, #0]
  40340c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40340e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
  403410:	4298      	cmp	r0, r3
  403412:	bf34      	ite	cc
  403414:	2000      	movcc	r0, #0
  403416:	2001      	movcs	r0, #1
  403418:	bd38      	pop	{r3, r4, r5, pc}
  40341a:	bf00      	nop
  40341c:	004023d5 	.word	0x004023d5
  403420:	0040234d 	.word	0x0040234d
  403424:	20003d78 	.word	0x20003d78
  403428:	20003d10 	.word	0x20003d10
  40342c:	20003d14 	.word	0x20003d14
  403430:	004022f5 	.word	0x004022f5
  403434:	20003d80 	.word	0x20003d80
  403438:	20003d7c 	.word	0x20003d7c

0040343c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  40343c:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
  40343e:	b918      	cbnz	r0, 403448 <vTaskSetTimeOutState+0xc>
  403440:	4b05      	ldr	r3, [pc, #20]	; (403458 <vTaskSetTimeOutState+0x1c>)
  403442:	4798      	blx	r3
  403444:	bf00      	nop
  403446:	e7fd      	b.n	403444 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  403448:	4a04      	ldr	r2, [pc, #16]	; (40345c <vTaskSetTimeOutState+0x20>)
  40344a:	6812      	ldr	r2, [r2, #0]
  40344c:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  40344e:	4a04      	ldr	r2, [pc, #16]	; (403460 <vTaskSetTimeOutState+0x24>)
  403450:	6812      	ldr	r2, [r2, #0]
  403452:	6042      	str	r2, [r0, #4]
  403454:	bd08      	pop	{r3, pc}
  403456:	bf00      	nop
  403458:	004023d5 	.word	0x004023d5
  40345c:	20003d94 	.word	0x20003d94
  403460:	20003d98 	.word	0x20003d98

00403464 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  403464:	b538      	push	{r3, r4, r5, lr}
  403466:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  403468:	4604      	mov	r4, r0
  40346a:	b918      	cbnz	r0, 403474 <xTaskCheckForTimeOut+0x10>
  40346c:	4b18      	ldr	r3, [pc, #96]	; (4034d0 <xTaskCheckForTimeOut+0x6c>)
  40346e:	4798      	blx	r3
  403470:	bf00      	nop
  403472:	e7fd      	b.n	403470 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
  403474:	b919      	cbnz	r1, 40347e <xTaskCheckForTimeOut+0x1a>
  403476:	4b16      	ldr	r3, [pc, #88]	; (4034d0 <xTaskCheckForTimeOut+0x6c>)
  403478:	4798      	blx	r3
  40347a:	bf00      	nop
  40347c:	e7fd      	b.n	40347a <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
  40347e:	4b15      	ldr	r3, [pc, #84]	; (4034d4 <xTaskCheckForTimeOut+0x70>)
  403480:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  403482:	682b      	ldr	r3, [r5, #0]
  403484:	f1b3 3fff 	cmp.w	r3, #4294967295
  403488:	d019      	beq.n	4034be <xTaskCheckForTimeOut+0x5a>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  40348a:	4a13      	ldr	r2, [pc, #76]	; (4034d8 <xTaskCheckForTimeOut+0x74>)
  40348c:	6811      	ldr	r1, [r2, #0]
  40348e:	6822      	ldr	r2, [r4, #0]
  403490:	428a      	cmp	r2, r1
  403492:	d004      	beq.n	40349e <xTaskCheckForTimeOut+0x3a>
  403494:	4a11      	ldr	r2, [pc, #68]	; (4034dc <xTaskCheckForTimeOut+0x78>)
  403496:	6811      	ldr	r1, [r2, #0]
  403498:	6862      	ldr	r2, [r4, #4]
  40349a:	428a      	cmp	r2, r1
  40349c:	d911      	bls.n	4034c2 <xTaskCheckForTimeOut+0x5e>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  40349e:	4a0f      	ldr	r2, [pc, #60]	; (4034dc <xTaskCheckForTimeOut+0x78>)
  4034a0:	6811      	ldr	r1, [r2, #0]
  4034a2:	6862      	ldr	r2, [r4, #4]
  4034a4:	1a89      	subs	r1, r1, r2
  4034a6:	428b      	cmp	r3, r1
  4034a8:	d90d      	bls.n	4034c6 <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  4034aa:	490c      	ldr	r1, [pc, #48]	; (4034dc <xTaskCheckForTimeOut+0x78>)
  4034ac:	6809      	ldr	r1, [r1, #0]
  4034ae:	1a52      	subs	r2, r2, r1
  4034b0:	4413      	add	r3, r2
  4034b2:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4034b4:	4620      	mov	r0, r4
  4034b6:	4b0a      	ldr	r3, [pc, #40]	; (4034e0 <xTaskCheckForTimeOut+0x7c>)
  4034b8:	4798      	blx	r3
			xReturn = pdFALSE;
  4034ba:	2400      	movs	r4, #0
  4034bc:	e004      	b.n	4034c8 <xTaskCheckForTimeOut+0x64>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  4034be:	2400      	movs	r4, #0
  4034c0:	e002      	b.n	4034c8 <xTaskCheckForTimeOut+0x64>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  4034c2:	2401      	movs	r4, #1
  4034c4:	e000      	b.n	4034c8 <xTaskCheckForTimeOut+0x64>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  4034c6:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  4034c8:	4b06      	ldr	r3, [pc, #24]	; (4034e4 <xTaskCheckForTimeOut+0x80>)
  4034ca:	4798      	blx	r3

	return xReturn;
}
  4034cc:	4620      	mov	r0, r4
  4034ce:	bd38      	pop	{r3, r4, r5, pc}
  4034d0:	004023d5 	.word	0x004023d5
  4034d4:	004023e5 	.word	0x004023e5
  4034d8:	20003d94 	.word	0x20003d94
  4034dc:	20003d98 	.word	0x20003d98
  4034e0:	0040343d 	.word	0x0040343d
  4034e4:	00402405 	.word	0x00402405

004034e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
  4034e8:	2201      	movs	r2, #1
  4034ea:	4b01      	ldr	r3, [pc, #4]	; (4034f0 <vTaskMissedYield+0x8>)
  4034ec:	601a      	str	r2, [r3, #0]
  4034ee:	4770      	bx	lr
  4034f0:	20003db8 	.word	0x20003db8

004034f4 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  4034f4:	4b01      	ldr	r3, [pc, #4]	; (4034fc <xTaskGetCurrentTaskHandle+0x8>)
  4034f6:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
  4034f8:	4770      	bx	lr
  4034fa:	bf00      	nop
  4034fc:	20003d7c 	.word	0x20003d7c

00403500 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  403500:	4b05      	ldr	r3, [pc, #20]	; (403518 <xTaskGetSchedulerState+0x18>)
  403502:	681b      	ldr	r3, [r3, #0]
  403504:	b133      	cbz	r3, 403514 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  403506:	4b05      	ldr	r3, [pc, #20]	; (40351c <xTaskGetSchedulerState+0x1c>)
  403508:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
  40350a:	2b00      	cmp	r3, #0
  40350c:	bf14      	ite	ne
  40350e:	2002      	movne	r0, #2
  403510:	2001      	moveq	r0, #1
  403512:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  403514:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
  403516:	4770      	bx	lr
  403518:	20003ce0 	.word	0x20003ce0
  40351c:	20003d78 	.word	0x20003d78

00403520 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  403520:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  403522:	4604      	mov	r4, r0
  403524:	2800      	cmp	r0, #0
  403526:	d02e      	beq.n	403586 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  403528:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  40352a:	4a17      	ldr	r2, [pc, #92]	; (403588 <vTaskPriorityInherit+0x68>)
  40352c:	6812      	ldr	r2, [r2, #0]
  40352e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  403530:	4293      	cmp	r3, r2
  403532:	d228      	bcs.n	403586 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  403534:	4a14      	ldr	r2, [pc, #80]	; (403588 <vTaskPriorityInherit+0x68>)
  403536:	6812      	ldr	r2, [r2, #0]
  403538:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  40353a:	f1c2 0205 	rsb	r2, r2, #5
  40353e:	6182      	str	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  403540:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403544:	4a11      	ldr	r2, [pc, #68]	; (40358c <vTaskPriorityInherit+0x6c>)
  403546:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40354a:	6942      	ldr	r2, [r0, #20]
  40354c:	429a      	cmp	r2, r3
  40354e:	d116      	bne.n	40357e <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  403550:	1d05      	adds	r5, r0, #4
  403552:	4628      	mov	r0, r5
  403554:	4b0e      	ldr	r3, [pc, #56]	; (403590 <vTaskPriorityInherit+0x70>)
  403556:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  403558:	4b0b      	ldr	r3, [pc, #44]	; (403588 <vTaskPriorityInherit+0x68>)
  40355a:	681b      	ldr	r3, [r3, #0]
  40355c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40355e:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  403560:	4a0c      	ldr	r2, [pc, #48]	; (403594 <vTaskPriorityInherit+0x74>)
  403562:	6812      	ldr	r2, [r2, #0]
  403564:	4293      	cmp	r3, r2
  403566:	bf84      	itt	hi
  403568:	4a0a      	ldrhi	r2, [pc, #40]	; (403594 <vTaskPriorityInherit+0x74>)
  40356a:	6013      	strhi	r3, [r2, #0]
  40356c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403570:	4806      	ldr	r0, [pc, #24]	; (40358c <vTaskPriorityInherit+0x6c>)
  403572:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  403576:	4629      	mov	r1, r5
  403578:	4b07      	ldr	r3, [pc, #28]	; (403598 <vTaskPriorityInherit+0x78>)
  40357a:	4798      	blx	r3
  40357c:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40357e:	4b02      	ldr	r3, [pc, #8]	; (403588 <vTaskPriorityInherit+0x68>)
  403580:	681b      	ldr	r3, [r3, #0]
  403582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403584:	62c3      	str	r3, [r0, #44]	; 0x2c
  403586:	bd38      	pop	{r3, r4, r5, pc}
  403588:	20003d7c 	.word	0x20003d7c
  40358c:	20003d14 	.word	0x20003d14
  403590:	0040234d 	.word	0x0040234d
  403594:	20003d10 	.word	0x20003d10
  403598:	004022f5 	.word	0x004022f5

0040359c <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  40359c:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
  40359e:	4604      	mov	r4, r0
  4035a0:	b1d0      	cbz	r0, 4035d8 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4035a2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4035a4:	6c83      	ldr	r3, [r0, #72]	; 0x48
  4035a6:	429a      	cmp	r2, r3
  4035a8:	d016      	beq.n	4035d8 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  4035aa:	1d05      	adds	r5, r0, #4
  4035ac:	4628      	mov	r0, r5
  4035ae:	4b0b      	ldr	r3, [pc, #44]	; (4035dc <vTaskPriorityDisinherit+0x40>)
  4035b0:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  4035b2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4035b4:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  4035b6:	f1c3 0205 	rsb	r2, r3, #5
  4035ba:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
  4035bc:	4a08      	ldr	r2, [pc, #32]	; (4035e0 <vTaskPriorityDisinherit+0x44>)
  4035be:	6812      	ldr	r2, [r2, #0]
  4035c0:	4293      	cmp	r3, r2
  4035c2:	bf84      	itt	hi
  4035c4:	4a06      	ldrhi	r2, [pc, #24]	; (4035e0 <vTaskPriorityDisinherit+0x44>)
  4035c6:	6013      	strhi	r3, [r2, #0]
  4035c8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4035cc:	4805      	ldr	r0, [pc, #20]	; (4035e4 <vTaskPriorityDisinherit+0x48>)
  4035ce:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  4035d2:	4629      	mov	r1, r5
  4035d4:	4b04      	ldr	r3, [pc, #16]	; (4035e8 <vTaskPriorityDisinherit+0x4c>)
  4035d6:	4798      	blx	r3
  4035d8:	bd38      	pop	{r3, r4, r5, pc}
  4035da:	bf00      	nop
  4035dc:	0040234d 	.word	0x0040234d
  4035e0:	20003d10 	.word	0x20003d10
  4035e4:	20003d14 	.word	0x20003d14
  4035e8:	004022f5 	.word	0x004022f5

004035ec <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  4035ec:	b510      	push	{r4, lr}
  4035ee:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4035f0:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4035f2:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
  4035f4:	4291      	cmp	r1, r2
  4035f6:	d80a      	bhi.n	40360e <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  4035f8:	1ad2      	subs	r2, r2, r3
  4035fa:	6981      	ldr	r1, [r0, #24]
  4035fc:	428a      	cmp	r2, r1
  4035fe:	d211      	bcs.n	403624 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  403600:	4b0a      	ldr	r3, [pc, #40]	; (40362c <prvInsertTimerInActiveList+0x40>)
  403602:	6818      	ldr	r0, [r3, #0]
  403604:	1d21      	adds	r1, r4, #4
  403606:	4b0a      	ldr	r3, [pc, #40]	; (403630 <prvInsertTimerInActiveList+0x44>)
  403608:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  40360a:	2000      	movs	r0, #0
  40360c:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  40360e:	429a      	cmp	r2, r3
  403610:	d201      	bcs.n	403616 <prvInsertTimerInActiveList+0x2a>
  403612:	4299      	cmp	r1, r3
  403614:	d208      	bcs.n	403628 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403616:	4b07      	ldr	r3, [pc, #28]	; (403634 <prvInsertTimerInActiveList+0x48>)
  403618:	6818      	ldr	r0, [r3, #0]
  40361a:	1d21      	adds	r1, r4, #4
  40361c:	4b04      	ldr	r3, [pc, #16]	; (403630 <prvInsertTimerInActiveList+0x44>)
  40361e:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  403620:	2000      	movs	r0, #0
  403622:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  403624:	2001      	movs	r0, #1
  403626:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  403628:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  40362a:	bd10      	pop	{r4, pc}
  40362c:	20003df8 	.word	0x20003df8
  403630:	00402311 	.word	0x00402311
  403634:	20003dc4 	.word	0x20003dc4

00403638 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  403638:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  40363a:	4b0d      	ldr	r3, [pc, #52]	; (403670 <prvCheckForValidListAndQueue+0x38>)
  40363c:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  40363e:	4b0d      	ldr	r3, [pc, #52]	; (403674 <prvCheckForValidListAndQueue+0x3c>)
  403640:	681b      	ldr	r3, [r3, #0]
  403642:	b98b      	cbnz	r3, 403668 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
  403644:	4d0c      	ldr	r5, [pc, #48]	; (403678 <prvCheckForValidListAndQueue+0x40>)
  403646:	4628      	mov	r0, r5
  403648:	4e0c      	ldr	r6, [pc, #48]	; (40367c <prvCheckForValidListAndQueue+0x44>)
  40364a:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  40364c:	4c0c      	ldr	r4, [pc, #48]	; (403680 <prvCheckForValidListAndQueue+0x48>)
  40364e:	4620      	mov	r0, r4
  403650:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  403652:	4b0c      	ldr	r3, [pc, #48]	; (403684 <prvCheckForValidListAndQueue+0x4c>)
  403654:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  403656:	4b0c      	ldr	r3, [pc, #48]	; (403688 <prvCheckForValidListAndQueue+0x50>)
  403658:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  40365a:	2005      	movs	r0, #5
  40365c:	210c      	movs	r1, #12
  40365e:	2200      	movs	r2, #0
  403660:	4b0a      	ldr	r3, [pc, #40]	; (40368c <prvCheckForValidListAndQueue+0x54>)
  403662:	4798      	blx	r3
  403664:	4b03      	ldr	r3, [pc, #12]	; (403674 <prvCheckForValidListAndQueue+0x3c>)
  403666:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  403668:	4b09      	ldr	r3, [pc, #36]	; (403690 <prvCheckForValidListAndQueue+0x58>)
  40366a:	4798      	blx	r3
  40366c:	bd70      	pop	{r4, r5, r6, pc}
  40366e:	bf00      	nop
  403670:	004023e5 	.word	0x004023e5
  403674:	20003df4 	.word	0x20003df4
  403678:	20003dc8 	.word	0x20003dc8
  40367c:	004022d5 	.word	0x004022d5
  403680:	20003ddc 	.word	0x20003ddc
  403684:	20003dc4 	.word	0x20003dc4
  403688:	20003df8 	.word	0x20003df8
  40368c:	004027cd 	.word	0x004027cd
  403690:	00402405 	.word	0x00402405

00403694 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  403694:	b510      	push	{r4, lr}
  403696:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  403698:	4b0b      	ldr	r3, [pc, #44]	; (4036c8 <xTimerCreateTimerTask+0x34>)
  40369a:	4798      	blx	r3

	if( xTimerQueue != NULL )
  40369c:	4b0b      	ldr	r3, [pc, #44]	; (4036cc <xTimerCreateTimerTask+0x38>)
  40369e:	681b      	ldr	r3, [r3, #0]
  4036a0:	b15b      	cbz	r3, 4036ba <xTimerCreateTimerTask+0x26>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4036a2:	2304      	movs	r3, #4
  4036a4:	9300      	str	r3, [sp, #0]
  4036a6:	2300      	movs	r3, #0
  4036a8:	9301      	str	r3, [sp, #4]
  4036aa:	9302      	str	r3, [sp, #8]
  4036ac:	9303      	str	r3, [sp, #12]
  4036ae:	4808      	ldr	r0, [pc, #32]	; (4036d0 <xTimerCreateTimerTask+0x3c>)
  4036b0:	4908      	ldr	r1, [pc, #32]	; (4036d4 <xTimerCreateTimerTask+0x40>)
  4036b2:	228c      	movs	r2, #140	; 0x8c
  4036b4:	4c08      	ldr	r4, [pc, #32]	; (4036d8 <xTimerCreateTimerTask+0x44>)
  4036b6:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
  4036b8:	b918      	cbnz	r0, 4036c2 <xTimerCreateTimerTask+0x2e>
  4036ba:	4b08      	ldr	r3, [pc, #32]	; (4036dc <xTimerCreateTimerTask+0x48>)
  4036bc:	4798      	blx	r3
  4036be:	bf00      	nop
  4036c0:	e7fd      	b.n	4036be <xTimerCreateTimerTask+0x2a>
	return xReturn;
}
  4036c2:	b004      	add	sp, #16
  4036c4:	bd10      	pop	{r4, pc}
  4036c6:	bf00      	nop
  4036c8:	00403639 	.word	0x00403639
  4036cc:	20003df4 	.word	0x20003df4
  4036d0:	00403839 	.word	0x00403839
  4036d4:	0040c890 	.word	0x0040c890
  4036d8:	00402c35 	.word	0x00402c35
  4036dc:	004023d5 	.word	0x004023d5

004036e0 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  4036e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4036e4:	4680      	mov	r8, r0
  4036e6:	4616      	mov	r6, r2
  4036e8:	461d      	mov	r5, r3
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  4036ea:	460f      	mov	r7, r1
  4036ec:	b919      	cbnz	r1, 4036f6 <xTimerCreate+0x16>
	{
		pxNewTimer = NULL;
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  4036ee:	4b0c      	ldr	r3, [pc, #48]	; (403720 <xTimerCreate+0x40>)
  4036f0:	4798      	blx	r3
  4036f2:	bf00      	nop
  4036f4:	e7fd      	b.n	4036f2 <xTimerCreate+0x12>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  4036f6:	2028      	movs	r0, #40	; 0x28
  4036f8:	4b0a      	ldr	r3, [pc, #40]	; (403724 <xTimerCreate+0x44>)
  4036fa:	4798      	blx	r3
		if( pxNewTimer != NULL )
  4036fc:	4604      	mov	r4, r0
  4036fe:	b158      	cbz	r0, 403718 <xTimerCreate+0x38>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  403700:	4b09      	ldr	r3, [pc, #36]	; (403728 <xTimerCreate+0x48>)
  403702:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  403704:	f8c4 8000 	str.w	r8, [r4]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  403708:	61a7      	str	r7, [r4, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  40370a:	61e6      	str	r6, [r4, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  40370c:	6225      	str	r5, [r4, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  40370e:	9b06      	ldr	r3, [sp, #24]
  403710:	6263      	str	r3, [r4, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  403712:	1d20      	adds	r0, r4, #4
  403714:	4b05      	ldr	r3, [pc, #20]	; (40372c <xTimerCreate+0x4c>)
  403716:	4798      	blx	r3
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
}
  403718:	4620      	mov	r0, r4
  40371a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40371e:	bf00      	nop
  403720:	004023d5 	.word	0x004023d5
  403724:	0040252d 	.word	0x0040252d
  403728:	00403639 	.word	0x00403639
  40372c:	004022ed 	.word	0x004022ed

00403730 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  403730:	b510      	push	{r4, lr}
  403732:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  403734:	4c0f      	ldr	r4, [pc, #60]	; (403774 <xTimerGenericCommand+0x44>)
  403736:	6824      	ldr	r4, [r4, #0]
  403738:	b1c4      	cbz	r4, 40376c <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  40373a:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
  40373c:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  40373e:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
  403740:	b96b      	cbnz	r3, 40375e <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  403742:	4b0d      	ldr	r3, [pc, #52]	; (403778 <xTimerGenericCommand+0x48>)
  403744:	4798      	blx	r3
  403746:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  403748:	4b0a      	ldr	r3, [pc, #40]	; (403774 <xTimerGenericCommand+0x44>)
  40374a:	6818      	ldr	r0, [r3, #0]
  40374c:	a901      	add	r1, sp, #4
  40374e:	bf07      	ittee	eq
  403750:	9a06      	ldreq	r2, [sp, #24]
  403752:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  403754:	2200      	movne	r2, #0
  403756:	4613      	movne	r3, r2
  403758:	4c08      	ldr	r4, [pc, #32]	; (40377c <xTimerGenericCommand+0x4c>)
  40375a:	47a0      	blx	r4
  40375c:	e007      	b.n	40376e <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  40375e:	4620      	mov	r0, r4
  403760:	a901      	add	r1, sp, #4
  403762:	461a      	mov	r2, r3
  403764:	2300      	movs	r3, #0
  403766:	4c06      	ldr	r4, [pc, #24]	; (403780 <xTimerGenericCommand+0x50>)
  403768:	47a0      	blx	r4
  40376a:	e000      	b.n	40376e <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
  40376c:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
  40376e:	b004      	add	sp, #16
  403770:	bd10      	pop	{r4, pc}
  403772:	bf00      	nop
  403774:	20003df4 	.word	0x20003df4
  403778:	00403501 	.word	0x00403501
  40377c:	00402825 	.word	0x00402825
  403780:	004029a5 	.word	0x004029a5

00403784 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  403784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403788:	b082      	sub	sp, #8
  40378a:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  40378c:	4b22      	ldr	r3, [pc, #136]	; (403818 <prvSampleTimeNow+0x94>)
  40378e:	4798      	blx	r3
  403790:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
  403792:	4b22      	ldr	r3, [pc, #136]	; (40381c <prvSampleTimeNow+0x98>)
  403794:	681b      	ldr	r3, [r3, #0]
  403796:	4298      	cmp	r0, r3
  403798:	d234      	bcs.n	403804 <prvSampleTimeNow+0x80>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40379a:	4e21      	ldr	r6, [pc, #132]	; (403820 <prvSampleTimeNow+0x9c>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
  40379c:	4f21      	ldr	r7, [pc, #132]	; (403824 <prvSampleTimeNow+0xa0>)
  40379e:	e024      	b.n	4037ea <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4037a0:	68da      	ldr	r2, [r3, #12]
  4037a2:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4037a6:	68db      	ldr	r3, [r3, #12]
  4037a8:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  4037aa:	1d25      	adds	r5, r4, #4
  4037ac:	4628      	mov	r0, r5
  4037ae:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4037b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4037b2:	4620      	mov	r0, r4
  4037b4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4037b6:	69e3      	ldr	r3, [r4, #28]
  4037b8:	2b01      	cmp	r3, #1
  4037ba:	d116      	bne.n	4037ea <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4037bc:	69a3      	ldr	r3, [r4, #24]
  4037be:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  4037c0:	4553      	cmp	r3, sl
  4037c2:	d906      	bls.n	4037d2 <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4037c4:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4037c6:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4037c8:	6830      	ldr	r0, [r6, #0]
  4037ca:	4629      	mov	r1, r5
  4037cc:	4b16      	ldr	r3, [pc, #88]	; (403828 <prvSampleTimeNow+0xa4>)
  4037ce:	4798      	blx	r3
  4037d0:	e00b      	b.n	4037ea <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  4037d2:	2300      	movs	r3, #0
  4037d4:	9300      	str	r3, [sp, #0]
  4037d6:	4620      	mov	r0, r4
  4037d8:	4619      	mov	r1, r3
  4037da:	4652      	mov	r2, sl
  4037dc:	4c13      	ldr	r4, [pc, #76]	; (40382c <prvSampleTimeNow+0xa8>)
  4037de:	47a0      	blx	r4
				configASSERT( xResult );
  4037e0:	b918      	cbnz	r0, 4037ea <prvSampleTimeNow+0x66>
  4037e2:	4b13      	ldr	r3, [pc, #76]	; (403830 <prvSampleTimeNow+0xac>)
  4037e4:	4798      	blx	r3
  4037e6:	bf00      	nop
  4037e8:	e7fd      	b.n	4037e6 <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4037ea:	6833      	ldr	r3, [r6, #0]
  4037ec:	681a      	ldr	r2, [r3, #0]
  4037ee:	2a00      	cmp	r2, #0
  4037f0:	d1d6      	bne.n	4037a0 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
  4037f2:	4a10      	ldr	r2, [pc, #64]	; (403834 <prvSampleTimeNow+0xb0>)
  4037f4:	6811      	ldr	r1, [r2, #0]
  4037f6:	480a      	ldr	r0, [pc, #40]	; (403820 <prvSampleTimeNow+0x9c>)
  4037f8:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
  4037fa:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
  4037fc:	2301      	movs	r3, #1
  4037fe:	f8c9 3000 	str.w	r3, [r9]
  403802:	e002      	b.n	40380a <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  403804:	2300      	movs	r3, #0
  403806:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
  40380a:	4b04      	ldr	r3, [pc, #16]	; (40381c <prvSampleTimeNow+0x98>)
  40380c:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
  403810:	4640      	mov	r0, r8
  403812:	b002      	add	sp, #8
  403814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403818:	00402f3d 	.word	0x00402f3d
  40381c:	20003df0 	.word	0x20003df0
  403820:	20003dc4 	.word	0x20003dc4
  403824:	0040234d 	.word	0x0040234d
  403828:	00402311 	.word	0x00402311
  40382c:	00403731 	.word	0x00403731
  403830:	004023d5 	.word	0x004023d5
  403834:	20003df8 	.word	0x20003df8

00403838 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  403838:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40383c:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  40383e:	4d4d      	ldr	r5, [pc, #308]	; (403974 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
  403840:	f8df 8160 	ldr.w	r8, [pc, #352]	; 4039a4 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403844:	4b4c      	ldr	r3, [pc, #304]	; (403978 <prvTimerTask+0x140>)
  403846:	681b      	ldr	r3, [r3, #0]
  403848:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  40384a:	2a00      	cmp	r2, #0
  40384c:	f000 8087 	beq.w	40395e <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403850:	68db      	ldr	r3, [r3, #12]
  403852:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  403854:	4b49      	ldr	r3, [pc, #292]	; (40397c <prvTimerTask+0x144>)
  403856:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403858:	a803      	add	r0, sp, #12
  40385a:	4b49      	ldr	r3, [pc, #292]	; (403980 <prvTimerTask+0x148>)
  40385c:	4798      	blx	r3
  40385e:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403860:	9b03      	ldr	r3, [sp, #12]
  403862:	2b00      	cmp	r3, #0
  403864:	d130      	bne.n	4038c8 <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  403866:	4286      	cmp	r6, r0
  403868:	d824      	bhi.n	4038b4 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
  40386a:	4b46      	ldr	r3, [pc, #280]	; (403984 <prvTimerTask+0x14c>)
  40386c:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40386e:	4b42      	ldr	r3, [pc, #264]	; (403978 <prvTimerTask+0x140>)
  403870:	681b      	ldr	r3, [r3, #0]
  403872:	68db      	ldr	r3, [r3, #12]
  403874:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  403876:	1d20      	adds	r0, r4, #4
  403878:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40387a:	69e3      	ldr	r3, [r4, #28]
  40387c:	2b01      	cmp	r3, #1
  40387e:	d114      	bne.n	4038aa <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403880:	69a1      	ldr	r1, [r4, #24]
  403882:	4620      	mov	r0, r4
  403884:	4431      	add	r1, r6
  403886:	463a      	mov	r2, r7
  403888:	4633      	mov	r3, r6
  40388a:	4f3f      	ldr	r7, [pc, #252]	; (403988 <prvTimerTask+0x150>)
  40388c:	47b8      	blx	r7
  40388e:	2801      	cmp	r0, #1
  403890:	d10b      	bne.n	4038aa <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  403892:	2300      	movs	r3, #0
  403894:	9300      	str	r3, [sp, #0]
  403896:	4620      	mov	r0, r4
  403898:	4619      	mov	r1, r3
  40389a:	4632      	mov	r2, r6
  40389c:	4e3b      	ldr	r6, [pc, #236]	; (40398c <prvTimerTask+0x154>)
  40389e:	47b0      	blx	r6
			configASSERT( xResult );
  4038a0:	b918      	cbnz	r0, 4038aa <prvTimerTask+0x72>
  4038a2:	4b3b      	ldr	r3, [pc, #236]	; (403990 <prvTimerTask+0x158>)
  4038a4:	4798      	blx	r3
  4038a6:	bf00      	nop
  4038a8:	e7fd      	b.n	4038a6 <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4038aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4038ac:	4620      	mov	r0, r4
  4038ae:	4798      	blx	r3
  4038b0:	e00c      	b.n	4038cc <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  4038b2:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  4038b4:	6828      	ldr	r0, [r5, #0]
  4038b6:	1bf1      	subs	r1, r6, r7
  4038b8:	4b36      	ldr	r3, [pc, #216]	; (403994 <prvTimerTask+0x15c>)
  4038ba:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  4038bc:	4b31      	ldr	r3, [pc, #196]	; (403984 <prvTimerTask+0x14c>)
  4038be:	4798      	blx	r3
  4038c0:	b920      	cbnz	r0, 4038cc <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  4038c2:	4b35      	ldr	r3, [pc, #212]	; (403998 <prvTimerTask+0x160>)
  4038c4:	4798      	blx	r3
  4038c6:	e001      	b.n	4038cc <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  4038c8:	4b2e      	ldr	r3, [pc, #184]	; (403984 <prvTimerTask+0x14c>)
  4038ca:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4038cc:	a802      	add	r0, sp, #8
  4038ce:	4b2c      	ldr	r3, [pc, #176]	; (403980 <prvTimerTask+0x148>)
  4038d0:	4798      	blx	r3
  4038d2:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4038d4:	4e31      	ldr	r6, [pc, #196]	; (40399c <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4038d6:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 403988 <prvTimerTask+0x150>
  4038da:	e038      	b.n	40394e <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
  4038dc:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  4038de:	b11c      	cbz	r4, 4038e8 <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4038e0:	6961      	ldr	r1, [r4, #20]
  4038e2:	b109      	cbz	r1, 4038e8 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  4038e4:	1d20      	adds	r0, r4, #4
  4038e6:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  4038e8:	9903      	ldr	r1, [sp, #12]
  4038ea:	2902      	cmp	r1, #2
  4038ec:	d01f      	beq.n	40392e <prvTimerTask+0xf6>
  4038ee:	2903      	cmp	r1, #3
  4038f0:	d02a      	beq.n	403948 <prvTimerTask+0x110>
  4038f2:	2900      	cmp	r1, #0
  4038f4:	d12b      	bne.n	40394e <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  4038f6:	9b04      	ldr	r3, [sp, #16]
  4038f8:	69a1      	ldr	r1, [r4, #24]
  4038fa:	4620      	mov	r0, r4
  4038fc:	4419      	add	r1, r3
  4038fe:	463a      	mov	r2, r7
  403900:	47c8      	blx	r9
  403902:	2801      	cmp	r0, #1
  403904:	d123      	bne.n	40394e <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  403906:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403908:	4620      	mov	r0, r4
  40390a:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40390c:	69e3      	ldr	r3, [r4, #28]
  40390e:	2b01      	cmp	r3, #1
  403910:	d11d      	bne.n	40394e <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403912:	69a2      	ldr	r2, [r4, #24]
  403914:	2300      	movs	r3, #0
  403916:	9300      	str	r3, [sp, #0]
  403918:	4620      	mov	r0, r4
  40391a:	4619      	mov	r1, r3
  40391c:	9c04      	ldr	r4, [sp, #16]
  40391e:	4422      	add	r2, r4
  403920:	4c1a      	ldr	r4, [pc, #104]	; (40398c <prvTimerTask+0x154>)
  403922:	47a0      	blx	r4
						configASSERT( xResult );
  403924:	b998      	cbnz	r0, 40394e <prvTimerTask+0x116>
  403926:	4b1a      	ldr	r3, [pc, #104]	; (403990 <prvTimerTask+0x158>)
  403928:	4798      	blx	r3
  40392a:	bf00      	nop
  40392c:	e7fd      	b.n	40392a <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  40392e:	9904      	ldr	r1, [sp, #16]
  403930:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403932:	b919      	cbnz	r1, 40393c <prvTimerTask+0x104>
  403934:	4b16      	ldr	r3, [pc, #88]	; (403990 <prvTimerTask+0x158>)
  403936:	4798      	blx	r3
  403938:	bf00      	nop
  40393a:	e7fd      	b.n	403938 <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  40393c:	4620      	mov	r0, r4
  40393e:	4439      	add	r1, r7
  403940:	463a      	mov	r2, r7
  403942:	463b      	mov	r3, r7
  403944:	47c8      	blx	r9
  403946:	e002      	b.n	40394e <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  403948:	4620      	mov	r0, r4
  40394a:	4b15      	ldr	r3, [pc, #84]	; (4039a0 <prvTimerTask+0x168>)
  40394c:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  40394e:	6828      	ldr	r0, [r5, #0]
  403950:	a903      	add	r1, sp, #12
  403952:	2200      	movs	r2, #0
  403954:	4613      	mov	r3, r2
  403956:	47b0      	blx	r6
  403958:	2800      	cmp	r0, #0
  40395a:	d1bf      	bne.n	4038dc <prvTimerTask+0xa4>
  40395c:	e772      	b.n	403844 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  40395e:	4b07      	ldr	r3, [pc, #28]	; (40397c <prvTimerTask+0x144>)
  403960:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403962:	a803      	add	r0, sp, #12
  403964:	4b06      	ldr	r3, [pc, #24]	; (403980 <prvTimerTask+0x148>)
  403966:	4798      	blx	r3
  403968:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40396a:	9b03      	ldr	r3, [sp, #12]
  40396c:	2b00      	cmp	r3, #0
  40396e:	d0a0      	beq.n	4038b2 <prvTimerTask+0x7a>
  403970:	e7aa      	b.n	4038c8 <prvTimerTask+0x90>
  403972:	bf00      	nop
  403974:	20003df4 	.word	0x20003df4
  403978:	20003dc4 	.word	0x20003dc4
  40397c:	00402f2d 	.word	0x00402f2d
  403980:	00403785 	.word	0x00403785
  403984:	0040308d 	.word	0x0040308d
  403988:	004035ed 	.word	0x004035ed
  40398c:	00403731 	.word	0x00403731
  403990:	004023d5 	.word	0x004023d5
  403994:	00402b91 	.word	0x00402b91
  403998:	004023c5 	.word	0x004023c5
  40399c:	00402a35 	.word	0x00402a35
  4039a0:	004025f9 	.word	0x004025f9
  4039a4:	0040234d 	.word	0x0040234d

004039a8 <vTimerIMU>:

xSemaphoreHandle xseIMU;
xSemaphoreHandle xSemIMUTimer;
xTimerHandle xTimerIMU;

static void vTimerIMU(void *pvParameters){
  4039a8:	b510      	push	{r4, lr}
	xSemaphoreGive(xSemIMUTimer);
  4039aa:	4b04      	ldr	r3, [pc, #16]	; (4039bc <vTimerIMU+0x14>)
  4039ac:	6818      	ldr	r0, [r3, #0]
  4039ae:	2100      	movs	r1, #0
  4039b0:	460a      	mov	r2, r1
  4039b2:	460b      	mov	r3, r1
  4039b4:	4c02      	ldr	r4, [pc, #8]	; (4039c0 <vTimerIMU+0x18>)
  4039b6:	47a0      	blx	r4
  4039b8:	bd10      	pop	{r4, pc}
  4039ba:	bf00      	nop
  4039bc:	20003e6c 	.word	0x20003e6c
  4039c0:	00402825 	.word	0x00402825

004039c4 <adxl_write>:
	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
	
	return result;
}

static status_code_t adxl_write(ADXL_Addr_Dev adxl_addr, uint8_t value, ADXL_Addr_Reg adxl_reg){
  4039c4:	b510      	push	{r4, lr}
  4039c6:	b088      	sub	sp, #32
  4039c8:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx = {
  4039cc:	2300      	movs	r3, #0
  4039ce:	9303      	str	r3, [sp, #12]
  4039d0:	9307      	str	r3, [sp, #28]
  4039d2:	f88d 200c 	strb.w	r2, [sp, #12]
  4039d6:	2201      	movs	r2, #1
  4039d8:	9204      	str	r2, [sp, #16]
  4039da:	f10d 0107 	add.w	r1, sp, #7
  4039de:	9105      	str	r1, [sp, #20]
  4039e0:	9206      	str	r2, [sp, #24]
  4039e2:	f88d 001c 	strb.w	r0, [sp, #28]
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  4039e6:	4a04      	ldr	r2, [pc, #16]	; (4039f8 <adxl_write+0x34>)
  4039e8:	6810      	ldr	r0, [r2, #0]
  4039ea:	a903      	add	r1, sp, #12
  4039ec:	f04f 32ff 	mov.w	r2, #4294967295
  4039f0:	4c02      	ldr	r4, [pc, #8]	; (4039fc <adxl_write+0x38>)
  4039f2:	47a0      	blx	r4
	
	return result;
}
  4039f4:	b008      	add	sp, #32
  4039f6:	bd10      	pop	{r4, pc}
  4039f8:	20003e68 	.word	0x20003e68
  4039fc:	00400ac9 	.word	0x00400ac9

00403a00 <itg_write>:
	if (result != STATUS_OK) return result;
	
	return result;
}

static status_code_t itg_write(ITG_Addr_Dev itg_addr, uint8_t value, ITG_Addr_Reg itg_reg){
  403a00:	b510      	push	{r4, lr}
  403a02:	b088      	sub	sp, #32
  403a04:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx = {
  403a08:	2300      	movs	r3, #0
  403a0a:	9303      	str	r3, [sp, #12]
  403a0c:	9307      	str	r3, [sp, #28]
  403a0e:	f88d 200c 	strb.w	r2, [sp, #12]
  403a12:	2201      	movs	r2, #1
  403a14:	9204      	str	r2, [sp, #16]
  403a16:	f10d 0107 	add.w	r1, sp, #7
  403a1a:	9105      	str	r1, [sp, #20]
  403a1c:	9206      	str	r2, [sp, #24]
  403a1e:	f88d 001c 	strb.w	r0, [sp, #28]
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  403a22:	4a04      	ldr	r2, [pc, #16]	; (403a34 <itg_write+0x34>)
  403a24:	6810      	ldr	r0, [r2, #0]
  403a26:	a903      	add	r1, sp, #12
  403a28:	f04f 32ff 	mov.w	r2, #4294967295
  403a2c:	4c02      	ldr	r4, [pc, #8]	; (403a38 <itg_write+0x38>)
  403a2e:	47a0      	blx	r4
	
	return result;
}
  403a30:	b008      	add	sp, #32
  403a32:	bd10      	pop	{r4, pc}
  403a34:	20003e68 	.word	0x20003e68
  403a38:	00400ac9 	.word	0x00400ac9

00403a3c <twi_init>:
	}
	
	return status;
}

uint8_t twi_init(){	
  403a3c:	b510      	push	{r4, lr}
  403a3e:	b084      	sub	sp, #16
	freertos_peripheral_options_t driver_options = {
  403a40:	4b0b      	ldr	r3, [pc, #44]	; (403a70 <twi_init+0x34>)
  403a42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403a44:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
		(configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY),
		TWI_I2C_MASTER,
		( USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX | WAIT_TX_COMPLETE | WAIT_RX_COMPLETE)
	};
	
	freertos_twi = freertos_twi_master_init(TWI0, &driver_options);
  403a48:	480a      	ldr	r0, [pc, #40]	; (403a74 <twi_init+0x38>)
  403a4a:	4669      	mov	r1, sp
  403a4c:	4b0a      	ldr	r3, [pc, #40]	; (403a78 <twi_init+0x3c>)
  403a4e:	4798      	blx	r3
  403a50:	4b0a      	ldr	r3, [pc, #40]	; (403a7c <twi_init+0x40>)
  403a52:	6018      	str	r0, [r3, #0]
	
	configASSERT(freertos_twi);
  403a54:	b918      	cbnz	r0, 403a5e <twi_init+0x22>
  403a56:	4b0a      	ldr	r3, [pc, #40]	; (403a80 <twi_init+0x44>)
  403a58:	4798      	blx	r3
  403a5a:	bf00      	nop
  403a5c:	e7fd      	b.n	403a5a <twi_init+0x1e>
	uint8_t twi_flag = twi_set_speed(TWI0, TWI_SPEED, sysclk_get_cpu_hz());
  403a5e:	4805      	ldr	r0, [pc, #20]	; (403a74 <twi_init+0x38>)
  403a60:	4908      	ldr	r1, [pc, #32]	; (403a84 <twi_init+0x48>)
  403a62:	4a09      	ldr	r2, [pc, #36]	; (403a88 <twi_init+0x4c>)
  403a64:	4b09      	ldr	r3, [pc, #36]	; (403a8c <twi_init+0x50>)
  403a66:	4798      	blx	r3
	return twi_flag;
}
  403a68:	b2c0      	uxtb	r0, r0
  403a6a:	b004      	add	sp, #16
  403a6c:	bd10      	pop	{r4, pc}
  403a6e:	bf00      	nop
  403a70:	0040c898 	.word	0x0040c898
  403a74:	40018000 	.word	0x40018000
  403a78:	004009b1 	.word	0x004009b1
  403a7c:	20003e68 	.word	0x20003e68
  403a80:	004023d5 	.word	0x004023d5
  403a84:	00061a80 	.word	0x00061a80
  403a88:	02dc6c00 	.word	0x02dc6c00
  403a8c:	00401fc5 	.word	0x00401fc5

00403a90 <IMUTask>:

static void vTimerIMU(void *pvParameters){
	xSemaphoreGive(xSemIMUTimer);
}

void IMUTask(void *pvParameters){
  403a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a94:	b093      	sub	sp, #76	; 0x4c
	UNUSED(pvParameters);
	status_code_t status;
	
	vSemaphoreCreateBinary(xSemIMUTimer);
  403a96:	2001      	movs	r0, #1
  403a98:	2100      	movs	r1, #0
  403a9a:	2203      	movs	r2, #3
  403a9c:	4b8e      	ldr	r3, [pc, #568]	; (403cd8 <IMUTask+0x248>)
  403a9e:	4798      	blx	r3
  403aa0:	4b8e      	ldr	r3, [pc, #568]	; (403cdc <IMUTask+0x24c>)
  403aa2:	6018      	str	r0, [r3, #0]
  403aa4:	b138      	cbz	r0, 403ab6 <IMUTask+0x26>
  403aa6:	2100      	movs	r1, #0
  403aa8:	460a      	mov	r2, r1
  403aaa:	460b      	mov	r3, r1
  403aac:	4c8c      	ldr	r4, [pc, #560]	; (403ce0 <IMUTask+0x250>)
  403aae:	47a0      	blx	r4
	configASSERT(xSemIMUTimer);
  403ab0:	4b8a      	ldr	r3, [pc, #552]	; (403cdc <IMUTask+0x24c>)
  403ab2:	6818      	ldr	r0, [r3, #0]
  403ab4:	b918      	cbnz	r0, 403abe <IMUTask+0x2e>
  403ab6:	4b8b      	ldr	r3, [pc, #556]	; (403ce4 <IMUTask+0x254>)
  403ab8:	4798      	blx	r3
  403aba:	bf00      	nop
  403abc:	e7fd      	b.n	403aba <IMUTask+0x2a>
	xSemaphoreTake(xSemIMUTimer, 0);
  403abe:	2100      	movs	r1, #0
  403ac0:	460a      	mov	r2, r1
  403ac2:	460b      	mov	r3, r1
  403ac4:	4c88      	ldr	r4, [pc, #544]	; (403ce8 <IMUTask+0x258>)
  403ac6:	47a0      	blx	r4
	xTimerIMU = xTimerCreate("TimerIMU", TWI_TASK_DELAY , pdTRUE, NULL, vTimerIMU);
  403ac8:	4b88      	ldr	r3, [pc, #544]	; (403cec <IMUTask+0x25c>)
  403aca:	9300      	str	r3, [sp, #0]
  403acc:	4888      	ldr	r0, [pc, #544]	; (403cf0 <IMUTask+0x260>)
  403ace:	2164      	movs	r1, #100	; 0x64
  403ad0:	2201      	movs	r2, #1
  403ad2:	2300      	movs	r3, #0
  403ad4:	4c87      	ldr	r4, [pc, #540]	; (403cf4 <IMUTask+0x264>)
  403ad6:	47a0      	blx	r4
  403ad8:	4604      	mov	r4, r0
  403ada:	4b87      	ldr	r3, [pc, #540]	; (403cf8 <IMUTask+0x268>)
  403adc:	6018      	str	r0, [r3, #0]
	xTimerStart(xTimerIMU, 0);
  403ade:	4b87      	ldr	r3, [pc, #540]	; (403cfc <IMUTask+0x26c>)
  403ae0:	4798      	blx	r3
  403ae2:	4602      	mov	r2, r0
  403ae4:	2300      	movs	r3, #0
  403ae6:	9300      	str	r3, [sp, #0]
  403ae8:	4620      	mov	r0, r4
  403aea:	4619      	mov	r1, r3
  403aec:	4c84      	ldr	r4, [pc, #528]	; (403d00 <IMUTask+0x270>)
  403aee:	47a0      	blx	r4
}

static status_code_t configIMU(){
	status_code_t status;
	
	if (twi_init() != TWI_SUCCESS){
  403af0:	4b84      	ldr	r3, [pc, #528]	; (403d04 <IMUTask+0x274>)
  403af2:	4798      	blx	r3
  403af4:	b118      	cbz	r0, 403afe <IMUTask+0x6e>
		printf_mux("TWI init Error!");
  403af6:	4884      	ldr	r0, [pc, #528]	; (403d08 <IMUTask+0x278>)
  403af8:	4b84      	ldr	r3, [pc, #528]	; (403d0c <IMUTask+0x27c>)
  403afa:	4798      	blx	r3
  403afc:	e159      	b.n	403db2 <IMUTask+0x322>

static status_code_t adxl_init(ADXL_Addr_Dev ADXL_Dev){
	status_code_t result;
	
	//result = adxl_write(ADXL_Dev, 0x0B, ADXL_DataFormat, xSem);	//16g, 13-bit mode
	result = adxl_write(ADXL_Dev, 0x08, ADXL_DataFormat);	//2g, 10-bit mode
  403afe:	2053      	movs	r0, #83	; 0x53
  403b00:	2108      	movs	r1, #8
  403b02:	2231      	movs	r2, #49	; 0x31
  403b04:	4b82      	ldr	r3, [pc, #520]	; (403d10 <IMUTask+0x280>)
  403b06:	4798      	blx	r3
	if (result != STATUS_OK) return result;
  403b08:	b958      	cbnz	r0, 403b22 <IMUTask+0x92>
	
	result = adxl_write(ADXL_Dev, 0x09, ADXL_BWRate);		//Sample rate = 50Hz = 20ms LPF = 25Hz
  403b0a:	2053      	movs	r0, #83	; 0x53
  403b0c:	2109      	movs	r1, #9
  403b0e:	222c      	movs	r2, #44	; 0x2c
  403b10:	4b7f      	ldr	r3, [pc, #508]	; (403d10 <IMUTask+0x280>)
  403b12:	4798      	blx	r3
	if (result != STATUS_OK) return result;
  403b14:	b928      	cbnz	r0, 403b22 <IMUTask+0x92>
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_PowerCtl);	//Start Measurement
  403b16:	2053      	movs	r0, #83	; 0x53
  403b18:	2108      	movs	r1, #8
  403b1a:	222d      	movs	r2, #45	; 0x2d
  403b1c:	4b7c      	ldr	r3, [pc, #496]	; (403d10 <IMUTask+0x280>)
  403b1e:	4798      	blx	r3
		printf_mux("TWI init Error!");
		return -1;
	}
	
	status = adxl_init(ADXL_Low);
	if (status != STATUS_OK){
  403b20:	b118      	cbz	r0, 403b2a <IMUTask+0x9a>
		printf_mux("ADXL init Error!");
  403b22:	487c      	ldr	r0, [pc, #496]	; (403d14 <IMUTask+0x284>)
  403b24:	4b79      	ldr	r3, [pc, #484]	; (403d0c <IMUTask+0x27c>)
  403b26:	4798      	blx	r3
  403b28:	e143      	b.n	403db2 <IMUTask+0x322>
}

static status_code_t itg_init(ITG_Addr_Dev ITG_Dev){
	status_code_t result;
	
	result = itg_write(ITG_Dev, 0x1B, ITG_DLPF_FS);		//2000/s - Sample Rate: 1KHz - LPF: 42Hz
  403b2a:	2068      	movs	r0, #104	; 0x68
  403b2c:	211b      	movs	r1, #27
  403b2e:	2216      	movs	r2, #22
  403b30:	4b79      	ldr	r3, [pc, #484]	; (403d18 <IMUTask+0x288>)
  403b32:	4798      	blx	r3
	if (result != STATUS_OK) return result;
  403b34:	b958      	cbnz	r0, 403b4e <IMUTask+0xbe>
	
	result = itg_write(ITG_Dev, 0, ITG_SMPLRT_Div);		//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  403b36:	2068      	movs	r0, #104	; 0x68
  403b38:	2100      	movs	r1, #0
  403b3a:	2215      	movs	r2, #21
  403b3c:	4b76      	ldr	r3, [pc, #472]	; (403d18 <IMUTask+0x288>)
  403b3e:	4798      	blx	r3
	if (result != STATUS_OK) return result;
  403b40:	b928      	cbnz	r0, 403b4e <IMUTask+0xbe>
	
	result = itg_write(ITG_Dev, 0x00, ITG_PWR_Mgm);		//Clock Source: Internal Oscillator
  403b42:	2068      	movs	r0, #104	; 0x68
  403b44:	2100      	movs	r1, #0
  403b46:	223e      	movs	r2, #62	; 0x3e
  403b48:	4b73      	ldr	r3, [pc, #460]	; (403d18 <IMUTask+0x288>)
  403b4a:	4798      	blx	r3
		printf_mux("ADXL init Error!");
		return status;
	}
	
	status = itg_init(ITG_Low);
	if (status != STATUS_OK){
  403b4c:	b118      	cbz	r0, 403b56 <IMUTask+0xc6>
		printf_mux("ITG init Error!");
  403b4e:	4873      	ldr	r0, [pc, #460]	; (403d1c <IMUTask+0x28c>)
  403b50:	4b6e      	ldr	r3, [pc, #440]	; (403d0c <IMUTask+0x27c>)
  403b52:	4798      	blx	r3
  403b54:	e12d      	b.n	403db2 <IMUTask+0x322>
			acel[i] = CONST_ADXL * ((float) adxl);
		} else {
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
			acel[i] = -(CONST_ADXL * ((float) adxl) );
		}
		acel[i] += offsetAcel[i];	//Apply Offset
  403b56:	f8df a1ec 	ldr.w	sl, [pc, #492]	; 403d44 <IMUTask+0x2b4>
	float acel[3];
	float gyro[3];
	uint8_t i = 0;
	
	for (;;){
		xSemaphoreTake(xSemIMUTimer, portMAX_DELAY);
  403b5a:	4b60      	ldr	r3, [pc, #384]	; (403cdc <IMUTask+0x24c>)
  403b5c:	6818      	ldr	r0, [r3, #0]
  403b5e:	2100      	movs	r1, #0
  403b60:	f04f 32ff 	mov.w	r2, #4294967295
  403b64:	460b      	mov	r3, r1
  403b66:	4c60      	ldr	r4, [pc, #384]	; (403ce8 <IMUTask+0x258>)
  403b68:	47a0      	blx	r4
		
		memset(acel, 0, sizeof(acel));
  403b6a:	2400      	movs	r4, #0
  403b6c:	940f      	str	r4, [sp, #60]	; 0x3c
  403b6e:	9410      	str	r4, [sp, #64]	; 0x40
  403b70:	9411      	str	r4, [sp, #68]	; 0x44
	}
}

static void getAllAcelValue(ADXL_Addr_Dev dev, float *acel){
	status_code_t result;
	memset(acel, (-16000), NUM_AXIS);
  403b72:	a80f      	add	r0, sp, #60	; 0x3c
  403b74:	496a      	ldr	r1, [pc, #424]	; (403d20 <IMUTask+0x290>)
  403b76:	2203      	movs	r2, #3
  403b78:	4b6a      	ldr	r3, [pc, #424]	; (403d24 <IMUTask+0x294>)
  403b7a:	4798      	blx	r3
	uint8_t b[6] = {0};
  403b7c:	9405      	str	r4, [sp, #20]
  403b7e:	f8ad 4018 	strh.w	r4, [sp, #24]
	
	return result;
}

static status_code_t adxl_read (ADXL_Addr_Dev adxl_addr, uint8_t *value, ADXL_Addr_Reg adxl_reg, uint8_t len){
	twi_packet_t rx = {
  403b82:	9407      	str	r4, [sp, #28]
  403b84:	940b      	str	r4, [sp, #44]	; 0x2c
  403b86:	2332      	movs	r3, #50	; 0x32
  403b88:	f88d 301c 	strb.w	r3, [sp, #28]
  403b8c:	2301      	movs	r3, #1
  403b8e:	9308      	str	r3, [sp, #32]
  403b90:	ab05      	add	r3, sp, #20
  403b92:	9309      	str	r3, [sp, #36]	; 0x24
  403b94:	2306      	movs	r3, #6
  403b96:	930a      	str	r3, [sp, #40]	; 0x28
  403b98:	2353      	movs	r3, #83	; 0x53
  403b9a:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;

	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  403b9e:	4b62      	ldr	r3, [pc, #392]	; (403d28 <IMUTask+0x298>)
  403ba0:	6818      	ldr	r0, [r3, #0]
  403ba2:	a907      	add	r1, sp, #28
  403ba4:	f04f 32ff 	mov.w	r2, #4294967295
  403ba8:	4623      	mov	r3, r4
  403baa:	4c60      	ldr	r4, [pc, #384]	; (403d2c <IMUTask+0x29c>)
  403bac:	47a0      	blx	r4
	
	//Read all axis address:
	result = adxl_read(dev, b, ADXL_DataX0, sizeof(b));
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  403bae:	2800      	cmp	r0, #0
  403bb0:	f040 8109 	bne.w	403dc6 <IMUTask+0x336>
  403bb4:	4f5e      	ldr	r7, [pc, #376]	; (403d30 <IMUTask+0x2a0>)
  403bb6:	ad0e      	add	r5, sp, #56	; 0x38
  403bb8:	2400      	movs	r4, #0
  403bba:	ae05      	add	r6, sp, #20
		adxl = (uint16_t)( (b[(2*i)+1] << 8) | b[(2*i)] );
		if ( !(adxl & 0xFC00) ){
			acel[i] = CONST_ADXL * ((float) adxl);
		} else {
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
			acel[i] = -(CONST_ADXL * ((float) adxl) );
  403bbc:	f8df b188 	ldr.w	fp, [pc, #392]	; 403d48 <IMUTask+0x2b8>
  403bc0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 403d40 <IMUTask+0x2b0>
  403bc4:	f8df 8184 	ldr.w	r8, [pc, #388]	; 403d4c <IMUTask+0x2bc>
  403bc8:	1933      	adds	r3, r6, r4
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
		adxl = (uint16_t)( (b[(2*i)+1] << 8) | b[(2*i)] );
  403bca:	7858      	ldrb	r0, [r3, #1]
  403bcc:	5da3      	ldrb	r3, [r4, r6]
  403bce:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
		if ( !(adxl & 0xFC00) ){
  403bd2:	f410 4f7c 	tst.w	r0, #64512	; 0xfc00
  403bd6:	d109      	bne.n	403bec <IMUTask+0x15c>
			acel[i] = CONST_ADXL * ((float) adxl);
  403bd8:	47d8      	blx	fp
  403bda:	47c8      	blx	r9
  403bdc:	a33c      	add	r3, pc, #240	; (adr r3, 403cd0 <IMUTask+0x240>)
  403bde:	e9d3 2300 	ldrd	r2, r3, [r3]
  403be2:	47c0      	blx	r8
  403be4:	4b53      	ldr	r3, [pc, #332]	; (403d34 <IMUTask+0x2a4>)
  403be6:	4798      	blx	r3
  403be8:	6068      	str	r0, [r5, #4]
  403bea:	e00d      	b.n	403c08 <IMUTask+0x178>
		} else {
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
  403bec:	4240      	negs	r0, r0
			acel[i] = -(CONST_ADXL * ((float) adxl) );
  403bee:	f3c0 0009 	ubfx	r0, r0, #0, #10
  403bf2:	47d8      	blx	fp
  403bf4:	47c8      	blx	r9
  403bf6:	a336      	add	r3, pc, #216	; (adr r3, 403cd0 <IMUTask+0x240>)
  403bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
  403bfc:	47c0      	blx	r8
  403bfe:	4b4d      	ldr	r3, [pc, #308]	; (403d34 <IMUTask+0x2a4>)
  403c00:	4798      	blx	r3
  403c02:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403c06:	6068      	str	r0, [r5, #4]
		}
		acel[i] += offsetAcel[i];	//Apply Offset
  403c08:	6868      	ldr	r0, [r5, #4]
  403c0a:	f857 1f04 	ldr.w	r1, [r7, #4]!
  403c0e:	47d0      	blx	sl
  403c10:	f845 0f04 	str.w	r0, [r5, #4]!
  403c14:	3402      	adds	r4, #2
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  403c16:	2c06      	cmp	r4, #6
  403c18:	d1d6      	bne.n	403bc8 <IMUTask+0x138>
  403c1a:	e0d4      	b.n	403dc6 <IMUTask+0x336>
		xSemaphoreTake(xSemIMUTimer, portMAX_DELAY);
		
		memset(acel, 0, sizeof(acel));
		getAllAcelValue(ADXL_Low, acel);
		for (i = 0; i < NUM_AXIS; i++){
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
  403c1c:	5928      	ldr	r0, [r5, r4]
  403c1e:	2100      	movs	r1, #0
  403c20:	47b8      	blx	r7
  403c22:	5928      	ldr	r0, [r5, r4]
  403c24:	a90f      	add	r1, sp, #60	; 0x3c
  403c26:	4421      	add	r1, r4
  403c28:	2200      	movs	r2, #0
  403c2a:	2301      	movs	r3, #1
  403c2c:	47b0      	blx	r6
  403c2e:	3404      	adds	r4, #4
	for (;;){
		xSemaphoreTake(xSemIMUTimer, portMAX_DELAY);
		
		memset(acel, 0, sizeof(acel));
		getAllAcelValue(ADXL_Low, acel);
		for (i = 0; i < NUM_AXIS; i++){
  403c30:	2c0c      	cmp	r4, #12
  403c32:	d1f3      	bne.n	403c1c <IMUTask+0x18c>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));		
  403c34:	2400      	movs	r4, #0
  403c36:	940c      	str	r4, [sp, #48]	; 0x30
  403c38:	940d      	str	r4, [sp, #52]	; 0x34
  403c3a:	940e      	str	r4, [sp, #56]	; 0x38
	}
}

static void getAllGyroValue(ITG_Addr_Dev dev, float *gyro){
	status_code_t result;
	memset(gyro, (-16000), NUM_AXIS);
  403c3c:	a80c      	add	r0, sp, #48	; 0x30
  403c3e:	4938      	ldr	r1, [pc, #224]	; (403d20 <IMUTask+0x290>)
  403c40:	2203      	movs	r2, #3
  403c42:	4b38      	ldr	r3, [pc, #224]	; (403d24 <IMUTask+0x294>)
  403c44:	4798      	blx	r3
	uint8_t b[6] = {0};
  403c46:	9405      	str	r4, [sp, #20]
  403c48:	f8ad 4018 	strh.w	r4, [sp, #24]
	
	return result;
}

static status_code_t itg_read (ITG_Addr_Dev itg_addr, uint8_t *value, ITG_Addr_Reg itg_reg, uint8_t len){
	twi_packet_t rx = {
  403c4c:	9407      	str	r4, [sp, #28]
  403c4e:	940b      	str	r4, [sp, #44]	; 0x2c
  403c50:	231d      	movs	r3, #29
  403c52:	f88d 301c 	strb.w	r3, [sp, #28]
  403c56:	2301      	movs	r3, #1
  403c58:	9308      	str	r3, [sp, #32]
  403c5a:	ab05      	add	r3, sp, #20
  403c5c:	9309      	str	r3, [sp, #36]	; 0x24
  403c5e:	2306      	movs	r3, #6
  403c60:	930a      	str	r3, [sp, #40]	; 0x28
  403c62:	2368      	movs	r3, #104	; 0x68
  403c64:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
	
	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  403c68:	4b2f      	ldr	r3, [pc, #188]	; (403d28 <IMUTask+0x298>)
  403c6a:	6818      	ldr	r0, [r3, #0]
  403c6c:	a907      	add	r1, sp, #28
  403c6e:	f04f 32ff 	mov.w	r2, #4294967295
  403c72:	4623      	mov	r3, r4
  403c74:	4c2d      	ldr	r4, [pc, #180]	; (403d2c <IMUTask+0x29c>)
  403c76:	47a0      	blx	r4
	
	//Read all axis address:
	result = itg_read(dev, b, ITG_DataX1, sizeof(b));
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  403c78:	2800      	cmp	r0, #0
  403c7a:	f040 80a9 	bne.w	403dd0 <IMUTask+0x340>
  403c7e:	4f2e      	ldr	r7, [pc, #184]	; (403d38 <IMUTask+0x2a8>)
  403c80:	ad0b      	add	r5, sp, #44	; 0x2c
  403c82:	2400      	movs	r4, #0
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
		itg = (uint16_t)( (b[(2*i)] << 8) | b[(2*i)+1] );
  403c84:	ae05      	add	r6, sp, #20
		if ( !(itg & 0x8000) ){
			gyro[i] = ((float) itg) / CONST_ITG;
			} else {
			itg = ( ( (~itg) +1 ) & 0x7FFF);
			gyro[i] = -( ((float) itg) / CONST_ITG );
  403c86:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 403d48 <IMUTask+0x2b8>
  403c8a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 403d50 <IMUTask+0x2c0>
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
		itg = (uint16_t)( (b[(2*i)] << 8) | b[(2*i)+1] );
  403c8e:	5da2      	ldrb	r2, [r4, r6]
  403c90:	1933      	adds	r3, r6, r4
  403c92:	785b      	ldrb	r3, [r3, #1]
  403c94:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  403c98:	b298      	uxth	r0, r3
		if ( !(itg & 0x8000) ){
  403c9a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  403c9e:	d104      	bne.n	403caa <IMUTask+0x21a>
			gyro[i] = ((float) itg) / CONST_ITG;
  403ca0:	47c8      	blx	r9
  403ca2:	4926      	ldr	r1, [pc, #152]	; (403d3c <IMUTask+0x2ac>)
  403ca4:	47c0      	blx	r8
  403ca6:	6068      	str	r0, [r5, #4]
  403ca8:	e008      	b.n	403cbc <IMUTask+0x22c>
			} else {
			itg = ( ( (~itg) +1 ) & 0x7FFF);
  403caa:	4240      	negs	r0, r0
			gyro[i] = -( ((float) itg) / CONST_ITG );
  403cac:	f3c0 000e 	ubfx	r0, r0, #0, #15
  403cb0:	47c8      	blx	r9
  403cb2:	4922      	ldr	r1, [pc, #136]	; (403d3c <IMUTask+0x2ac>)
  403cb4:	47c0      	blx	r8
  403cb6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403cba:	6068      	str	r0, [r5, #4]
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
  403cbc:	6868      	ldr	r0, [r5, #4]
  403cbe:	f857 1f04 	ldr.w	r1, [r7, #4]!
  403cc2:	47d0      	blx	sl
  403cc4:	f845 0f04 	str.w	r0, [r5, #4]!
  403cc8:	3402      	adds	r4, #2
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  403cca:	2c06      	cmp	r4, #6
  403ccc:	d1df      	bne.n	403c8e <IMUTask+0x1fe>
  403cce:	e07f      	b.n	403dd0 <IMUTask+0x340>
  403cd0:	33333333 	.word	0x33333333
  403cd4:	400f3333 	.word	0x400f3333
  403cd8:	004027cd 	.word	0x004027cd
  403cdc:	20003e6c 	.word	0x20003e6c
  403ce0:	00402825 	.word	0x00402825
  403ce4:	004023d5 	.word	0x004023d5
  403ce8:	00402a35 	.word	0x00402a35
  403cec:	004039a9 	.word	0x004039a9
  403cf0:	0040c8c0 	.word	0x0040c8c0
  403cf4:	004036e1 	.word	0x004036e1
  403cf8:	20003ea8 	.word	0x20003ea8
  403cfc:	00402f3d 	.word	0x00402f3d
  403d00:	00403731 	.word	0x00403731
  403d04:	00403a3d 	.word	0x00403a3d
  403d08:	0040c8cc 	.word	0x0040c8cc
  403d0c:	00400401 	.word	0x00400401
  403d10:	004039c5 	.word	0x004039c5
  403d14:	0040c8dc 	.word	0x0040c8dc
  403d18:	00403a01 	.word	0x00403a01
  403d1c:	0040c8f0 	.word	0x0040c8f0
  403d20:	ffffc180 	.word	0xffffc180
  403d24:	00404e1d 	.word	0x00404e1d
  403d28:	20003e68 	.word	0x20003e68
  403d2c:	00400c45 	.word	0x00400c45
  403d30:	0040c8a4 	.word	0x0040c8a4
  403d34:	004046f5 	.word	0x004046f5
  403d38:	0040c8b0 	.word	0x0040c8b0
  403d3c:	41660000 	.word	0x41660000
  403d40:	00404229 	.word	0x00404229
  403d44:	004047a1 	.word	0x004047a1
  403d48:	00404901 	.word	0x00404901
  403d4c:	004042d1 	.word	0x004042d1
  403d50:	00404b19 	.word	0x00404b19
		}
		
		memset(gyro, 0, sizeof(gyro));		
		getAllGyroValue(ITG_Low, gyro);
		for (i = 0; i < NUM_AXIS; i++){
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
  403d54:	5928      	ldr	r0, [r5, r4]
  403d56:	2100      	movs	r1, #0
  403d58:	47b8      	blx	r7
  403d5a:	5928      	ldr	r0, [r5, r4]
  403d5c:	a90c      	add	r1, sp, #48	; 0x30
  403d5e:	4421      	add	r1, r4
  403d60:	2200      	movs	r2, #0
  403d62:	2301      	movs	r3, #1
  403d64:	47b0      	blx	r6
  403d66:	3404      	adds	r4, #4
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));		
		getAllGyroValue(ITG_Low, gyro);
		for (i = 0; i < NUM_AXIS; i++){
  403d68:	2c0c      	cmp	r4, #12
  403d6a:	d1f3      	bne.n	403d54 <IMUTask+0x2c4>
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
		}
		
		printf_mux("Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f", acel[0] , acel[1], acel[2]);
  403d6c:	4e1b      	ldr	r6, [pc, #108]	; (403ddc <IMUTask+0x34c>)
  403d6e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  403d70:	47b0      	blx	r6
  403d72:	4604      	mov	r4, r0
  403d74:	460d      	mov	r5, r1
  403d76:	9810      	ldr	r0, [sp, #64]	; 0x40
  403d78:	47b0      	blx	r6
  403d7a:	e9cd 0100 	strd	r0, r1, [sp]
  403d7e:	9811      	ldr	r0, [sp, #68]	; 0x44
  403d80:	47b0      	blx	r6
  403d82:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403d86:	4816      	ldr	r0, [pc, #88]	; (403de0 <IMUTask+0x350>)
  403d88:	4622      	mov	r2, r4
  403d8a:	462b      	mov	r3, r5
  403d8c:	4f15      	ldr	r7, [pc, #84]	; (403de4 <IMUTask+0x354>)
  403d8e:	47b8      	blx	r7
		printf_mux("Gyro:\tX = %0.3f\tY = %0.3f\tZ = %0.3f", gyro[0] , gyro[1], gyro[2]);
  403d90:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d92:	47b0      	blx	r6
  403d94:	4604      	mov	r4, r0
  403d96:	460d      	mov	r5, r1
  403d98:	980d      	ldr	r0, [sp, #52]	; 0x34
  403d9a:	47b0      	blx	r6
  403d9c:	e9cd 0100 	strd	r0, r1, [sp]
  403da0:	980e      	ldr	r0, [sp, #56]	; 0x38
  403da2:	47b0      	blx	r6
  403da4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403da8:	480f      	ldr	r0, [pc, #60]	; (403de8 <IMUTask+0x358>)
  403daa:	4622      	mov	r2, r4
  403dac:	462b      	mov	r3, r5
  403dae:	47b8      	blx	r7
	}
  403db0:	e6d3      	b.n	403b5a <IMUTask+0xca>
	xTimerIMU = xTimerCreate("TimerIMU", TWI_TASK_DELAY , pdTRUE, NULL, vTimerIMU);
	xTimerStart(xTimerIMU, 0);
	
	status = configIMU();
	if (status != STATUS_OK){
		printf_mux("Error IMU!");
  403db2:	480e      	ldr	r0, [pc, #56]	; (403dec <IMUTask+0x35c>)
  403db4:	4b0b      	ldr	r3, [pc, #44]	; (403de4 <IMUTask+0x354>)
  403db6:	4798      	blx	r3
		LED_On(LED2_GPIO);
  403db8:	2019      	movs	r0, #25
  403dba:	4b0d      	ldr	r3, [pc, #52]	; (403df0 <IMUTask+0x360>)
  403dbc:	4798      	blx	r3
		vTaskDelete(NULL);
  403dbe:	2000      	movs	r0, #0
  403dc0:	4b0c      	ldr	r3, [pc, #48]	; (403df4 <IMUTask+0x364>)
  403dc2:	4798      	blx	r3
  403dc4:	e6c7      	b.n	403b56 <IMUTask+0xc6>
	
	//Read all axis address:
	result = adxl_read(dev, b, ADXL_DataX0, sizeof(b));
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  403dc6:	2400      	movs	r4, #0
		xSemaphoreTake(xSemIMUTimer, portMAX_DELAY);
		
		memset(acel, 0, sizeof(acel));
		getAllAcelValue(ADXL_Low, acel);
		for (i = 0; i < NUM_AXIS; i++){
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
  403dc8:	4d0b      	ldr	r5, [pc, #44]	; (403df8 <IMUTask+0x368>)
  403dca:	4f0c      	ldr	r7, [pc, #48]	; (403dfc <IMUTask+0x36c>)
  403dcc:	4e0c      	ldr	r6, [pc, #48]	; (403e00 <IMUTask+0x370>)
  403dce:	e725      	b.n	403c1c <IMUTask+0x18c>
	
	//Read all axis address:
	result = itg_read(dev, b, ITG_DataX1, sizeof(b));
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  403dd0:	2400      	movs	r4, #0
		}
		
		memset(gyro, 0, sizeof(gyro));		
		getAllGyroValue(ITG_Low, gyro);
		for (i = 0; i < NUM_AXIS; i++){
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
  403dd2:	4d0c      	ldr	r5, [pc, #48]	; (403e04 <IMUTask+0x374>)
  403dd4:	4f09      	ldr	r7, [pc, #36]	; (403dfc <IMUTask+0x36c>)
  403dd6:	4e0a      	ldr	r6, [pc, #40]	; (403e00 <IMUTask+0x370>)
  403dd8:	e7bc      	b.n	403d54 <IMUTask+0x2c4>
  403dda:	bf00      	nop
  403ddc:	00404229 	.word	0x00404229
  403de0:	0040c900 	.word	0x0040c900
  403de4:	00400401 	.word	0x00400401
  403de8:	0040c924 	.word	0x0040c924
  403dec:	0040c948 	.word	0x0040c948
  403df0:	004012a5 	.word	0x004012a5
  403df4:	00402e3d 	.word	0x00402e3d
  403df8:	20003e3c 	.word	0x20003e3c
  403dfc:	00402751 	.word	0x00402751
  403e00:	00402825 	.word	0x00402825
  403e04:	20003e30 	.word	0x20003e30

00403e08 <task_led0>:
		vTaskDelay(DELAY_5S);
	}
}

static void task_led0(void *pvParameters)
{
  403e08:	b508      	push	{r3, lr}
	UNUSED(pvParameters);
	for (;;) {
		LED_Toggle(LED0_GPIO);
  403e0a:	2617      	movs	r6, #23
  403e0c:	4d03      	ldr	r5, [pc, #12]	; (403e1c <task_led0+0x14>)
		vTaskDelay(DELAY_500MS);
  403e0e:	4c04      	ldr	r4, [pc, #16]	; (403e20 <task_led0+0x18>)

static void task_led0(void *pvParameters)
{
	UNUSED(pvParameters);
	for (;;) {
		LED_Toggle(LED0_GPIO);
  403e10:	4630      	mov	r0, r6
  403e12:	47a8      	blx	r5
		vTaskDelay(DELAY_500MS);
  403e14:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  403e18:	47a0      	blx	r4
  403e1a:	e7f9      	b.n	403e10 <task_led0+0x8>
  403e1c:	00401a95 	.word	0x00401a95
  403e20:	00403195 	.word	0x00403195

00403e24 <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  403e24:	b508      	push	{r3, lr}
  403e26:	4603      	mov	r3, r0
  403e28:	460a      	mov	r2, r1
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  403e2a:	4804      	ldr	r0, [pc, #16]	; (403e3c <vApplicationStackOverflowHook+0x18>)
  403e2c:	4619      	mov	r1, r3
  403e2e:	4b04      	ldr	r3, [pc, #16]	; (403e40 <vApplicationStackOverflowHook+0x1c>)
  403e30:	4798      	blx	r3
	/* If the parameters have been corrupted then inspect pxCurrentTCB to
	 * identify which task has overflowed its stack.
	 */
	for (;;) {
		LED_On(LED2_GPIO);
  403e32:	2519      	movs	r5, #25
  403e34:	4c03      	ldr	r4, [pc, #12]	; (403e44 <vApplicationStackOverflowHook+0x20>)
  403e36:	4628      	mov	r0, r5
  403e38:	47a0      	blx	r4
  403e3a:	e7fc      	b.n	403e36 <vApplicationStackOverflowHook+0x12>
  403e3c:	0040c954 	.word	0x0040c954
  403e40:	00404ca1 	.word	0x00404ca1
  403e44:	004012a5 	.word	0x004012a5

00403e48 <vApplicationIdleHook>:

/**
 * \brief This function is called by FreeRTOS idle task
 */
extern void vApplicationIdleHook(void)
{
  403e48:	4770      	bx	lr
  403e4a:	bf00      	nop

00403e4c <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  403e4c:	4770      	bx	lr
  403e4e:	bf00      	nop

00403e50 <vApplicationMallocFailedHook>:
}

void vApplicationMallocFailedHook(void)
{
  403e50:	b508      	push	{r3, lr}
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
  403e52:	4b01      	ldr	r3, [pc, #4]	; (403e58 <vApplicationMallocFailedHook+0x8>)
  403e54:	4798      	blx	r3
  403e56:	e7fe      	b.n	403e56 <vApplicationMallocFailedHook+0x6>
  403e58:	004023d5 	.word	0x004023d5

00403e5c <main>:
		vTaskDelay(DELAY_500MS);
	}
}

int main (void)
{
  403e5c:	b510      	push	{r4, lr}
  403e5e:	b084      	sub	sp, #16
	/* Initialize Board and Clock */
	sysclk_init();
  403e60:	4b2c      	ldr	r3, [pc, #176]	; (403f14 <main+0xb8>)
  403e62:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  403e64:	4a2c      	ldr	r2, [pc, #176]	; (403f18 <main+0xbc>)
  403e66:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  403e68:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
  403e6c:	041b      	lsls	r3, r3, #16
  403e6e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                 |
  403e70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  403e74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  403e78:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriorityGrouping(0);
	board_init();
  403e7a:	4b28      	ldr	r3, [pc, #160]	; (403f1c <main+0xc0>)
  403e7c:	4798      	blx	r3

	/* Initialize the console uart */
	configure_console();
  403e7e:	4b28      	ldr	r3, [pc, #160]	; (403f20 <main+0xc4>)
  403e80:	4798      	blx	r3
	printf("Console OK!\n");
  403e82:	4828      	ldr	r0, [pc, #160]	; (403f24 <main+0xc8>)
  403e84:	4b28      	ldr	r3, [pc, #160]	; (403f28 <main+0xcc>)
  403e86:	4798      	blx	r3
	
	config_lcd();
  403e88:	4b28      	ldr	r3, [pc, #160]	; (403f2c <main+0xd0>)
  403e8a:	4798      	blx	r3
		printf("Failed to create Monitor task\r\n");
		LED_On(LED2_GPIO);
	}
#endif
	
	if (xTaskCreate(task_led0, "Led0", TASK_LED_STACK_SIZE, NULL,
  403e8c:	2301      	movs	r3, #1
  403e8e:	9300      	str	r3, [sp, #0]
  403e90:	2300      	movs	r3, #0
  403e92:	9301      	str	r3, [sp, #4]
  403e94:	9302      	str	r3, [sp, #8]
  403e96:	9303      	str	r3, [sp, #12]
  403e98:	4825      	ldr	r0, [pc, #148]	; (403f30 <main+0xd4>)
  403e9a:	4926      	ldr	r1, [pc, #152]	; (403f34 <main+0xd8>)
  403e9c:	2246      	movs	r2, #70	; 0x46
  403e9e:	4c26      	ldr	r4, [pc, #152]	; (403f38 <main+0xdc>)
  403ea0:	47a0      	blx	r4
  403ea2:	2801      	cmp	r0, #1
  403ea4:	d005      	beq.n	403eb2 <main+0x56>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  403ea6:	4825      	ldr	r0, [pc, #148]	; (403f3c <main+0xe0>)
  403ea8:	4b1f      	ldr	r3, [pc, #124]	; (403f28 <main+0xcc>)
  403eaa:	4798      	blx	r3
		LED_On(LED2_GPIO);
  403eac:	2019      	movs	r0, #25
  403eae:	4b24      	ldr	r3, [pc, #144]	; (403f40 <main+0xe4>)
  403eb0:	4798      	blx	r3
	}
	
	if (xTaskCreate(IMUTask, "IMU_T", TASK_IMU_STACK_SIZE, NULL,
  403eb2:	2303      	movs	r3, #3
  403eb4:	9300      	str	r3, [sp, #0]
  403eb6:	2300      	movs	r3, #0
  403eb8:	9301      	str	r3, [sp, #4]
  403eba:	9302      	str	r3, [sp, #8]
  403ebc:	9303      	str	r3, [sp, #12]
  403ebe:	4821      	ldr	r0, [pc, #132]	; (403f44 <main+0xe8>)
  403ec0:	4921      	ldr	r1, [pc, #132]	; (403f48 <main+0xec>)
  403ec2:	f44f 6280 	mov.w	r2, #1024	; 0x400
  403ec6:	4c1c      	ldr	r4, [pc, #112]	; (403f38 <main+0xdc>)
  403ec8:	47a0      	blx	r4
  403eca:	2801      	cmp	r0, #1
  403ecc:	d005      	beq.n	403eda <main+0x7e>
	TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test IMUTask\r\n");
  403ece:	481f      	ldr	r0, [pc, #124]	; (403f4c <main+0xf0>)
  403ed0:	4b15      	ldr	r3, [pc, #84]	; (403f28 <main+0xcc>)
  403ed2:	4798      	blx	r3
		LED_On(LED2_GPIO);
  403ed4:	2019      	movs	r0, #25
  403ed6:	4b1a      	ldr	r3, [pc, #104]	; (403f40 <main+0xe4>)
  403ed8:	4798      	blx	r3
	}

	if (xTaskCreate(LCDTask, "LCD_T", TASK_LCD_STACK_SIZE, NULL,
  403eda:	2302      	movs	r3, #2
  403edc:	9300      	str	r3, [sp, #0]
  403ede:	2300      	movs	r3, #0
  403ee0:	9301      	str	r3, [sp, #4]
  403ee2:	9302      	str	r3, [sp, #8]
  403ee4:	9303      	str	r3, [sp, #12]
  403ee6:	481a      	ldr	r0, [pc, #104]	; (403f50 <main+0xf4>)
  403ee8:	491a      	ldr	r1, [pc, #104]	; (403f54 <main+0xf8>)
  403eea:	f44f 7200 	mov.w	r2, #512	; 0x200
  403eee:	4c12      	ldr	r4, [pc, #72]	; (403f38 <main+0xdc>)
  403ef0:	47a0      	blx	r4
  403ef2:	2801      	cmp	r0, #1
  403ef4:	d005      	beq.n	403f02 <main+0xa6>
	TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test LCDTask\r\n");
  403ef6:	4818      	ldr	r0, [pc, #96]	; (403f58 <main+0xfc>)
  403ef8:	4b0b      	ldr	r3, [pc, #44]	; (403f28 <main+0xcc>)
  403efa:	4798      	blx	r3
		LED_On(LED2_GPIO);
  403efc:	2019      	movs	r0, #25
  403efe:	4b10      	ldr	r3, [pc, #64]	; (403f40 <main+0xe4>)
  403f00:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  403f02:	4b16      	ldr	r3, [pc, #88]	; (403f5c <main+0x100>)
  403f04:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	LED_On(LED2_GPIO);
  403f06:	2019      	movs	r0, #25
  403f08:	4b0d      	ldr	r3, [pc, #52]	; (403f40 <main+0xe4>)
  403f0a:	4798      	blx	r3
	return 0;
}
  403f0c:	2000      	movs	r0, #0
  403f0e:	b004      	add	sp, #16
  403f10:	bd10      	pop	{r4, pc}
  403f12:	bf00      	nop
  403f14:	004004f9 	.word	0x004004f9
  403f18:	e000ed00 	.word	0xe000ed00
  403f1c:	004011b9 	.word	0x004011b9
  403f20:	0040045d 	.word	0x0040045d
  403f24:	0040c96c 	.word	0x0040c96c
  403f28:	00404ca1 	.word	0x00404ca1
  403f2c:	00400125 	.word	0x00400125
  403f30:	00403e09 	.word	0x00403e09
  403f34:	0040c97c 	.word	0x0040c97c
  403f38:	00402c35 	.word	0x00402c35
  403f3c:	0040c984 	.word	0x0040c984
  403f40:	004012a5 	.word	0x004012a5
  403f44:	00403a91 	.word	0x00403a91
  403f48:	0040c9a8 	.word	0x0040c9a8
  403f4c:	0040c9b0 	.word	0x0040c9b0
  403f50:	004001b5 	.word	0x004001b5
  403f54:	0040c9d0 	.word	0x0040c9d0
  403f58:	0040c9d8 	.word	0x0040c9d8
  403f5c:	00402ec5 	.word	0x00402ec5

00403f60 <__aeabi_drsub>:
  403f60:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403f64:	e002      	b.n	403f6c <__adddf3>
  403f66:	bf00      	nop

00403f68 <__aeabi_dsub>:
  403f68:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403f6c <__adddf3>:
  403f6c:	b530      	push	{r4, r5, lr}
  403f6e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403f72:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403f76:	ea94 0f05 	teq	r4, r5
  403f7a:	bf08      	it	eq
  403f7c:	ea90 0f02 	teqeq	r0, r2
  403f80:	bf1f      	itttt	ne
  403f82:	ea54 0c00 	orrsne.w	ip, r4, r0
  403f86:	ea55 0c02 	orrsne.w	ip, r5, r2
  403f8a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403f8e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403f92:	f000 80e2 	beq.w	40415a <__adddf3+0x1ee>
  403f96:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403f9a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403f9e:	bfb8      	it	lt
  403fa0:	426d      	neglt	r5, r5
  403fa2:	dd0c      	ble.n	403fbe <__adddf3+0x52>
  403fa4:	442c      	add	r4, r5
  403fa6:	ea80 0202 	eor.w	r2, r0, r2
  403faa:	ea81 0303 	eor.w	r3, r1, r3
  403fae:	ea82 0000 	eor.w	r0, r2, r0
  403fb2:	ea83 0101 	eor.w	r1, r3, r1
  403fb6:	ea80 0202 	eor.w	r2, r0, r2
  403fba:	ea81 0303 	eor.w	r3, r1, r3
  403fbe:	2d36      	cmp	r5, #54	; 0x36
  403fc0:	bf88      	it	hi
  403fc2:	bd30      	pophi	{r4, r5, pc}
  403fc4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403fc8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403fcc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403fd0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403fd4:	d002      	beq.n	403fdc <__adddf3+0x70>
  403fd6:	4240      	negs	r0, r0
  403fd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403fdc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403fe0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403fe4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403fe8:	d002      	beq.n	403ff0 <__adddf3+0x84>
  403fea:	4252      	negs	r2, r2
  403fec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403ff0:	ea94 0f05 	teq	r4, r5
  403ff4:	f000 80a7 	beq.w	404146 <__adddf3+0x1da>
  403ff8:	f1a4 0401 	sub.w	r4, r4, #1
  403ffc:	f1d5 0e20 	rsbs	lr, r5, #32
  404000:	db0d      	blt.n	40401e <__adddf3+0xb2>
  404002:	fa02 fc0e 	lsl.w	ip, r2, lr
  404006:	fa22 f205 	lsr.w	r2, r2, r5
  40400a:	1880      	adds	r0, r0, r2
  40400c:	f141 0100 	adc.w	r1, r1, #0
  404010:	fa03 f20e 	lsl.w	r2, r3, lr
  404014:	1880      	adds	r0, r0, r2
  404016:	fa43 f305 	asr.w	r3, r3, r5
  40401a:	4159      	adcs	r1, r3
  40401c:	e00e      	b.n	40403c <__adddf3+0xd0>
  40401e:	f1a5 0520 	sub.w	r5, r5, #32
  404022:	f10e 0e20 	add.w	lr, lr, #32
  404026:	2a01      	cmp	r2, #1
  404028:	fa03 fc0e 	lsl.w	ip, r3, lr
  40402c:	bf28      	it	cs
  40402e:	f04c 0c02 	orrcs.w	ip, ip, #2
  404032:	fa43 f305 	asr.w	r3, r3, r5
  404036:	18c0      	adds	r0, r0, r3
  404038:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40403c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404040:	d507      	bpl.n	404052 <__adddf3+0xe6>
  404042:	f04f 0e00 	mov.w	lr, #0
  404046:	f1dc 0c00 	rsbs	ip, ip, #0
  40404a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40404e:	eb6e 0101 	sbc.w	r1, lr, r1
  404052:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  404056:	d31b      	bcc.n	404090 <__adddf3+0x124>
  404058:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40405c:	d30c      	bcc.n	404078 <__adddf3+0x10c>
  40405e:	0849      	lsrs	r1, r1, #1
  404060:	ea5f 0030 	movs.w	r0, r0, rrx
  404064:	ea4f 0c3c 	mov.w	ip, ip, rrx
  404068:	f104 0401 	add.w	r4, r4, #1
  40406c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  404070:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  404074:	f080 809a 	bcs.w	4041ac <__adddf3+0x240>
  404078:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40407c:	bf08      	it	eq
  40407e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404082:	f150 0000 	adcs.w	r0, r0, #0
  404086:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40408a:	ea41 0105 	orr.w	r1, r1, r5
  40408e:	bd30      	pop	{r4, r5, pc}
  404090:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  404094:	4140      	adcs	r0, r0
  404096:	eb41 0101 	adc.w	r1, r1, r1
  40409a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40409e:	f1a4 0401 	sub.w	r4, r4, #1
  4040a2:	d1e9      	bne.n	404078 <__adddf3+0x10c>
  4040a4:	f091 0f00 	teq	r1, #0
  4040a8:	bf04      	itt	eq
  4040aa:	4601      	moveq	r1, r0
  4040ac:	2000      	moveq	r0, #0
  4040ae:	fab1 f381 	clz	r3, r1
  4040b2:	bf08      	it	eq
  4040b4:	3320      	addeq	r3, #32
  4040b6:	f1a3 030b 	sub.w	r3, r3, #11
  4040ba:	f1b3 0220 	subs.w	r2, r3, #32
  4040be:	da0c      	bge.n	4040da <__adddf3+0x16e>
  4040c0:	320c      	adds	r2, #12
  4040c2:	dd08      	ble.n	4040d6 <__adddf3+0x16a>
  4040c4:	f102 0c14 	add.w	ip, r2, #20
  4040c8:	f1c2 020c 	rsb	r2, r2, #12
  4040cc:	fa01 f00c 	lsl.w	r0, r1, ip
  4040d0:	fa21 f102 	lsr.w	r1, r1, r2
  4040d4:	e00c      	b.n	4040f0 <__adddf3+0x184>
  4040d6:	f102 0214 	add.w	r2, r2, #20
  4040da:	bfd8      	it	le
  4040dc:	f1c2 0c20 	rsble	ip, r2, #32
  4040e0:	fa01 f102 	lsl.w	r1, r1, r2
  4040e4:	fa20 fc0c 	lsr.w	ip, r0, ip
  4040e8:	bfdc      	itt	le
  4040ea:	ea41 010c 	orrle.w	r1, r1, ip
  4040ee:	4090      	lslle	r0, r2
  4040f0:	1ae4      	subs	r4, r4, r3
  4040f2:	bfa2      	ittt	ge
  4040f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4040f8:	4329      	orrge	r1, r5
  4040fa:	bd30      	popge	{r4, r5, pc}
  4040fc:	ea6f 0404 	mvn.w	r4, r4
  404100:	3c1f      	subs	r4, #31
  404102:	da1c      	bge.n	40413e <__adddf3+0x1d2>
  404104:	340c      	adds	r4, #12
  404106:	dc0e      	bgt.n	404126 <__adddf3+0x1ba>
  404108:	f104 0414 	add.w	r4, r4, #20
  40410c:	f1c4 0220 	rsb	r2, r4, #32
  404110:	fa20 f004 	lsr.w	r0, r0, r4
  404114:	fa01 f302 	lsl.w	r3, r1, r2
  404118:	ea40 0003 	orr.w	r0, r0, r3
  40411c:	fa21 f304 	lsr.w	r3, r1, r4
  404120:	ea45 0103 	orr.w	r1, r5, r3
  404124:	bd30      	pop	{r4, r5, pc}
  404126:	f1c4 040c 	rsb	r4, r4, #12
  40412a:	f1c4 0220 	rsb	r2, r4, #32
  40412e:	fa20 f002 	lsr.w	r0, r0, r2
  404132:	fa01 f304 	lsl.w	r3, r1, r4
  404136:	ea40 0003 	orr.w	r0, r0, r3
  40413a:	4629      	mov	r1, r5
  40413c:	bd30      	pop	{r4, r5, pc}
  40413e:	fa21 f004 	lsr.w	r0, r1, r4
  404142:	4629      	mov	r1, r5
  404144:	bd30      	pop	{r4, r5, pc}
  404146:	f094 0f00 	teq	r4, #0
  40414a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40414e:	bf06      	itte	eq
  404150:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  404154:	3401      	addeq	r4, #1
  404156:	3d01      	subne	r5, #1
  404158:	e74e      	b.n	403ff8 <__adddf3+0x8c>
  40415a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40415e:	bf18      	it	ne
  404160:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404164:	d029      	beq.n	4041ba <__adddf3+0x24e>
  404166:	ea94 0f05 	teq	r4, r5
  40416a:	bf08      	it	eq
  40416c:	ea90 0f02 	teqeq	r0, r2
  404170:	d005      	beq.n	40417e <__adddf3+0x212>
  404172:	ea54 0c00 	orrs.w	ip, r4, r0
  404176:	bf04      	itt	eq
  404178:	4619      	moveq	r1, r3
  40417a:	4610      	moveq	r0, r2
  40417c:	bd30      	pop	{r4, r5, pc}
  40417e:	ea91 0f03 	teq	r1, r3
  404182:	bf1e      	ittt	ne
  404184:	2100      	movne	r1, #0
  404186:	2000      	movne	r0, #0
  404188:	bd30      	popne	{r4, r5, pc}
  40418a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40418e:	d105      	bne.n	40419c <__adddf3+0x230>
  404190:	0040      	lsls	r0, r0, #1
  404192:	4149      	adcs	r1, r1
  404194:	bf28      	it	cs
  404196:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40419a:	bd30      	pop	{r4, r5, pc}
  40419c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4041a0:	bf3c      	itt	cc
  4041a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4041a6:	bd30      	popcc	{r4, r5, pc}
  4041a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4041ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4041b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4041b4:	f04f 0000 	mov.w	r0, #0
  4041b8:	bd30      	pop	{r4, r5, pc}
  4041ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4041be:	bf1a      	itte	ne
  4041c0:	4619      	movne	r1, r3
  4041c2:	4610      	movne	r0, r2
  4041c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4041c8:	bf1c      	itt	ne
  4041ca:	460b      	movne	r3, r1
  4041cc:	4602      	movne	r2, r0
  4041ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4041d2:	bf06      	itte	eq
  4041d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4041d8:	ea91 0f03 	teqeq	r1, r3
  4041dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4041e0:	bd30      	pop	{r4, r5, pc}
  4041e2:	bf00      	nop

004041e4 <__aeabi_ui2d>:
  4041e4:	f090 0f00 	teq	r0, #0
  4041e8:	bf04      	itt	eq
  4041ea:	2100      	moveq	r1, #0
  4041ec:	4770      	bxeq	lr
  4041ee:	b530      	push	{r4, r5, lr}
  4041f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4041f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4041f8:	f04f 0500 	mov.w	r5, #0
  4041fc:	f04f 0100 	mov.w	r1, #0
  404200:	e750      	b.n	4040a4 <__adddf3+0x138>
  404202:	bf00      	nop

00404204 <__aeabi_i2d>:
  404204:	f090 0f00 	teq	r0, #0
  404208:	bf04      	itt	eq
  40420a:	2100      	moveq	r1, #0
  40420c:	4770      	bxeq	lr
  40420e:	b530      	push	{r4, r5, lr}
  404210:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404214:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404218:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40421c:	bf48      	it	mi
  40421e:	4240      	negmi	r0, r0
  404220:	f04f 0100 	mov.w	r1, #0
  404224:	e73e      	b.n	4040a4 <__adddf3+0x138>
  404226:	bf00      	nop

00404228 <__aeabi_f2d>:
  404228:	0042      	lsls	r2, r0, #1
  40422a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40422e:	ea4f 0131 	mov.w	r1, r1, rrx
  404232:	ea4f 7002 	mov.w	r0, r2, lsl #28
  404236:	bf1f      	itttt	ne
  404238:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40423c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404240:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  404244:	4770      	bxne	lr
  404246:	f092 0f00 	teq	r2, #0
  40424a:	bf14      	ite	ne
  40424c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404250:	4770      	bxeq	lr
  404252:	b530      	push	{r4, r5, lr}
  404254:	f44f 7460 	mov.w	r4, #896	; 0x380
  404258:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40425c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404260:	e720      	b.n	4040a4 <__adddf3+0x138>
  404262:	bf00      	nop

00404264 <__aeabi_ul2d>:
  404264:	ea50 0201 	orrs.w	r2, r0, r1
  404268:	bf08      	it	eq
  40426a:	4770      	bxeq	lr
  40426c:	b530      	push	{r4, r5, lr}
  40426e:	f04f 0500 	mov.w	r5, #0
  404272:	e00a      	b.n	40428a <__aeabi_l2d+0x16>

00404274 <__aeabi_l2d>:
  404274:	ea50 0201 	orrs.w	r2, r0, r1
  404278:	bf08      	it	eq
  40427a:	4770      	bxeq	lr
  40427c:	b530      	push	{r4, r5, lr}
  40427e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  404282:	d502      	bpl.n	40428a <__aeabi_l2d+0x16>
  404284:	4240      	negs	r0, r0
  404286:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40428a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40428e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404292:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  404296:	f43f aedc 	beq.w	404052 <__adddf3+0xe6>
  40429a:	f04f 0203 	mov.w	r2, #3
  40429e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4042a2:	bf18      	it	ne
  4042a4:	3203      	addne	r2, #3
  4042a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4042aa:	bf18      	it	ne
  4042ac:	3203      	addne	r2, #3
  4042ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4042b2:	f1c2 0320 	rsb	r3, r2, #32
  4042b6:	fa00 fc03 	lsl.w	ip, r0, r3
  4042ba:	fa20 f002 	lsr.w	r0, r0, r2
  4042be:	fa01 fe03 	lsl.w	lr, r1, r3
  4042c2:	ea40 000e 	orr.w	r0, r0, lr
  4042c6:	fa21 f102 	lsr.w	r1, r1, r2
  4042ca:	4414      	add	r4, r2
  4042cc:	e6c1      	b.n	404052 <__adddf3+0xe6>
  4042ce:	bf00      	nop

004042d0 <__aeabi_dmul>:
  4042d0:	b570      	push	{r4, r5, r6, lr}
  4042d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4042d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4042da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4042de:	bf1d      	ittte	ne
  4042e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4042e4:	ea94 0f0c 	teqne	r4, ip
  4042e8:	ea95 0f0c 	teqne	r5, ip
  4042ec:	f000 f8de 	bleq	4044ac <__aeabi_dmul+0x1dc>
  4042f0:	442c      	add	r4, r5
  4042f2:	ea81 0603 	eor.w	r6, r1, r3
  4042f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4042fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4042fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  404302:	bf18      	it	ne
  404304:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404308:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40430c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404310:	d038      	beq.n	404384 <__aeabi_dmul+0xb4>
  404312:	fba0 ce02 	umull	ip, lr, r0, r2
  404316:	f04f 0500 	mov.w	r5, #0
  40431a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40431e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404322:	fbe0 e503 	umlal	lr, r5, r0, r3
  404326:	f04f 0600 	mov.w	r6, #0
  40432a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40432e:	f09c 0f00 	teq	ip, #0
  404332:	bf18      	it	ne
  404334:	f04e 0e01 	orrne.w	lr, lr, #1
  404338:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40433c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404340:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404344:	d204      	bcs.n	404350 <__aeabi_dmul+0x80>
  404346:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40434a:	416d      	adcs	r5, r5
  40434c:	eb46 0606 	adc.w	r6, r6, r6
  404350:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404354:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404358:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40435c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404360:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404364:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404368:	bf88      	it	hi
  40436a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40436e:	d81e      	bhi.n	4043ae <__aeabi_dmul+0xde>
  404370:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404374:	bf08      	it	eq
  404376:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40437a:	f150 0000 	adcs.w	r0, r0, #0
  40437e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404382:	bd70      	pop	{r4, r5, r6, pc}
  404384:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404388:	ea46 0101 	orr.w	r1, r6, r1
  40438c:	ea40 0002 	orr.w	r0, r0, r2
  404390:	ea81 0103 	eor.w	r1, r1, r3
  404394:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  404398:	bfc2      	ittt	gt
  40439a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40439e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4043a2:	bd70      	popgt	{r4, r5, r6, pc}
  4043a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4043a8:	f04f 0e00 	mov.w	lr, #0
  4043ac:	3c01      	subs	r4, #1
  4043ae:	f300 80ab 	bgt.w	404508 <__aeabi_dmul+0x238>
  4043b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4043b6:	bfde      	ittt	le
  4043b8:	2000      	movle	r0, #0
  4043ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4043be:	bd70      	pople	{r4, r5, r6, pc}
  4043c0:	f1c4 0400 	rsb	r4, r4, #0
  4043c4:	3c20      	subs	r4, #32
  4043c6:	da35      	bge.n	404434 <__aeabi_dmul+0x164>
  4043c8:	340c      	adds	r4, #12
  4043ca:	dc1b      	bgt.n	404404 <__aeabi_dmul+0x134>
  4043cc:	f104 0414 	add.w	r4, r4, #20
  4043d0:	f1c4 0520 	rsb	r5, r4, #32
  4043d4:	fa00 f305 	lsl.w	r3, r0, r5
  4043d8:	fa20 f004 	lsr.w	r0, r0, r4
  4043dc:	fa01 f205 	lsl.w	r2, r1, r5
  4043e0:	ea40 0002 	orr.w	r0, r0, r2
  4043e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4043e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4043ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4043f0:	fa21 f604 	lsr.w	r6, r1, r4
  4043f4:	eb42 0106 	adc.w	r1, r2, r6
  4043f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4043fc:	bf08      	it	eq
  4043fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404402:	bd70      	pop	{r4, r5, r6, pc}
  404404:	f1c4 040c 	rsb	r4, r4, #12
  404408:	f1c4 0520 	rsb	r5, r4, #32
  40440c:	fa00 f304 	lsl.w	r3, r0, r4
  404410:	fa20 f005 	lsr.w	r0, r0, r5
  404414:	fa01 f204 	lsl.w	r2, r1, r4
  404418:	ea40 0002 	orr.w	r0, r0, r2
  40441c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404420:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404424:	f141 0100 	adc.w	r1, r1, #0
  404428:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40442c:	bf08      	it	eq
  40442e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404432:	bd70      	pop	{r4, r5, r6, pc}
  404434:	f1c4 0520 	rsb	r5, r4, #32
  404438:	fa00 f205 	lsl.w	r2, r0, r5
  40443c:	ea4e 0e02 	orr.w	lr, lr, r2
  404440:	fa20 f304 	lsr.w	r3, r0, r4
  404444:	fa01 f205 	lsl.w	r2, r1, r5
  404448:	ea43 0302 	orr.w	r3, r3, r2
  40444c:	fa21 f004 	lsr.w	r0, r1, r4
  404450:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404454:	fa21 f204 	lsr.w	r2, r1, r4
  404458:	ea20 0002 	bic.w	r0, r0, r2
  40445c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  404460:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404464:	bf08      	it	eq
  404466:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40446a:	bd70      	pop	{r4, r5, r6, pc}
  40446c:	f094 0f00 	teq	r4, #0
  404470:	d10f      	bne.n	404492 <__aeabi_dmul+0x1c2>
  404472:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  404476:	0040      	lsls	r0, r0, #1
  404478:	eb41 0101 	adc.w	r1, r1, r1
  40447c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404480:	bf08      	it	eq
  404482:	3c01      	subeq	r4, #1
  404484:	d0f7      	beq.n	404476 <__aeabi_dmul+0x1a6>
  404486:	ea41 0106 	orr.w	r1, r1, r6
  40448a:	f095 0f00 	teq	r5, #0
  40448e:	bf18      	it	ne
  404490:	4770      	bxne	lr
  404492:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  404496:	0052      	lsls	r2, r2, #1
  404498:	eb43 0303 	adc.w	r3, r3, r3
  40449c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4044a0:	bf08      	it	eq
  4044a2:	3d01      	subeq	r5, #1
  4044a4:	d0f7      	beq.n	404496 <__aeabi_dmul+0x1c6>
  4044a6:	ea43 0306 	orr.w	r3, r3, r6
  4044aa:	4770      	bx	lr
  4044ac:	ea94 0f0c 	teq	r4, ip
  4044b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4044b4:	bf18      	it	ne
  4044b6:	ea95 0f0c 	teqne	r5, ip
  4044ba:	d00c      	beq.n	4044d6 <__aeabi_dmul+0x206>
  4044bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4044c0:	bf18      	it	ne
  4044c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4044c6:	d1d1      	bne.n	40446c <__aeabi_dmul+0x19c>
  4044c8:	ea81 0103 	eor.w	r1, r1, r3
  4044cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4044d0:	f04f 0000 	mov.w	r0, #0
  4044d4:	bd70      	pop	{r4, r5, r6, pc}
  4044d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4044da:	bf06      	itte	eq
  4044dc:	4610      	moveq	r0, r2
  4044de:	4619      	moveq	r1, r3
  4044e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4044e4:	d019      	beq.n	40451a <__aeabi_dmul+0x24a>
  4044e6:	ea94 0f0c 	teq	r4, ip
  4044ea:	d102      	bne.n	4044f2 <__aeabi_dmul+0x222>
  4044ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4044f0:	d113      	bne.n	40451a <__aeabi_dmul+0x24a>
  4044f2:	ea95 0f0c 	teq	r5, ip
  4044f6:	d105      	bne.n	404504 <__aeabi_dmul+0x234>
  4044f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4044fc:	bf1c      	itt	ne
  4044fe:	4610      	movne	r0, r2
  404500:	4619      	movne	r1, r3
  404502:	d10a      	bne.n	40451a <__aeabi_dmul+0x24a>
  404504:	ea81 0103 	eor.w	r1, r1, r3
  404508:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40450c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404514:	f04f 0000 	mov.w	r0, #0
  404518:	bd70      	pop	{r4, r5, r6, pc}
  40451a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40451e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404522:	bd70      	pop	{r4, r5, r6, pc}

00404524 <__aeabi_ddiv>:
  404524:	b570      	push	{r4, r5, r6, lr}
  404526:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40452a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40452e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404532:	bf1d      	ittte	ne
  404534:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404538:	ea94 0f0c 	teqne	r4, ip
  40453c:	ea95 0f0c 	teqne	r5, ip
  404540:	f000 f8a7 	bleq	404692 <__aeabi_ddiv+0x16e>
  404544:	eba4 0405 	sub.w	r4, r4, r5
  404548:	ea81 0e03 	eor.w	lr, r1, r3
  40454c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404550:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404554:	f000 8088 	beq.w	404668 <__aeabi_ddiv+0x144>
  404558:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40455c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404560:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404564:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404568:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40456c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404570:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404574:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404578:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40457c:	429d      	cmp	r5, r3
  40457e:	bf08      	it	eq
  404580:	4296      	cmpeq	r6, r2
  404582:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  404586:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40458a:	d202      	bcs.n	404592 <__aeabi_ddiv+0x6e>
  40458c:	085b      	lsrs	r3, r3, #1
  40458e:	ea4f 0232 	mov.w	r2, r2, rrx
  404592:	1ab6      	subs	r6, r6, r2
  404594:	eb65 0503 	sbc.w	r5, r5, r3
  404598:	085b      	lsrs	r3, r3, #1
  40459a:	ea4f 0232 	mov.w	r2, r2, rrx
  40459e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4045a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4045a6:	ebb6 0e02 	subs.w	lr, r6, r2
  4045aa:	eb75 0e03 	sbcs.w	lr, r5, r3
  4045ae:	bf22      	ittt	cs
  4045b0:	1ab6      	subcs	r6, r6, r2
  4045b2:	4675      	movcs	r5, lr
  4045b4:	ea40 000c 	orrcs.w	r0, r0, ip
  4045b8:	085b      	lsrs	r3, r3, #1
  4045ba:	ea4f 0232 	mov.w	r2, r2, rrx
  4045be:	ebb6 0e02 	subs.w	lr, r6, r2
  4045c2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4045c6:	bf22      	ittt	cs
  4045c8:	1ab6      	subcs	r6, r6, r2
  4045ca:	4675      	movcs	r5, lr
  4045cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4045d0:	085b      	lsrs	r3, r3, #1
  4045d2:	ea4f 0232 	mov.w	r2, r2, rrx
  4045d6:	ebb6 0e02 	subs.w	lr, r6, r2
  4045da:	eb75 0e03 	sbcs.w	lr, r5, r3
  4045de:	bf22      	ittt	cs
  4045e0:	1ab6      	subcs	r6, r6, r2
  4045e2:	4675      	movcs	r5, lr
  4045e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4045e8:	085b      	lsrs	r3, r3, #1
  4045ea:	ea4f 0232 	mov.w	r2, r2, rrx
  4045ee:	ebb6 0e02 	subs.w	lr, r6, r2
  4045f2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4045f6:	bf22      	ittt	cs
  4045f8:	1ab6      	subcs	r6, r6, r2
  4045fa:	4675      	movcs	r5, lr
  4045fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404600:	ea55 0e06 	orrs.w	lr, r5, r6
  404604:	d018      	beq.n	404638 <__aeabi_ddiv+0x114>
  404606:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40460a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40460e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  404612:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  404616:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40461a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40461e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  404622:	d1c0      	bne.n	4045a6 <__aeabi_ddiv+0x82>
  404624:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404628:	d10b      	bne.n	404642 <__aeabi_ddiv+0x11e>
  40462a:	ea41 0100 	orr.w	r1, r1, r0
  40462e:	f04f 0000 	mov.w	r0, #0
  404632:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  404636:	e7b6      	b.n	4045a6 <__aeabi_ddiv+0x82>
  404638:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40463c:	bf04      	itt	eq
  40463e:	4301      	orreq	r1, r0
  404640:	2000      	moveq	r0, #0
  404642:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404646:	bf88      	it	hi
  404648:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40464c:	f63f aeaf 	bhi.w	4043ae <__aeabi_dmul+0xde>
  404650:	ebb5 0c03 	subs.w	ip, r5, r3
  404654:	bf04      	itt	eq
  404656:	ebb6 0c02 	subseq.w	ip, r6, r2
  40465a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40465e:	f150 0000 	adcs.w	r0, r0, #0
  404662:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404666:	bd70      	pop	{r4, r5, r6, pc}
  404668:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40466c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  404670:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  404674:	bfc2      	ittt	gt
  404676:	ebd4 050c 	rsbsgt	r5, r4, ip
  40467a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40467e:	bd70      	popgt	{r4, r5, r6, pc}
  404680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404684:	f04f 0e00 	mov.w	lr, #0
  404688:	3c01      	subs	r4, #1
  40468a:	e690      	b.n	4043ae <__aeabi_dmul+0xde>
  40468c:	ea45 0e06 	orr.w	lr, r5, r6
  404690:	e68d      	b.n	4043ae <__aeabi_dmul+0xde>
  404692:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404696:	ea94 0f0c 	teq	r4, ip
  40469a:	bf08      	it	eq
  40469c:	ea95 0f0c 	teqeq	r5, ip
  4046a0:	f43f af3b 	beq.w	40451a <__aeabi_dmul+0x24a>
  4046a4:	ea94 0f0c 	teq	r4, ip
  4046a8:	d10a      	bne.n	4046c0 <__aeabi_ddiv+0x19c>
  4046aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4046ae:	f47f af34 	bne.w	40451a <__aeabi_dmul+0x24a>
  4046b2:	ea95 0f0c 	teq	r5, ip
  4046b6:	f47f af25 	bne.w	404504 <__aeabi_dmul+0x234>
  4046ba:	4610      	mov	r0, r2
  4046bc:	4619      	mov	r1, r3
  4046be:	e72c      	b.n	40451a <__aeabi_dmul+0x24a>
  4046c0:	ea95 0f0c 	teq	r5, ip
  4046c4:	d106      	bne.n	4046d4 <__aeabi_ddiv+0x1b0>
  4046c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4046ca:	f43f aefd 	beq.w	4044c8 <__aeabi_dmul+0x1f8>
  4046ce:	4610      	mov	r0, r2
  4046d0:	4619      	mov	r1, r3
  4046d2:	e722      	b.n	40451a <__aeabi_dmul+0x24a>
  4046d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4046d8:	bf18      	it	ne
  4046da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4046de:	f47f aec5 	bne.w	40446c <__aeabi_dmul+0x19c>
  4046e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4046e6:	f47f af0d 	bne.w	404504 <__aeabi_dmul+0x234>
  4046ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4046ee:	f47f aeeb 	bne.w	4044c8 <__aeabi_dmul+0x1f8>
  4046f2:	e712      	b.n	40451a <__aeabi_dmul+0x24a>

004046f4 <__aeabi_d2f>:
  4046f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4046f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4046fc:	bf24      	itt	cs
  4046fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  404702:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  404706:	d90d      	bls.n	404724 <__aeabi_d2f+0x30>
  404708:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40470c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  404710:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  404714:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  404718:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40471c:	bf08      	it	eq
  40471e:	f020 0001 	biceq.w	r0, r0, #1
  404722:	4770      	bx	lr
  404724:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  404728:	d121      	bne.n	40476e <__aeabi_d2f+0x7a>
  40472a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40472e:	bfbc      	itt	lt
  404730:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  404734:	4770      	bxlt	lr
  404736:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40473a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40473e:	f1c2 0218 	rsb	r2, r2, #24
  404742:	f1c2 0c20 	rsb	ip, r2, #32
  404746:	fa10 f30c 	lsls.w	r3, r0, ip
  40474a:	fa20 f002 	lsr.w	r0, r0, r2
  40474e:	bf18      	it	ne
  404750:	f040 0001 	orrne.w	r0, r0, #1
  404754:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404758:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40475c:	fa03 fc0c 	lsl.w	ip, r3, ip
  404760:	ea40 000c 	orr.w	r0, r0, ip
  404764:	fa23 f302 	lsr.w	r3, r3, r2
  404768:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40476c:	e7cc      	b.n	404708 <__aeabi_d2f+0x14>
  40476e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  404772:	d107      	bne.n	404784 <__aeabi_d2f+0x90>
  404774:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  404778:	bf1e      	ittt	ne
  40477a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40477e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  404782:	4770      	bxne	lr
  404784:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  404788:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40478c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404790:	4770      	bx	lr
  404792:	bf00      	nop

00404794 <__aeabi_frsub>:
  404794:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  404798:	e002      	b.n	4047a0 <__addsf3>
  40479a:	bf00      	nop

0040479c <__aeabi_fsub>:
  40479c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

004047a0 <__addsf3>:
  4047a0:	0042      	lsls	r2, r0, #1
  4047a2:	bf1f      	itttt	ne
  4047a4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  4047a8:	ea92 0f03 	teqne	r2, r3
  4047ac:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  4047b0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4047b4:	d06a      	beq.n	40488c <__addsf3+0xec>
  4047b6:	ea4f 6212 	mov.w	r2, r2, lsr #24
  4047ba:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  4047be:	bfc1      	itttt	gt
  4047c0:	18d2      	addgt	r2, r2, r3
  4047c2:	4041      	eorgt	r1, r0
  4047c4:	4048      	eorgt	r0, r1
  4047c6:	4041      	eorgt	r1, r0
  4047c8:	bfb8      	it	lt
  4047ca:	425b      	neglt	r3, r3
  4047cc:	2b19      	cmp	r3, #25
  4047ce:	bf88      	it	hi
  4047d0:	4770      	bxhi	lr
  4047d2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4047d6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4047da:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4047de:	bf18      	it	ne
  4047e0:	4240      	negne	r0, r0
  4047e2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4047e6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4047ea:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4047ee:	bf18      	it	ne
  4047f0:	4249      	negne	r1, r1
  4047f2:	ea92 0f03 	teq	r2, r3
  4047f6:	d03f      	beq.n	404878 <__addsf3+0xd8>
  4047f8:	f1a2 0201 	sub.w	r2, r2, #1
  4047fc:	fa41 fc03 	asr.w	ip, r1, r3
  404800:	eb10 000c 	adds.w	r0, r0, ip
  404804:	f1c3 0320 	rsb	r3, r3, #32
  404808:	fa01 f103 	lsl.w	r1, r1, r3
  40480c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  404810:	d502      	bpl.n	404818 <__addsf3+0x78>
  404812:	4249      	negs	r1, r1
  404814:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  404818:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  40481c:	d313      	bcc.n	404846 <__addsf3+0xa6>
  40481e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  404822:	d306      	bcc.n	404832 <__addsf3+0x92>
  404824:	0840      	lsrs	r0, r0, #1
  404826:	ea4f 0131 	mov.w	r1, r1, rrx
  40482a:	f102 0201 	add.w	r2, r2, #1
  40482e:	2afe      	cmp	r2, #254	; 0xfe
  404830:	d251      	bcs.n	4048d6 <__addsf3+0x136>
  404832:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  404836:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40483a:	bf08      	it	eq
  40483c:	f020 0001 	biceq.w	r0, r0, #1
  404840:	ea40 0003 	orr.w	r0, r0, r3
  404844:	4770      	bx	lr
  404846:	0049      	lsls	r1, r1, #1
  404848:	eb40 0000 	adc.w	r0, r0, r0
  40484c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  404850:	f1a2 0201 	sub.w	r2, r2, #1
  404854:	d1ed      	bne.n	404832 <__addsf3+0x92>
  404856:	fab0 fc80 	clz	ip, r0
  40485a:	f1ac 0c08 	sub.w	ip, ip, #8
  40485e:	ebb2 020c 	subs.w	r2, r2, ip
  404862:	fa00 f00c 	lsl.w	r0, r0, ip
  404866:	bfaa      	itet	ge
  404868:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40486c:	4252      	neglt	r2, r2
  40486e:	4318      	orrge	r0, r3
  404870:	bfbc      	itt	lt
  404872:	40d0      	lsrlt	r0, r2
  404874:	4318      	orrlt	r0, r3
  404876:	4770      	bx	lr
  404878:	f092 0f00 	teq	r2, #0
  40487c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  404880:	bf06      	itte	eq
  404882:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  404886:	3201      	addeq	r2, #1
  404888:	3b01      	subne	r3, #1
  40488a:	e7b5      	b.n	4047f8 <__addsf3+0x58>
  40488c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  404890:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  404894:	bf18      	it	ne
  404896:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40489a:	d021      	beq.n	4048e0 <__addsf3+0x140>
  40489c:	ea92 0f03 	teq	r2, r3
  4048a0:	d004      	beq.n	4048ac <__addsf3+0x10c>
  4048a2:	f092 0f00 	teq	r2, #0
  4048a6:	bf08      	it	eq
  4048a8:	4608      	moveq	r0, r1
  4048aa:	4770      	bx	lr
  4048ac:	ea90 0f01 	teq	r0, r1
  4048b0:	bf1c      	itt	ne
  4048b2:	2000      	movne	r0, #0
  4048b4:	4770      	bxne	lr
  4048b6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  4048ba:	d104      	bne.n	4048c6 <__addsf3+0x126>
  4048bc:	0040      	lsls	r0, r0, #1
  4048be:	bf28      	it	cs
  4048c0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  4048c4:	4770      	bx	lr
  4048c6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  4048ca:	bf3c      	itt	cc
  4048cc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  4048d0:	4770      	bxcc	lr
  4048d2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4048d6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4048da:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4048de:	4770      	bx	lr
  4048e0:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4048e4:	bf16      	itet	ne
  4048e6:	4608      	movne	r0, r1
  4048e8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4048ec:	4601      	movne	r1, r0
  4048ee:	0242      	lsls	r2, r0, #9
  4048f0:	bf06      	itte	eq
  4048f2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4048f6:	ea90 0f01 	teqeq	r0, r1
  4048fa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4048fe:	4770      	bx	lr

00404900 <__aeabi_ui2f>:
  404900:	f04f 0300 	mov.w	r3, #0
  404904:	e004      	b.n	404910 <__aeabi_i2f+0x8>
  404906:	bf00      	nop

00404908 <__aeabi_i2f>:
  404908:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40490c:	bf48      	it	mi
  40490e:	4240      	negmi	r0, r0
  404910:	ea5f 0c00 	movs.w	ip, r0
  404914:	bf08      	it	eq
  404916:	4770      	bxeq	lr
  404918:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40491c:	4601      	mov	r1, r0
  40491e:	f04f 0000 	mov.w	r0, #0
  404922:	e01c      	b.n	40495e <__aeabi_l2f+0x2a>

00404924 <__aeabi_ul2f>:
  404924:	ea50 0201 	orrs.w	r2, r0, r1
  404928:	bf08      	it	eq
  40492a:	4770      	bxeq	lr
  40492c:	f04f 0300 	mov.w	r3, #0
  404930:	e00a      	b.n	404948 <__aeabi_l2f+0x14>
  404932:	bf00      	nop

00404934 <__aeabi_l2f>:
  404934:	ea50 0201 	orrs.w	r2, r0, r1
  404938:	bf08      	it	eq
  40493a:	4770      	bxeq	lr
  40493c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  404940:	d502      	bpl.n	404948 <__aeabi_l2f+0x14>
  404942:	4240      	negs	r0, r0
  404944:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404948:	ea5f 0c01 	movs.w	ip, r1
  40494c:	bf02      	ittt	eq
  40494e:	4684      	moveq	ip, r0
  404950:	4601      	moveq	r1, r0
  404952:	2000      	moveq	r0, #0
  404954:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  404958:	bf08      	it	eq
  40495a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40495e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  404962:	fabc f28c 	clz	r2, ip
  404966:	3a08      	subs	r2, #8
  404968:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40496c:	db10      	blt.n	404990 <__aeabi_l2f+0x5c>
  40496e:	fa01 fc02 	lsl.w	ip, r1, r2
  404972:	4463      	add	r3, ip
  404974:	fa00 fc02 	lsl.w	ip, r0, r2
  404978:	f1c2 0220 	rsb	r2, r2, #32
  40497c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404980:	fa20 f202 	lsr.w	r2, r0, r2
  404984:	eb43 0002 	adc.w	r0, r3, r2
  404988:	bf08      	it	eq
  40498a:	f020 0001 	biceq.w	r0, r0, #1
  40498e:	4770      	bx	lr
  404990:	f102 0220 	add.w	r2, r2, #32
  404994:	fa01 fc02 	lsl.w	ip, r1, r2
  404998:	f1c2 0220 	rsb	r2, r2, #32
  40499c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  4049a0:	fa21 f202 	lsr.w	r2, r1, r2
  4049a4:	eb43 0002 	adc.w	r0, r3, r2
  4049a8:	bf08      	it	eq
  4049aa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4049ae:	4770      	bx	lr

004049b0 <__aeabi_fmul>:
  4049b0:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4049b4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4049b8:	bf1e      	ittt	ne
  4049ba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4049be:	ea92 0f0c 	teqne	r2, ip
  4049c2:	ea93 0f0c 	teqne	r3, ip
  4049c6:	d06f      	beq.n	404aa8 <__aeabi_fmul+0xf8>
  4049c8:	441a      	add	r2, r3
  4049ca:	ea80 0c01 	eor.w	ip, r0, r1
  4049ce:	0240      	lsls	r0, r0, #9
  4049d0:	bf18      	it	ne
  4049d2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  4049d6:	d01e      	beq.n	404a16 <__aeabi_fmul+0x66>
  4049d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4049dc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  4049e0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  4049e4:	fba0 3101 	umull	r3, r1, r0, r1
  4049e8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4049ec:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4049f0:	bf3e      	ittt	cc
  4049f2:	0049      	lslcc	r1, r1, #1
  4049f4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  4049f8:	005b      	lslcc	r3, r3, #1
  4049fa:	ea40 0001 	orr.w	r0, r0, r1
  4049fe:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  404a02:	2afd      	cmp	r2, #253	; 0xfd
  404a04:	d81d      	bhi.n	404a42 <__aeabi_fmul+0x92>
  404a06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  404a0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  404a0e:	bf08      	it	eq
  404a10:	f020 0001 	biceq.w	r0, r0, #1
  404a14:	4770      	bx	lr
  404a16:	f090 0f00 	teq	r0, #0
  404a1a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  404a1e:	bf08      	it	eq
  404a20:	0249      	lsleq	r1, r1, #9
  404a22:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  404a26:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  404a2a:	3a7f      	subs	r2, #127	; 0x7f
  404a2c:	bfc2      	ittt	gt
  404a2e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  404a32:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  404a36:	4770      	bxgt	lr
  404a38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404a3c:	f04f 0300 	mov.w	r3, #0
  404a40:	3a01      	subs	r2, #1
  404a42:	dc5d      	bgt.n	404b00 <__aeabi_fmul+0x150>
  404a44:	f112 0f19 	cmn.w	r2, #25
  404a48:	bfdc      	itt	le
  404a4a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  404a4e:	4770      	bxle	lr
  404a50:	f1c2 0200 	rsb	r2, r2, #0
  404a54:	0041      	lsls	r1, r0, #1
  404a56:	fa21 f102 	lsr.w	r1, r1, r2
  404a5a:	f1c2 0220 	rsb	r2, r2, #32
  404a5e:	fa00 fc02 	lsl.w	ip, r0, r2
  404a62:	ea5f 0031 	movs.w	r0, r1, rrx
  404a66:	f140 0000 	adc.w	r0, r0, #0
  404a6a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  404a6e:	bf08      	it	eq
  404a70:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  404a74:	4770      	bx	lr
  404a76:	f092 0f00 	teq	r2, #0
  404a7a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  404a7e:	bf02      	ittt	eq
  404a80:	0040      	lsleq	r0, r0, #1
  404a82:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  404a86:	3a01      	subeq	r2, #1
  404a88:	d0f9      	beq.n	404a7e <__aeabi_fmul+0xce>
  404a8a:	ea40 000c 	orr.w	r0, r0, ip
  404a8e:	f093 0f00 	teq	r3, #0
  404a92:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  404a96:	bf02      	ittt	eq
  404a98:	0049      	lsleq	r1, r1, #1
  404a9a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  404a9e:	3b01      	subeq	r3, #1
  404aa0:	d0f9      	beq.n	404a96 <__aeabi_fmul+0xe6>
  404aa2:	ea41 010c 	orr.w	r1, r1, ip
  404aa6:	e78f      	b.n	4049c8 <__aeabi_fmul+0x18>
  404aa8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  404aac:	ea92 0f0c 	teq	r2, ip
  404ab0:	bf18      	it	ne
  404ab2:	ea93 0f0c 	teqne	r3, ip
  404ab6:	d00a      	beq.n	404ace <__aeabi_fmul+0x11e>
  404ab8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  404abc:	bf18      	it	ne
  404abe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  404ac2:	d1d8      	bne.n	404a76 <__aeabi_fmul+0xc6>
  404ac4:	ea80 0001 	eor.w	r0, r0, r1
  404ac8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  404acc:	4770      	bx	lr
  404ace:	f090 0f00 	teq	r0, #0
  404ad2:	bf17      	itett	ne
  404ad4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  404ad8:	4608      	moveq	r0, r1
  404ada:	f091 0f00 	teqne	r1, #0
  404ade:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  404ae2:	d014      	beq.n	404b0e <__aeabi_fmul+0x15e>
  404ae4:	ea92 0f0c 	teq	r2, ip
  404ae8:	d101      	bne.n	404aee <__aeabi_fmul+0x13e>
  404aea:	0242      	lsls	r2, r0, #9
  404aec:	d10f      	bne.n	404b0e <__aeabi_fmul+0x15e>
  404aee:	ea93 0f0c 	teq	r3, ip
  404af2:	d103      	bne.n	404afc <__aeabi_fmul+0x14c>
  404af4:	024b      	lsls	r3, r1, #9
  404af6:	bf18      	it	ne
  404af8:	4608      	movne	r0, r1
  404afa:	d108      	bne.n	404b0e <__aeabi_fmul+0x15e>
  404afc:	ea80 0001 	eor.w	r0, r0, r1
  404b00:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  404b04:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  404b08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404b0c:	4770      	bx	lr
  404b0e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  404b12:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  404b16:	4770      	bx	lr

00404b18 <__aeabi_fdiv>:
  404b18:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404b1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  404b20:	bf1e      	ittt	ne
  404b22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  404b26:	ea92 0f0c 	teqne	r2, ip
  404b2a:	ea93 0f0c 	teqne	r3, ip
  404b2e:	d069      	beq.n	404c04 <__aeabi_fdiv+0xec>
  404b30:	eba2 0203 	sub.w	r2, r2, r3
  404b34:	ea80 0c01 	eor.w	ip, r0, r1
  404b38:	0249      	lsls	r1, r1, #9
  404b3a:	ea4f 2040 	mov.w	r0, r0, lsl #9
  404b3e:	d037      	beq.n	404bb0 <__aeabi_fdiv+0x98>
  404b40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  404b44:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  404b48:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  404b4c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  404b50:	428b      	cmp	r3, r1
  404b52:	bf38      	it	cc
  404b54:	005b      	lslcc	r3, r3, #1
  404b56:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  404b5a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  404b5e:	428b      	cmp	r3, r1
  404b60:	bf24      	itt	cs
  404b62:	1a5b      	subcs	r3, r3, r1
  404b64:	ea40 000c 	orrcs.w	r0, r0, ip
  404b68:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  404b6c:	bf24      	itt	cs
  404b6e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  404b72:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404b76:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  404b7a:	bf24      	itt	cs
  404b7c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  404b80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404b84:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  404b88:	bf24      	itt	cs
  404b8a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  404b8e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404b92:	011b      	lsls	r3, r3, #4
  404b94:	bf18      	it	ne
  404b96:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  404b9a:	d1e0      	bne.n	404b5e <__aeabi_fdiv+0x46>
  404b9c:	2afd      	cmp	r2, #253	; 0xfd
  404b9e:	f63f af50 	bhi.w	404a42 <__aeabi_fmul+0x92>
  404ba2:	428b      	cmp	r3, r1
  404ba4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  404ba8:	bf08      	it	eq
  404baa:	f020 0001 	biceq.w	r0, r0, #1
  404bae:	4770      	bx	lr
  404bb0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  404bb4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  404bb8:	327f      	adds	r2, #127	; 0x7f
  404bba:	bfc2      	ittt	gt
  404bbc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  404bc0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  404bc4:	4770      	bxgt	lr
  404bc6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404bca:	f04f 0300 	mov.w	r3, #0
  404bce:	3a01      	subs	r2, #1
  404bd0:	e737      	b.n	404a42 <__aeabi_fmul+0x92>
  404bd2:	f092 0f00 	teq	r2, #0
  404bd6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  404bda:	bf02      	ittt	eq
  404bdc:	0040      	lsleq	r0, r0, #1
  404bde:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  404be2:	3a01      	subeq	r2, #1
  404be4:	d0f9      	beq.n	404bda <__aeabi_fdiv+0xc2>
  404be6:	ea40 000c 	orr.w	r0, r0, ip
  404bea:	f093 0f00 	teq	r3, #0
  404bee:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  404bf2:	bf02      	ittt	eq
  404bf4:	0049      	lsleq	r1, r1, #1
  404bf6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  404bfa:	3b01      	subeq	r3, #1
  404bfc:	d0f9      	beq.n	404bf2 <__aeabi_fdiv+0xda>
  404bfe:	ea41 010c 	orr.w	r1, r1, ip
  404c02:	e795      	b.n	404b30 <__aeabi_fdiv+0x18>
  404c04:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  404c08:	ea92 0f0c 	teq	r2, ip
  404c0c:	d108      	bne.n	404c20 <__aeabi_fdiv+0x108>
  404c0e:	0242      	lsls	r2, r0, #9
  404c10:	f47f af7d 	bne.w	404b0e <__aeabi_fmul+0x15e>
  404c14:	ea93 0f0c 	teq	r3, ip
  404c18:	f47f af70 	bne.w	404afc <__aeabi_fmul+0x14c>
  404c1c:	4608      	mov	r0, r1
  404c1e:	e776      	b.n	404b0e <__aeabi_fmul+0x15e>
  404c20:	ea93 0f0c 	teq	r3, ip
  404c24:	d104      	bne.n	404c30 <__aeabi_fdiv+0x118>
  404c26:	024b      	lsls	r3, r1, #9
  404c28:	f43f af4c 	beq.w	404ac4 <__aeabi_fmul+0x114>
  404c2c:	4608      	mov	r0, r1
  404c2e:	e76e      	b.n	404b0e <__aeabi_fmul+0x15e>
  404c30:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  404c34:	bf18      	it	ne
  404c36:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  404c3a:	d1ca      	bne.n	404bd2 <__aeabi_fdiv+0xba>
  404c3c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  404c40:	f47f af5c 	bne.w	404afc <__aeabi_fmul+0x14c>
  404c44:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  404c48:	f47f af3c 	bne.w	404ac4 <__aeabi_fmul+0x114>
  404c4c:	e75f      	b.n	404b0e <__aeabi_fmul+0x15e>
  404c4e:	bf00      	nop

00404c50 <__libc_init_array>:
  404c50:	b570      	push	{r4, r5, r6, lr}
  404c52:	4e0f      	ldr	r6, [pc, #60]	; (404c90 <__libc_init_array+0x40>)
  404c54:	4d0f      	ldr	r5, [pc, #60]	; (404c94 <__libc_init_array+0x44>)
  404c56:	1b76      	subs	r6, r6, r5
  404c58:	10b6      	asrs	r6, r6, #2
  404c5a:	d007      	beq.n	404c6c <__libc_init_array+0x1c>
  404c5c:	3d04      	subs	r5, #4
  404c5e:	2400      	movs	r4, #0
  404c60:	3401      	adds	r4, #1
  404c62:	f855 3f04 	ldr.w	r3, [r5, #4]!
  404c66:	4798      	blx	r3
  404c68:	42a6      	cmp	r6, r4
  404c6a:	d1f9      	bne.n	404c60 <__libc_init_array+0x10>
  404c6c:	4e0a      	ldr	r6, [pc, #40]	; (404c98 <__libc_init_array+0x48>)
  404c6e:	4d0b      	ldr	r5, [pc, #44]	; (404c9c <__libc_init_array+0x4c>)
  404c70:	f007 ffa4 	bl	40cbbc <_init>
  404c74:	1b76      	subs	r6, r6, r5
  404c76:	10b6      	asrs	r6, r6, #2
  404c78:	d008      	beq.n	404c8c <__libc_init_array+0x3c>
  404c7a:	3d04      	subs	r5, #4
  404c7c:	2400      	movs	r4, #0
  404c7e:	3401      	adds	r4, #1
  404c80:	f855 3f04 	ldr.w	r3, [r5, #4]!
  404c84:	4798      	blx	r3
  404c86:	42a6      	cmp	r6, r4
  404c88:	d1f9      	bne.n	404c7e <__libc_init_array+0x2e>
  404c8a:	bd70      	pop	{r4, r5, r6, pc}
  404c8c:	bd70      	pop	{r4, r5, r6, pc}
  404c8e:	bf00      	nop
  404c90:	0040cbc8 	.word	0x0040cbc8
  404c94:	0040cbc8 	.word	0x0040cbc8
  404c98:	0040cbd0 	.word	0x0040cbd0
  404c9c:	0040cbc8 	.word	0x0040cbc8

00404ca0 <iprintf>:
  404ca0:	b40f      	push	{r0, r1, r2, r3}
  404ca2:	b510      	push	{r4, lr}
  404ca4:	4b07      	ldr	r3, [pc, #28]	; (404cc4 <iprintf+0x24>)
  404ca6:	b082      	sub	sp, #8
  404ca8:	ac04      	add	r4, sp, #16
  404caa:	f854 2b04 	ldr.w	r2, [r4], #4
  404cae:	6818      	ldr	r0, [r3, #0]
  404cb0:	4623      	mov	r3, r4
  404cb2:	6881      	ldr	r1, [r0, #8]
  404cb4:	9401      	str	r4, [sp, #4]
  404cb6:	f001 fcc3 	bl	406640 <_vfiprintf_r>
  404cba:	b002      	add	sp, #8
  404cbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404cc0:	b004      	add	sp, #16
  404cc2:	4770      	bx	lr
  404cc4:	20000520 	.word	0x20000520

00404cc8 <memcmp>:
  404cc8:	2a03      	cmp	r2, #3
  404cca:	b470      	push	{r4, r5, r6}
  404ccc:	d928      	bls.n	404d20 <memcmp+0x58>
  404cce:	ea40 0301 	orr.w	r3, r0, r1
  404cd2:	079b      	lsls	r3, r3, #30
  404cd4:	d013      	beq.n	404cfe <memcmp+0x36>
  404cd6:	7805      	ldrb	r5, [r0, #0]
  404cd8:	780c      	ldrb	r4, [r1, #0]
  404cda:	42a5      	cmp	r5, r4
  404cdc:	d124      	bne.n	404d28 <memcmp+0x60>
  404cde:	3a01      	subs	r2, #1
  404ce0:	2300      	movs	r3, #0
  404ce2:	e005      	b.n	404cf0 <memcmp+0x28>
  404ce4:	f810 5f01 	ldrb.w	r5, [r0, #1]!
  404ce8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  404cec:	42a5      	cmp	r5, r4
  404cee:	d11b      	bne.n	404d28 <memcmp+0x60>
  404cf0:	4293      	cmp	r3, r2
  404cf2:	f103 0301 	add.w	r3, r3, #1
  404cf6:	d1f5      	bne.n	404ce4 <memcmp+0x1c>
  404cf8:	2000      	movs	r0, #0
  404cfa:	bc70      	pop	{r4, r5, r6}
  404cfc:	4770      	bx	lr
  404cfe:	460c      	mov	r4, r1
  404d00:	4603      	mov	r3, r0
  404d02:	6825      	ldr	r5, [r4, #0]
  404d04:	681e      	ldr	r6, [r3, #0]
  404d06:	4621      	mov	r1, r4
  404d08:	42ae      	cmp	r6, r5
  404d0a:	4618      	mov	r0, r3
  404d0c:	f104 0404 	add.w	r4, r4, #4
  404d10:	f103 0304 	add.w	r3, r3, #4
  404d14:	d104      	bne.n	404d20 <memcmp+0x58>
  404d16:	3a04      	subs	r2, #4
  404d18:	2a03      	cmp	r2, #3
  404d1a:	4618      	mov	r0, r3
  404d1c:	4621      	mov	r1, r4
  404d1e:	d8f0      	bhi.n	404d02 <memcmp+0x3a>
  404d20:	2a00      	cmp	r2, #0
  404d22:	d1d8      	bne.n	404cd6 <memcmp+0xe>
  404d24:	4610      	mov	r0, r2
  404d26:	e7e8      	b.n	404cfa <memcmp+0x32>
  404d28:	1b28      	subs	r0, r5, r4
  404d2a:	bc70      	pop	{r4, r5, r6}
  404d2c:	4770      	bx	lr
  404d2e:	bf00      	nop

00404d30 <memcpy>:
  404d30:	4684      	mov	ip, r0
  404d32:	ea41 0300 	orr.w	r3, r1, r0
  404d36:	f013 0303 	ands.w	r3, r3, #3
  404d3a:	d149      	bne.n	404dd0 <memcpy+0xa0>
  404d3c:	3a40      	subs	r2, #64	; 0x40
  404d3e:	d323      	bcc.n	404d88 <memcpy+0x58>
  404d40:	680b      	ldr	r3, [r1, #0]
  404d42:	6003      	str	r3, [r0, #0]
  404d44:	684b      	ldr	r3, [r1, #4]
  404d46:	6043      	str	r3, [r0, #4]
  404d48:	688b      	ldr	r3, [r1, #8]
  404d4a:	6083      	str	r3, [r0, #8]
  404d4c:	68cb      	ldr	r3, [r1, #12]
  404d4e:	60c3      	str	r3, [r0, #12]
  404d50:	690b      	ldr	r3, [r1, #16]
  404d52:	6103      	str	r3, [r0, #16]
  404d54:	694b      	ldr	r3, [r1, #20]
  404d56:	6143      	str	r3, [r0, #20]
  404d58:	698b      	ldr	r3, [r1, #24]
  404d5a:	6183      	str	r3, [r0, #24]
  404d5c:	69cb      	ldr	r3, [r1, #28]
  404d5e:	61c3      	str	r3, [r0, #28]
  404d60:	6a0b      	ldr	r3, [r1, #32]
  404d62:	6203      	str	r3, [r0, #32]
  404d64:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  404d66:	6243      	str	r3, [r0, #36]	; 0x24
  404d68:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  404d6a:	6283      	str	r3, [r0, #40]	; 0x28
  404d6c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  404d6e:	62c3      	str	r3, [r0, #44]	; 0x2c
  404d70:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  404d72:	6303      	str	r3, [r0, #48]	; 0x30
  404d74:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  404d76:	6343      	str	r3, [r0, #52]	; 0x34
  404d78:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  404d7a:	6383      	str	r3, [r0, #56]	; 0x38
  404d7c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  404d7e:	63c3      	str	r3, [r0, #60]	; 0x3c
  404d80:	3040      	adds	r0, #64	; 0x40
  404d82:	3140      	adds	r1, #64	; 0x40
  404d84:	3a40      	subs	r2, #64	; 0x40
  404d86:	d2db      	bcs.n	404d40 <memcpy+0x10>
  404d88:	3230      	adds	r2, #48	; 0x30
  404d8a:	d30b      	bcc.n	404da4 <memcpy+0x74>
  404d8c:	680b      	ldr	r3, [r1, #0]
  404d8e:	6003      	str	r3, [r0, #0]
  404d90:	684b      	ldr	r3, [r1, #4]
  404d92:	6043      	str	r3, [r0, #4]
  404d94:	688b      	ldr	r3, [r1, #8]
  404d96:	6083      	str	r3, [r0, #8]
  404d98:	68cb      	ldr	r3, [r1, #12]
  404d9a:	60c3      	str	r3, [r0, #12]
  404d9c:	3010      	adds	r0, #16
  404d9e:	3110      	adds	r1, #16
  404da0:	3a10      	subs	r2, #16
  404da2:	d2f3      	bcs.n	404d8c <memcpy+0x5c>
  404da4:	320c      	adds	r2, #12
  404da6:	d305      	bcc.n	404db4 <memcpy+0x84>
  404da8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dac:	f840 3b04 	str.w	r3, [r0], #4
  404db0:	3a04      	subs	r2, #4
  404db2:	d2f9      	bcs.n	404da8 <memcpy+0x78>
  404db4:	3204      	adds	r2, #4
  404db6:	d008      	beq.n	404dca <memcpy+0x9a>
  404db8:	07d2      	lsls	r2, r2, #31
  404dba:	bf1c      	itt	ne
  404dbc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404dc0:	f800 3b01 	strbne.w	r3, [r0], #1
  404dc4:	d301      	bcc.n	404dca <memcpy+0x9a>
  404dc6:	880b      	ldrh	r3, [r1, #0]
  404dc8:	8003      	strh	r3, [r0, #0]
  404dca:	4660      	mov	r0, ip
  404dcc:	4770      	bx	lr
  404dce:	bf00      	nop
  404dd0:	2a08      	cmp	r2, #8
  404dd2:	d313      	bcc.n	404dfc <memcpy+0xcc>
  404dd4:	078b      	lsls	r3, r1, #30
  404dd6:	d0b1      	beq.n	404d3c <memcpy+0xc>
  404dd8:	f010 0303 	ands.w	r3, r0, #3
  404ddc:	d0ae      	beq.n	404d3c <memcpy+0xc>
  404dde:	f1c3 0304 	rsb	r3, r3, #4
  404de2:	1ad2      	subs	r2, r2, r3
  404de4:	07db      	lsls	r3, r3, #31
  404de6:	bf1c      	itt	ne
  404de8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404dec:	f800 3b01 	strbne.w	r3, [r0], #1
  404df0:	d3a4      	bcc.n	404d3c <memcpy+0xc>
  404df2:	f831 3b02 	ldrh.w	r3, [r1], #2
  404df6:	f820 3b02 	strh.w	r3, [r0], #2
  404dfa:	e79f      	b.n	404d3c <memcpy+0xc>
  404dfc:	3a04      	subs	r2, #4
  404dfe:	d3d9      	bcc.n	404db4 <memcpy+0x84>
  404e00:	3a01      	subs	r2, #1
  404e02:	f811 3b01 	ldrb.w	r3, [r1], #1
  404e06:	f800 3b01 	strb.w	r3, [r0], #1
  404e0a:	d2f9      	bcs.n	404e00 <memcpy+0xd0>
  404e0c:	780b      	ldrb	r3, [r1, #0]
  404e0e:	7003      	strb	r3, [r0, #0]
  404e10:	784b      	ldrb	r3, [r1, #1]
  404e12:	7043      	strb	r3, [r0, #1]
  404e14:	788b      	ldrb	r3, [r1, #2]
  404e16:	7083      	strb	r3, [r0, #2]
  404e18:	4660      	mov	r0, ip
  404e1a:	4770      	bx	lr

00404e1c <memset>:
  404e1c:	b4f0      	push	{r4, r5, r6, r7}
  404e1e:	0784      	lsls	r4, r0, #30
  404e20:	d043      	beq.n	404eaa <memset+0x8e>
  404e22:	1e54      	subs	r4, r2, #1
  404e24:	2a00      	cmp	r2, #0
  404e26:	d03e      	beq.n	404ea6 <memset+0x8a>
  404e28:	b2cd      	uxtb	r5, r1
  404e2a:	4603      	mov	r3, r0
  404e2c:	e003      	b.n	404e36 <memset+0x1a>
  404e2e:	1e62      	subs	r2, r4, #1
  404e30:	2c00      	cmp	r4, #0
  404e32:	d038      	beq.n	404ea6 <memset+0x8a>
  404e34:	4614      	mov	r4, r2
  404e36:	f803 5b01 	strb.w	r5, [r3], #1
  404e3a:	079a      	lsls	r2, r3, #30
  404e3c:	d1f7      	bne.n	404e2e <memset+0x12>
  404e3e:	2c03      	cmp	r4, #3
  404e40:	d92a      	bls.n	404e98 <memset+0x7c>
  404e42:	b2cd      	uxtb	r5, r1
  404e44:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404e48:	2c0f      	cmp	r4, #15
  404e4a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404e4e:	d915      	bls.n	404e7c <memset+0x60>
  404e50:	f1a4 0710 	sub.w	r7, r4, #16
  404e54:	093f      	lsrs	r7, r7, #4
  404e56:	f103 0610 	add.w	r6, r3, #16
  404e5a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  404e5e:	461a      	mov	r2, r3
  404e60:	6015      	str	r5, [r2, #0]
  404e62:	6055      	str	r5, [r2, #4]
  404e64:	6095      	str	r5, [r2, #8]
  404e66:	60d5      	str	r5, [r2, #12]
  404e68:	3210      	adds	r2, #16
  404e6a:	42b2      	cmp	r2, r6
  404e6c:	d1f8      	bne.n	404e60 <memset+0x44>
  404e6e:	f004 040f 	and.w	r4, r4, #15
  404e72:	3701      	adds	r7, #1
  404e74:	2c03      	cmp	r4, #3
  404e76:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  404e7a:	d90d      	bls.n	404e98 <memset+0x7c>
  404e7c:	461e      	mov	r6, r3
  404e7e:	4622      	mov	r2, r4
  404e80:	3a04      	subs	r2, #4
  404e82:	2a03      	cmp	r2, #3
  404e84:	f846 5b04 	str.w	r5, [r6], #4
  404e88:	d8fa      	bhi.n	404e80 <memset+0x64>
  404e8a:	1f22      	subs	r2, r4, #4
  404e8c:	f022 0203 	bic.w	r2, r2, #3
  404e90:	3204      	adds	r2, #4
  404e92:	4413      	add	r3, r2
  404e94:	f004 0403 	and.w	r4, r4, #3
  404e98:	b12c      	cbz	r4, 404ea6 <memset+0x8a>
  404e9a:	b2c9      	uxtb	r1, r1
  404e9c:	441c      	add	r4, r3
  404e9e:	f803 1b01 	strb.w	r1, [r3], #1
  404ea2:	42a3      	cmp	r3, r4
  404ea4:	d1fb      	bne.n	404e9e <memset+0x82>
  404ea6:	bcf0      	pop	{r4, r5, r6, r7}
  404ea8:	4770      	bx	lr
  404eaa:	4614      	mov	r4, r2
  404eac:	4603      	mov	r3, r0
  404eae:	e7c6      	b.n	404e3e <memset+0x22>

00404eb0 <setbuf>:
  404eb0:	2900      	cmp	r1, #0
  404eb2:	bf0c      	ite	eq
  404eb4:	2202      	moveq	r2, #2
  404eb6:	2200      	movne	r2, #0
  404eb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404ebc:	f000 b800 	b.w	404ec0 <setvbuf>

00404ec0 <setvbuf>:
  404ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ec4:	4d3c      	ldr	r5, [pc, #240]	; (404fb8 <setvbuf+0xf8>)
  404ec6:	4604      	mov	r4, r0
  404ec8:	682d      	ldr	r5, [r5, #0]
  404eca:	4688      	mov	r8, r1
  404ecc:	4616      	mov	r6, r2
  404ece:	461f      	mov	r7, r3
  404ed0:	b115      	cbz	r5, 404ed8 <setvbuf+0x18>
  404ed2:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404ed4:	2b00      	cmp	r3, #0
  404ed6:	d04f      	beq.n	404f78 <setvbuf+0xb8>
  404ed8:	2e02      	cmp	r6, #2
  404eda:	d830      	bhi.n	404f3e <setvbuf+0x7e>
  404edc:	2f00      	cmp	r7, #0
  404ede:	db2e      	blt.n	404f3e <setvbuf+0x7e>
  404ee0:	4628      	mov	r0, r5
  404ee2:	4621      	mov	r1, r4
  404ee4:	f003 faec 	bl	4084c0 <_fflush_r>
  404ee8:	89a3      	ldrh	r3, [r4, #12]
  404eea:	2200      	movs	r2, #0
  404eec:	6062      	str	r2, [r4, #4]
  404eee:	61a2      	str	r2, [r4, #24]
  404ef0:	061a      	lsls	r2, r3, #24
  404ef2:	d428      	bmi.n	404f46 <setvbuf+0x86>
  404ef4:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  404ef8:	b29b      	uxth	r3, r3
  404efa:	2e02      	cmp	r6, #2
  404efc:	81a3      	strh	r3, [r4, #12]
  404efe:	d02d      	beq.n	404f5c <setvbuf+0x9c>
  404f00:	f1b8 0f00 	cmp.w	r8, #0
  404f04:	d03c      	beq.n	404f80 <setvbuf+0xc0>
  404f06:	2e01      	cmp	r6, #1
  404f08:	d013      	beq.n	404f32 <setvbuf+0x72>
  404f0a:	b29b      	uxth	r3, r3
  404f0c:	f003 0008 	and.w	r0, r3, #8
  404f10:	4a2a      	ldr	r2, [pc, #168]	; (404fbc <setvbuf+0xfc>)
  404f12:	b280      	uxth	r0, r0
  404f14:	63ea      	str	r2, [r5, #60]	; 0x3c
  404f16:	f8c4 8000 	str.w	r8, [r4]
  404f1a:	f8c4 8010 	str.w	r8, [r4, #16]
  404f1e:	6167      	str	r7, [r4, #20]
  404f20:	b178      	cbz	r0, 404f42 <setvbuf+0x82>
  404f22:	f013 0f03 	tst.w	r3, #3
  404f26:	bf18      	it	ne
  404f28:	2700      	movne	r7, #0
  404f2a:	60a7      	str	r7, [r4, #8]
  404f2c:	2000      	movs	r0, #0
  404f2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f32:	f043 0301 	orr.w	r3, r3, #1
  404f36:	427a      	negs	r2, r7
  404f38:	81a3      	strh	r3, [r4, #12]
  404f3a:	61a2      	str	r2, [r4, #24]
  404f3c:	e7e5      	b.n	404f0a <setvbuf+0x4a>
  404f3e:	f04f 30ff 	mov.w	r0, #4294967295
  404f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f46:	4628      	mov	r0, r5
  404f48:	6921      	ldr	r1, [r4, #16]
  404f4a:	f003 fc19 	bl	408780 <_free_r>
  404f4e:	89a3      	ldrh	r3, [r4, #12]
  404f50:	2e02      	cmp	r6, #2
  404f52:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  404f56:	b29b      	uxth	r3, r3
  404f58:	81a3      	strh	r3, [r4, #12]
  404f5a:	d1d1      	bne.n	404f00 <setvbuf+0x40>
  404f5c:	2000      	movs	r0, #0
  404f5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404f62:	f043 0302 	orr.w	r3, r3, #2
  404f66:	2500      	movs	r5, #0
  404f68:	2101      	movs	r1, #1
  404f6a:	81a3      	strh	r3, [r4, #12]
  404f6c:	60a5      	str	r5, [r4, #8]
  404f6e:	6022      	str	r2, [r4, #0]
  404f70:	6122      	str	r2, [r4, #16]
  404f72:	6161      	str	r1, [r4, #20]
  404f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f78:	4628      	mov	r0, r5
  404f7a:	f003 fabd 	bl	4084f8 <__sinit>
  404f7e:	e7ab      	b.n	404ed8 <setvbuf+0x18>
  404f80:	2f00      	cmp	r7, #0
  404f82:	bf08      	it	eq
  404f84:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  404f88:	4638      	mov	r0, r7
  404f8a:	f003 fef3 	bl	408d74 <malloc>
  404f8e:	4680      	mov	r8, r0
  404f90:	b128      	cbz	r0, 404f9e <setvbuf+0xde>
  404f92:	89a3      	ldrh	r3, [r4, #12]
  404f94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404f98:	b29b      	uxth	r3, r3
  404f9a:	81a3      	strh	r3, [r4, #12]
  404f9c:	e7b3      	b.n	404f06 <setvbuf+0x46>
  404f9e:	f44f 6080 	mov.w	r0, #1024	; 0x400
  404fa2:	f003 fee7 	bl	408d74 <malloc>
  404fa6:	4680      	mov	r8, r0
  404fa8:	b918      	cbnz	r0, 404fb2 <setvbuf+0xf2>
  404faa:	89a3      	ldrh	r3, [r4, #12]
  404fac:	f04f 30ff 	mov.w	r0, #4294967295
  404fb0:	e7d5      	b.n	404f5e <setvbuf+0x9e>
  404fb2:	f44f 6780 	mov.w	r7, #1024	; 0x400
  404fb6:	e7ec      	b.n	404f92 <setvbuf+0xd2>
  404fb8:	20000520 	.word	0x20000520
  404fbc:	004084ed 	.word	0x004084ed

00404fc0 <sprintf>:
  404fc0:	b40e      	push	{r1, r2, r3}
  404fc2:	b5f0      	push	{r4, r5, r6, r7, lr}
  404fc4:	b09c      	sub	sp, #112	; 0x70
  404fc6:	ac21      	add	r4, sp, #132	; 0x84
  404fc8:	f854 2b04 	ldr.w	r2, [r4], #4
  404fcc:	490e      	ldr	r1, [pc, #56]	; (405008 <sprintf+0x48>)
  404fce:	4606      	mov	r6, r0
  404fd0:	4623      	mov	r3, r4
  404fd2:	f44f 7e02 	mov.w	lr, #520	; 0x208
  404fd6:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  404fda:	6808      	ldr	r0, [r1, #0]
  404fdc:	f64f 77ff 	movw	r7, #65535	; 0xffff
  404fe0:	a902      	add	r1, sp, #8
  404fe2:	9602      	str	r6, [sp, #8]
  404fe4:	9606      	str	r6, [sp, #24]
  404fe6:	9401      	str	r4, [sp, #4]
  404fe8:	f8ad e014 	strh.w	lr, [sp, #20]
  404fec:	9504      	str	r5, [sp, #16]
  404fee:	9507      	str	r5, [sp, #28]
  404ff0:	f8ad 7016 	strh.w	r7, [sp, #22]
  404ff4:	f000 f86c 	bl	4050d0 <_svfprintf_r>
  404ff8:	9b02      	ldr	r3, [sp, #8]
  404ffa:	2200      	movs	r2, #0
  404ffc:	701a      	strb	r2, [r3, #0]
  404ffe:	b01c      	add	sp, #112	; 0x70
  405000:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  405004:	b003      	add	sp, #12
  405006:	4770      	bx	lr
  405008:	20000520 	.word	0x20000520

0040500c <strlen>:
  40500c:	f020 0103 	bic.w	r1, r0, #3
  405010:	f010 0003 	ands.w	r0, r0, #3
  405014:	f1c0 0000 	rsb	r0, r0, #0
  405018:	f851 3b04 	ldr.w	r3, [r1], #4
  40501c:	f100 0c04 	add.w	ip, r0, #4
  405020:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  405024:	f06f 0200 	mvn.w	r2, #0
  405028:	bf1c      	itt	ne
  40502a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40502e:	4313      	orrne	r3, r2
  405030:	f04f 0c01 	mov.w	ip, #1
  405034:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  405038:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40503c:	eba3 020c 	sub.w	r2, r3, ip
  405040:	ea22 0203 	bic.w	r2, r2, r3
  405044:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  405048:	bf04      	itt	eq
  40504a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40504e:	3004      	addeq	r0, #4
  405050:	d0f4      	beq.n	40503c <strlen+0x30>
  405052:	f013 0fff 	tst.w	r3, #255	; 0xff
  405056:	bf1f      	itttt	ne
  405058:	3001      	addne	r0, #1
  40505a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  40505e:	3001      	addne	r0, #1
  405060:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  405064:	bf18      	it	ne
  405066:	3001      	addne	r0, #1
  405068:	4770      	bx	lr
  40506a:	bf00      	nop

0040506c <strncpy>:
  40506c:	ea40 0301 	orr.w	r3, r0, r1
  405070:	079b      	lsls	r3, r3, #30
  405072:	b470      	push	{r4, r5, r6}
  405074:	d12a      	bne.n	4050cc <strncpy+0x60>
  405076:	2a03      	cmp	r2, #3
  405078:	d928      	bls.n	4050cc <strncpy+0x60>
  40507a:	460c      	mov	r4, r1
  40507c:	4603      	mov	r3, r0
  40507e:	4621      	mov	r1, r4
  405080:	f854 5b04 	ldr.w	r5, [r4], #4
  405084:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
  405088:	ea26 0605 	bic.w	r6, r6, r5
  40508c:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
  405090:	d105      	bne.n	40509e <strncpy+0x32>
  405092:	3a04      	subs	r2, #4
  405094:	2a03      	cmp	r2, #3
  405096:	f843 5b04 	str.w	r5, [r3], #4
  40509a:	4621      	mov	r1, r4
  40509c:	d8ef      	bhi.n	40507e <strncpy+0x12>
  40509e:	b19a      	cbz	r2, 4050c8 <strncpy+0x5c>
  4050a0:	780c      	ldrb	r4, [r1, #0]
  4050a2:	3a01      	subs	r2, #1
  4050a4:	701c      	strb	r4, [r3, #0]
  4050a6:	3301      	adds	r3, #1
  4050a8:	b13c      	cbz	r4, 4050ba <strncpy+0x4e>
  4050aa:	b16a      	cbz	r2, 4050c8 <strncpy+0x5c>
  4050ac:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  4050b0:	3a01      	subs	r2, #1
  4050b2:	f803 4b01 	strb.w	r4, [r3], #1
  4050b6:	2c00      	cmp	r4, #0
  4050b8:	d1f7      	bne.n	4050aa <strncpy+0x3e>
  4050ba:	b12a      	cbz	r2, 4050c8 <strncpy+0x5c>
  4050bc:	441a      	add	r2, r3
  4050be:	2100      	movs	r1, #0
  4050c0:	f803 1b01 	strb.w	r1, [r3], #1
  4050c4:	4293      	cmp	r3, r2
  4050c6:	d1fb      	bne.n	4050c0 <strncpy+0x54>
  4050c8:	bc70      	pop	{r4, r5, r6}
  4050ca:	4770      	bx	lr
  4050cc:	4603      	mov	r3, r0
  4050ce:	e7e6      	b.n	40509e <strncpy+0x32>

004050d0 <_svfprintf_r>:
  4050d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4050d4:	b0c9      	sub	sp, #292	; 0x124
  4050d6:	9310      	str	r3, [sp, #64]	; 0x40
  4050d8:	910c      	str	r1, [sp, #48]	; 0x30
  4050da:	4691      	mov	r9, r2
  4050dc:	900d      	str	r0, [sp, #52]	; 0x34
  4050de:	f003 fdd5 	bl	408c8c <_localeconv_r>
  4050e2:	6800      	ldr	r0, [r0, #0]
  4050e4:	9015      	str	r0, [sp, #84]	; 0x54
  4050e6:	f7ff ff91 	bl	40500c <strlen>
  4050ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4050ec:	9018      	str	r0, [sp, #96]	; 0x60
  4050ee:	89a3      	ldrh	r3, [r4, #12]
  4050f0:	061e      	lsls	r6, r3, #24
  4050f2:	d503      	bpl.n	4050fc <_svfprintf_r+0x2c>
  4050f4:	6923      	ldr	r3, [r4, #16]
  4050f6:	2b00      	cmp	r3, #0
  4050f8:	f001 8081 	beq.w	4061fe <_svfprintf_r+0x112e>
  4050fc:	ac38      	add	r4, sp, #224	; 0xe0
  4050fe:	46a4      	mov	ip, r4
  405100:	9408      	str	r4, [sp, #32]
  405102:	942b      	str	r4, [sp, #172]	; 0xac
  405104:	2500      	movs	r5, #0
  405106:	2400      	movs	r4, #0
  405108:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40510c:	2300      	movs	r3, #0
  40510e:	9311      	str	r3, [sp, #68]	; 0x44
  405110:	932d      	str	r3, [sp, #180]	; 0xb4
  405112:	932c      	str	r3, [sp, #176]	; 0xb0
  405114:	931a      	str	r3, [sp, #104]	; 0x68
  405116:	9319      	str	r3, [sp, #100]	; 0x64
  405118:	930e      	str	r3, [sp, #56]	; 0x38
  40511a:	4666      	mov	r6, ip
  40511c:	f899 3000 	ldrb.w	r3, [r9]
  405120:	2b00      	cmp	r3, #0
  405122:	f000 80f8 	beq.w	405316 <_svfprintf_r+0x246>
  405126:	2b25      	cmp	r3, #37	; 0x25
  405128:	f000 80f5 	beq.w	405316 <_svfprintf_r+0x246>
  40512c:	f109 0201 	add.w	r2, r9, #1
  405130:	e001      	b.n	405136 <_svfprintf_r+0x66>
  405132:	2b25      	cmp	r3, #37	; 0x25
  405134:	d004      	beq.n	405140 <_svfprintf_r+0x70>
  405136:	7813      	ldrb	r3, [r2, #0]
  405138:	4614      	mov	r4, r2
  40513a:	3201      	adds	r2, #1
  40513c:	2b00      	cmp	r3, #0
  40513e:	d1f8      	bne.n	405132 <_svfprintf_r+0x62>
  405140:	ebc9 0504 	rsb	r5, r9, r4
  405144:	b17d      	cbz	r5, 405166 <_svfprintf_r+0x96>
  405146:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405148:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40514a:	3301      	adds	r3, #1
  40514c:	442a      	add	r2, r5
  40514e:	2b07      	cmp	r3, #7
  405150:	f8c6 9000 	str.w	r9, [r6]
  405154:	6075      	str	r5, [r6, #4]
  405156:	922d      	str	r2, [sp, #180]	; 0xb4
  405158:	932c      	str	r3, [sp, #176]	; 0xb0
  40515a:	f300 80c2 	bgt.w	4052e2 <_svfprintf_r+0x212>
  40515e:	3608      	adds	r6, #8
  405160:	980e      	ldr	r0, [sp, #56]	; 0x38
  405162:	4428      	add	r0, r5
  405164:	900e      	str	r0, [sp, #56]	; 0x38
  405166:	7823      	ldrb	r3, [r4, #0]
  405168:	2b00      	cmp	r3, #0
  40516a:	f000 80c2 	beq.w	4052f2 <_svfprintf_r+0x222>
  40516e:	2300      	movs	r3, #0
  405170:	f894 8001 	ldrb.w	r8, [r4, #1]
  405174:	461a      	mov	r2, r3
  405176:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40517a:	930f      	str	r3, [sp, #60]	; 0x3c
  40517c:	9309      	str	r3, [sp, #36]	; 0x24
  40517e:	f104 0901 	add.w	r9, r4, #1
  405182:	f04f 34ff 	mov.w	r4, #4294967295
  405186:	940a      	str	r4, [sp, #40]	; 0x28
  405188:	f109 0901 	add.w	r9, r9, #1
  40518c:	f1a8 0320 	sub.w	r3, r8, #32
  405190:	2b58      	cmp	r3, #88	; 0x58
  405192:	f200 83c5 	bhi.w	405920 <_svfprintf_r+0x850>
  405196:	e8df f013 	tbh	[pc, r3, lsl #1]
  40519a:	026a      	.short	0x026a
  40519c:	03c303c3 	.word	0x03c303c3
  4051a0:	03c30271 	.word	0x03c30271
  4051a4:	03c303c3 	.word	0x03c303c3
  4051a8:	03c303c3 	.word	0x03c303c3
  4051ac:	031403c3 	.word	0x031403c3
  4051b0:	03c30366 	.word	0x03c30366
  4051b4:	00c0009d 	.word	0x00c0009d
  4051b8:	027803c3 	.word	0x027803c3
  4051bc:	027f027f 	.word	0x027f027f
  4051c0:	027f027f 	.word	0x027f027f
  4051c4:	027f027f 	.word	0x027f027f
  4051c8:	027f027f 	.word	0x027f027f
  4051cc:	03c3027f 	.word	0x03c3027f
  4051d0:	03c303c3 	.word	0x03c303c3
  4051d4:	03c303c3 	.word	0x03c303c3
  4051d8:	03c303c3 	.word	0x03c303c3
  4051dc:	03c303c3 	.word	0x03c303c3
  4051e0:	029003c3 	.word	0x029003c3
  4051e4:	03c30371 	.word	0x03c30371
  4051e8:	03c30371 	.word	0x03c30371
  4051ec:	03c303c3 	.word	0x03c303c3
  4051f0:	036a03c3 	.word	0x036a03c3
  4051f4:	03c303c3 	.word	0x03c303c3
  4051f8:	03c30078 	.word	0x03c30078
  4051fc:	03c303c3 	.word	0x03c303c3
  405200:	03c303c3 	.word	0x03c303c3
  405204:	03c30059 	.word	0x03c30059
  405208:	02af03c3 	.word	0x02af03c3
  40520c:	03c303c3 	.word	0x03c303c3
  405210:	03c303c3 	.word	0x03c303c3
  405214:	03c303c3 	.word	0x03c303c3
  405218:	03c303c3 	.word	0x03c303c3
  40521c:	03c303c3 	.word	0x03c303c3
  405220:	03480337 	.word	0x03480337
  405224:	03710371 	.word	0x03710371
  405228:	02ff0371 	.word	0x02ff0371
  40522c:	03c30348 	.word	0x03c30348
  405230:	030803c3 	.word	0x030803c3
  405234:	02c503c3 	.word	0x02c503c3
  405238:	0320007c 	.word	0x0320007c
  40523c:	03c303a3 	.word	0x03c303a3
  405240:	03c302d9 	.word	0x03c302d9
  405244:	03c3005f 	.word	0x03c3005f
  405248:	00de03c3 	.word	0x00de03c3
  40524c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405250:	f04c 0c10 	orr.w	ip, ip, #16
  405254:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  405258:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40525a:	06a2      	lsls	r2, r4, #26
  40525c:	f100 8354 	bmi.w	405908 <_svfprintf_r+0x838>
  405260:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405262:	06e3      	lsls	r3, r4, #27
  405264:	f100 85bd 	bmi.w	405de2 <_svfprintf_r+0xd12>
  405268:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40526c:	f01c 0f40 	tst.w	ip, #64	; 0x40
  405270:	f000 85b7 	beq.w	405de2 <_svfprintf_r+0xd12>
  405274:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405278:	2500      	movs	r5, #0
  40527a:	f8bc 4000 	ldrh.w	r4, [ip]
  40527e:	f10c 0c04 	add.w	ip, ip, #4
  405282:	2301      	movs	r3, #1
  405284:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405288:	e08c      	b.n	4053a4 <_svfprintf_r+0x2d4>
  40528a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40528c:	f045 0510 	orr.w	r5, r5, #16
  405290:	9509      	str	r5, [sp, #36]	; 0x24
  405292:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405296:	f01c 0320 	ands.w	r3, ip, #32
  40529a:	f040 832a 	bne.w	4058f2 <_svfprintf_r+0x822>
  40529e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4052a2:	f01c 0210 	ands.w	r2, ip, #16
  4052a6:	f040 85a4 	bne.w	405df2 <_svfprintf_r+0xd22>
  4052aa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4052ae:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  4052b2:	f000 859e 	beq.w	405df2 <_svfprintf_r+0xd22>
  4052b6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4052ba:	4613      	mov	r3, r2
  4052bc:	f8bc 4000 	ldrh.w	r4, [ip]
  4052c0:	f10c 0c04 	add.w	ip, ip, #4
  4052c4:	2500      	movs	r5, #0
  4052c6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4052ca:	e06b      	b.n	4053a4 <_svfprintf_r+0x2d4>
  4052cc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4052ce:	9310      	str	r3, [sp, #64]	; 0x40
  4052d0:	4264      	negs	r4, r4
  4052d2:	940f      	str	r4, [sp, #60]	; 0x3c
  4052d4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4052d6:	f045 0504 	orr.w	r5, r5, #4
  4052da:	9509      	str	r5, [sp, #36]	; 0x24
  4052dc:	f899 8000 	ldrb.w	r8, [r9]
  4052e0:	e752      	b.n	405188 <_svfprintf_r+0xb8>
  4052e2:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052e4:	990c      	ldr	r1, [sp, #48]	; 0x30
  4052e6:	aa2b      	add	r2, sp, #172	; 0xac
  4052e8:	f004 fe02 	bl	409ef0 <__ssprint_r>
  4052ec:	b940      	cbnz	r0, 405300 <_svfprintf_r+0x230>
  4052ee:	ae38      	add	r6, sp, #224	; 0xe0
  4052f0:	e736      	b.n	405160 <_svfprintf_r+0x90>
  4052f2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4052f4:	b123      	cbz	r3, 405300 <_svfprintf_r+0x230>
  4052f6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052f8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4052fa:	aa2b      	add	r2, sp, #172	; 0xac
  4052fc:	f004 fdf8 	bl	409ef0 <__ssprint_r>
  405300:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405302:	980e      	ldr	r0, [sp, #56]	; 0x38
  405304:	89a3      	ldrh	r3, [r4, #12]
  405306:	f013 0f40 	tst.w	r3, #64	; 0x40
  40530a:	bf18      	it	ne
  40530c:	f04f 30ff 	movne.w	r0, #4294967295
  405310:	b049      	add	sp, #292	; 0x124
  405312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405316:	464c      	mov	r4, r9
  405318:	e725      	b.n	405166 <_svfprintf_r+0x96>
  40531a:	f899 8000 	ldrb.w	r8, [r9]
  40531e:	f109 0001 	add.w	r0, r9, #1
  405322:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  405326:	f001 810c 	beq.w	406542 <_svfprintf_r+0x1472>
  40532a:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40532e:	2b09      	cmp	r3, #9
  405330:	bf98      	it	ls
  405332:	2100      	movls	r1, #0
  405334:	f201 806b 	bhi.w	40640e <_svfprintf_r+0x133e>
  405338:	f810 8b01 	ldrb.w	r8, [r0], #1
  40533c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  405340:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  405344:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  405348:	2b09      	cmp	r3, #9
  40534a:	d9f5      	bls.n	405338 <_svfprintf_r+0x268>
  40534c:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  405350:	910a      	str	r1, [sp, #40]	; 0x28
  405352:	4681      	mov	r9, r0
  405354:	e71a      	b.n	40518c <_svfprintf_r+0xbc>
  405356:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405358:	4ca1      	ldr	r4, [pc, #644]	; (4055e0 <_svfprintf_r+0x510>)
  40535a:	06af      	lsls	r7, r5, #26
  40535c:	941a      	str	r4, [sp, #104]	; 0x68
  40535e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  405362:	f140 81d1 	bpl.w	405708 <_svfprintf_r+0x638>
  405366:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40536a:	f10c 0307 	add.w	r3, ip, #7
  40536e:	f023 0307 	bic.w	r3, r3, #7
  405372:	f103 0408 	add.w	r4, r3, #8
  405376:	9410      	str	r4, [sp, #64]	; 0x40
  405378:	e9d3 4500 	ldrd	r4, r5, [r3]
  40537c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405380:	f01c 0f01 	tst.w	ip, #1
  405384:	f000 8462 	beq.w	405c4c <_svfprintf_r+0xb7c>
  405388:	ea54 0005 	orrs.w	r0, r4, r5
  40538c:	f000 845e 	beq.w	405c4c <_svfprintf_r+0xb7c>
  405390:	2330      	movs	r3, #48	; 0x30
  405392:	f04c 0c02 	orr.w	ip, ip, #2
  405396:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40539a:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40539e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4053a2:	2302      	movs	r3, #2
  4053a4:	f04f 0a00 	mov.w	sl, #0
  4053a8:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  4053ac:	990a      	ldr	r1, [sp, #40]	; 0x28
  4053ae:	2900      	cmp	r1, #0
  4053b0:	db05      	blt.n	4053be <_svfprintf_r+0x2ee>
  4053b2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4053b6:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  4053ba:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4053be:	ea54 0005 	orrs.w	r0, r4, r5
  4053c2:	f040 82c5 	bne.w	405950 <_svfprintf_r+0x880>
  4053c6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4053c8:	2900      	cmp	r1, #0
  4053ca:	f040 82c1 	bne.w	405950 <_svfprintf_r+0x880>
  4053ce:	2b00      	cmp	r3, #0
  4053d0:	f040 8438 	bne.w	405c44 <_svfprintf_r+0xb74>
  4053d4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4053d8:	f01c 0f01 	tst.w	ip, #1
  4053dc:	f000 8432 	beq.w	405c44 <_svfprintf_r+0xb74>
  4053e0:	af48      	add	r7, sp, #288	; 0x120
  4053e2:	2330      	movs	r3, #48	; 0x30
  4053e4:	9d08      	ldr	r5, [sp, #32]
  4053e6:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4053ea:	1bec      	subs	r4, r5, r7
  4053ec:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  4053f0:	2500      	movs	r5, #0
  4053f2:	4564      	cmp	r4, ip
  4053f4:	bfa8      	it	ge
  4053f6:	46a4      	movge	ip, r4
  4053f8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4053fc:	9514      	str	r5, [sp, #80]	; 0x50
  4053fe:	f1ba 0f00 	cmp.w	sl, #0
  405402:	d002      	beq.n	40540a <_svfprintf_r+0x33a>
  405404:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405406:	3501      	adds	r5, #1
  405408:	950b      	str	r5, [sp, #44]	; 0x2c
  40540a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40540c:	f013 0302 	ands.w	r3, r3, #2
  405410:	9312      	str	r3, [sp, #72]	; 0x48
  405412:	d002      	beq.n	40541a <_svfprintf_r+0x34a>
  405414:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405416:	3502      	adds	r5, #2
  405418:	950b      	str	r5, [sp, #44]	; 0x2c
  40541a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40541e:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  405422:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  405426:	f040 8290 	bne.w	40594a <_svfprintf_r+0x87a>
  40542a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40542c:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  405430:	ebcc 0b05 	rsb	fp, ip, r5
  405434:	f1bb 0f00 	cmp.w	fp, #0
  405438:	f340 8287 	ble.w	40594a <_svfprintf_r+0x87a>
  40543c:	f1bb 0f10 	cmp.w	fp, #16
  405440:	992d      	ldr	r1, [sp, #180]	; 0xb4
  405442:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  405444:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 4055e8 <_svfprintf_r+0x518>
  405448:	dd2c      	ble.n	4054a4 <_svfprintf_r+0x3d4>
  40544a:	971b      	str	r7, [sp, #108]	; 0x6c
  40544c:	4630      	mov	r0, r6
  40544e:	4657      	mov	r7, sl
  405450:	2510      	movs	r5, #16
  405452:	46ca      	mov	sl, r9
  405454:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  405456:	46a1      	mov	r9, r4
  405458:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40545a:	e006      	b.n	40546a <_svfprintf_r+0x39a>
  40545c:	f1ab 0b10 	sub.w	fp, fp, #16
  405460:	f1bb 0f10 	cmp.w	fp, #16
  405464:	f100 0008 	add.w	r0, r0, #8
  405468:	dd17      	ble.n	40549a <_svfprintf_r+0x3ca>
  40546a:	3201      	adds	r2, #1
  40546c:	3110      	adds	r1, #16
  40546e:	2a07      	cmp	r2, #7
  405470:	912d      	str	r1, [sp, #180]	; 0xb4
  405472:	922c      	str	r2, [sp, #176]	; 0xb0
  405474:	6007      	str	r7, [r0, #0]
  405476:	6045      	str	r5, [r0, #4]
  405478:	ddf0      	ble.n	40545c <_svfprintf_r+0x38c>
  40547a:	4620      	mov	r0, r4
  40547c:	4631      	mov	r1, r6
  40547e:	aa2b      	add	r2, sp, #172	; 0xac
  405480:	f004 fd36 	bl	409ef0 <__ssprint_r>
  405484:	2800      	cmp	r0, #0
  405486:	f47f af3b 	bne.w	405300 <_svfprintf_r+0x230>
  40548a:	f1ab 0b10 	sub.w	fp, fp, #16
  40548e:	f1bb 0f10 	cmp.w	fp, #16
  405492:	992d      	ldr	r1, [sp, #180]	; 0xb4
  405494:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  405496:	a838      	add	r0, sp, #224	; 0xe0
  405498:	dce7      	bgt.n	40546a <_svfprintf_r+0x39a>
  40549a:	464c      	mov	r4, r9
  40549c:	46d1      	mov	r9, sl
  40549e:	46ba      	mov	sl, r7
  4054a0:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  4054a2:	4606      	mov	r6, r0
  4054a4:	3201      	adds	r2, #1
  4054a6:	eb0b 0c01 	add.w	ip, fp, r1
  4054aa:	2a07      	cmp	r2, #7
  4054ac:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4054b0:	922c      	str	r2, [sp, #176]	; 0xb0
  4054b2:	e886 0c00 	stmia.w	r6, {sl, fp}
  4054b6:	f300 841a 	bgt.w	405cee <_svfprintf_r+0xc1e>
  4054ba:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4054be:	3608      	adds	r6, #8
  4054c0:	f1ba 0f00 	cmp.w	sl, #0
  4054c4:	d00f      	beq.n	4054e6 <_svfprintf_r+0x416>
  4054c6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4054c8:	f10c 0c01 	add.w	ip, ip, #1
  4054cc:	3301      	adds	r3, #1
  4054ce:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  4054d2:	2201      	movs	r2, #1
  4054d4:	2b07      	cmp	r3, #7
  4054d6:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4054da:	932c      	str	r3, [sp, #176]	; 0xb0
  4054dc:	e886 0006 	stmia.w	r6, {r1, r2}
  4054e0:	f300 83a4 	bgt.w	405c2c <_svfprintf_r+0xb5c>
  4054e4:	3608      	adds	r6, #8
  4054e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4054e8:	b173      	cbz	r3, 405508 <_svfprintf_r+0x438>
  4054ea:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4054ec:	f10c 0c02 	add.w	ip, ip, #2
  4054f0:	3301      	adds	r3, #1
  4054f2:	a924      	add	r1, sp, #144	; 0x90
  4054f4:	2202      	movs	r2, #2
  4054f6:	2b07      	cmp	r3, #7
  4054f8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4054fc:	932c      	str	r3, [sp, #176]	; 0xb0
  4054fe:	e886 0006 	stmia.w	r6, {r1, r2}
  405502:	f300 8387 	bgt.w	405c14 <_svfprintf_r+0xb44>
  405506:	3608      	adds	r6, #8
  405508:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  40550a:	2d80      	cmp	r5, #128	; 0x80
  40550c:	f000 82ca 	beq.w	405aa4 <_svfprintf_r+0x9d4>
  405510:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405512:	ebc4 0a05 	rsb	sl, r4, r5
  405516:	f1ba 0f00 	cmp.w	sl, #0
  40551a:	dd3b      	ble.n	405594 <_svfprintf_r+0x4c4>
  40551c:	f1ba 0f10 	cmp.w	sl, #16
  405520:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405522:	4d30      	ldr	r5, [pc, #192]	; (4055e4 <_svfprintf_r+0x514>)
  405524:	dd2b      	ble.n	40557e <_svfprintf_r+0x4ae>
  405526:	940a      	str	r4, [sp, #40]	; 0x28
  405528:	4632      	mov	r2, r6
  40552a:	f04f 0b10 	mov.w	fp, #16
  40552e:	462e      	mov	r6, r5
  405530:	4661      	mov	r1, ip
  405532:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  405534:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  405536:	e006      	b.n	405546 <_svfprintf_r+0x476>
  405538:	f1aa 0a10 	sub.w	sl, sl, #16
  40553c:	f1ba 0f10 	cmp.w	sl, #16
  405540:	f102 0208 	add.w	r2, r2, #8
  405544:	dd17      	ble.n	405576 <_svfprintf_r+0x4a6>
  405546:	3301      	adds	r3, #1
  405548:	3110      	adds	r1, #16
  40554a:	2b07      	cmp	r3, #7
  40554c:	912d      	str	r1, [sp, #180]	; 0xb4
  40554e:	932c      	str	r3, [sp, #176]	; 0xb0
  405550:	e882 0840 	stmia.w	r2, {r6, fp}
  405554:	ddf0      	ble.n	405538 <_svfprintf_r+0x468>
  405556:	4620      	mov	r0, r4
  405558:	4629      	mov	r1, r5
  40555a:	aa2b      	add	r2, sp, #172	; 0xac
  40555c:	f004 fcc8 	bl	409ef0 <__ssprint_r>
  405560:	2800      	cmp	r0, #0
  405562:	f47f aecd 	bne.w	405300 <_svfprintf_r+0x230>
  405566:	f1aa 0a10 	sub.w	sl, sl, #16
  40556a:	f1ba 0f10 	cmp.w	sl, #16
  40556e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  405570:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405572:	aa38      	add	r2, sp, #224	; 0xe0
  405574:	dce7      	bgt.n	405546 <_svfprintf_r+0x476>
  405576:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405578:	4635      	mov	r5, r6
  40557a:	468c      	mov	ip, r1
  40557c:	4616      	mov	r6, r2
  40557e:	3301      	adds	r3, #1
  405580:	44d4      	add	ip, sl
  405582:	2b07      	cmp	r3, #7
  405584:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405588:	932c      	str	r3, [sp, #176]	; 0xb0
  40558a:	e886 0420 	stmia.w	r6, {r5, sl}
  40558e:	f300 8335 	bgt.w	405bfc <_svfprintf_r+0xb2c>
  405592:	3608      	adds	r6, #8
  405594:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405596:	05ed      	lsls	r5, r5, #23
  405598:	f100 8224 	bmi.w	4059e4 <_svfprintf_r+0x914>
  40559c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40559e:	44a4      	add	ip, r4
  4055a0:	3301      	adds	r3, #1
  4055a2:	2b07      	cmp	r3, #7
  4055a4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4055a8:	6037      	str	r7, [r6, #0]
  4055aa:	6074      	str	r4, [r6, #4]
  4055ac:	932c      	str	r3, [sp, #176]	; 0xb0
  4055ae:	f300 830f 	bgt.w	405bd0 <_svfprintf_r+0xb00>
  4055b2:	3608      	adds	r6, #8
  4055b4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4055b6:	0763      	lsls	r3, r4, #29
  4055b8:	d549      	bpl.n	40564e <_svfprintf_r+0x57e>
  4055ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4055bc:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4055be:	1a2c      	subs	r4, r5, r0
  4055c0:	2c00      	cmp	r4, #0
  4055c2:	dd44      	ble.n	40564e <_svfprintf_r+0x57e>
  4055c4:	2c10      	cmp	r4, #16
  4055c6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4055c8:	f8df a01c 	ldr.w	sl, [pc, #28]	; 4055e8 <_svfprintf_r+0x518>
  4055cc:	dd2b      	ble.n	405626 <_svfprintf_r+0x556>
  4055ce:	4657      	mov	r7, sl
  4055d0:	2510      	movs	r5, #16
  4055d2:	4662      	mov	r2, ip
  4055d4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  4055d8:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4055dc:	e00b      	b.n	4055f6 <_svfprintf_r+0x526>
  4055de:	bf00      	nop
  4055e0:	0040ca34 	.word	0x0040ca34
  4055e4:	0040ca00 	.word	0x0040ca00
  4055e8:	0040ca54 	.word	0x0040ca54
  4055ec:	3c10      	subs	r4, #16
  4055ee:	2c10      	cmp	r4, #16
  4055f0:	f106 0608 	add.w	r6, r6, #8
  4055f4:	dd15      	ble.n	405622 <_svfprintf_r+0x552>
  4055f6:	3301      	adds	r3, #1
  4055f8:	3210      	adds	r2, #16
  4055fa:	2b07      	cmp	r3, #7
  4055fc:	922d      	str	r2, [sp, #180]	; 0xb4
  4055fe:	932c      	str	r3, [sp, #176]	; 0xb0
  405600:	6037      	str	r7, [r6, #0]
  405602:	6075      	str	r5, [r6, #4]
  405604:	ddf2      	ble.n	4055ec <_svfprintf_r+0x51c>
  405606:	4650      	mov	r0, sl
  405608:	4641      	mov	r1, r8
  40560a:	aa2b      	add	r2, sp, #172	; 0xac
  40560c:	f004 fc70 	bl	409ef0 <__ssprint_r>
  405610:	2800      	cmp	r0, #0
  405612:	f47f ae75 	bne.w	405300 <_svfprintf_r+0x230>
  405616:	3c10      	subs	r4, #16
  405618:	2c10      	cmp	r4, #16
  40561a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40561c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40561e:	ae38      	add	r6, sp, #224	; 0xe0
  405620:	dce9      	bgt.n	4055f6 <_svfprintf_r+0x526>
  405622:	4694      	mov	ip, r2
  405624:	46ba      	mov	sl, r7
  405626:	3301      	adds	r3, #1
  405628:	44a4      	add	ip, r4
  40562a:	2b07      	cmp	r3, #7
  40562c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405630:	932c      	str	r3, [sp, #176]	; 0xb0
  405632:	f8c6 a000 	str.w	sl, [r6]
  405636:	6074      	str	r4, [r6, #4]
  405638:	dd09      	ble.n	40564e <_svfprintf_r+0x57e>
  40563a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40563c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40563e:	aa2b      	add	r2, sp, #172	; 0xac
  405640:	f004 fc56 	bl	409ef0 <__ssprint_r>
  405644:	2800      	cmp	r0, #0
  405646:	f47f ae5b 	bne.w	405300 <_svfprintf_r+0x230>
  40564a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40564e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  405650:	980b      	ldr	r0, [sp, #44]	; 0x2c
  405652:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405654:	42a8      	cmp	r0, r5
  405656:	bfac      	ite	ge
  405658:	1824      	addge	r4, r4, r0
  40565a:	1964      	addlt	r4, r4, r5
  40565c:	940e      	str	r4, [sp, #56]	; 0x38
  40565e:	f1bc 0f00 	cmp.w	ip, #0
  405662:	f040 82c1 	bne.w	405be8 <_svfprintf_r+0xb18>
  405666:	2300      	movs	r3, #0
  405668:	932c      	str	r3, [sp, #176]	; 0xb0
  40566a:	ae38      	add	r6, sp, #224	; 0xe0
  40566c:	e556      	b.n	40511c <_svfprintf_r+0x4c>
  40566e:	f899 8000 	ldrb.w	r8, [r9]
  405672:	2a00      	cmp	r2, #0
  405674:	f47f ad88 	bne.w	405188 <_svfprintf_r+0xb8>
  405678:	2220      	movs	r2, #32
  40567a:	e585      	b.n	405188 <_svfprintf_r+0xb8>
  40567c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40567e:	f045 0501 	orr.w	r5, r5, #1
  405682:	9509      	str	r5, [sp, #36]	; 0x24
  405684:	f899 8000 	ldrb.w	r8, [r9]
  405688:	e57e      	b.n	405188 <_svfprintf_r+0xb8>
  40568a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40568c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  405690:	9509      	str	r5, [sp, #36]	; 0x24
  405692:	f899 8000 	ldrb.w	r8, [r9]
  405696:	e577      	b.n	405188 <_svfprintf_r+0xb8>
  405698:	2400      	movs	r4, #0
  40569a:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40569e:	940f      	str	r4, [sp, #60]	; 0x3c
  4056a0:	4621      	mov	r1, r4
  4056a2:	f819 8b01 	ldrb.w	r8, [r9], #1
  4056a6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4056aa:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  4056ae:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4056b2:	2b09      	cmp	r3, #9
  4056b4:	d9f5      	bls.n	4056a2 <_svfprintf_r+0x5d2>
  4056b6:	910f      	str	r1, [sp, #60]	; 0x3c
  4056b8:	e568      	b.n	40518c <_svfprintf_r+0xbc>
  4056ba:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4056be:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  4056c2:	f04c 0c10 	orr.w	ip, ip, #16
  4056c6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4056ca:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4056cc:	06a5      	lsls	r5, r4, #26
  4056ce:	f140 80b2 	bpl.w	405836 <_svfprintf_r+0x766>
  4056d2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4056d4:	1de9      	adds	r1, r5, #7
  4056d6:	f021 0107 	bic.w	r1, r1, #7
  4056da:	e9d1 2300 	ldrd	r2, r3, [r1]
  4056de:	3108      	adds	r1, #8
  4056e0:	9110      	str	r1, [sp, #64]	; 0x40
  4056e2:	4614      	mov	r4, r2
  4056e4:	461d      	mov	r5, r3
  4056e6:	2a00      	cmp	r2, #0
  4056e8:	f173 0c00 	sbcs.w	ip, r3, #0
  4056ec:	f2c0 8394 	blt.w	405e18 <_svfprintf_r+0xd48>
  4056f0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4056f4:	2301      	movs	r3, #1
  4056f6:	e659      	b.n	4053ac <_svfprintf_r+0x2dc>
  4056f8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4056fa:	4cb6      	ldr	r4, [pc, #728]	; (4059d4 <_svfprintf_r+0x904>)
  4056fc:	06af      	lsls	r7, r5, #26
  4056fe:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  405702:	941a      	str	r4, [sp, #104]	; 0x68
  405704:	f53f ae2f 	bmi.w	405366 <_svfprintf_r+0x296>
  405708:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40570a:	06ed      	lsls	r5, r5, #27
  40570c:	f140 8443 	bpl.w	405f96 <_svfprintf_r+0xec6>
  405710:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405714:	2500      	movs	r5, #0
  405716:	f8dc 4000 	ldr.w	r4, [ip]
  40571a:	f10c 0c04 	add.w	ip, ip, #4
  40571e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405722:	e62b      	b.n	40537c <_svfprintf_r+0x2ac>
  405724:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405728:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40572c:	f01c 0f20 	tst.w	ip, #32
  405730:	f000 8440 	beq.w	405fb4 <_svfprintf_r+0xee4>
  405734:	9c10      	ldr	r4, [sp, #64]	; 0x40
  405736:	6821      	ldr	r1, [r4, #0]
  405738:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40573a:	17e5      	asrs	r5, r4, #31
  40573c:	462b      	mov	r3, r5
  40573e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  405740:	4622      	mov	r2, r4
  405742:	3504      	adds	r5, #4
  405744:	9510      	str	r5, [sp, #64]	; 0x40
  405746:	e9c1 2300 	strd	r2, r3, [r1]
  40574a:	e4e7      	b.n	40511c <_svfprintf_r+0x4c>
  40574c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40574e:	f04f 0a00 	mov.w	sl, #0
  405752:	6827      	ldr	r7, [r4, #0]
  405754:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  405758:	1d25      	adds	r5, r4, #4
  40575a:	2f00      	cmp	r7, #0
  40575c:	f000 85e9 	beq.w	406332 <_svfprintf_r+0x1262>
  405760:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405762:	4638      	mov	r0, r7
  405764:	2c00      	cmp	r4, #0
  405766:	f2c0 859b 	blt.w	4062a0 <_svfprintf_r+0x11d0>
  40576a:	4651      	mov	r1, sl
  40576c:	4622      	mov	r2, r4
  40576e:	f003 fda5 	bl	4092bc <memchr>
  405772:	2800      	cmp	r0, #0
  405774:	f000 8613 	beq.w	40639e <_svfprintf_r+0x12ce>
  405778:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40577a:	1bc0      	subs	r0, r0, r7
  40577c:	42a0      	cmp	r0, r4
  40577e:	bfb8      	it	lt
  405780:	4604      	movlt	r4, r0
  405782:	9510      	str	r5, [sp, #64]	; 0x40
  405784:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  405788:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40578c:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  405790:	950b      	str	r5, [sp, #44]	; 0x2c
  405792:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  405796:	e632      	b.n	4053fe <_svfprintf_r+0x32e>
  405798:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40579c:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  4057a0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4057a4:	f899 8000 	ldrb.w	r8, [r9]
  4057a8:	e4ee      	b.n	405188 <_svfprintf_r+0xb8>
  4057aa:	f899 8000 	ldrb.w	r8, [r9]
  4057ae:	464b      	mov	r3, r9
  4057b0:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  4057b4:	f000 847f 	beq.w	4060b6 <_svfprintf_r+0xfe6>
  4057b8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4057ba:	f045 0510 	orr.w	r5, r5, #16
  4057be:	9509      	str	r5, [sp, #36]	; 0x24
  4057c0:	e4e2      	b.n	405188 <_svfprintf_r+0xb8>
  4057c2:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4057c4:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4057c6:	6824      	ldr	r4, [r4, #0]
  4057c8:	1d2b      	adds	r3, r5, #4
  4057ca:	2c00      	cmp	r4, #0
  4057cc:	940f      	str	r4, [sp, #60]	; 0x3c
  4057ce:	f6ff ad7d 	blt.w	4052cc <_svfprintf_r+0x1fc>
  4057d2:	9310      	str	r3, [sp, #64]	; 0x40
  4057d4:	f899 8000 	ldrb.w	r8, [r9]
  4057d8:	e4d6      	b.n	405188 <_svfprintf_r+0xb8>
  4057da:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4057dc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4057e0:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4057e2:	487d      	ldr	r0, [pc, #500]	; (4059d8 <_svfprintf_r+0x908>)
  4057e4:	3504      	adds	r5, #4
  4057e6:	681c      	ldr	r4, [r3, #0]
  4057e8:	f04f 0878 	mov.w	r8, #120	; 0x78
  4057ec:	2330      	movs	r3, #48	; 0x30
  4057ee:	f04c 0c02 	orr.w	ip, ip, #2
  4057f2:	9510      	str	r5, [sp, #64]	; 0x40
  4057f4:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  4057f8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4057fc:	2500      	movs	r5, #0
  4057fe:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  405802:	901a      	str	r0, [sp, #104]	; 0x68
  405804:	2302      	movs	r3, #2
  405806:	e5cd      	b.n	4053a4 <_svfprintf_r+0x2d4>
  405808:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40580a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40580c:	681a      	ldr	r2, [r3, #0]
  40580e:	2401      	movs	r4, #1
  405810:	2300      	movs	r3, #0
  405812:	3504      	adds	r5, #4
  405814:	469a      	mov	sl, r3
  405816:	940b      	str	r4, [sp, #44]	; 0x2c
  405818:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  40581c:	9510      	str	r5, [sp, #64]	; 0x40
  40581e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  405822:	930a      	str	r3, [sp, #40]	; 0x28
  405824:	9314      	str	r3, [sp, #80]	; 0x50
  405826:	af2e      	add	r7, sp, #184	; 0xb8
  405828:	e5ef      	b.n	40540a <_svfprintf_r+0x33a>
  40582a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40582c:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  405830:	06a5      	lsls	r5, r4, #26
  405832:	f53f af4e 	bmi.w	4056d2 <_svfprintf_r+0x602>
  405836:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40583a:	f01c 0f10 	tst.w	ip, #16
  40583e:	f040 82df 	bne.w	405e00 <_svfprintf_r+0xd30>
  405842:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405846:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40584a:	f000 82d9 	beq.w	405e00 <_svfprintf_r+0xd30>
  40584e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405852:	f9bc 4000 	ldrsh.w	r4, [ip]
  405856:	f10c 0c04 	add.w	ip, ip, #4
  40585a:	17e5      	asrs	r5, r4, #31
  40585c:	4622      	mov	r2, r4
  40585e:	462b      	mov	r3, r5
  405860:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405864:	e73f      	b.n	4056e6 <_svfprintf_r+0x616>
  405866:	f899 8000 	ldrb.w	r8, [r9]
  40586a:	222b      	movs	r2, #43	; 0x2b
  40586c:	e48c      	b.n	405188 <_svfprintf_r+0xb8>
  40586e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405870:	f045 0508 	orr.w	r5, r5, #8
  405874:	9509      	str	r5, [sp, #36]	; 0x24
  405876:	f899 8000 	ldrb.w	r8, [r9]
  40587a:	e485      	b.n	405188 <_svfprintf_r+0xb8>
  40587c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40587e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  405882:	1deb      	adds	r3, r5, #7
  405884:	f023 0307 	bic.w	r3, r3, #7
  405888:	f103 0c08 	add.w	ip, r3, #8
  40588c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405890:	e9d3 4500 	ldrd	r4, r5, [r3]
  405894:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  405898:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40589c:	f004 faac 	bl	409df8 <__fpclassifyd>
  4058a0:	2801      	cmp	r0, #1
  4058a2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4058a6:	f040 835c 	bne.w	405f62 <_svfprintf_r+0xe92>
  4058aa:	2200      	movs	r2, #0
  4058ac:	2300      	movs	r3, #0
  4058ae:	f006 f899 	bl	40b9e4 <__aeabi_dcmplt>
  4058b2:	2800      	cmp	r0, #0
  4058b4:	f040 8563 	bne.w	40637e <_svfprintf_r+0x12ae>
  4058b8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4058bc:	2503      	movs	r5, #3
  4058be:	950b      	str	r5, [sp, #44]	; 0x2c
  4058c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4058c2:	4f46      	ldr	r7, [pc, #280]	; (4059dc <_svfprintf_r+0x90c>)
  4058c4:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  4058c8:	4b45      	ldr	r3, [pc, #276]	; (4059e0 <_svfprintf_r+0x910>)
  4058ca:	2400      	movs	r4, #0
  4058cc:	9509      	str	r5, [sp, #36]	; 0x24
  4058ce:	2500      	movs	r5, #0
  4058d0:	940a      	str	r4, [sp, #40]	; 0x28
  4058d2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  4058d6:	bfd8      	it	le
  4058d8:	461f      	movle	r7, r3
  4058da:	2403      	movs	r4, #3
  4058dc:	9514      	str	r5, [sp, #80]	; 0x50
  4058de:	e58e      	b.n	4053fe <_svfprintf_r+0x32e>
  4058e0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4058e4:	f04c 0c20 	orr.w	ip, ip, #32
  4058e8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4058ec:	f899 8000 	ldrb.w	r8, [r9]
  4058f0:	e44a      	b.n	405188 <_svfprintf_r+0xb8>
  4058f2:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4058f4:	1de3      	adds	r3, r4, #7
  4058f6:	f023 0307 	bic.w	r3, r3, #7
  4058fa:	f103 0508 	add.w	r5, r3, #8
  4058fe:	9510      	str	r5, [sp, #64]	; 0x40
  405900:	e9d3 4500 	ldrd	r4, r5, [r3]
  405904:	2300      	movs	r3, #0
  405906:	e54d      	b.n	4053a4 <_svfprintf_r+0x2d4>
  405908:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40590a:	1deb      	adds	r3, r5, #7
  40590c:	f023 0307 	bic.w	r3, r3, #7
  405910:	f103 0c08 	add.w	ip, r3, #8
  405914:	e9d3 4500 	ldrd	r4, r5, [r3]
  405918:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40591c:	2301      	movs	r3, #1
  40591e:	e541      	b.n	4053a4 <_svfprintf_r+0x2d4>
  405920:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  405924:	f1b8 0f00 	cmp.w	r8, #0
  405928:	f43f ace3 	beq.w	4052f2 <_svfprintf_r+0x222>
  40592c:	2300      	movs	r3, #0
  40592e:	f04f 0c01 	mov.w	ip, #1
  405932:	469a      	mov	sl, r3
  405934:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  405938:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  40593c:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  405940:	930a      	str	r3, [sp, #40]	; 0x28
  405942:	9314      	str	r3, [sp, #80]	; 0x50
  405944:	4664      	mov	r4, ip
  405946:	af2e      	add	r7, sp, #184	; 0xb8
  405948:	e55f      	b.n	40540a <_svfprintf_r+0x33a>
  40594a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40594e:	e5b7      	b.n	4054c0 <_svfprintf_r+0x3f0>
  405950:	2b01      	cmp	r3, #1
  405952:	f000 80ec 	beq.w	405b2e <_svfprintf_r+0xa5e>
  405956:	2b02      	cmp	r3, #2
  405958:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  40595c:	d118      	bne.n	405990 <_svfprintf_r+0x8c0>
  40595e:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  405962:	4619      	mov	r1, r3
  405964:	f004 000f 	and.w	r0, r4, #15
  405968:	0922      	lsrs	r2, r4, #4
  40596a:	f81c 0000 	ldrb.w	r0, [ip, r0]
  40596e:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  405972:	092b      	lsrs	r3, r5, #4
  405974:	7008      	strb	r0, [r1, #0]
  405976:	ea52 0003 	orrs.w	r0, r2, r3
  40597a:	460f      	mov	r7, r1
  40597c:	4614      	mov	r4, r2
  40597e:	461d      	mov	r5, r3
  405980:	f101 31ff 	add.w	r1, r1, #4294967295
  405984:	d1ee      	bne.n	405964 <_svfprintf_r+0x894>
  405986:	9d08      	ldr	r5, [sp, #32]
  405988:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  40598c:	1bec      	subs	r4, r5, r7
  40598e:	e52d      	b.n	4053ec <_svfprintf_r+0x31c>
  405990:	08e0      	lsrs	r0, r4, #3
  405992:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  405996:	f004 0207 	and.w	r2, r4, #7
  40599a:	08e9      	lsrs	r1, r5, #3
  40599c:	3230      	adds	r2, #48	; 0x30
  40599e:	ea50 0c01 	orrs.w	ip, r0, r1
  4059a2:	461f      	mov	r7, r3
  4059a4:	701a      	strb	r2, [r3, #0]
  4059a6:	4604      	mov	r4, r0
  4059a8:	460d      	mov	r5, r1
  4059aa:	f103 33ff 	add.w	r3, r3, #4294967295
  4059ae:	d1ef      	bne.n	405990 <_svfprintf_r+0x8c0>
  4059b0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4059b2:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  4059b6:	07e0      	lsls	r0, r4, #31
  4059b8:	4639      	mov	r1, r7
  4059ba:	f140 80c1 	bpl.w	405b40 <_svfprintf_r+0xa70>
  4059be:	2a30      	cmp	r2, #48	; 0x30
  4059c0:	f000 80be 	beq.w	405b40 <_svfprintf_r+0xa70>
  4059c4:	9d08      	ldr	r5, [sp, #32]
  4059c6:	461f      	mov	r7, r3
  4059c8:	2330      	movs	r3, #48	; 0x30
  4059ca:	1bec      	subs	r4, r5, r7
  4059cc:	f801 3c01 	strb.w	r3, [r1, #-1]
  4059d0:	e50c      	b.n	4053ec <_svfprintf_r+0x31c>
  4059d2:	bf00      	nop
  4059d4:	0040ca20 	.word	0x0040ca20
  4059d8:	0040ca34 	.word	0x0040ca34
  4059dc:	0040ca14 	.word	0x0040ca14
  4059e0:	0040ca10 	.word	0x0040ca10
  4059e4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  4059e8:	f340 80ad 	ble.w	405b46 <_svfprintf_r+0xa76>
  4059ec:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4059f0:	2200      	movs	r2, #0
  4059f2:	2300      	movs	r3, #0
  4059f4:	f8cd c01c 	str.w	ip, [sp, #28]
  4059f8:	f005 ffea 	bl	40b9d0 <__aeabi_dcmpeq>
  4059fc:	f8dd c01c 	ldr.w	ip, [sp, #28]
  405a00:	2800      	cmp	r0, #0
  405a02:	f000 8126 	beq.w	405c52 <_svfprintf_r+0xb82>
  405a06:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405a08:	49aa      	ldr	r1, [pc, #680]	; (405cb4 <_svfprintf_r+0xbe4>)
  405a0a:	3301      	adds	r3, #1
  405a0c:	f10c 0c01 	add.w	ip, ip, #1
  405a10:	2201      	movs	r2, #1
  405a12:	2b07      	cmp	r3, #7
  405a14:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405a18:	932c      	str	r3, [sp, #176]	; 0xb0
  405a1a:	e886 0006 	stmia.w	r6, {r1, r2}
  405a1e:	f300 82ed 	bgt.w	405ffc <_svfprintf_r+0xf2c>
  405a22:	3608      	adds	r6, #8
  405a24:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405a26:	9c11      	ldr	r4, [sp, #68]	; 0x44
  405a28:	42a3      	cmp	r3, r4
  405a2a:	db03      	blt.n	405a34 <_svfprintf_r+0x964>
  405a2c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405a2e:	07ec      	lsls	r4, r5, #31
  405a30:	f57f adc0 	bpl.w	4055b4 <_svfprintf_r+0x4e4>
  405a34:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405a36:	9c18      	ldr	r4, [sp, #96]	; 0x60
  405a38:	3301      	adds	r3, #1
  405a3a:	9d15      	ldr	r5, [sp, #84]	; 0x54
  405a3c:	44a4      	add	ip, r4
  405a3e:	2b07      	cmp	r3, #7
  405a40:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405a44:	6035      	str	r5, [r6, #0]
  405a46:	6074      	str	r4, [r6, #4]
  405a48:	932c      	str	r3, [sp, #176]	; 0xb0
  405a4a:	f300 833e 	bgt.w	4060ca <_svfprintf_r+0xffa>
  405a4e:	3608      	adds	r6, #8
  405a50:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405a52:	1e6c      	subs	r4, r5, #1
  405a54:	2c00      	cmp	r4, #0
  405a56:	f77f adad 	ble.w	4055b4 <_svfprintf_r+0x4e4>
  405a5a:	2c10      	cmp	r4, #16
  405a5c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405a5e:	4d96      	ldr	r5, [pc, #600]	; (405cb8 <_svfprintf_r+0xbe8>)
  405a60:	f340 8197 	ble.w	405d92 <_svfprintf_r+0xcc2>
  405a64:	2710      	movs	r7, #16
  405a66:	4662      	mov	r2, ip
  405a68:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405a6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  405a70:	e004      	b.n	405a7c <_svfprintf_r+0x9ac>
  405a72:	3608      	adds	r6, #8
  405a74:	3c10      	subs	r4, #16
  405a76:	2c10      	cmp	r4, #16
  405a78:	f340 818a 	ble.w	405d90 <_svfprintf_r+0xcc0>
  405a7c:	3301      	adds	r3, #1
  405a7e:	3210      	adds	r2, #16
  405a80:	2b07      	cmp	r3, #7
  405a82:	922d      	str	r2, [sp, #180]	; 0xb4
  405a84:	932c      	str	r3, [sp, #176]	; 0xb0
  405a86:	e886 00a0 	stmia.w	r6, {r5, r7}
  405a8a:	ddf2      	ble.n	405a72 <_svfprintf_r+0x9a2>
  405a8c:	4640      	mov	r0, r8
  405a8e:	4651      	mov	r1, sl
  405a90:	aa2b      	add	r2, sp, #172	; 0xac
  405a92:	f004 fa2d 	bl	409ef0 <__ssprint_r>
  405a96:	2800      	cmp	r0, #0
  405a98:	f47f ac32 	bne.w	405300 <_svfprintf_r+0x230>
  405a9c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  405a9e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405aa0:	ae38      	add	r6, sp, #224	; 0xe0
  405aa2:	e7e7      	b.n	405a74 <_svfprintf_r+0x9a4>
  405aa4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405aa6:	980b      	ldr	r0, [sp, #44]	; 0x2c
  405aa8:	ebc0 0a05 	rsb	sl, r0, r5
  405aac:	f1ba 0f00 	cmp.w	sl, #0
  405ab0:	f77f ad2e 	ble.w	405510 <_svfprintf_r+0x440>
  405ab4:	f1ba 0f10 	cmp.w	sl, #16
  405ab8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405aba:	4d7f      	ldr	r5, [pc, #508]	; (405cb8 <_svfprintf_r+0xbe8>)
  405abc:	dd2b      	ble.n	405b16 <_svfprintf_r+0xa46>
  405abe:	9412      	str	r4, [sp, #72]	; 0x48
  405ac0:	4632      	mov	r2, r6
  405ac2:	f04f 0b10 	mov.w	fp, #16
  405ac6:	462e      	mov	r6, r5
  405ac8:	4661      	mov	r1, ip
  405aca:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  405acc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  405ace:	e006      	b.n	405ade <_svfprintf_r+0xa0e>
  405ad0:	f1aa 0a10 	sub.w	sl, sl, #16
  405ad4:	f1ba 0f10 	cmp.w	sl, #16
  405ad8:	f102 0208 	add.w	r2, r2, #8
  405adc:	dd17      	ble.n	405b0e <_svfprintf_r+0xa3e>
  405ade:	3301      	adds	r3, #1
  405ae0:	3110      	adds	r1, #16
  405ae2:	2b07      	cmp	r3, #7
  405ae4:	912d      	str	r1, [sp, #180]	; 0xb4
  405ae6:	932c      	str	r3, [sp, #176]	; 0xb0
  405ae8:	e882 0840 	stmia.w	r2, {r6, fp}
  405aec:	ddf0      	ble.n	405ad0 <_svfprintf_r+0xa00>
  405aee:	4620      	mov	r0, r4
  405af0:	4629      	mov	r1, r5
  405af2:	aa2b      	add	r2, sp, #172	; 0xac
  405af4:	f004 f9fc 	bl	409ef0 <__ssprint_r>
  405af8:	2800      	cmp	r0, #0
  405afa:	f47f ac01 	bne.w	405300 <_svfprintf_r+0x230>
  405afe:	f1aa 0a10 	sub.w	sl, sl, #16
  405b02:	f1ba 0f10 	cmp.w	sl, #16
  405b06:	992d      	ldr	r1, [sp, #180]	; 0xb4
  405b08:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405b0a:	aa38      	add	r2, sp, #224	; 0xe0
  405b0c:	dce7      	bgt.n	405ade <_svfprintf_r+0xa0e>
  405b0e:	9c12      	ldr	r4, [sp, #72]	; 0x48
  405b10:	4635      	mov	r5, r6
  405b12:	468c      	mov	ip, r1
  405b14:	4616      	mov	r6, r2
  405b16:	3301      	adds	r3, #1
  405b18:	44d4      	add	ip, sl
  405b1a:	2b07      	cmp	r3, #7
  405b1c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405b20:	932c      	str	r3, [sp, #176]	; 0xb0
  405b22:	e886 0420 	stmia.w	r6, {r5, sl}
  405b26:	f300 820f 	bgt.w	405f48 <_svfprintf_r+0xe78>
  405b2a:	3608      	adds	r6, #8
  405b2c:	e4f0      	b.n	405510 <_svfprintf_r+0x440>
  405b2e:	2d00      	cmp	r5, #0
  405b30:	bf08      	it	eq
  405b32:	2c0a      	cmpeq	r4, #10
  405b34:	f080 8138 	bcs.w	405da8 <_svfprintf_r+0xcd8>
  405b38:	3430      	adds	r4, #48	; 0x30
  405b3a:	af48      	add	r7, sp, #288	; 0x120
  405b3c:	f807 4d41 	strb.w	r4, [r7, #-65]!
  405b40:	9d08      	ldr	r5, [sp, #32]
  405b42:	1bec      	subs	r4, r5, r7
  405b44:	e452      	b.n	4053ec <_svfprintf_r+0x31c>
  405b46:	9c11      	ldr	r4, [sp, #68]	; 0x44
  405b48:	2c01      	cmp	r4, #1
  405b4a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  405b4c:	f340 81d2 	ble.w	405ef4 <_svfprintf_r+0xe24>
  405b50:	3401      	adds	r4, #1
  405b52:	f10c 0301 	add.w	r3, ip, #1
  405b56:	2201      	movs	r2, #1
  405b58:	2c07      	cmp	r4, #7
  405b5a:	932d      	str	r3, [sp, #180]	; 0xb4
  405b5c:	6037      	str	r7, [r6, #0]
  405b5e:	942c      	str	r4, [sp, #176]	; 0xb0
  405b60:	6072      	str	r2, [r6, #4]
  405b62:	f300 81d8 	bgt.w	405f16 <_svfprintf_r+0xe46>
  405b66:	3608      	adds	r6, #8
  405b68:	9d15      	ldr	r5, [sp, #84]	; 0x54
  405b6a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  405b6e:	3401      	adds	r4, #1
  405b70:	6035      	str	r5, [r6, #0]
  405b72:	9d18      	ldr	r5, [sp, #96]	; 0x60
  405b74:	4498      	add	r8, r3
  405b76:	2c07      	cmp	r4, #7
  405b78:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  405b7c:	942c      	str	r4, [sp, #176]	; 0xb0
  405b7e:	6075      	str	r5, [r6, #4]
  405b80:	f300 81d5 	bgt.w	405f2e <_svfprintf_r+0xe5e>
  405b84:	3608      	adds	r6, #8
  405b86:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405b8a:	2200      	movs	r2, #0
  405b8c:	2300      	movs	r3, #0
  405b8e:	f005 ff1f 	bl	40b9d0 <__aeabi_dcmpeq>
  405b92:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405b94:	2800      	cmp	r0, #0
  405b96:	f040 80b9 	bne.w	405d0c <_svfprintf_r+0xc3c>
  405b9a:	1e6b      	subs	r3, r5, #1
  405b9c:	3401      	adds	r4, #1
  405b9e:	3701      	adds	r7, #1
  405ba0:	4498      	add	r8, r3
  405ba2:	2c07      	cmp	r4, #7
  405ba4:	942c      	str	r4, [sp, #176]	; 0xb0
  405ba6:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  405baa:	6037      	str	r7, [r6, #0]
  405bac:	6073      	str	r3, [r6, #4]
  405bae:	f300 80e2 	bgt.w	405d76 <_svfprintf_r+0xca6>
  405bb2:	3608      	adds	r6, #8
  405bb4:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  405bb8:	3401      	adds	r4, #1
  405bba:	9d19      	ldr	r5, [sp, #100]	; 0x64
  405bbc:	44c4      	add	ip, r8
  405bbe:	ab27      	add	r3, sp, #156	; 0x9c
  405bc0:	2c07      	cmp	r4, #7
  405bc2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405bc6:	942c      	str	r4, [sp, #176]	; 0xb0
  405bc8:	e886 0028 	stmia.w	r6, {r3, r5}
  405bcc:	f77f acf1 	ble.w	4055b2 <_svfprintf_r+0x4e2>
  405bd0:	980d      	ldr	r0, [sp, #52]	; 0x34
  405bd2:	990c      	ldr	r1, [sp, #48]	; 0x30
  405bd4:	aa2b      	add	r2, sp, #172	; 0xac
  405bd6:	f004 f98b 	bl	409ef0 <__ssprint_r>
  405bda:	2800      	cmp	r0, #0
  405bdc:	f47f ab90 	bne.w	405300 <_svfprintf_r+0x230>
  405be0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405be4:	ae38      	add	r6, sp, #224	; 0xe0
  405be6:	e4e5      	b.n	4055b4 <_svfprintf_r+0x4e4>
  405be8:	980d      	ldr	r0, [sp, #52]	; 0x34
  405bea:	990c      	ldr	r1, [sp, #48]	; 0x30
  405bec:	aa2b      	add	r2, sp, #172	; 0xac
  405bee:	f004 f97f 	bl	409ef0 <__ssprint_r>
  405bf2:	2800      	cmp	r0, #0
  405bf4:	f43f ad37 	beq.w	405666 <_svfprintf_r+0x596>
  405bf8:	f7ff bb82 	b.w	405300 <_svfprintf_r+0x230>
  405bfc:	980d      	ldr	r0, [sp, #52]	; 0x34
  405bfe:	990c      	ldr	r1, [sp, #48]	; 0x30
  405c00:	aa2b      	add	r2, sp, #172	; 0xac
  405c02:	f004 f975 	bl	409ef0 <__ssprint_r>
  405c06:	2800      	cmp	r0, #0
  405c08:	f47f ab7a 	bne.w	405300 <_svfprintf_r+0x230>
  405c0c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405c10:	ae38      	add	r6, sp, #224	; 0xe0
  405c12:	e4bf      	b.n	405594 <_svfprintf_r+0x4c4>
  405c14:	980d      	ldr	r0, [sp, #52]	; 0x34
  405c16:	990c      	ldr	r1, [sp, #48]	; 0x30
  405c18:	aa2b      	add	r2, sp, #172	; 0xac
  405c1a:	f004 f969 	bl	409ef0 <__ssprint_r>
  405c1e:	2800      	cmp	r0, #0
  405c20:	f47f ab6e 	bne.w	405300 <_svfprintf_r+0x230>
  405c24:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405c28:	ae38      	add	r6, sp, #224	; 0xe0
  405c2a:	e46d      	b.n	405508 <_svfprintf_r+0x438>
  405c2c:	980d      	ldr	r0, [sp, #52]	; 0x34
  405c2e:	990c      	ldr	r1, [sp, #48]	; 0x30
  405c30:	aa2b      	add	r2, sp, #172	; 0xac
  405c32:	f004 f95d 	bl	409ef0 <__ssprint_r>
  405c36:	2800      	cmp	r0, #0
  405c38:	f47f ab62 	bne.w	405300 <_svfprintf_r+0x230>
  405c3c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405c40:	ae38      	add	r6, sp, #224	; 0xe0
  405c42:	e450      	b.n	4054e6 <_svfprintf_r+0x416>
  405c44:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405c46:	af38      	add	r7, sp, #224	; 0xe0
  405c48:	f7ff bbd0 	b.w	4053ec <_svfprintf_r+0x31c>
  405c4c:	2302      	movs	r3, #2
  405c4e:	f7ff bba9 	b.w	4053a4 <_svfprintf_r+0x2d4>
  405c52:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405c54:	2b00      	cmp	r3, #0
  405c56:	f340 81dd 	ble.w	406014 <_svfprintf_r+0xf44>
  405c5a:	9c11      	ldr	r4, [sp, #68]	; 0x44
  405c5c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405c5e:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  405c62:	42ac      	cmp	r4, r5
  405c64:	bfa8      	it	ge
  405c66:	462c      	movge	r4, r5
  405c68:	2c00      	cmp	r4, #0
  405c6a:	44ba      	add	sl, r7
  405c6c:	dd0b      	ble.n	405c86 <_svfprintf_r+0xbb6>
  405c6e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405c70:	44a4      	add	ip, r4
  405c72:	3301      	adds	r3, #1
  405c74:	2b07      	cmp	r3, #7
  405c76:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405c7a:	6037      	str	r7, [r6, #0]
  405c7c:	6074      	str	r4, [r6, #4]
  405c7e:	932c      	str	r3, [sp, #176]	; 0xb0
  405c80:	f300 831e 	bgt.w	4062c0 <_svfprintf_r+0x11f0>
  405c84:	3608      	adds	r6, #8
  405c86:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405c88:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  405c8c:	1b2c      	subs	r4, r5, r4
  405c8e:	2c00      	cmp	r4, #0
  405c90:	f340 80d7 	ble.w	405e42 <_svfprintf_r+0xd72>
  405c94:	2c10      	cmp	r4, #16
  405c96:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405c98:	4d07      	ldr	r5, [pc, #28]	; (405cb8 <_svfprintf_r+0xbe8>)
  405c9a:	f340 81a3 	ble.w	405fe4 <_svfprintf_r+0xf14>
  405c9e:	970a      	str	r7, [sp, #40]	; 0x28
  405ca0:	f04f 0810 	mov.w	r8, #16
  405ca4:	462f      	mov	r7, r5
  405ca6:	4662      	mov	r2, ip
  405ca8:	4625      	mov	r5, r4
  405caa:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  405cae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405cb0:	e009      	b.n	405cc6 <_svfprintf_r+0xbf6>
  405cb2:	bf00      	nop
  405cb4:	0040ca50 	.word	0x0040ca50
  405cb8:	0040ca00 	.word	0x0040ca00
  405cbc:	3608      	adds	r6, #8
  405cbe:	3d10      	subs	r5, #16
  405cc0:	2d10      	cmp	r5, #16
  405cc2:	f340 818b 	ble.w	405fdc <_svfprintf_r+0xf0c>
  405cc6:	3301      	adds	r3, #1
  405cc8:	3210      	adds	r2, #16
  405cca:	2b07      	cmp	r3, #7
  405ccc:	922d      	str	r2, [sp, #180]	; 0xb4
  405cce:	932c      	str	r3, [sp, #176]	; 0xb0
  405cd0:	e886 0180 	stmia.w	r6, {r7, r8}
  405cd4:	ddf2      	ble.n	405cbc <_svfprintf_r+0xbec>
  405cd6:	4658      	mov	r0, fp
  405cd8:	4621      	mov	r1, r4
  405cda:	aa2b      	add	r2, sp, #172	; 0xac
  405cdc:	f004 f908 	bl	409ef0 <__ssprint_r>
  405ce0:	2800      	cmp	r0, #0
  405ce2:	f47f ab0d 	bne.w	405300 <_svfprintf_r+0x230>
  405ce6:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  405ce8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405cea:	ae38      	add	r6, sp, #224	; 0xe0
  405cec:	e7e7      	b.n	405cbe <_svfprintf_r+0xbee>
  405cee:	980d      	ldr	r0, [sp, #52]	; 0x34
  405cf0:	990c      	ldr	r1, [sp, #48]	; 0x30
  405cf2:	aa2b      	add	r2, sp, #172	; 0xac
  405cf4:	f004 f8fc 	bl	409ef0 <__ssprint_r>
  405cf8:	2800      	cmp	r0, #0
  405cfa:	f47f ab01 	bne.w	405300 <_svfprintf_r+0x230>
  405cfe:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  405d02:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405d06:	ae38      	add	r6, sp, #224	; 0xe0
  405d08:	f7ff bbda 	b.w	4054c0 <_svfprintf_r+0x3f0>
  405d0c:	1e6f      	subs	r7, r5, #1
  405d0e:	2f00      	cmp	r7, #0
  405d10:	f77f af50 	ble.w	405bb4 <_svfprintf_r+0xae4>
  405d14:	2f10      	cmp	r7, #16
  405d16:	4dae      	ldr	r5, [pc, #696]	; (405fd0 <_svfprintf_r+0xf00>)
  405d18:	dd23      	ble.n	405d62 <_svfprintf_r+0xc92>
  405d1a:	4643      	mov	r3, r8
  405d1c:	f04f 0a10 	mov.w	sl, #16
  405d20:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405d24:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405d28:	e004      	b.n	405d34 <_svfprintf_r+0xc64>
  405d2a:	3f10      	subs	r7, #16
  405d2c:	2f10      	cmp	r7, #16
  405d2e:	f106 0608 	add.w	r6, r6, #8
  405d32:	dd15      	ble.n	405d60 <_svfprintf_r+0xc90>
  405d34:	3401      	adds	r4, #1
  405d36:	3310      	adds	r3, #16
  405d38:	2c07      	cmp	r4, #7
  405d3a:	932d      	str	r3, [sp, #180]	; 0xb4
  405d3c:	942c      	str	r4, [sp, #176]	; 0xb0
  405d3e:	e886 0420 	stmia.w	r6, {r5, sl}
  405d42:	ddf2      	ble.n	405d2a <_svfprintf_r+0xc5a>
  405d44:	4640      	mov	r0, r8
  405d46:	4659      	mov	r1, fp
  405d48:	aa2b      	add	r2, sp, #172	; 0xac
  405d4a:	f004 f8d1 	bl	409ef0 <__ssprint_r>
  405d4e:	2800      	cmp	r0, #0
  405d50:	f47f aad6 	bne.w	405300 <_svfprintf_r+0x230>
  405d54:	3f10      	subs	r7, #16
  405d56:	2f10      	cmp	r7, #16
  405d58:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  405d5a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  405d5c:	ae38      	add	r6, sp, #224	; 0xe0
  405d5e:	dce9      	bgt.n	405d34 <_svfprintf_r+0xc64>
  405d60:	4698      	mov	r8, r3
  405d62:	3401      	adds	r4, #1
  405d64:	44b8      	add	r8, r7
  405d66:	2c07      	cmp	r4, #7
  405d68:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  405d6c:	942c      	str	r4, [sp, #176]	; 0xb0
  405d6e:	e886 00a0 	stmia.w	r6, {r5, r7}
  405d72:	f77f af1e 	ble.w	405bb2 <_svfprintf_r+0xae2>
  405d76:	980d      	ldr	r0, [sp, #52]	; 0x34
  405d78:	990c      	ldr	r1, [sp, #48]	; 0x30
  405d7a:	aa2b      	add	r2, sp, #172	; 0xac
  405d7c:	f004 f8b8 	bl	409ef0 <__ssprint_r>
  405d80:	2800      	cmp	r0, #0
  405d82:	f47f aabd 	bne.w	405300 <_svfprintf_r+0x230>
  405d86:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  405d8a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  405d8c:	ae38      	add	r6, sp, #224	; 0xe0
  405d8e:	e711      	b.n	405bb4 <_svfprintf_r+0xae4>
  405d90:	4694      	mov	ip, r2
  405d92:	3301      	adds	r3, #1
  405d94:	44a4      	add	ip, r4
  405d96:	2b07      	cmp	r3, #7
  405d98:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405d9c:	932c      	str	r3, [sp, #176]	; 0xb0
  405d9e:	6035      	str	r5, [r6, #0]
  405da0:	6074      	str	r4, [r6, #4]
  405da2:	f77f ac06 	ble.w	4055b2 <_svfprintf_r+0x4e2>
  405da6:	e713      	b.n	405bd0 <_svfprintf_r+0xb00>
  405da8:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  405dac:	4620      	mov	r0, r4
  405dae:	4629      	mov	r1, r5
  405db0:	220a      	movs	r2, #10
  405db2:	2300      	movs	r3, #0
  405db4:	f005 fe66 	bl	40ba84 <__aeabi_uldivmod>
  405db8:	3230      	adds	r2, #48	; 0x30
  405dba:	f88b 2000 	strb.w	r2, [fp]
  405dbe:	4620      	mov	r0, r4
  405dc0:	4629      	mov	r1, r5
  405dc2:	220a      	movs	r2, #10
  405dc4:	2300      	movs	r3, #0
  405dc6:	f005 fe5d 	bl	40ba84 <__aeabi_uldivmod>
  405dca:	4604      	mov	r4, r0
  405dcc:	460d      	mov	r5, r1
  405dce:	ea54 0c05 	orrs.w	ip, r4, r5
  405dd2:	465f      	mov	r7, fp
  405dd4:	f10b 3bff 	add.w	fp, fp, #4294967295
  405dd8:	d1e8      	bne.n	405dac <_svfprintf_r+0xcdc>
  405dda:	9d08      	ldr	r5, [sp, #32]
  405ddc:	1bec      	subs	r4, r5, r7
  405dde:	f7ff bb05 	b.w	4053ec <_svfprintf_r+0x31c>
  405de2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  405de4:	2301      	movs	r3, #1
  405de6:	682c      	ldr	r4, [r5, #0]
  405de8:	3504      	adds	r5, #4
  405dea:	9510      	str	r5, [sp, #64]	; 0x40
  405dec:	2500      	movs	r5, #0
  405dee:	f7ff bad9 	b.w	4053a4 <_svfprintf_r+0x2d4>
  405df2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  405df4:	682c      	ldr	r4, [r5, #0]
  405df6:	3504      	adds	r5, #4
  405df8:	9510      	str	r5, [sp, #64]	; 0x40
  405dfa:	2500      	movs	r5, #0
  405dfc:	f7ff bad2 	b.w	4053a4 <_svfprintf_r+0x2d4>
  405e00:	9d10      	ldr	r5, [sp, #64]	; 0x40
  405e02:	682c      	ldr	r4, [r5, #0]
  405e04:	3504      	adds	r5, #4
  405e06:	9510      	str	r5, [sp, #64]	; 0x40
  405e08:	17e5      	asrs	r5, r4, #31
  405e0a:	4622      	mov	r2, r4
  405e0c:	462b      	mov	r3, r5
  405e0e:	2a00      	cmp	r2, #0
  405e10:	f173 0c00 	sbcs.w	ip, r3, #0
  405e14:	f6bf ac6c 	bge.w	4056f0 <_svfprintf_r+0x620>
  405e18:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  405e1c:	4264      	negs	r4, r4
  405e1e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405e22:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  405e26:	2301      	movs	r3, #1
  405e28:	f7ff bac0 	b.w	4053ac <_svfprintf_r+0x2dc>
  405e2c:	980d      	ldr	r0, [sp, #52]	; 0x34
  405e2e:	990c      	ldr	r1, [sp, #48]	; 0x30
  405e30:	aa2b      	add	r2, sp, #172	; 0xac
  405e32:	f004 f85d 	bl	409ef0 <__ssprint_r>
  405e36:	2800      	cmp	r0, #0
  405e38:	f47f aa62 	bne.w	405300 <_svfprintf_r+0x230>
  405e3c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405e40:	ae38      	add	r6, sp, #224	; 0xe0
  405e42:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405e44:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405e46:	442f      	add	r7, r5
  405e48:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405e4a:	42ac      	cmp	r4, r5
  405e4c:	db42      	blt.n	405ed4 <_svfprintf_r+0xe04>
  405e4e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405e50:	07e9      	lsls	r1, r5, #31
  405e52:	d43f      	bmi.n	405ed4 <_svfprintf_r+0xe04>
  405e54:	9811      	ldr	r0, [sp, #68]	; 0x44
  405e56:	ebc7 050a 	rsb	r5, r7, sl
  405e5a:	1b04      	subs	r4, r0, r4
  405e5c:	42ac      	cmp	r4, r5
  405e5e:	bfb8      	it	lt
  405e60:	4625      	movlt	r5, r4
  405e62:	2d00      	cmp	r5, #0
  405e64:	dd0b      	ble.n	405e7e <_svfprintf_r+0xdae>
  405e66:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405e68:	44ac      	add	ip, r5
  405e6a:	3301      	adds	r3, #1
  405e6c:	2b07      	cmp	r3, #7
  405e6e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405e72:	6037      	str	r7, [r6, #0]
  405e74:	6075      	str	r5, [r6, #4]
  405e76:	932c      	str	r3, [sp, #176]	; 0xb0
  405e78:	f300 824c 	bgt.w	406314 <_svfprintf_r+0x1244>
  405e7c:	3608      	adds	r6, #8
  405e7e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  405e82:	1b64      	subs	r4, r4, r5
  405e84:	2c00      	cmp	r4, #0
  405e86:	f77f ab95 	ble.w	4055b4 <_svfprintf_r+0x4e4>
  405e8a:	2c10      	cmp	r4, #16
  405e8c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405e8e:	4d50      	ldr	r5, [pc, #320]	; (405fd0 <_svfprintf_r+0xf00>)
  405e90:	f77f af7f 	ble.w	405d92 <_svfprintf_r+0xcc2>
  405e94:	2710      	movs	r7, #16
  405e96:	4662      	mov	r2, ip
  405e98:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405e9c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  405ea0:	e004      	b.n	405eac <_svfprintf_r+0xddc>
  405ea2:	3608      	adds	r6, #8
  405ea4:	3c10      	subs	r4, #16
  405ea6:	2c10      	cmp	r4, #16
  405ea8:	f77f af72 	ble.w	405d90 <_svfprintf_r+0xcc0>
  405eac:	3301      	adds	r3, #1
  405eae:	3210      	adds	r2, #16
  405eb0:	2b07      	cmp	r3, #7
  405eb2:	922d      	str	r2, [sp, #180]	; 0xb4
  405eb4:	932c      	str	r3, [sp, #176]	; 0xb0
  405eb6:	e886 00a0 	stmia.w	r6, {r5, r7}
  405eba:	ddf2      	ble.n	405ea2 <_svfprintf_r+0xdd2>
  405ebc:	4640      	mov	r0, r8
  405ebe:	4651      	mov	r1, sl
  405ec0:	aa2b      	add	r2, sp, #172	; 0xac
  405ec2:	f004 f815 	bl	409ef0 <__ssprint_r>
  405ec6:	2800      	cmp	r0, #0
  405ec8:	f47f aa1a 	bne.w	405300 <_svfprintf_r+0x230>
  405ecc:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  405ece:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405ed0:	ae38      	add	r6, sp, #224	; 0xe0
  405ed2:	e7e7      	b.n	405ea4 <_svfprintf_r+0xdd4>
  405ed4:	9d18      	ldr	r5, [sp, #96]	; 0x60
  405ed6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405ed8:	44ac      	add	ip, r5
  405eda:	9d15      	ldr	r5, [sp, #84]	; 0x54
  405edc:	3301      	adds	r3, #1
  405ede:	6035      	str	r5, [r6, #0]
  405ee0:	9d18      	ldr	r5, [sp, #96]	; 0x60
  405ee2:	2b07      	cmp	r3, #7
  405ee4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405ee8:	6075      	str	r5, [r6, #4]
  405eea:	932c      	str	r3, [sp, #176]	; 0xb0
  405eec:	f300 81f4 	bgt.w	4062d8 <_svfprintf_r+0x1208>
  405ef0:	3608      	adds	r6, #8
  405ef2:	e7af      	b.n	405e54 <_svfprintf_r+0xd84>
  405ef4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405ef6:	07ea      	lsls	r2, r5, #31
  405ef8:	f53f ae2a 	bmi.w	405b50 <_svfprintf_r+0xa80>
  405efc:	3401      	adds	r4, #1
  405efe:	f10c 0801 	add.w	r8, ip, #1
  405f02:	2301      	movs	r3, #1
  405f04:	2c07      	cmp	r4, #7
  405f06:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  405f0a:	942c      	str	r4, [sp, #176]	; 0xb0
  405f0c:	6037      	str	r7, [r6, #0]
  405f0e:	6073      	str	r3, [r6, #4]
  405f10:	f77f ae4f 	ble.w	405bb2 <_svfprintf_r+0xae2>
  405f14:	e72f      	b.n	405d76 <_svfprintf_r+0xca6>
  405f16:	980d      	ldr	r0, [sp, #52]	; 0x34
  405f18:	990c      	ldr	r1, [sp, #48]	; 0x30
  405f1a:	aa2b      	add	r2, sp, #172	; 0xac
  405f1c:	f003 ffe8 	bl	409ef0 <__ssprint_r>
  405f20:	2800      	cmp	r0, #0
  405f22:	f47f a9ed 	bne.w	405300 <_svfprintf_r+0x230>
  405f26:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  405f28:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  405f2a:	ae38      	add	r6, sp, #224	; 0xe0
  405f2c:	e61c      	b.n	405b68 <_svfprintf_r+0xa98>
  405f2e:	980d      	ldr	r0, [sp, #52]	; 0x34
  405f30:	990c      	ldr	r1, [sp, #48]	; 0x30
  405f32:	aa2b      	add	r2, sp, #172	; 0xac
  405f34:	f003 ffdc 	bl	409ef0 <__ssprint_r>
  405f38:	2800      	cmp	r0, #0
  405f3a:	f47f a9e1 	bne.w	405300 <_svfprintf_r+0x230>
  405f3e:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  405f42:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  405f44:	ae38      	add	r6, sp, #224	; 0xe0
  405f46:	e61e      	b.n	405b86 <_svfprintf_r+0xab6>
  405f48:	980d      	ldr	r0, [sp, #52]	; 0x34
  405f4a:	990c      	ldr	r1, [sp, #48]	; 0x30
  405f4c:	aa2b      	add	r2, sp, #172	; 0xac
  405f4e:	f003 ffcf 	bl	409ef0 <__ssprint_r>
  405f52:	2800      	cmp	r0, #0
  405f54:	f47f a9d4 	bne.w	405300 <_svfprintf_r+0x230>
  405f58:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405f5c:	ae38      	add	r6, sp, #224	; 0xe0
  405f5e:	f7ff bad7 	b.w	405510 <_svfprintf_r+0x440>
  405f62:	f003 ff49 	bl	409df8 <__fpclassifyd>
  405f66:	2800      	cmp	r0, #0
  405f68:	f040 80bb 	bne.w	4060e2 <_svfprintf_r+0x1012>
  405f6c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405f6e:	4f19      	ldr	r7, [pc, #100]	; (405fd4 <_svfprintf_r+0xf04>)
  405f70:	4b19      	ldr	r3, [pc, #100]	; (405fd8 <_svfprintf_r+0xf08>)
  405f72:	f04f 0c03 	mov.w	ip, #3
  405f76:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  405f7a:	9409      	str	r4, [sp, #36]	; 0x24
  405f7c:	900a      	str	r0, [sp, #40]	; 0x28
  405f7e:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  405f82:	9014      	str	r0, [sp, #80]	; 0x50
  405f84:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  405f88:	bfd8      	it	le
  405f8a:	461f      	movle	r7, r3
  405f8c:	4664      	mov	r4, ip
  405f8e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  405f92:	f7ff ba34 	b.w	4053fe <_svfprintf_r+0x32e>
  405f96:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405f98:	0664      	lsls	r4, r4, #25
  405f9a:	f140 8150 	bpl.w	40623e <_svfprintf_r+0x116e>
  405f9e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405fa2:	2500      	movs	r5, #0
  405fa4:	f8bc 4000 	ldrh.w	r4, [ip]
  405fa8:	f10c 0c04 	add.w	ip, ip, #4
  405fac:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405fb0:	f7ff b9e4 	b.w	40537c <_svfprintf_r+0x2ac>
  405fb4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405fb8:	f01c 0f10 	tst.w	ip, #16
  405fbc:	f000 8146 	beq.w	40624c <_svfprintf_r+0x117c>
  405fc0:	9c10      	ldr	r4, [sp, #64]	; 0x40
  405fc2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  405fc4:	6823      	ldr	r3, [r4, #0]
  405fc6:	3404      	adds	r4, #4
  405fc8:	9410      	str	r4, [sp, #64]	; 0x40
  405fca:	601d      	str	r5, [r3, #0]
  405fcc:	f7ff b8a6 	b.w	40511c <_svfprintf_r+0x4c>
  405fd0:	0040ca00 	.word	0x0040ca00
  405fd4:	0040ca1c 	.word	0x0040ca1c
  405fd8:	0040ca18 	.word	0x0040ca18
  405fdc:	462c      	mov	r4, r5
  405fde:	463d      	mov	r5, r7
  405fe0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405fe2:	4694      	mov	ip, r2
  405fe4:	3301      	adds	r3, #1
  405fe6:	44a4      	add	ip, r4
  405fe8:	2b07      	cmp	r3, #7
  405fea:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405fee:	932c      	str	r3, [sp, #176]	; 0xb0
  405ff0:	6035      	str	r5, [r6, #0]
  405ff2:	6074      	str	r4, [r6, #4]
  405ff4:	f73f af1a 	bgt.w	405e2c <_svfprintf_r+0xd5c>
  405ff8:	3608      	adds	r6, #8
  405ffa:	e722      	b.n	405e42 <_svfprintf_r+0xd72>
  405ffc:	980d      	ldr	r0, [sp, #52]	; 0x34
  405ffe:	990c      	ldr	r1, [sp, #48]	; 0x30
  406000:	aa2b      	add	r2, sp, #172	; 0xac
  406002:	f003 ff75 	bl	409ef0 <__ssprint_r>
  406006:	2800      	cmp	r0, #0
  406008:	f47f a97a 	bne.w	405300 <_svfprintf_r+0x230>
  40600c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  406010:	ae38      	add	r6, sp, #224	; 0xe0
  406012:	e507      	b.n	405a24 <_svfprintf_r+0x954>
  406014:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  406016:	49b7      	ldr	r1, [pc, #732]	; (4062f4 <_svfprintf_r+0x1224>)
  406018:	3201      	adds	r2, #1
  40601a:	f10c 0c01 	add.w	ip, ip, #1
  40601e:	2001      	movs	r0, #1
  406020:	2a07      	cmp	r2, #7
  406022:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  406026:	922c      	str	r2, [sp, #176]	; 0xb0
  406028:	6031      	str	r1, [r6, #0]
  40602a:	6070      	str	r0, [r6, #4]
  40602c:	f300 80f7 	bgt.w	40621e <_svfprintf_r+0x114e>
  406030:	3608      	adds	r6, #8
  406032:	461c      	mov	r4, r3
  406034:	b92c      	cbnz	r4, 406042 <_svfprintf_r+0xf72>
  406036:	9d11      	ldr	r5, [sp, #68]	; 0x44
  406038:	b91d      	cbnz	r5, 406042 <_svfprintf_r+0xf72>
  40603a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40603c:	07e8      	lsls	r0, r5, #31
  40603e:	f57f aab9 	bpl.w	4055b4 <_svfprintf_r+0x4e4>
  406042:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  406044:	9d15      	ldr	r5, [sp, #84]	; 0x54
  406046:	9918      	ldr	r1, [sp, #96]	; 0x60
  406048:	3301      	adds	r3, #1
  40604a:	6035      	str	r5, [r6, #0]
  40604c:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40604e:	4461      	add	r1, ip
  406050:	2b07      	cmp	r3, #7
  406052:	912d      	str	r1, [sp, #180]	; 0xb4
  406054:	6075      	str	r5, [r6, #4]
  406056:	932c      	str	r3, [sp, #176]	; 0xb0
  406058:	f300 81de 	bgt.w	406418 <_svfprintf_r+0x1348>
  40605c:	f106 0208 	add.w	r2, r6, #8
  406060:	4264      	negs	r4, r4
  406062:	2c00      	cmp	r4, #0
  406064:	f340 810b 	ble.w	40627e <_svfprintf_r+0x11ae>
  406068:	2c10      	cmp	r4, #16
  40606a:	4da3      	ldr	r5, [pc, #652]	; (4062f8 <_svfprintf_r+0x1228>)
  40606c:	f340 8148 	ble.w	406300 <_svfprintf_r+0x1230>
  406070:	46a3      	mov	fp, r4
  406072:	2610      	movs	r6, #16
  406074:	460c      	mov	r4, r1
  406076:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40607a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40607e:	e006      	b.n	40608e <_svfprintf_r+0xfbe>
  406080:	3208      	adds	r2, #8
  406082:	f1ab 0b10 	sub.w	fp, fp, #16
  406086:	f1bb 0f10 	cmp.w	fp, #16
  40608a:	f340 8137 	ble.w	4062fc <_svfprintf_r+0x122c>
  40608e:	3301      	adds	r3, #1
  406090:	3410      	adds	r4, #16
  406092:	2b07      	cmp	r3, #7
  406094:	942d      	str	r4, [sp, #180]	; 0xb4
  406096:	932c      	str	r3, [sp, #176]	; 0xb0
  406098:	e882 0060 	stmia.w	r2, {r5, r6}
  40609c:	ddf0      	ble.n	406080 <_svfprintf_r+0xfb0>
  40609e:	4640      	mov	r0, r8
  4060a0:	4651      	mov	r1, sl
  4060a2:	aa2b      	add	r2, sp, #172	; 0xac
  4060a4:	f003 ff24 	bl	409ef0 <__ssprint_r>
  4060a8:	2800      	cmp	r0, #0
  4060aa:	f47f a929 	bne.w	405300 <_svfprintf_r+0x230>
  4060ae:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  4060b0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4060b2:	aa38      	add	r2, sp, #224	; 0xe0
  4060b4:	e7e5      	b.n	406082 <_svfprintf_r+0xfb2>
  4060b6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4060b8:	f109 0901 	add.w	r9, r9, #1
  4060bc:	f044 0420 	orr.w	r4, r4, #32
  4060c0:	9409      	str	r4, [sp, #36]	; 0x24
  4060c2:	f893 8001 	ldrb.w	r8, [r3, #1]
  4060c6:	f7ff b85f 	b.w	405188 <_svfprintf_r+0xb8>
  4060ca:	980d      	ldr	r0, [sp, #52]	; 0x34
  4060cc:	990c      	ldr	r1, [sp, #48]	; 0x30
  4060ce:	aa2b      	add	r2, sp, #172	; 0xac
  4060d0:	f003 ff0e 	bl	409ef0 <__ssprint_r>
  4060d4:	2800      	cmp	r0, #0
  4060d6:	f47f a913 	bne.w	405300 <_svfprintf_r+0x230>
  4060da:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4060de:	ae38      	add	r6, sp, #224	; 0xe0
  4060e0:	e4b6      	b.n	405a50 <_svfprintf_r+0x980>
  4060e2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4060e4:	f028 0a20 	bic.w	sl, r8, #32
  4060e8:	3501      	adds	r5, #1
  4060ea:	f000 80a5 	beq.w	406238 <_svfprintf_r+0x1168>
  4060ee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  4060f2:	d104      	bne.n	4060fe <_svfprintf_r+0x102e>
  4060f4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4060f6:	2d00      	cmp	r5, #0
  4060f8:	bf08      	it	eq
  4060fa:	2501      	moveq	r5, #1
  4060fc:	950a      	str	r5, [sp, #40]	; 0x28
  4060fe:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  406102:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406106:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  40610a:	2b00      	cmp	r3, #0
  40610c:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  406110:	f2c0 819c 	blt.w	40644c <_svfprintf_r+0x137c>
  406114:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  406118:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  40611c:	f04f 0b00 	mov.w	fp, #0
  406120:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  406124:	f000 819b 	beq.w	40645e <_svfprintf_r+0x138e>
  406128:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  40612c:	f000 81a9 	beq.w	406482 <_svfprintf_r+0x13b2>
  406130:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  406134:	bf0a      	itet	eq
  406136:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  406138:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40613a:	1c65      	addeq	r5, r4, #1
  40613c:	2002      	movs	r0, #2
  40613e:	a925      	add	r1, sp, #148	; 0x94
  406140:	aa26      	add	r2, sp, #152	; 0x98
  406142:	ab29      	add	r3, sp, #164	; 0xa4
  406144:	e88d 0021 	stmia.w	sp, {r0, r5}
  406148:	9203      	str	r2, [sp, #12]
  40614a:	9304      	str	r3, [sp, #16]
  40614c:	9102      	str	r1, [sp, #8]
  40614e:	980d      	ldr	r0, [sp, #52]	; 0x34
  406150:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  406154:	f001 f9f4 	bl	407540 <_dtoa_r>
  406158:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  40615c:	4607      	mov	r7, r0
  40615e:	d002      	beq.n	406166 <_svfprintf_r+0x1096>
  406160:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  406164:	d105      	bne.n	406172 <_svfprintf_r+0x10a2>
  406166:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40616a:	f01c 0f01 	tst.w	ip, #1
  40616e:	f000 819c 	beq.w	4064aa <_svfprintf_r+0x13da>
  406172:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  406176:	eb07 0405 	add.w	r4, r7, r5
  40617a:	f000 811c 	beq.w	4063b6 <_svfprintf_r+0x12e6>
  40617e:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  406182:	2200      	movs	r2, #0
  406184:	2300      	movs	r3, #0
  406186:	f005 fc23 	bl	40b9d0 <__aeabi_dcmpeq>
  40618a:	2800      	cmp	r0, #0
  40618c:	f040 8105 	bne.w	40639a <_svfprintf_r+0x12ca>
  406190:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  406192:	429c      	cmp	r4, r3
  406194:	d906      	bls.n	4061a4 <_svfprintf_r+0x10d4>
  406196:	2130      	movs	r1, #48	; 0x30
  406198:	1c5a      	adds	r2, r3, #1
  40619a:	9229      	str	r2, [sp, #164]	; 0xa4
  40619c:	7019      	strb	r1, [r3, #0]
  40619e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  4061a0:	429c      	cmp	r4, r3
  4061a2:	d8f9      	bhi.n	406198 <_svfprintf_r+0x10c8>
  4061a4:	1bdb      	subs	r3, r3, r7
  4061a6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  4061aa:	9311      	str	r3, [sp, #68]	; 0x44
  4061ac:	f000 80ed 	beq.w	40638a <_svfprintf_r+0x12ba>
  4061b0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  4061b4:	f340 81f2 	ble.w	40659c <_svfprintf_r+0x14cc>
  4061b8:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4061bc:	f000 8168 	beq.w	406490 <_svfprintf_r+0x13c0>
  4061c0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4061c2:	9414      	str	r4, [sp, #80]	; 0x50
  4061c4:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4061c6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4061c8:	42ac      	cmp	r4, r5
  4061ca:	f300 8132 	bgt.w	406432 <_svfprintf_r+0x1362>
  4061ce:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4061d2:	f01c 0f01 	tst.w	ip, #1
  4061d6:	f040 81ad 	bne.w	406534 <_svfprintf_r+0x1464>
  4061da:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  4061de:	462c      	mov	r4, r5
  4061e0:	f04f 0867 	mov.w	r8, #103	; 0x67
  4061e4:	f1bb 0f00 	cmp.w	fp, #0
  4061e8:	f040 80b2 	bne.w	406350 <_svfprintf_r+0x1280>
  4061ec:	9d12      	ldr	r5, [sp, #72]	; 0x48
  4061ee:	930b      	str	r3, [sp, #44]	; 0x2c
  4061f0:	9509      	str	r5, [sp, #36]	; 0x24
  4061f2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  4061f6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4061fa:	f7ff b900 	b.w	4053fe <_svfprintf_r+0x32e>
  4061fe:	980d      	ldr	r0, [sp, #52]	; 0x34
  406200:	2140      	movs	r1, #64	; 0x40
  406202:	f002 fdbf 	bl	408d84 <_malloc_r>
  406206:	6020      	str	r0, [r4, #0]
  406208:	6120      	str	r0, [r4, #16]
  40620a:	2800      	cmp	r0, #0
  40620c:	f000 81bf 	beq.w	40658e <_svfprintf_r+0x14be>
  406210:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  406214:	2340      	movs	r3, #64	; 0x40
  406216:	f8cc 3014 	str.w	r3, [ip, #20]
  40621a:	f7fe bf6f 	b.w	4050fc <_svfprintf_r+0x2c>
  40621e:	980d      	ldr	r0, [sp, #52]	; 0x34
  406220:	990c      	ldr	r1, [sp, #48]	; 0x30
  406222:	aa2b      	add	r2, sp, #172	; 0xac
  406224:	f003 fe64 	bl	409ef0 <__ssprint_r>
  406228:	2800      	cmp	r0, #0
  40622a:	f47f a869 	bne.w	405300 <_svfprintf_r+0x230>
  40622e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406230:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  406234:	ae38      	add	r6, sp, #224	; 0xe0
  406236:	e6fd      	b.n	406034 <_svfprintf_r+0xf64>
  406238:	2406      	movs	r4, #6
  40623a:	940a      	str	r4, [sp, #40]	; 0x28
  40623c:	e75f      	b.n	4060fe <_svfprintf_r+0x102e>
  40623e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  406240:	682c      	ldr	r4, [r5, #0]
  406242:	3504      	adds	r5, #4
  406244:	9510      	str	r5, [sp, #64]	; 0x40
  406246:	2500      	movs	r5, #0
  406248:	f7ff b898 	b.w	40537c <_svfprintf_r+0x2ac>
  40624c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  406250:	f01c 0f40 	tst.w	ip, #64	; 0x40
  406254:	f000 8087 	beq.w	406366 <_svfprintf_r+0x1296>
  406258:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40625a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40625c:	6823      	ldr	r3, [r4, #0]
  40625e:	3404      	adds	r4, #4
  406260:	9410      	str	r4, [sp, #64]	; 0x40
  406262:	801d      	strh	r5, [r3, #0]
  406264:	f7fe bf5a 	b.w	40511c <_svfprintf_r+0x4c>
  406268:	980d      	ldr	r0, [sp, #52]	; 0x34
  40626a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40626c:	aa2b      	add	r2, sp, #172	; 0xac
  40626e:	f003 fe3f 	bl	409ef0 <__ssprint_r>
  406272:	2800      	cmp	r0, #0
  406274:	f47f a844 	bne.w	405300 <_svfprintf_r+0x230>
  406278:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40627a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40627c:	aa38      	add	r2, sp, #224	; 0xe0
  40627e:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  406282:	3301      	adds	r3, #1
  406284:	9c11      	ldr	r4, [sp, #68]	; 0x44
  406286:	448c      	add	ip, r1
  406288:	2b07      	cmp	r3, #7
  40628a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40628e:	932c      	str	r3, [sp, #176]	; 0xb0
  406290:	6017      	str	r7, [r2, #0]
  406292:	6054      	str	r4, [r2, #4]
  406294:	f73f ac9c 	bgt.w	405bd0 <_svfprintf_r+0xb00>
  406298:	f102 0608 	add.w	r6, r2, #8
  40629c:	f7ff b98a 	b.w	4055b4 <_svfprintf_r+0x4e4>
  4062a0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  4062a4:	f7fe feb2 	bl	40500c <strlen>
  4062a8:	9510      	str	r5, [sp, #64]	; 0x40
  4062aa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4062ac:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  4062b0:	4604      	mov	r4, r0
  4062b2:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4062b6:	9514      	str	r5, [sp, #80]	; 0x50
  4062b8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4062bc:	f7ff b89f 	b.w	4053fe <_svfprintf_r+0x32e>
  4062c0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4062c2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4062c4:	aa2b      	add	r2, sp, #172	; 0xac
  4062c6:	f003 fe13 	bl	409ef0 <__ssprint_r>
  4062ca:	2800      	cmp	r0, #0
  4062cc:	f47f a818 	bne.w	405300 <_svfprintf_r+0x230>
  4062d0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4062d4:	ae38      	add	r6, sp, #224	; 0xe0
  4062d6:	e4d6      	b.n	405c86 <_svfprintf_r+0xbb6>
  4062d8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4062da:	990c      	ldr	r1, [sp, #48]	; 0x30
  4062dc:	aa2b      	add	r2, sp, #172	; 0xac
  4062de:	f003 fe07 	bl	409ef0 <__ssprint_r>
  4062e2:	2800      	cmp	r0, #0
  4062e4:	f47f a80c 	bne.w	405300 <_svfprintf_r+0x230>
  4062e8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4062ea:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4062ee:	ae38      	add	r6, sp, #224	; 0xe0
  4062f0:	e5b0      	b.n	405e54 <_svfprintf_r+0xd84>
  4062f2:	bf00      	nop
  4062f4:	0040ca50 	.word	0x0040ca50
  4062f8:	0040ca00 	.word	0x0040ca00
  4062fc:	4621      	mov	r1, r4
  4062fe:	465c      	mov	r4, fp
  406300:	3301      	adds	r3, #1
  406302:	4421      	add	r1, r4
  406304:	2b07      	cmp	r3, #7
  406306:	912d      	str	r1, [sp, #180]	; 0xb4
  406308:	932c      	str	r3, [sp, #176]	; 0xb0
  40630a:	6015      	str	r5, [r2, #0]
  40630c:	6054      	str	r4, [r2, #4]
  40630e:	dcab      	bgt.n	406268 <_svfprintf_r+0x1198>
  406310:	3208      	adds	r2, #8
  406312:	e7b4      	b.n	40627e <_svfprintf_r+0x11ae>
  406314:	980d      	ldr	r0, [sp, #52]	; 0x34
  406316:	990c      	ldr	r1, [sp, #48]	; 0x30
  406318:	aa2b      	add	r2, sp, #172	; 0xac
  40631a:	f003 fde9 	bl	409ef0 <__ssprint_r>
  40631e:	2800      	cmp	r0, #0
  406320:	f47e afee 	bne.w	405300 <_svfprintf_r+0x230>
  406324:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406326:	9911      	ldr	r1, [sp, #68]	; 0x44
  406328:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40632c:	1b0c      	subs	r4, r1, r4
  40632e:	ae38      	add	r6, sp, #224	; 0xe0
  406330:	e5a5      	b.n	405e7e <_svfprintf_r+0xdae>
  406332:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  406334:	46ba      	mov	sl, r7
  406336:	2c06      	cmp	r4, #6
  406338:	bf28      	it	cs
  40633a:	2406      	movcs	r4, #6
  40633c:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  406340:	970a      	str	r7, [sp, #40]	; 0x28
  406342:	9714      	str	r7, [sp, #80]	; 0x50
  406344:	9510      	str	r5, [sp, #64]	; 0x40
  406346:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40634a:	4f97      	ldr	r7, [pc, #604]	; (4065a8 <_svfprintf_r+0x14d8>)
  40634c:	f7ff b857 	b.w	4053fe <_svfprintf_r+0x32e>
  406350:	9d12      	ldr	r5, [sp, #72]	; 0x48
  406352:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  406356:	9509      	str	r5, [sp, #36]	; 0x24
  406358:	2500      	movs	r5, #0
  40635a:	930b      	str	r3, [sp, #44]	; 0x2c
  40635c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  406360:	950a      	str	r5, [sp, #40]	; 0x28
  406362:	f7ff b84f 	b.w	405404 <_svfprintf_r+0x334>
  406366:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40636a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40636c:	f8dc 3000 	ldr.w	r3, [ip]
  406370:	f10c 0c04 	add.w	ip, ip, #4
  406374:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  406378:	601c      	str	r4, [r3, #0]
  40637a:	f7fe becf 	b.w	40511c <_svfprintf_r+0x4c>
  40637e:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  406382:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  406386:	f7ff ba99 	b.w	4058bc <_svfprintf_r+0x7ec>
  40638a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40638c:	1cdc      	adds	r4, r3, #3
  40638e:	db19      	blt.n	4063c4 <_svfprintf_r+0x12f4>
  406390:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  406392:	429c      	cmp	r4, r3
  406394:	db16      	blt.n	4063c4 <_svfprintf_r+0x12f4>
  406396:	9314      	str	r3, [sp, #80]	; 0x50
  406398:	e714      	b.n	4061c4 <_svfprintf_r+0x10f4>
  40639a:	4623      	mov	r3, r4
  40639c:	e702      	b.n	4061a4 <_svfprintf_r+0x10d4>
  40639e:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4063a2:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4063a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4063a8:	9510      	str	r5, [sp, #64]	; 0x40
  4063aa:	900a      	str	r0, [sp, #40]	; 0x28
  4063ac:	9014      	str	r0, [sp, #80]	; 0x50
  4063ae:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4063b2:	f7ff b824 	b.w	4053fe <_svfprintf_r+0x32e>
  4063b6:	783b      	ldrb	r3, [r7, #0]
  4063b8:	2b30      	cmp	r3, #48	; 0x30
  4063ba:	f000 80ad 	beq.w	406518 <_svfprintf_r+0x1448>
  4063be:	9d25      	ldr	r5, [sp, #148]	; 0x94
  4063c0:	442c      	add	r4, r5
  4063c2:	e6dc      	b.n	40617e <_svfprintf_r+0x10ae>
  4063c4:	f1a8 0802 	sub.w	r8, r8, #2
  4063c8:	1e59      	subs	r1, r3, #1
  4063ca:	2900      	cmp	r1, #0
  4063cc:	9125      	str	r1, [sp, #148]	; 0x94
  4063ce:	bfba      	itte	lt
  4063d0:	4249      	neglt	r1, r1
  4063d2:	232d      	movlt	r3, #45	; 0x2d
  4063d4:	232b      	movge	r3, #43	; 0x2b
  4063d6:	2909      	cmp	r1, #9
  4063d8:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  4063dc:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  4063e0:	dc65      	bgt.n	4064ae <_svfprintf_r+0x13de>
  4063e2:	2330      	movs	r3, #48	; 0x30
  4063e4:	3130      	adds	r1, #48	; 0x30
  4063e6:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  4063ea:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  4063ee:	ab28      	add	r3, sp, #160	; 0xa0
  4063f0:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4063f2:	aa27      	add	r2, sp, #156	; 0x9c
  4063f4:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4063f6:	1a9a      	subs	r2, r3, r2
  4063f8:	2d01      	cmp	r5, #1
  4063fa:	9219      	str	r2, [sp, #100]	; 0x64
  4063fc:	4414      	add	r4, r2
  4063fe:	f340 80b7 	ble.w	406570 <_svfprintf_r+0x14a0>
  406402:	3401      	adds	r4, #1
  406404:	2500      	movs	r5, #0
  406406:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40640a:	9514      	str	r5, [sp, #80]	; 0x50
  40640c:	e6ea      	b.n	4061e4 <_svfprintf_r+0x1114>
  40640e:	2400      	movs	r4, #0
  406410:	4681      	mov	r9, r0
  406412:	940a      	str	r4, [sp, #40]	; 0x28
  406414:	f7fe beba 	b.w	40518c <_svfprintf_r+0xbc>
  406418:	980d      	ldr	r0, [sp, #52]	; 0x34
  40641a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40641c:	aa2b      	add	r2, sp, #172	; 0xac
  40641e:	f003 fd67 	bl	409ef0 <__ssprint_r>
  406422:	2800      	cmp	r0, #0
  406424:	f47e af6c 	bne.w	405300 <_svfprintf_r+0x230>
  406428:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40642a:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40642c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40642e:	aa38      	add	r2, sp, #224	; 0xe0
  406430:	e616      	b.n	406060 <_svfprintf_r+0xf90>
  406432:	9c14      	ldr	r4, [sp, #80]	; 0x50
  406434:	9d11      	ldr	r5, [sp, #68]	; 0x44
  406436:	2c00      	cmp	r4, #0
  406438:	bfd4      	ite	le
  40643a:	f1c4 0402 	rsble	r4, r4, #2
  40643e:	2401      	movgt	r4, #1
  406440:	442c      	add	r4, r5
  406442:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  406446:	f04f 0867 	mov.w	r8, #103	; 0x67
  40644a:	e6cb      	b.n	4061e4 <_svfprintf_r+0x1114>
  40644c:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40644e:	9816      	ldr	r0, [sp, #88]	; 0x58
  406450:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  406454:	9020      	str	r0, [sp, #128]	; 0x80
  406456:	9121      	str	r1, [sp, #132]	; 0x84
  406458:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40645c:	e660      	b.n	406120 <_svfprintf_r+0x1050>
  40645e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406460:	2003      	movs	r0, #3
  406462:	a925      	add	r1, sp, #148	; 0x94
  406464:	aa26      	add	r2, sp, #152	; 0x98
  406466:	ab29      	add	r3, sp, #164	; 0xa4
  406468:	9501      	str	r5, [sp, #4]
  40646a:	9000      	str	r0, [sp, #0]
  40646c:	9203      	str	r2, [sp, #12]
  40646e:	9304      	str	r3, [sp, #16]
  406470:	9102      	str	r1, [sp, #8]
  406472:	980d      	ldr	r0, [sp, #52]	; 0x34
  406474:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  406478:	f001 f862 	bl	407540 <_dtoa_r>
  40647c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40647e:	4607      	mov	r7, r0
  406480:	e677      	b.n	406172 <_svfprintf_r+0x10a2>
  406482:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  406484:	2003      	movs	r0, #3
  406486:	a925      	add	r1, sp, #148	; 0x94
  406488:	aa26      	add	r2, sp, #152	; 0x98
  40648a:	ab29      	add	r3, sp, #164	; 0xa4
  40648c:	9401      	str	r4, [sp, #4]
  40648e:	e7ec      	b.n	40646a <_svfprintf_r+0x139a>
  406490:	9d25      	ldr	r5, [sp, #148]	; 0x94
  406492:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  406494:	2d00      	cmp	r5, #0
  406496:	9514      	str	r5, [sp, #80]	; 0x50
  406498:	dd63      	ble.n	406562 <_svfprintf_r+0x1492>
  40649a:	bbb4      	cbnz	r4, 40650a <_svfprintf_r+0x143a>
  40649c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40649e:	07e8      	lsls	r0, r5, #31
  4064a0:	d433      	bmi.n	40650a <_svfprintf_r+0x143a>
  4064a2:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4064a4:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4064a8:	e69c      	b.n	4061e4 <_svfprintf_r+0x1114>
  4064aa:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  4064ac:	e67a      	b.n	4061a4 <_svfprintf_r+0x10d4>
  4064ae:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  4064b2:	4d3e      	ldr	r5, [pc, #248]	; (4065ac <_svfprintf_r+0x14dc>)
  4064b4:	17cb      	asrs	r3, r1, #31
  4064b6:	fb85 5001 	smull	r5, r0, r5, r1
  4064ba:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  4064be:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  4064c2:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  4064c6:	2809      	cmp	r0, #9
  4064c8:	4613      	mov	r3, r2
  4064ca:	f101 0230 	add.w	r2, r1, #48	; 0x30
  4064ce:	701a      	strb	r2, [r3, #0]
  4064d0:	4601      	mov	r1, r0
  4064d2:	f103 32ff 	add.w	r2, r3, #4294967295
  4064d6:	dcec      	bgt.n	4064b2 <_svfprintf_r+0x13e2>
  4064d8:	f100 0130 	add.w	r1, r0, #48	; 0x30
  4064dc:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  4064e0:	b2c9      	uxtb	r1, r1
  4064e2:	4294      	cmp	r4, r2
  4064e4:	f803 1c01 	strb.w	r1, [r3, #-1]
  4064e8:	d95a      	bls.n	4065a0 <_svfprintf_r+0x14d0>
  4064ea:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  4064ee:	461a      	mov	r2, r3
  4064f0:	e001      	b.n	4064f6 <_svfprintf_r+0x1426>
  4064f2:	f812 1b01 	ldrb.w	r1, [r2], #1
  4064f6:	42a2      	cmp	r2, r4
  4064f8:	f800 1f01 	strb.w	r1, [r0, #1]!
  4064fc:	d1f9      	bne.n	4064f2 <_svfprintf_r+0x1422>
  4064fe:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  406502:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  406506:	3bf6      	subs	r3, #246	; 0xf6
  406508:	e772      	b.n	4063f0 <_svfprintf_r+0x1320>
  40650a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40650c:	1c6c      	adds	r4, r5, #1
  40650e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  406510:	442c      	add	r4, r5
  406512:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  406516:	e665      	b.n	4061e4 <_svfprintf_r+0x1114>
  406518:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40651c:	2200      	movs	r2, #0
  40651e:	2300      	movs	r3, #0
  406520:	f005 fa56 	bl	40b9d0 <__aeabi_dcmpeq>
  406524:	2800      	cmp	r0, #0
  406526:	f47f af4a 	bne.w	4063be <_svfprintf_r+0x12ee>
  40652a:	f1c5 0501 	rsb	r5, r5, #1
  40652e:	9525      	str	r5, [sp, #148]	; 0x94
  406530:	442c      	add	r4, r5
  406532:	e624      	b.n	40617e <_svfprintf_r+0x10ae>
  406534:	9d14      	ldr	r5, [sp, #80]	; 0x50
  406536:	f04f 0867 	mov.w	r8, #103	; 0x67
  40653a:	1c6c      	adds	r4, r5, #1
  40653c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  406540:	e650      	b.n	4061e4 <_svfprintf_r+0x1114>
  406542:	9d10      	ldr	r5, [sp, #64]	; 0x40
  406544:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  406548:	682d      	ldr	r5, [r5, #0]
  40654a:	f10c 0304 	add.w	r3, ip, #4
  40654e:	2d00      	cmp	r5, #0
  406550:	f899 8001 	ldrb.w	r8, [r9, #1]
  406554:	950a      	str	r5, [sp, #40]	; 0x28
  406556:	9310      	str	r3, [sp, #64]	; 0x40
  406558:	4681      	mov	r9, r0
  40655a:	f6be ae15 	bge.w	405188 <_svfprintf_r+0xb8>
  40655e:	f7fe be10 	b.w	405182 <_svfprintf_r+0xb2>
  406562:	b97c      	cbnz	r4, 406584 <_svfprintf_r+0x14b4>
  406564:	9d09      	ldr	r5, [sp, #36]	; 0x24
  406566:	07e9      	lsls	r1, r5, #31
  406568:	d40c      	bmi.n	406584 <_svfprintf_r+0x14b4>
  40656a:	2301      	movs	r3, #1
  40656c:	461c      	mov	r4, r3
  40656e:	e639      	b.n	4061e4 <_svfprintf_r+0x1114>
  406570:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  406574:	f01c 0301 	ands.w	r3, ip, #1
  406578:	f47f af43 	bne.w	406402 <_svfprintf_r+0x1332>
  40657c:	9314      	str	r3, [sp, #80]	; 0x50
  40657e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  406582:	e62f      	b.n	4061e4 <_svfprintf_r+0x1114>
  406584:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406586:	1cac      	adds	r4, r5, #2
  406588:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40658c:	e62a      	b.n	4061e4 <_svfprintf_r+0x1114>
  40658e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  406590:	230c      	movs	r3, #12
  406592:	602b      	str	r3, [r5, #0]
  406594:	f04f 30ff 	mov.w	r0, #4294967295
  406598:	f7fe beba 	b.w	405310 <_svfprintf_r+0x240>
  40659c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40659e:	e713      	b.n	4063c8 <_svfprintf_r+0x12f8>
  4065a0:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  4065a4:	e724      	b.n	4063f0 <_svfprintf_r+0x1320>
  4065a6:	bf00      	nop
  4065a8:	0040ca48 	.word	0x0040ca48
  4065ac:	66666667 	.word	0x66666667

004065b0 <__sprint_r.part.0>:
  4065b0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4065b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4065b6:	049c      	lsls	r4, r3, #18
  4065b8:	460e      	mov	r6, r1
  4065ba:	4680      	mov	r8, r0
  4065bc:	4691      	mov	r9, r2
  4065be:	d52a      	bpl.n	406616 <__sprint_r.part.0+0x66>
  4065c0:	6893      	ldr	r3, [r2, #8]
  4065c2:	6812      	ldr	r2, [r2, #0]
  4065c4:	f102 0a08 	add.w	sl, r2, #8
  4065c8:	b31b      	cbz	r3, 406612 <__sprint_r.part.0+0x62>
  4065ca:	e91a 00a0 	ldmdb	sl, {r5, r7}
  4065ce:	08bf      	lsrs	r7, r7, #2
  4065d0:	d017      	beq.n	406602 <__sprint_r.part.0+0x52>
  4065d2:	3d04      	subs	r5, #4
  4065d4:	2400      	movs	r4, #0
  4065d6:	e001      	b.n	4065dc <__sprint_r.part.0+0x2c>
  4065d8:	42a7      	cmp	r7, r4
  4065da:	d010      	beq.n	4065fe <__sprint_r.part.0+0x4e>
  4065dc:	4640      	mov	r0, r8
  4065de:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4065e2:	4632      	mov	r2, r6
  4065e4:	f002 f81e 	bl	408624 <_fputwc_r>
  4065e8:	1c43      	adds	r3, r0, #1
  4065ea:	f104 0401 	add.w	r4, r4, #1
  4065ee:	d1f3      	bne.n	4065d8 <__sprint_r.part.0+0x28>
  4065f0:	2300      	movs	r3, #0
  4065f2:	f8c9 3008 	str.w	r3, [r9, #8]
  4065f6:	f8c9 3004 	str.w	r3, [r9, #4]
  4065fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4065fe:	f8d9 3008 	ldr.w	r3, [r9, #8]
  406602:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  406606:	f8c9 3008 	str.w	r3, [r9, #8]
  40660a:	f10a 0a08 	add.w	sl, sl, #8
  40660e:	2b00      	cmp	r3, #0
  406610:	d1db      	bne.n	4065ca <__sprint_r.part.0+0x1a>
  406612:	2000      	movs	r0, #0
  406614:	e7ec      	b.n	4065f0 <__sprint_r.part.0+0x40>
  406616:	f002 f97f 	bl	408918 <__sfvwrite_r>
  40661a:	2300      	movs	r3, #0
  40661c:	f8c9 3008 	str.w	r3, [r9, #8]
  406620:	f8c9 3004 	str.w	r3, [r9, #4]
  406624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00406628 <__sprint_r>:
  406628:	6893      	ldr	r3, [r2, #8]
  40662a:	b410      	push	{r4}
  40662c:	b11b      	cbz	r3, 406636 <__sprint_r+0xe>
  40662e:	f85d 4b04 	ldr.w	r4, [sp], #4
  406632:	f7ff bfbd 	b.w	4065b0 <__sprint_r.part.0>
  406636:	4618      	mov	r0, r3
  406638:	6053      	str	r3, [r2, #4]
  40663a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40663e:	4770      	bx	lr

00406640 <_vfiprintf_r>:
  406640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406644:	b0b1      	sub	sp, #196	; 0xc4
  406646:	461c      	mov	r4, r3
  406648:	9102      	str	r1, [sp, #8]
  40664a:	4690      	mov	r8, r2
  40664c:	9308      	str	r3, [sp, #32]
  40664e:	9006      	str	r0, [sp, #24]
  406650:	b118      	cbz	r0, 40665a <_vfiprintf_r+0x1a>
  406652:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406654:	2b00      	cmp	r3, #0
  406656:	f000 80e8 	beq.w	40682a <_vfiprintf_r+0x1ea>
  40665a:	9d02      	ldr	r5, [sp, #8]
  40665c:	89ab      	ldrh	r3, [r5, #12]
  40665e:	b29a      	uxth	r2, r3
  406660:	0490      	lsls	r0, r2, #18
  406662:	d407      	bmi.n	406674 <_vfiprintf_r+0x34>
  406664:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  406666:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40666a:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  40666e:	81ab      	strh	r3, [r5, #12]
  406670:	b29a      	uxth	r2, r3
  406672:	6669      	str	r1, [r5, #100]	; 0x64
  406674:	0711      	lsls	r1, r2, #28
  406676:	f140 80b7 	bpl.w	4067e8 <_vfiprintf_r+0x1a8>
  40667a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40667e:	f8db 3010 	ldr.w	r3, [fp, #16]
  406682:	2b00      	cmp	r3, #0
  406684:	f000 80b0 	beq.w	4067e8 <_vfiprintf_r+0x1a8>
  406688:	f002 021a 	and.w	r2, r2, #26
  40668c:	2a0a      	cmp	r2, #10
  40668e:	f000 80b7 	beq.w	406800 <_vfiprintf_r+0x1c0>
  406692:	2300      	movs	r3, #0
  406694:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  406698:	930a      	str	r3, [sp, #40]	; 0x28
  40669a:	9315      	str	r3, [sp, #84]	; 0x54
  40669c:	9314      	str	r3, [sp, #80]	; 0x50
  40669e:	9309      	str	r3, [sp, #36]	; 0x24
  4066a0:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  4066a4:	464e      	mov	r6, r9
  4066a6:	f898 3000 	ldrb.w	r3, [r8]
  4066aa:	2b00      	cmp	r3, #0
  4066ac:	f000 84c8 	beq.w	407040 <_vfiprintf_r+0xa00>
  4066b0:	2b25      	cmp	r3, #37	; 0x25
  4066b2:	f000 84c5 	beq.w	407040 <_vfiprintf_r+0xa00>
  4066b6:	f108 0201 	add.w	r2, r8, #1
  4066ba:	e001      	b.n	4066c0 <_vfiprintf_r+0x80>
  4066bc:	2b25      	cmp	r3, #37	; 0x25
  4066be:	d004      	beq.n	4066ca <_vfiprintf_r+0x8a>
  4066c0:	7813      	ldrb	r3, [r2, #0]
  4066c2:	4614      	mov	r4, r2
  4066c4:	3201      	adds	r2, #1
  4066c6:	2b00      	cmp	r3, #0
  4066c8:	d1f8      	bne.n	4066bc <_vfiprintf_r+0x7c>
  4066ca:	ebc8 0504 	rsb	r5, r8, r4
  4066ce:	b195      	cbz	r5, 4066f6 <_vfiprintf_r+0xb6>
  4066d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4066d2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4066d4:	3301      	adds	r3, #1
  4066d6:	442a      	add	r2, r5
  4066d8:	2b07      	cmp	r3, #7
  4066da:	f8c6 8000 	str.w	r8, [r6]
  4066de:	6075      	str	r5, [r6, #4]
  4066e0:	9215      	str	r2, [sp, #84]	; 0x54
  4066e2:	9314      	str	r3, [sp, #80]	; 0x50
  4066e4:	dd7b      	ble.n	4067de <_vfiprintf_r+0x19e>
  4066e6:	2a00      	cmp	r2, #0
  4066e8:	f040 84d5 	bne.w	407096 <_vfiprintf_r+0xa56>
  4066ec:	9809      	ldr	r0, [sp, #36]	; 0x24
  4066ee:	9214      	str	r2, [sp, #80]	; 0x50
  4066f0:	4428      	add	r0, r5
  4066f2:	464e      	mov	r6, r9
  4066f4:	9009      	str	r0, [sp, #36]	; 0x24
  4066f6:	7823      	ldrb	r3, [r4, #0]
  4066f8:	2b00      	cmp	r3, #0
  4066fa:	f000 83ed 	beq.w	406ed8 <_vfiprintf_r+0x898>
  4066fe:	2100      	movs	r1, #0
  406700:	f04f 0200 	mov.w	r2, #0
  406704:	f04f 3cff 	mov.w	ip, #4294967295
  406708:	7863      	ldrb	r3, [r4, #1]
  40670a:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  40670e:	9104      	str	r1, [sp, #16]
  406710:	468a      	mov	sl, r1
  406712:	f104 0801 	add.w	r8, r4, #1
  406716:	4608      	mov	r0, r1
  406718:	4665      	mov	r5, ip
  40671a:	f108 0801 	add.w	r8, r8, #1
  40671e:	f1a3 0220 	sub.w	r2, r3, #32
  406722:	2a58      	cmp	r2, #88	; 0x58
  406724:	f200 82d9 	bhi.w	406cda <_vfiprintf_r+0x69a>
  406728:	e8df f012 	tbh	[pc, r2, lsl #1]
  40672c:	02d702cb 	.word	0x02d702cb
  406730:	02d202d7 	.word	0x02d202d7
  406734:	02d702d7 	.word	0x02d702d7
  406738:	02d702d7 	.word	0x02d702d7
  40673c:	02d702d7 	.word	0x02d702d7
  406740:	028f0282 	.word	0x028f0282
  406744:	008402d7 	.word	0x008402d7
  406748:	02d70293 	.word	0x02d70293
  40674c:	0196012b 	.word	0x0196012b
  406750:	01960196 	.word	0x01960196
  406754:	01960196 	.word	0x01960196
  406758:	01960196 	.word	0x01960196
  40675c:	01960196 	.word	0x01960196
  406760:	02d702d7 	.word	0x02d702d7
  406764:	02d702d7 	.word	0x02d702d7
  406768:	02d702d7 	.word	0x02d702d7
  40676c:	02d702d7 	.word	0x02d702d7
  406770:	02d702d7 	.word	0x02d702d7
  406774:	02d70130 	.word	0x02d70130
  406778:	02d702d7 	.word	0x02d702d7
  40677c:	02d702d7 	.word	0x02d702d7
  406780:	02d702d7 	.word	0x02d702d7
  406784:	02d702d7 	.word	0x02d702d7
  406788:	017b02d7 	.word	0x017b02d7
  40678c:	02d702d7 	.word	0x02d702d7
  406790:	02d702d7 	.word	0x02d702d7
  406794:	01a402d7 	.word	0x01a402d7
  406798:	02d702d7 	.word	0x02d702d7
  40679c:	02d701bf 	.word	0x02d701bf
  4067a0:	02d702d7 	.word	0x02d702d7
  4067a4:	02d702d7 	.word	0x02d702d7
  4067a8:	02d702d7 	.word	0x02d702d7
  4067ac:	02d702d7 	.word	0x02d702d7
  4067b0:	01e402d7 	.word	0x01e402d7
  4067b4:	02d701fa 	.word	0x02d701fa
  4067b8:	02d702d7 	.word	0x02d702d7
  4067bc:	01fa0216 	.word	0x01fa0216
  4067c0:	02d702d7 	.word	0x02d702d7
  4067c4:	02d7021b 	.word	0x02d7021b
  4067c8:	00890228 	.word	0x00890228
  4067cc:	027d0266 	.word	0x027d0266
  4067d0:	023a02d7 	.word	0x023a02d7
  4067d4:	011902d7 	.word	0x011902d7
  4067d8:	02d702d7 	.word	0x02d702d7
  4067dc:	02af      	.short	0x02af
  4067de:	3608      	adds	r6, #8
  4067e0:	9809      	ldr	r0, [sp, #36]	; 0x24
  4067e2:	4428      	add	r0, r5
  4067e4:	9009      	str	r0, [sp, #36]	; 0x24
  4067e6:	e786      	b.n	4066f6 <_vfiprintf_r+0xb6>
  4067e8:	9806      	ldr	r0, [sp, #24]
  4067ea:	9902      	ldr	r1, [sp, #8]
  4067ec:	f000 fd9a 	bl	407324 <__swsetup_r>
  4067f0:	b9b0      	cbnz	r0, 406820 <_vfiprintf_r+0x1e0>
  4067f2:	9d02      	ldr	r5, [sp, #8]
  4067f4:	89aa      	ldrh	r2, [r5, #12]
  4067f6:	f002 021a 	and.w	r2, r2, #26
  4067fa:	2a0a      	cmp	r2, #10
  4067fc:	f47f af49 	bne.w	406692 <_vfiprintf_r+0x52>
  406800:	f8dd b008 	ldr.w	fp, [sp, #8]
  406804:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  406808:	2b00      	cmp	r3, #0
  40680a:	f6ff af42 	blt.w	406692 <_vfiprintf_r+0x52>
  40680e:	9806      	ldr	r0, [sp, #24]
  406810:	4659      	mov	r1, fp
  406812:	4642      	mov	r2, r8
  406814:	4623      	mov	r3, r4
  406816:	f000 fd3d 	bl	407294 <__sbprintf>
  40681a:	b031      	add	sp, #196	; 0xc4
  40681c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406820:	f04f 30ff 	mov.w	r0, #4294967295
  406824:	b031      	add	sp, #196	; 0xc4
  406826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40682a:	f001 fe65 	bl	4084f8 <__sinit>
  40682e:	e714      	b.n	40665a <_vfiprintf_r+0x1a>
  406830:	4240      	negs	r0, r0
  406832:	9308      	str	r3, [sp, #32]
  406834:	f04a 0a04 	orr.w	sl, sl, #4
  406838:	f898 3000 	ldrb.w	r3, [r8]
  40683c:	e76d      	b.n	40671a <_vfiprintf_r+0xda>
  40683e:	f01a 0320 	ands.w	r3, sl, #32
  406842:	9004      	str	r0, [sp, #16]
  406844:	46ac      	mov	ip, r5
  406846:	f000 80f4 	beq.w	406a32 <_vfiprintf_r+0x3f2>
  40684a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40684e:	f10b 0307 	add.w	r3, fp, #7
  406852:	f023 0307 	bic.w	r3, r3, #7
  406856:	f103 0408 	add.w	r4, r3, #8
  40685a:	9408      	str	r4, [sp, #32]
  40685c:	e9d3 4500 	ldrd	r4, r5, [r3]
  406860:	2300      	movs	r3, #0
  406862:	f04f 0000 	mov.w	r0, #0
  406866:	2100      	movs	r1, #0
  406868:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  40686c:	f8cd c014 	str.w	ip, [sp, #20]
  406870:	9107      	str	r1, [sp, #28]
  406872:	f1bc 0f00 	cmp.w	ip, #0
  406876:	bfa8      	it	ge
  406878:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40687c:	ea54 0205 	orrs.w	r2, r4, r5
  406880:	f040 80ad 	bne.w	4069de <_vfiprintf_r+0x39e>
  406884:	f1bc 0f00 	cmp.w	ip, #0
  406888:	f040 80a9 	bne.w	4069de <_vfiprintf_r+0x39e>
  40688c:	2b00      	cmp	r3, #0
  40688e:	f040 83c0 	bne.w	407012 <_vfiprintf_r+0x9d2>
  406892:	f01a 0f01 	tst.w	sl, #1
  406896:	f000 83bc 	beq.w	407012 <_vfiprintf_r+0x9d2>
  40689a:	2330      	movs	r3, #48	; 0x30
  40689c:	af30      	add	r7, sp, #192	; 0xc0
  40689e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4068a2:	ebc7 0409 	rsb	r4, r7, r9
  4068a6:	9405      	str	r4, [sp, #20]
  4068a8:	f8dd b014 	ldr.w	fp, [sp, #20]
  4068ac:	9c07      	ldr	r4, [sp, #28]
  4068ae:	45e3      	cmp	fp, ip
  4068b0:	bfb8      	it	lt
  4068b2:	46e3      	movlt	fp, ip
  4068b4:	f8cd b00c 	str.w	fp, [sp, #12]
  4068b8:	b11c      	cbz	r4, 4068c2 <_vfiprintf_r+0x282>
  4068ba:	f10b 0b01 	add.w	fp, fp, #1
  4068be:	f8cd b00c 	str.w	fp, [sp, #12]
  4068c2:	f01a 0502 	ands.w	r5, sl, #2
  4068c6:	9507      	str	r5, [sp, #28]
  4068c8:	d005      	beq.n	4068d6 <_vfiprintf_r+0x296>
  4068ca:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4068ce:	f10b 0b02 	add.w	fp, fp, #2
  4068d2:	f8cd b00c 	str.w	fp, [sp, #12]
  4068d6:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  4068da:	930b      	str	r3, [sp, #44]	; 0x2c
  4068dc:	f040 821b 	bne.w	406d16 <_vfiprintf_r+0x6d6>
  4068e0:	9d04      	ldr	r5, [sp, #16]
  4068e2:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4068e6:	ebcb 0405 	rsb	r4, fp, r5
  4068ea:	2c00      	cmp	r4, #0
  4068ec:	f340 8213 	ble.w	406d16 <_vfiprintf_r+0x6d6>
  4068f0:	2c10      	cmp	r4, #16
  4068f2:	f340 8489 	ble.w	407208 <_vfiprintf_r+0xbc8>
  4068f6:	4dbe      	ldr	r5, [pc, #760]	; (406bf0 <_vfiprintf_r+0x5b0>)
  4068f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4068fa:	462b      	mov	r3, r5
  4068fc:	9814      	ldr	r0, [sp, #80]	; 0x50
  4068fe:	4625      	mov	r5, r4
  406900:	f04f 0b10 	mov.w	fp, #16
  406904:	4664      	mov	r4, ip
  406906:	46b4      	mov	ip, r6
  406908:	461e      	mov	r6, r3
  40690a:	e006      	b.n	40691a <_vfiprintf_r+0x2da>
  40690c:	1c83      	adds	r3, r0, #2
  40690e:	f10c 0c08 	add.w	ip, ip, #8
  406912:	4608      	mov	r0, r1
  406914:	3d10      	subs	r5, #16
  406916:	2d10      	cmp	r5, #16
  406918:	dd11      	ble.n	40693e <_vfiprintf_r+0x2fe>
  40691a:	1c41      	adds	r1, r0, #1
  40691c:	3210      	adds	r2, #16
  40691e:	2907      	cmp	r1, #7
  406920:	9215      	str	r2, [sp, #84]	; 0x54
  406922:	e88c 0840 	stmia.w	ip, {r6, fp}
  406926:	9114      	str	r1, [sp, #80]	; 0x50
  406928:	ddf0      	ble.n	40690c <_vfiprintf_r+0x2cc>
  40692a:	2a00      	cmp	r2, #0
  40692c:	f040 81e6 	bne.w	406cfc <_vfiprintf_r+0x6bc>
  406930:	3d10      	subs	r5, #16
  406932:	2d10      	cmp	r5, #16
  406934:	f04f 0301 	mov.w	r3, #1
  406938:	4610      	mov	r0, r2
  40693a:	46cc      	mov	ip, r9
  40693c:	dced      	bgt.n	40691a <_vfiprintf_r+0x2da>
  40693e:	4631      	mov	r1, r6
  406940:	4666      	mov	r6, ip
  406942:	46a4      	mov	ip, r4
  406944:	462c      	mov	r4, r5
  406946:	460d      	mov	r5, r1
  406948:	4422      	add	r2, r4
  40694a:	2b07      	cmp	r3, #7
  40694c:	9215      	str	r2, [sp, #84]	; 0x54
  40694e:	6035      	str	r5, [r6, #0]
  406950:	6074      	str	r4, [r6, #4]
  406952:	9314      	str	r3, [sp, #80]	; 0x50
  406954:	f300 836d 	bgt.w	407032 <_vfiprintf_r+0x9f2>
  406958:	3608      	adds	r6, #8
  40695a:	1c59      	adds	r1, r3, #1
  40695c:	e1de      	b.n	406d1c <_vfiprintf_r+0x6dc>
  40695e:	f01a 0f20 	tst.w	sl, #32
  406962:	9004      	str	r0, [sp, #16]
  406964:	46ac      	mov	ip, r5
  406966:	f000 808d 	beq.w	406a84 <_vfiprintf_r+0x444>
  40696a:	9d08      	ldr	r5, [sp, #32]
  40696c:	1deb      	adds	r3, r5, #7
  40696e:	f023 0307 	bic.w	r3, r3, #7
  406972:	f103 0b08 	add.w	fp, r3, #8
  406976:	e9d3 4500 	ldrd	r4, r5, [r3]
  40697a:	f8cd b020 	str.w	fp, [sp, #32]
  40697e:	2301      	movs	r3, #1
  406980:	e76f      	b.n	406862 <_vfiprintf_r+0x222>
  406982:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  406986:	f898 3000 	ldrb.w	r3, [r8]
  40698a:	e6c6      	b.n	40671a <_vfiprintf_r+0xda>
  40698c:	f04a 0a10 	orr.w	sl, sl, #16
  406990:	f01a 0f20 	tst.w	sl, #32
  406994:	9004      	str	r0, [sp, #16]
  406996:	46ac      	mov	ip, r5
  406998:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40699c:	f000 80c8 	beq.w	406b30 <_vfiprintf_r+0x4f0>
  4069a0:	9c08      	ldr	r4, [sp, #32]
  4069a2:	1de1      	adds	r1, r4, #7
  4069a4:	f021 0107 	bic.w	r1, r1, #7
  4069a8:	e9d1 2300 	ldrd	r2, r3, [r1]
  4069ac:	3108      	adds	r1, #8
  4069ae:	9108      	str	r1, [sp, #32]
  4069b0:	4614      	mov	r4, r2
  4069b2:	461d      	mov	r5, r3
  4069b4:	2a00      	cmp	r2, #0
  4069b6:	f173 0b00 	sbcs.w	fp, r3, #0
  4069ba:	f2c0 83ce 	blt.w	40715a <_vfiprintf_r+0xb1a>
  4069be:	f1bc 0f00 	cmp.w	ip, #0
  4069c2:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  4069c6:	bfa8      	it	ge
  4069c8:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  4069cc:	ea54 0205 	orrs.w	r2, r4, r5
  4069d0:	9007      	str	r0, [sp, #28]
  4069d2:	f8cd c014 	str.w	ip, [sp, #20]
  4069d6:	f04f 0301 	mov.w	r3, #1
  4069da:	f43f af53 	beq.w	406884 <_vfiprintf_r+0x244>
  4069de:	2b01      	cmp	r3, #1
  4069e0:	f000 8319 	beq.w	407016 <_vfiprintf_r+0x9d6>
  4069e4:	2b02      	cmp	r3, #2
  4069e6:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  4069ea:	f040 824c 	bne.w	406e86 <_vfiprintf_r+0x846>
  4069ee:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4069f2:	4619      	mov	r1, r3
  4069f4:	f004 000f 	and.w	r0, r4, #15
  4069f8:	0922      	lsrs	r2, r4, #4
  4069fa:	f81b 0000 	ldrb.w	r0, [fp, r0]
  4069fe:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  406a02:	092b      	lsrs	r3, r5, #4
  406a04:	7008      	strb	r0, [r1, #0]
  406a06:	ea52 0003 	orrs.w	r0, r2, r3
  406a0a:	460f      	mov	r7, r1
  406a0c:	4614      	mov	r4, r2
  406a0e:	461d      	mov	r5, r3
  406a10:	f101 31ff 	add.w	r1, r1, #4294967295
  406a14:	d1ee      	bne.n	4069f4 <_vfiprintf_r+0x3b4>
  406a16:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  406a1a:	ebc7 0309 	rsb	r3, r7, r9
  406a1e:	9305      	str	r3, [sp, #20]
  406a20:	e742      	b.n	4068a8 <_vfiprintf_r+0x268>
  406a22:	f04a 0a10 	orr.w	sl, sl, #16
  406a26:	f01a 0320 	ands.w	r3, sl, #32
  406a2a:	9004      	str	r0, [sp, #16]
  406a2c:	46ac      	mov	ip, r5
  406a2e:	f47f af0c 	bne.w	40684a <_vfiprintf_r+0x20a>
  406a32:	f01a 0210 	ands.w	r2, sl, #16
  406a36:	f040 8311 	bne.w	40705c <_vfiprintf_r+0xa1c>
  406a3a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  406a3e:	f000 830d 	beq.w	40705c <_vfiprintf_r+0xa1c>
  406a42:	f8dd b020 	ldr.w	fp, [sp, #32]
  406a46:	4613      	mov	r3, r2
  406a48:	f8bb 4000 	ldrh.w	r4, [fp]
  406a4c:	f10b 0b04 	add.w	fp, fp, #4
  406a50:	2500      	movs	r5, #0
  406a52:	f8cd b020 	str.w	fp, [sp, #32]
  406a56:	e704      	b.n	406862 <_vfiprintf_r+0x222>
  406a58:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406a5c:	2000      	movs	r0, #0
  406a5e:	f818 3b01 	ldrb.w	r3, [r8], #1
  406a62:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  406a66:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  406a6a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406a6e:	2a09      	cmp	r2, #9
  406a70:	d9f5      	bls.n	406a5e <_vfiprintf_r+0x41e>
  406a72:	e654      	b.n	40671e <_vfiprintf_r+0xde>
  406a74:	f04a 0a10 	orr.w	sl, sl, #16
  406a78:	f01a 0f20 	tst.w	sl, #32
  406a7c:	9004      	str	r0, [sp, #16]
  406a7e:	46ac      	mov	ip, r5
  406a80:	f47f af73 	bne.w	40696a <_vfiprintf_r+0x32a>
  406a84:	f01a 0f10 	tst.w	sl, #16
  406a88:	f040 82ef 	bne.w	40706a <_vfiprintf_r+0xa2a>
  406a8c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  406a90:	f000 82eb 	beq.w	40706a <_vfiprintf_r+0xa2a>
  406a94:	f8dd b020 	ldr.w	fp, [sp, #32]
  406a98:	2500      	movs	r5, #0
  406a9a:	f8bb 4000 	ldrh.w	r4, [fp]
  406a9e:	f10b 0b04 	add.w	fp, fp, #4
  406aa2:	2301      	movs	r3, #1
  406aa4:	f8cd b020 	str.w	fp, [sp, #32]
  406aa8:	e6db      	b.n	406862 <_vfiprintf_r+0x222>
  406aaa:	46ac      	mov	ip, r5
  406aac:	4d51      	ldr	r5, [pc, #324]	; (406bf4 <_vfiprintf_r+0x5b4>)
  406aae:	f01a 0f20 	tst.w	sl, #32
  406ab2:	9004      	str	r0, [sp, #16]
  406ab4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406ab8:	950a      	str	r5, [sp, #40]	; 0x28
  406aba:	f000 80f0 	beq.w	406c9e <_vfiprintf_r+0x65e>
  406abe:	9d08      	ldr	r5, [sp, #32]
  406ac0:	1dea      	adds	r2, r5, #7
  406ac2:	f022 0207 	bic.w	r2, r2, #7
  406ac6:	f102 0b08 	add.w	fp, r2, #8
  406aca:	f8cd b020 	str.w	fp, [sp, #32]
  406ace:	e9d2 4500 	ldrd	r4, r5, [r2]
  406ad2:	f01a 0f01 	tst.w	sl, #1
  406ad6:	f000 82aa 	beq.w	40702e <_vfiprintf_r+0x9ee>
  406ada:	ea54 0b05 	orrs.w	fp, r4, r5
  406ade:	f000 82a6 	beq.w	40702e <_vfiprintf_r+0x9ee>
  406ae2:	2230      	movs	r2, #48	; 0x30
  406ae4:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  406ae8:	f04a 0a02 	orr.w	sl, sl, #2
  406aec:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  406af0:	2302      	movs	r3, #2
  406af2:	e6b6      	b.n	406862 <_vfiprintf_r+0x222>
  406af4:	9b08      	ldr	r3, [sp, #32]
  406af6:	f8dd b020 	ldr.w	fp, [sp, #32]
  406afa:	681b      	ldr	r3, [r3, #0]
  406afc:	2401      	movs	r4, #1
  406afe:	f04f 0500 	mov.w	r5, #0
  406b02:	f10b 0b04 	add.w	fp, fp, #4
  406b06:	9004      	str	r0, [sp, #16]
  406b08:	9403      	str	r4, [sp, #12]
  406b0a:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  406b0e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  406b12:	f8cd b020 	str.w	fp, [sp, #32]
  406b16:	9405      	str	r4, [sp, #20]
  406b18:	af16      	add	r7, sp, #88	; 0x58
  406b1a:	f04f 0c00 	mov.w	ip, #0
  406b1e:	e6d0      	b.n	4068c2 <_vfiprintf_r+0x282>
  406b20:	f01a 0f20 	tst.w	sl, #32
  406b24:	9004      	str	r0, [sp, #16]
  406b26:	46ac      	mov	ip, r5
  406b28:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406b2c:	f47f af38 	bne.w	4069a0 <_vfiprintf_r+0x360>
  406b30:	f01a 0f10 	tst.w	sl, #16
  406b34:	f040 82a7 	bne.w	407086 <_vfiprintf_r+0xa46>
  406b38:	f01a 0f40 	tst.w	sl, #64	; 0x40
  406b3c:	f000 82a3 	beq.w	407086 <_vfiprintf_r+0xa46>
  406b40:	f8dd b020 	ldr.w	fp, [sp, #32]
  406b44:	f9bb 4000 	ldrsh.w	r4, [fp]
  406b48:	f10b 0b04 	add.w	fp, fp, #4
  406b4c:	17e5      	asrs	r5, r4, #31
  406b4e:	4622      	mov	r2, r4
  406b50:	462b      	mov	r3, r5
  406b52:	f8cd b020 	str.w	fp, [sp, #32]
  406b56:	e72d      	b.n	4069b4 <_vfiprintf_r+0x374>
  406b58:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  406b5c:	f898 3000 	ldrb.w	r3, [r8]
  406b60:	e5db      	b.n	40671a <_vfiprintf_r+0xda>
  406b62:	f898 3000 	ldrb.w	r3, [r8]
  406b66:	4642      	mov	r2, r8
  406b68:	2b6c      	cmp	r3, #108	; 0x6c
  406b6a:	bf03      	ittte	eq
  406b6c:	f108 0801 	addeq.w	r8, r8, #1
  406b70:	f04a 0a20 	orreq.w	sl, sl, #32
  406b74:	7853      	ldrbeq	r3, [r2, #1]
  406b76:	f04a 0a10 	orrne.w	sl, sl, #16
  406b7a:	e5ce      	b.n	40671a <_vfiprintf_r+0xda>
  406b7c:	f01a 0f20 	tst.w	sl, #32
  406b80:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406b84:	f000 82f7 	beq.w	407176 <_vfiprintf_r+0xb36>
  406b88:	9c08      	ldr	r4, [sp, #32]
  406b8a:	6821      	ldr	r1, [r4, #0]
  406b8c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  406b8e:	17e5      	asrs	r5, r4, #31
  406b90:	462b      	mov	r3, r5
  406b92:	9d08      	ldr	r5, [sp, #32]
  406b94:	4622      	mov	r2, r4
  406b96:	3504      	adds	r5, #4
  406b98:	9508      	str	r5, [sp, #32]
  406b9a:	e9c1 2300 	strd	r2, r3, [r1]
  406b9e:	e582      	b.n	4066a6 <_vfiprintf_r+0x66>
  406ba0:	9c08      	ldr	r4, [sp, #32]
  406ba2:	46ac      	mov	ip, r5
  406ba4:	6827      	ldr	r7, [r4, #0]
  406ba6:	f04f 0500 	mov.w	r5, #0
  406baa:	9004      	str	r0, [sp, #16]
  406bac:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  406bb0:	3404      	adds	r4, #4
  406bb2:	2f00      	cmp	r7, #0
  406bb4:	f000 8332 	beq.w	40721c <_vfiprintf_r+0xbdc>
  406bb8:	f1bc 0f00 	cmp.w	ip, #0
  406bbc:	4638      	mov	r0, r7
  406bbe:	f2c0 8307 	blt.w	4071d0 <_vfiprintf_r+0xb90>
  406bc2:	4662      	mov	r2, ip
  406bc4:	2100      	movs	r1, #0
  406bc6:	f8cd c004 	str.w	ip, [sp, #4]
  406bca:	f002 fb77 	bl	4092bc <memchr>
  406bce:	f8dd c004 	ldr.w	ip, [sp, #4]
  406bd2:	2800      	cmp	r0, #0
  406bd4:	f000 833a 	beq.w	40724c <_vfiprintf_r+0xc0c>
  406bd8:	1bc0      	subs	r0, r0, r7
  406bda:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  406bde:	4560      	cmp	r0, ip
  406be0:	bfa8      	it	ge
  406be2:	4660      	movge	r0, ip
  406be4:	9005      	str	r0, [sp, #20]
  406be6:	9408      	str	r4, [sp, #32]
  406be8:	9507      	str	r5, [sp, #28]
  406bea:	f04f 0c00 	mov.w	ip, #0
  406bee:	e65b      	b.n	4068a8 <_vfiprintf_r+0x268>
  406bf0:	0040ca74 	.word	0x0040ca74
  406bf4:	0040ca20 	.word	0x0040ca20
  406bf8:	9b08      	ldr	r3, [sp, #32]
  406bfa:	f8dd b020 	ldr.w	fp, [sp, #32]
  406bfe:	9004      	str	r0, [sp, #16]
  406c00:	48b2      	ldr	r0, [pc, #712]	; (406ecc <_vfiprintf_r+0x88c>)
  406c02:	681c      	ldr	r4, [r3, #0]
  406c04:	2230      	movs	r2, #48	; 0x30
  406c06:	2378      	movs	r3, #120	; 0x78
  406c08:	f10b 0b04 	add.w	fp, fp, #4
  406c0c:	46ac      	mov	ip, r5
  406c0e:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  406c12:	f04a 0a02 	orr.w	sl, sl, #2
  406c16:	f8cd b020 	str.w	fp, [sp, #32]
  406c1a:	2500      	movs	r5, #0
  406c1c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  406c20:	900a      	str	r0, [sp, #40]	; 0x28
  406c22:	2302      	movs	r3, #2
  406c24:	e61d      	b.n	406862 <_vfiprintf_r+0x222>
  406c26:	f04a 0a20 	orr.w	sl, sl, #32
  406c2a:	f898 3000 	ldrb.w	r3, [r8]
  406c2e:	e574      	b.n	40671a <_vfiprintf_r+0xda>
  406c30:	f8dd b020 	ldr.w	fp, [sp, #32]
  406c34:	f8db 0000 	ldr.w	r0, [fp]
  406c38:	f10b 0304 	add.w	r3, fp, #4
  406c3c:	2800      	cmp	r0, #0
  406c3e:	f6ff adf7 	blt.w	406830 <_vfiprintf_r+0x1f0>
  406c42:	9308      	str	r3, [sp, #32]
  406c44:	f898 3000 	ldrb.w	r3, [r8]
  406c48:	e567      	b.n	40671a <_vfiprintf_r+0xda>
  406c4a:	f898 3000 	ldrb.w	r3, [r8]
  406c4e:	212b      	movs	r1, #43	; 0x2b
  406c50:	e563      	b.n	40671a <_vfiprintf_r+0xda>
  406c52:	f898 3000 	ldrb.w	r3, [r8]
  406c56:	f108 0401 	add.w	r4, r8, #1
  406c5a:	2b2a      	cmp	r3, #42	; 0x2a
  406c5c:	f000 8305 	beq.w	40726a <_vfiprintf_r+0xc2a>
  406c60:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406c64:	2a09      	cmp	r2, #9
  406c66:	bf98      	it	ls
  406c68:	2500      	movls	r5, #0
  406c6a:	f200 82fa 	bhi.w	407262 <_vfiprintf_r+0xc22>
  406c6e:	f814 3b01 	ldrb.w	r3, [r4], #1
  406c72:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  406c76:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  406c7a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406c7e:	2a09      	cmp	r2, #9
  406c80:	d9f5      	bls.n	406c6e <_vfiprintf_r+0x62e>
  406c82:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  406c86:	46a0      	mov	r8, r4
  406c88:	e549      	b.n	40671e <_vfiprintf_r+0xde>
  406c8a:	4c90      	ldr	r4, [pc, #576]	; (406ecc <_vfiprintf_r+0x88c>)
  406c8c:	f01a 0f20 	tst.w	sl, #32
  406c90:	9004      	str	r0, [sp, #16]
  406c92:	46ac      	mov	ip, r5
  406c94:	940a      	str	r4, [sp, #40]	; 0x28
  406c96:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406c9a:	f47f af10 	bne.w	406abe <_vfiprintf_r+0x47e>
  406c9e:	f01a 0f10 	tst.w	sl, #16
  406ca2:	f040 81ea 	bne.w	40707a <_vfiprintf_r+0xa3a>
  406ca6:	f01a 0f40 	tst.w	sl, #64	; 0x40
  406caa:	f000 81e6 	beq.w	40707a <_vfiprintf_r+0xa3a>
  406cae:	f8dd b020 	ldr.w	fp, [sp, #32]
  406cb2:	2500      	movs	r5, #0
  406cb4:	f8bb 4000 	ldrh.w	r4, [fp]
  406cb8:	f10b 0b04 	add.w	fp, fp, #4
  406cbc:	f8cd b020 	str.w	fp, [sp, #32]
  406cc0:	e707      	b.n	406ad2 <_vfiprintf_r+0x492>
  406cc2:	f898 3000 	ldrb.w	r3, [r8]
  406cc6:	2900      	cmp	r1, #0
  406cc8:	f47f ad27 	bne.w	40671a <_vfiprintf_r+0xda>
  406ccc:	2120      	movs	r1, #32
  406cce:	e524      	b.n	40671a <_vfiprintf_r+0xda>
  406cd0:	f04a 0a01 	orr.w	sl, sl, #1
  406cd4:	f898 3000 	ldrb.w	r3, [r8]
  406cd8:	e51f      	b.n	40671a <_vfiprintf_r+0xda>
  406cda:	9004      	str	r0, [sp, #16]
  406cdc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406ce0:	2b00      	cmp	r3, #0
  406ce2:	f000 80f9 	beq.w	406ed8 <_vfiprintf_r+0x898>
  406ce6:	2501      	movs	r5, #1
  406ce8:	f04f 0b00 	mov.w	fp, #0
  406cec:	9503      	str	r5, [sp, #12]
  406cee:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  406cf2:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  406cf6:	9505      	str	r5, [sp, #20]
  406cf8:	af16      	add	r7, sp, #88	; 0x58
  406cfa:	e70e      	b.n	406b1a <_vfiprintf_r+0x4da>
  406cfc:	9806      	ldr	r0, [sp, #24]
  406cfe:	9902      	ldr	r1, [sp, #8]
  406d00:	aa13      	add	r2, sp, #76	; 0x4c
  406d02:	f7ff fc55 	bl	4065b0 <__sprint_r.part.0>
  406d06:	2800      	cmp	r0, #0
  406d08:	f040 80ed 	bne.w	406ee6 <_vfiprintf_r+0x8a6>
  406d0c:	9814      	ldr	r0, [sp, #80]	; 0x50
  406d0e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406d10:	1c43      	adds	r3, r0, #1
  406d12:	46cc      	mov	ip, r9
  406d14:	e5fe      	b.n	406914 <_vfiprintf_r+0x2d4>
  406d16:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406d18:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406d1a:	1c59      	adds	r1, r3, #1
  406d1c:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  406d20:	b168      	cbz	r0, 406d3e <_vfiprintf_r+0x6fe>
  406d22:	3201      	adds	r2, #1
  406d24:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  406d28:	2301      	movs	r3, #1
  406d2a:	2907      	cmp	r1, #7
  406d2c:	9215      	str	r2, [sp, #84]	; 0x54
  406d2e:	9114      	str	r1, [sp, #80]	; 0x50
  406d30:	e886 0009 	stmia.w	r6, {r0, r3}
  406d34:	f300 8160 	bgt.w	406ff8 <_vfiprintf_r+0x9b8>
  406d38:	460b      	mov	r3, r1
  406d3a:	3608      	adds	r6, #8
  406d3c:	3101      	adds	r1, #1
  406d3e:	9c07      	ldr	r4, [sp, #28]
  406d40:	b164      	cbz	r4, 406d5c <_vfiprintf_r+0x71c>
  406d42:	3202      	adds	r2, #2
  406d44:	a812      	add	r0, sp, #72	; 0x48
  406d46:	2302      	movs	r3, #2
  406d48:	2907      	cmp	r1, #7
  406d4a:	9215      	str	r2, [sp, #84]	; 0x54
  406d4c:	9114      	str	r1, [sp, #80]	; 0x50
  406d4e:	e886 0009 	stmia.w	r6, {r0, r3}
  406d52:	f300 8157 	bgt.w	407004 <_vfiprintf_r+0x9c4>
  406d56:	460b      	mov	r3, r1
  406d58:	3608      	adds	r6, #8
  406d5a:	3101      	adds	r1, #1
  406d5c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406d5e:	2d80      	cmp	r5, #128	; 0x80
  406d60:	f000 8101 	beq.w	406f66 <_vfiprintf_r+0x926>
  406d64:	9d05      	ldr	r5, [sp, #20]
  406d66:	ebc5 040c 	rsb	r4, r5, ip
  406d6a:	2c00      	cmp	r4, #0
  406d6c:	dd2f      	ble.n	406dce <_vfiprintf_r+0x78e>
  406d6e:	2c10      	cmp	r4, #16
  406d70:	4d57      	ldr	r5, [pc, #348]	; (406ed0 <_vfiprintf_r+0x890>)
  406d72:	dd22      	ble.n	406dba <_vfiprintf_r+0x77a>
  406d74:	4630      	mov	r0, r6
  406d76:	f04f 0b10 	mov.w	fp, #16
  406d7a:	462e      	mov	r6, r5
  406d7c:	4625      	mov	r5, r4
  406d7e:	9c06      	ldr	r4, [sp, #24]
  406d80:	e006      	b.n	406d90 <_vfiprintf_r+0x750>
  406d82:	f103 0c02 	add.w	ip, r3, #2
  406d86:	3008      	adds	r0, #8
  406d88:	460b      	mov	r3, r1
  406d8a:	3d10      	subs	r5, #16
  406d8c:	2d10      	cmp	r5, #16
  406d8e:	dd10      	ble.n	406db2 <_vfiprintf_r+0x772>
  406d90:	1c59      	adds	r1, r3, #1
  406d92:	3210      	adds	r2, #16
  406d94:	2907      	cmp	r1, #7
  406d96:	9215      	str	r2, [sp, #84]	; 0x54
  406d98:	e880 0840 	stmia.w	r0, {r6, fp}
  406d9c:	9114      	str	r1, [sp, #80]	; 0x50
  406d9e:	ddf0      	ble.n	406d82 <_vfiprintf_r+0x742>
  406da0:	2a00      	cmp	r2, #0
  406da2:	d163      	bne.n	406e6c <_vfiprintf_r+0x82c>
  406da4:	3d10      	subs	r5, #16
  406da6:	2d10      	cmp	r5, #16
  406da8:	f04f 0c01 	mov.w	ip, #1
  406dac:	4613      	mov	r3, r2
  406dae:	4648      	mov	r0, r9
  406db0:	dcee      	bgt.n	406d90 <_vfiprintf_r+0x750>
  406db2:	462c      	mov	r4, r5
  406db4:	4661      	mov	r1, ip
  406db6:	4635      	mov	r5, r6
  406db8:	4606      	mov	r6, r0
  406dba:	4422      	add	r2, r4
  406dbc:	2907      	cmp	r1, #7
  406dbe:	9215      	str	r2, [sp, #84]	; 0x54
  406dc0:	6035      	str	r5, [r6, #0]
  406dc2:	6074      	str	r4, [r6, #4]
  406dc4:	9114      	str	r1, [sp, #80]	; 0x50
  406dc6:	f300 80c1 	bgt.w	406f4c <_vfiprintf_r+0x90c>
  406dca:	3608      	adds	r6, #8
  406dcc:	3101      	adds	r1, #1
  406dce:	9d05      	ldr	r5, [sp, #20]
  406dd0:	2907      	cmp	r1, #7
  406dd2:	442a      	add	r2, r5
  406dd4:	9215      	str	r2, [sp, #84]	; 0x54
  406dd6:	6037      	str	r7, [r6, #0]
  406dd8:	6075      	str	r5, [r6, #4]
  406dda:	9114      	str	r1, [sp, #80]	; 0x50
  406ddc:	f340 80c1 	ble.w	406f62 <_vfiprintf_r+0x922>
  406de0:	2a00      	cmp	r2, #0
  406de2:	f040 8130 	bne.w	407046 <_vfiprintf_r+0xa06>
  406de6:	9214      	str	r2, [sp, #80]	; 0x50
  406de8:	464e      	mov	r6, r9
  406dea:	f01a 0f04 	tst.w	sl, #4
  406dee:	f000 808b 	beq.w	406f08 <_vfiprintf_r+0x8c8>
  406df2:	9d04      	ldr	r5, [sp, #16]
  406df4:	f8dd b00c 	ldr.w	fp, [sp, #12]
  406df8:	ebcb 0405 	rsb	r4, fp, r5
  406dfc:	2c00      	cmp	r4, #0
  406dfe:	f340 8083 	ble.w	406f08 <_vfiprintf_r+0x8c8>
  406e02:	2c10      	cmp	r4, #16
  406e04:	f340 821e 	ble.w	407244 <_vfiprintf_r+0xc04>
  406e08:	9914      	ldr	r1, [sp, #80]	; 0x50
  406e0a:	4d32      	ldr	r5, [pc, #200]	; (406ed4 <_vfiprintf_r+0x894>)
  406e0c:	2710      	movs	r7, #16
  406e0e:	f8dd a018 	ldr.w	sl, [sp, #24]
  406e12:	f8dd b008 	ldr.w	fp, [sp, #8]
  406e16:	e005      	b.n	406e24 <_vfiprintf_r+0x7e4>
  406e18:	1c88      	adds	r0, r1, #2
  406e1a:	3608      	adds	r6, #8
  406e1c:	4619      	mov	r1, r3
  406e1e:	3c10      	subs	r4, #16
  406e20:	2c10      	cmp	r4, #16
  406e22:	dd10      	ble.n	406e46 <_vfiprintf_r+0x806>
  406e24:	1c4b      	adds	r3, r1, #1
  406e26:	3210      	adds	r2, #16
  406e28:	2b07      	cmp	r3, #7
  406e2a:	9215      	str	r2, [sp, #84]	; 0x54
  406e2c:	e886 00a0 	stmia.w	r6, {r5, r7}
  406e30:	9314      	str	r3, [sp, #80]	; 0x50
  406e32:	ddf1      	ble.n	406e18 <_vfiprintf_r+0x7d8>
  406e34:	2a00      	cmp	r2, #0
  406e36:	d17d      	bne.n	406f34 <_vfiprintf_r+0x8f4>
  406e38:	3c10      	subs	r4, #16
  406e3a:	2c10      	cmp	r4, #16
  406e3c:	f04f 0001 	mov.w	r0, #1
  406e40:	4611      	mov	r1, r2
  406e42:	464e      	mov	r6, r9
  406e44:	dcee      	bgt.n	406e24 <_vfiprintf_r+0x7e4>
  406e46:	4422      	add	r2, r4
  406e48:	2807      	cmp	r0, #7
  406e4a:	9215      	str	r2, [sp, #84]	; 0x54
  406e4c:	6035      	str	r5, [r6, #0]
  406e4e:	6074      	str	r4, [r6, #4]
  406e50:	9014      	str	r0, [sp, #80]	; 0x50
  406e52:	dd59      	ble.n	406f08 <_vfiprintf_r+0x8c8>
  406e54:	2a00      	cmp	r2, #0
  406e56:	d14f      	bne.n	406ef8 <_vfiprintf_r+0x8b8>
  406e58:	9c09      	ldr	r4, [sp, #36]	; 0x24
  406e5a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  406e5e:	9d04      	ldr	r5, [sp, #16]
  406e60:	45ab      	cmp	fp, r5
  406e62:	bfac      	ite	ge
  406e64:	445c      	addge	r4, fp
  406e66:	1964      	addlt	r4, r4, r5
  406e68:	9409      	str	r4, [sp, #36]	; 0x24
  406e6a:	e05e      	b.n	406f2a <_vfiprintf_r+0x8ea>
  406e6c:	4620      	mov	r0, r4
  406e6e:	9902      	ldr	r1, [sp, #8]
  406e70:	aa13      	add	r2, sp, #76	; 0x4c
  406e72:	f7ff fb9d 	bl	4065b0 <__sprint_r.part.0>
  406e76:	2800      	cmp	r0, #0
  406e78:	d135      	bne.n	406ee6 <_vfiprintf_r+0x8a6>
  406e7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406e7c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406e7e:	f103 0c01 	add.w	ip, r3, #1
  406e82:	4648      	mov	r0, r9
  406e84:	e781      	b.n	406d8a <_vfiprintf_r+0x74a>
  406e86:	08e0      	lsrs	r0, r4, #3
  406e88:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  406e8c:	f004 0207 	and.w	r2, r4, #7
  406e90:	08e9      	lsrs	r1, r5, #3
  406e92:	3230      	adds	r2, #48	; 0x30
  406e94:	ea50 0b01 	orrs.w	fp, r0, r1
  406e98:	461f      	mov	r7, r3
  406e9a:	701a      	strb	r2, [r3, #0]
  406e9c:	4604      	mov	r4, r0
  406e9e:	460d      	mov	r5, r1
  406ea0:	f103 33ff 	add.w	r3, r3, #4294967295
  406ea4:	d1ef      	bne.n	406e86 <_vfiprintf_r+0x846>
  406ea6:	f01a 0f01 	tst.w	sl, #1
  406eaa:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  406eae:	4639      	mov	r1, r7
  406eb0:	f000 80b9 	beq.w	407026 <_vfiprintf_r+0x9e6>
  406eb4:	2a30      	cmp	r2, #48	; 0x30
  406eb6:	f43f acf4 	beq.w	4068a2 <_vfiprintf_r+0x262>
  406eba:	461f      	mov	r7, r3
  406ebc:	ebc7 0509 	rsb	r5, r7, r9
  406ec0:	2330      	movs	r3, #48	; 0x30
  406ec2:	9505      	str	r5, [sp, #20]
  406ec4:	f801 3c01 	strb.w	r3, [r1, #-1]
  406ec8:	e4ee      	b.n	4068a8 <_vfiprintf_r+0x268>
  406eca:	bf00      	nop
  406ecc:	0040ca34 	.word	0x0040ca34
  406ed0:	0040ca64 	.word	0x0040ca64
  406ed4:	0040ca74 	.word	0x0040ca74
  406ed8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406eda:	b123      	cbz	r3, 406ee6 <_vfiprintf_r+0x8a6>
  406edc:	9806      	ldr	r0, [sp, #24]
  406ede:	9902      	ldr	r1, [sp, #8]
  406ee0:	aa13      	add	r2, sp, #76	; 0x4c
  406ee2:	f7ff fb65 	bl	4065b0 <__sprint_r.part.0>
  406ee6:	9c02      	ldr	r4, [sp, #8]
  406ee8:	89a3      	ldrh	r3, [r4, #12]
  406eea:	065b      	lsls	r3, r3, #25
  406eec:	f53f ac98 	bmi.w	406820 <_vfiprintf_r+0x1e0>
  406ef0:	9809      	ldr	r0, [sp, #36]	; 0x24
  406ef2:	b031      	add	sp, #196	; 0xc4
  406ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ef8:	9806      	ldr	r0, [sp, #24]
  406efa:	9902      	ldr	r1, [sp, #8]
  406efc:	aa13      	add	r2, sp, #76	; 0x4c
  406efe:	f7ff fb57 	bl	4065b0 <__sprint_r.part.0>
  406f02:	2800      	cmp	r0, #0
  406f04:	d1ef      	bne.n	406ee6 <_vfiprintf_r+0x8a6>
  406f06:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406f08:	9c09      	ldr	r4, [sp, #36]	; 0x24
  406f0a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  406f0e:	9d04      	ldr	r5, [sp, #16]
  406f10:	45ab      	cmp	fp, r5
  406f12:	bfac      	ite	ge
  406f14:	445c      	addge	r4, fp
  406f16:	1964      	addlt	r4, r4, r5
  406f18:	9409      	str	r4, [sp, #36]	; 0x24
  406f1a:	b132      	cbz	r2, 406f2a <_vfiprintf_r+0x8ea>
  406f1c:	9806      	ldr	r0, [sp, #24]
  406f1e:	9902      	ldr	r1, [sp, #8]
  406f20:	aa13      	add	r2, sp, #76	; 0x4c
  406f22:	f7ff fb45 	bl	4065b0 <__sprint_r.part.0>
  406f26:	2800      	cmp	r0, #0
  406f28:	d1dd      	bne.n	406ee6 <_vfiprintf_r+0x8a6>
  406f2a:	2000      	movs	r0, #0
  406f2c:	9014      	str	r0, [sp, #80]	; 0x50
  406f2e:	464e      	mov	r6, r9
  406f30:	f7ff bbb9 	b.w	4066a6 <_vfiprintf_r+0x66>
  406f34:	4650      	mov	r0, sl
  406f36:	4659      	mov	r1, fp
  406f38:	aa13      	add	r2, sp, #76	; 0x4c
  406f3a:	f7ff fb39 	bl	4065b0 <__sprint_r.part.0>
  406f3e:	2800      	cmp	r0, #0
  406f40:	d1d1      	bne.n	406ee6 <_vfiprintf_r+0x8a6>
  406f42:	9914      	ldr	r1, [sp, #80]	; 0x50
  406f44:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406f46:	1c48      	adds	r0, r1, #1
  406f48:	464e      	mov	r6, r9
  406f4a:	e768      	b.n	406e1e <_vfiprintf_r+0x7de>
  406f4c:	2a00      	cmp	r2, #0
  406f4e:	f040 80f7 	bne.w	407140 <_vfiprintf_r+0xb00>
  406f52:	9c05      	ldr	r4, [sp, #20]
  406f54:	2301      	movs	r3, #1
  406f56:	9720      	str	r7, [sp, #128]	; 0x80
  406f58:	9421      	str	r4, [sp, #132]	; 0x84
  406f5a:	9415      	str	r4, [sp, #84]	; 0x54
  406f5c:	4622      	mov	r2, r4
  406f5e:	9314      	str	r3, [sp, #80]	; 0x50
  406f60:	464e      	mov	r6, r9
  406f62:	3608      	adds	r6, #8
  406f64:	e741      	b.n	406dea <_vfiprintf_r+0x7aa>
  406f66:	9d04      	ldr	r5, [sp, #16]
  406f68:	f8dd b00c 	ldr.w	fp, [sp, #12]
  406f6c:	ebcb 0405 	rsb	r4, fp, r5
  406f70:	2c00      	cmp	r4, #0
  406f72:	f77f aef7 	ble.w	406d64 <_vfiprintf_r+0x724>
  406f76:	2c10      	cmp	r4, #16
  406f78:	4da6      	ldr	r5, [pc, #664]	; (407214 <_vfiprintf_r+0xbd4>)
  406f7a:	f340 8170 	ble.w	40725e <_vfiprintf_r+0xc1e>
  406f7e:	4629      	mov	r1, r5
  406f80:	f04f 0b10 	mov.w	fp, #16
  406f84:	4625      	mov	r5, r4
  406f86:	4664      	mov	r4, ip
  406f88:	46b4      	mov	ip, r6
  406f8a:	460e      	mov	r6, r1
  406f8c:	e006      	b.n	406f9c <_vfiprintf_r+0x95c>
  406f8e:	1c98      	adds	r0, r3, #2
  406f90:	f10c 0c08 	add.w	ip, ip, #8
  406f94:	460b      	mov	r3, r1
  406f96:	3d10      	subs	r5, #16
  406f98:	2d10      	cmp	r5, #16
  406f9a:	dd0f      	ble.n	406fbc <_vfiprintf_r+0x97c>
  406f9c:	1c59      	adds	r1, r3, #1
  406f9e:	3210      	adds	r2, #16
  406fa0:	2907      	cmp	r1, #7
  406fa2:	9215      	str	r2, [sp, #84]	; 0x54
  406fa4:	e88c 0840 	stmia.w	ip, {r6, fp}
  406fa8:	9114      	str	r1, [sp, #80]	; 0x50
  406faa:	ddf0      	ble.n	406f8e <_vfiprintf_r+0x94e>
  406fac:	b9ba      	cbnz	r2, 406fde <_vfiprintf_r+0x99e>
  406fae:	3d10      	subs	r5, #16
  406fb0:	2d10      	cmp	r5, #16
  406fb2:	f04f 0001 	mov.w	r0, #1
  406fb6:	4613      	mov	r3, r2
  406fb8:	46cc      	mov	ip, r9
  406fba:	dcef      	bgt.n	406f9c <_vfiprintf_r+0x95c>
  406fbc:	4633      	mov	r3, r6
  406fbe:	4666      	mov	r6, ip
  406fc0:	46a4      	mov	ip, r4
  406fc2:	462c      	mov	r4, r5
  406fc4:	461d      	mov	r5, r3
  406fc6:	4422      	add	r2, r4
  406fc8:	2807      	cmp	r0, #7
  406fca:	9215      	str	r2, [sp, #84]	; 0x54
  406fcc:	6035      	str	r5, [r6, #0]
  406fce:	6074      	str	r4, [r6, #4]
  406fd0:	9014      	str	r0, [sp, #80]	; 0x50
  406fd2:	f300 80af 	bgt.w	407134 <_vfiprintf_r+0xaf4>
  406fd6:	3608      	adds	r6, #8
  406fd8:	1c41      	adds	r1, r0, #1
  406fda:	4603      	mov	r3, r0
  406fdc:	e6c2      	b.n	406d64 <_vfiprintf_r+0x724>
  406fde:	9806      	ldr	r0, [sp, #24]
  406fe0:	9902      	ldr	r1, [sp, #8]
  406fe2:	aa13      	add	r2, sp, #76	; 0x4c
  406fe4:	f7ff fae4 	bl	4065b0 <__sprint_r.part.0>
  406fe8:	2800      	cmp	r0, #0
  406fea:	f47f af7c 	bne.w	406ee6 <_vfiprintf_r+0x8a6>
  406fee:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406ff0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406ff2:	1c58      	adds	r0, r3, #1
  406ff4:	46cc      	mov	ip, r9
  406ff6:	e7ce      	b.n	406f96 <_vfiprintf_r+0x956>
  406ff8:	2a00      	cmp	r2, #0
  406ffa:	d179      	bne.n	4070f0 <_vfiprintf_r+0xab0>
  406ffc:	4619      	mov	r1, r3
  406ffe:	464e      	mov	r6, r9
  407000:	4613      	mov	r3, r2
  407002:	e69c      	b.n	406d3e <_vfiprintf_r+0x6fe>
  407004:	2a00      	cmp	r2, #0
  407006:	f040 8084 	bne.w	407112 <_vfiprintf_r+0xad2>
  40700a:	2101      	movs	r1, #1
  40700c:	4613      	mov	r3, r2
  40700e:	464e      	mov	r6, r9
  407010:	e6a4      	b.n	406d5c <_vfiprintf_r+0x71c>
  407012:	464f      	mov	r7, r9
  407014:	e448      	b.n	4068a8 <_vfiprintf_r+0x268>
  407016:	2d00      	cmp	r5, #0
  407018:	bf08      	it	eq
  40701a:	2c0a      	cmpeq	r4, #10
  40701c:	d246      	bcs.n	4070ac <_vfiprintf_r+0xa6c>
  40701e:	3430      	adds	r4, #48	; 0x30
  407020:	af30      	add	r7, sp, #192	; 0xc0
  407022:	f807 4d41 	strb.w	r4, [r7, #-65]!
  407026:	ebc7 0309 	rsb	r3, r7, r9
  40702a:	9305      	str	r3, [sp, #20]
  40702c:	e43c      	b.n	4068a8 <_vfiprintf_r+0x268>
  40702e:	2302      	movs	r3, #2
  407030:	e417      	b.n	406862 <_vfiprintf_r+0x222>
  407032:	2a00      	cmp	r2, #0
  407034:	f040 80af 	bne.w	407196 <_vfiprintf_r+0xb56>
  407038:	4613      	mov	r3, r2
  40703a:	2101      	movs	r1, #1
  40703c:	464e      	mov	r6, r9
  40703e:	e66d      	b.n	406d1c <_vfiprintf_r+0x6dc>
  407040:	4644      	mov	r4, r8
  407042:	f7ff bb58 	b.w	4066f6 <_vfiprintf_r+0xb6>
  407046:	9806      	ldr	r0, [sp, #24]
  407048:	9902      	ldr	r1, [sp, #8]
  40704a:	aa13      	add	r2, sp, #76	; 0x4c
  40704c:	f7ff fab0 	bl	4065b0 <__sprint_r.part.0>
  407050:	2800      	cmp	r0, #0
  407052:	f47f af48 	bne.w	406ee6 <_vfiprintf_r+0x8a6>
  407056:	9a15      	ldr	r2, [sp, #84]	; 0x54
  407058:	464e      	mov	r6, r9
  40705a:	e6c6      	b.n	406dea <_vfiprintf_r+0x7aa>
  40705c:	9d08      	ldr	r5, [sp, #32]
  40705e:	682c      	ldr	r4, [r5, #0]
  407060:	3504      	adds	r5, #4
  407062:	9508      	str	r5, [sp, #32]
  407064:	2500      	movs	r5, #0
  407066:	f7ff bbfc 	b.w	406862 <_vfiprintf_r+0x222>
  40706a:	9d08      	ldr	r5, [sp, #32]
  40706c:	2301      	movs	r3, #1
  40706e:	682c      	ldr	r4, [r5, #0]
  407070:	3504      	adds	r5, #4
  407072:	9508      	str	r5, [sp, #32]
  407074:	2500      	movs	r5, #0
  407076:	f7ff bbf4 	b.w	406862 <_vfiprintf_r+0x222>
  40707a:	9d08      	ldr	r5, [sp, #32]
  40707c:	682c      	ldr	r4, [r5, #0]
  40707e:	3504      	adds	r5, #4
  407080:	9508      	str	r5, [sp, #32]
  407082:	2500      	movs	r5, #0
  407084:	e525      	b.n	406ad2 <_vfiprintf_r+0x492>
  407086:	9d08      	ldr	r5, [sp, #32]
  407088:	682c      	ldr	r4, [r5, #0]
  40708a:	3504      	adds	r5, #4
  40708c:	9508      	str	r5, [sp, #32]
  40708e:	17e5      	asrs	r5, r4, #31
  407090:	4622      	mov	r2, r4
  407092:	462b      	mov	r3, r5
  407094:	e48e      	b.n	4069b4 <_vfiprintf_r+0x374>
  407096:	9806      	ldr	r0, [sp, #24]
  407098:	9902      	ldr	r1, [sp, #8]
  40709a:	aa13      	add	r2, sp, #76	; 0x4c
  40709c:	f7ff fa88 	bl	4065b0 <__sprint_r.part.0>
  4070a0:	2800      	cmp	r0, #0
  4070a2:	f47f af20 	bne.w	406ee6 <_vfiprintf_r+0x8a6>
  4070a6:	464e      	mov	r6, r9
  4070a8:	f7ff bb9a 	b.w	4067e0 <_vfiprintf_r+0x1a0>
  4070ac:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  4070b0:	9603      	str	r6, [sp, #12]
  4070b2:	465e      	mov	r6, fp
  4070b4:	46e3      	mov	fp, ip
  4070b6:	4620      	mov	r0, r4
  4070b8:	4629      	mov	r1, r5
  4070ba:	220a      	movs	r2, #10
  4070bc:	2300      	movs	r3, #0
  4070be:	f004 fce1 	bl	40ba84 <__aeabi_uldivmod>
  4070c2:	3230      	adds	r2, #48	; 0x30
  4070c4:	7032      	strb	r2, [r6, #0]
  4070c6:	4620      	mov	r0, r4
  4070c8:	4629      	mov	r1, r5
  4070ca:	220a      	movs	r2, #10
  4070cc:	2300      	movs	r3, #0
  4070ce:	f004 fcd9 	bl	40ba84 <__aeabi_uldivmod>
  4070d2:	4604      	mov	r4, r0
  4070d4:	460d      	mov	r5, r1
  4070d6:	ea54 0005 	orrs.w	r0, r4, r5
  4070da:	4637      	mov	r7, r6
  4070dc:	f106 36ff 	add.w	r6, r6, #4294967295
  4070e0:	d1e9      	bne.n	4070b6 <_vfiprintf_r+0xa76>
  4070e2:	ebc7 0309 	rsb	r3, r7, r9
  4070e6:	46dc      	mov	ip, fp
  4070e8:	9e03      	ldr	r6, [sp, #12]
  4070ea:	9305      	str	r3, [sp, #20]
  4070ec:	f7ff bbdc 	b.w	4068a8 <_vfiprintf_r+0x268>
  4070f0:	9806      	ldr	r0, [sp, #24]
  4070f2:	9902      	ldr	r1, [sp, #8]
  4070f4:	aa13      	add	r2, sp, #76	; 0x4c
  4070f6:	f8cd c004 	str.w	ip, [sp, #4]
  4070fa:	f7ff fa59 	bl	4065b0 <__sprint_r.part.0>
  4070fe:	f8dd c004 	ldr.w	ip, [sp, #4]
  407102:	2800      	cmp	r0, #0
  407104:	f47f aeef 	bne.w	406ee6 <_vfiprintf_r+0x8a6>
  407108:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40710a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40710c:	1c59      	adds	r1, r3, #1
  40710e:	464e      	mov	r6, r9
  407110:	e615      	b.n	406d3e <_vfiprintf_r+0x6fe>
  407112:	9806      	ldr	r0, [sp, #24]
  407114:	9902      	ldr	r1, [sp, #8]
  407116:	aa13      	add	r2, sp, #76	; 0x4c
  407118:	f8cd c004 	str.w	ip, [sp, #4]
  40711c:	f7ff fa48 	bl	4065b0 <__sprint_r.part.0>
  407120:	f8dd c004 	ldr.w	ip, [sp, #4]
  407124:	2800      	cmp	r0, #0
  407126:	f47f aede 	bne.w	406ee6 <_vfiprintf_r+0x8a6>
  40712a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40712c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40712e:	1c59      	adds	r1, r3, #1
  407130:	464e      	mov	r6, r9
  407132:	e613      	b.n	406d5c <_vfiprintf_r+0x71c>
  407134:	2a00      	cmp	r2, #0
  407136:	d156      	bne.n	4071e6 <_vfiprintf_r+0xba6>
  407138:	2101      	movs	r1, #1
  40713a:	4613      	mov	r3, r2
  40713c:	464e      	mov	r6, r9
  40713e:	e611      	b.n	406d64 <_vfiprintf_r+0x724>
  407140:	9806      	ldr	r0, [sp, #24]
  407142:	9902      	ldr	r1, [sp, #8]
  407144:	aa13      	add	r2, sp, #76	; 0x4c
  407146:	f7ff fa33 	bl	4065b0 <__sprint_r.part.0>
  40714a:	2800      	cmp	r0, #0
  40714c:	f47f aecb 	bne.w	406ee6 <_vfiprintf_r+0x8a6>
  407150:	9914      	ldr	r1, [sp, #80]	; 0x50
  407152:	9a15      	ldr	r2, [sp, #84]	; 0x54
  407154:	3101      	adds	r1, #1
  407156:	464e      	mov	r6, r9
  407158:	e639      	b.n	406dce <_vfiprintf_r+0x78e>
  40715a:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40715e:	4264      	negs	r4, r4
  407160:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  407164:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  407168:	f8cd b01c 	str.w	fp, [sp, #28]
  40716c:	f8cd c014 	str.w	ip, [sp, #20]
  407170:	2301      	movs	r3, #1
  407172:	f7ff bb7e 	b.w	406872 <_vfiprintf_r+0x232>
  407176:	f01a 0f10 	tst.w	sl, #16
  40717a:	d11d      	bne.n	4071b8 <_vfiprintf_r+0xb78>
  40717c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  407180:	d058      	beq.n	407234 <_vfiprintf_r+0xbf4>
  407182:	9d08      	ldr	r5, [sp, #32]
  407184:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  407188:	682b      	ldr	r3, [r5, #0]
  40718a:	3504      	adds	r5, #4
  40718c:	9508      	str	r5, [sp, #32]
  40718e:	f8a3 b000 	strh.w	fp, [r3]
  407192:	f7ff ba88 	b.w	4066a6 <_vfiprintf_r+0x66>
  407196:	9806      	ldr	r0, [sp, #24]
  407198:	9902      	ldr	r1, [sp, #8]
  40719a:	aa13      	add	r2, sp, #76	; 0x4c
  40719c:	f8cd c004 	str.w	ip, [sp, #4]
  4071a0:	f7ff fa06 	bl	4065b0 <__sprint_r.part.0>
  4071a4:	f8dd c004 	ldr.w	ip, [sp, #4]
  4071a8:	2800      	cmp	r0, #0
  4071aa:	f47f ae9c 	bne.w	406ee6 <_vfiprintf_r+0x8a6>
  4071ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4071b0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4071b2:	1c59      	adds	r1, r3, #1
  4071b4:	464e      	mov	r6, r9
  4071b6:	e5b1      	b.n	406d1c <_vfiprintf_r+0x6dc>
  4071b8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4071bc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4071be:	f8db 3000 	ldr.w	r3, [fp]
  4071c2:	f10b 0b04 	add.w	fp, fp, #4
  4071c6:	f8cd b020 	str.w	fp, [sp, #32]
  4071ca:	601c      	str	r4, [r3, #0]
  4071cc:	f7ff ba6b 	b.w	4066a6 <_vfiprintf_r+0x66>
  4071d0:	9408      	str	r4, [sp, #32]
  4071d2:	f7fd ff1b 	bl	40500c <strlen>
  4071d6:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  4071da:	9005      	str	r0, [sp, #20]
  4071dc:	9407      	str	r4, [sp, #28]
  4071de:	f04f 0c00 	mov.w	ip, #0
  4071e2:	f7ff bb61 	b.w	4068a8 <_vfiprintf_r+0x268>
  4071e6:	9806      	ldr	r0, [sp, #24]
  4071e8:	9902      	ldr	r1, [sp, #8]
  4071ea:	aa13      	add	r2, sp, #76	; 0x4c
  4071ec:	f8cd c004 	str.w	ip, [sp, #4]
  4071f0:	f7ff f9de 	bl	4065b0 <__sprint_r.part.0>
  4071f4:	f8dd c004 	ldr.w	ip, [sp, #4]
  4071f8:	2800      	cmp	r0, #0
  4071fa:	f47f ae74 	bne.w	406ee6 <_vfiprintf_r+0x8a6>
  4071fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
  407200:	9a15      	ldr	r2, [sp, #84]	; 0x54
  407202:	1c59      	adds	r1, r3, #1
  407204:	464e      	mov	r6, r9
  407206:	e5ad      	b.n	406d64 <_vfiprintf_r+0x724>
  407208:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40720a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40720c:	3301      	adds	r3, #1
  40720e:	4d02      	ldr	r5, [pc, #8]	; (407218 <_vfiprintf_r+0xbd8>)
  407210:	f7ff bb9a 	b.w	406948 <_vfiprintf_r+0x308>
  407214:	0040ca64 	.word	0x0040ca64
  407218:	0040ca74 	.word	0x0040ca74
  40721c:	f1bc 0f06 	cmp.w	ip, #6
  407220:	bf34      	ite	cc
  407222:	4663      	movcc	r3, ip
  407224:	2306      	movcs	r3, #6
  407226:	9408      	str	r4, [sp, #32]
  407228:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  40722c:	9305      	str	r3, [sp, #20]
  40722e:	9403      	str	r4, [sp, #12]
  407230:	4f16      	ldr	r7, [pc, #88]	; (40728c <_vfiprintf_r+0xc4c>)
  407232:	e472      	b.n	406b1a <_vfiprintf_r+0x4da>
  407234:	9c08      	ldr	r4, [sp, #32]
  407236:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407238:	6823      	ldr	r3, [r4, #0]
  40723a:	3404      	adds	r4, #4
  40723c:	9408      	str	r4, [sp, #32]
  40723e:	601d      	str	r5, [r3, #0]
  407240:	f7ff ba31 	b.w	4066a6 <_vfiprintf_r+0x66>
  407244:	9814      	ldr	r0, [sp, #80]	; 0x50
  407246:	4d12      	ldr	r5, [pc, #72]	; (407290 <_vfiprintf_r+0xc50>)
  407248:	3001      	adds	r0, #1
  40724a:	e5fc      	b.n	406e46 <_vfiprintf_r+0x806>
  40724c:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  407250:	f8cd c014 	str.w	ip, [sp, #20]
  407254:	9507      	str	r5, [sp, #28]
  407256:	9408      	str	r4, [sp, #32]
  407258:	4684      	mov	ip, r0
  40725a:	f7ff bb25 	b.w	4068a8 <_vfiprintf_r+0x268>
  40725e:	4608      	mov	r0, r1
  407260:	e6b1      	b.n	406fc6 <_vfiprintf_r+0x986>
  407262:	46a0      	mov	r8, r4
  407264:	2500      	movs	r5, #0
  407266:	f7ff ba5a 	b.w	40671e <_vfiprintf_r+0xde>
  40726a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40726e:	f898 3001 	ldrb.w	r3, [r8, #1]
  407272:	f8db 5000 	ldr.w	r5, [fp]
  407276:	f10b 0204 	add.w	r2, fp, #4
  40727a:	2d00      	cmp	r5, #0
  40727c:	9208      	str	r2, [sp, #32]
  40727e:	46a0      	mov	r8, r4
  407280:	f6bf aa4b 	bge.w	40671a <_vfiprintf_r+0xda>
  407284:	f04f 35ff 	mov.w	r5, #4294967295
  407288:	f7ff ba47 	b.w	40671a <_vfiprintf_r+0xda>
  40728c:	0040ca48 	.word	0x0040ca48
  407290:	0040ca74 	.word	0x0040ca74

00407294 <__sbprintf>:
  407294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407298:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40729a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40729e:	4688      	mov	r8, r1
  4072a0:	9719      	str	r7, [sp, #100]	; 0x64
  4072a2:	f8d8 701c 	ldr.w	r7, [r8, #28]
  4072a6:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  4072aa:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  4072ae:	9707      	str	r7, [sp, #28]
  4072b0:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  4072b4:	ac1a      	add	r4, sp, #104	; 0x68
  4072b6:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4072ba:	f02a 0a02 	bic.w	sl, sl, #2
  4072be:	2600      	movs	r6, #0
  4072c0:	4669      	mov	r1, sp
  4072c2:	9400      	str	r4, [sp, #0]
  4072c4:	9404      	str	r4, [sp, #16]
  4072c6:	9502      	str	r5, [sp, #8]
  4072c8:	9505      	str	r5, [sp, #20]
  4072ca:	f8ad a00c 	strh.w	sl, [sp, #12]
  4072ce:	f8ad 900e 	strh.w	r9, [sp, #14]
  4072d2:	9709      	str	r7, [sp, #36]	; 0x24
  4072d4:	9606      	str	r6, [sp, #24]
  4072d6:	4605      	mov	r5, r0
  4072d8:	f7ff f9b2 	bl	406640 <_vfiprintf_r>
  4072dc:	1e04      	subs	r4, r0, #0
  4072de:	db07      	blt.n	4072f0 <__sbprintf+0x5c>
  4072e0:	4628      	mov	r0, r5
  4072e2:	4669      	mov	r1, sp
  4072e4:	f001 f8ec 	bl	4084c0 <_fflush_r>
  4072e8:	42b0      	cmp	r0, r6
  4072ea:	bf18      	it	ne
  4072ec:	f04f 34ff 	movne.w	r4, #4294967295
  4072f0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4072f4:	065b      	lsls	r3, r3, #25
  4072f6:	d505      	bpl.n	407304 <__sbprintf+0x70>
  4072f8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4072fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407300:	f8a8 300c 	strh.w	r3, [r8, #12]
  407304:	4620      	mov	r0, r4
  407306:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40730a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40730e:	bf00      	nop

00407310 <vprintf>:
  407310:	4b03      	ldr	r3, [pc, #12]	; (407320 <vprintf+0x10>)
  407312:	4602      	mov	r2, r0
  407314:	6818      	ldr	r0, [r3, #0]
  407316:	460b      	mov	r3, r1
  407318:	6881      	ldr	r1, [r0, #8]
  40731a:	f002 be69 	b.w	409ff0 <_vfprintf_r>
  40731e:	bf00      	nop
  407320:	20000520 	.word	0x20000520

00407324 <__swsetup_r>:
  407324:	4b2f      	ldr	r3, [pc, #188]	; (4073e4 <__swsetup_r+0xc0>)
  407326:	b570      	push	{r4, r5, r6, lr}
  407328:	4606      	mov	r6, r0
  40732a:	6818      	ldr	r0, [r3, #0]
  40732c:	460c      	mov	r4, r1
  40732e:	b110      	cbz	r0, 407336 <__swsetup_r+0x12>
  407330:	6b82      	ldr	r2, [r0, #56]	; 0x38
  407332:	2a00      	cmp	r2, #0
  407334:	d036      	beq.n	4073a4 <__swsetup_r+0x80>
  407336:	89a5      	ldrh	r5, [r4, #12]
  407338:	b2ab      	uxth	r3, r5
  40733a:	0719      	lsls	r1, r3, #28
  40733c:	d50c      	bpl.n	407358 <__swsetup_r+0x34>
  40733e:	6922      	ldr	r2, [r4, #16]
  407340:	b1aa      	cbz	r2, 40736e <__swsetup_r+0x4a>
  407342:	f013 0101 	ands.w	r1, r3, #1
  407346:	d01e      	beq.n	407386 <__swsetup_r+0x62>
  407348:	6963      	ldr	r3, [r4, #20]
  40734a:	2100      	movs	r1, #0
  40734c:	425b      	negs	r3, r3
  40734e:	61a3      	str	r3, [r4, #24]
  407350:	60a1      	str	r1, [r4, #8]
  407352:	b1f2      	cbz	r2, 407392 <__swsetup_r+0x6e>
  407354:	2000      	movs	r0, #0
  407356:	bd70      	pop	{r4, r5, r6, pc}
  407358:	06da      	lsls	r2, r3, #27
  40735a:	d53a      	bpl.n	4073d2 <__swsetup_r+0xae>
  40735c:	075b      	lsls	r3, r3, #29
  40735e:	d424      	bmi.n	4073aa <__swsetup_r+0x86>
  407360:	6922      	ldr	r2, [r4, #16]
  407362:	f045 0308 	orr.w	r3, r5, #8
  407366:	81a3      	strh	r3, [r4, #12]
  407368:	b29b      	uxth	r3, r3
  40736a:	2a00      	cmp	r2, #0
  40736c:	d1e9      	bne.n	407342 <__swsetup_r+0x1e>
  40736e:	f403 7120 	and.w	r1, r3, #640	; 0x280
  407372:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  407376:	d0e4      	beq.n	407342 <__swsetup_r+0x1e>
  407378:	4630      	mov	r0, r6
  40737a:	4621      	mov	r1, r4
  40737c:	f001 fc8a 	bl	408c94 <__smakebuf_r>
  407380:	89a3      	ldrh	r3, [r4, #12]
  407382:	6922      	ldr	r2, [r4, #16]
  407384:	e7dd      	b.n	407342 <__swsetup_r+0x1e>
  407386:	0798      	lsls	r0, r3, #30
  407388:	bf58      	it	pl
  40738a:	6961      	ldrpl	r1, [r4, #20]
  40738c:	60a1      	str	r1, [r4, #8]
  40738e:	2a00      	cmp	r2, #0
  407390:	d1e0      	bne.n	407354 <__swsetup_r+0x30>
  407392:	89a3      	ldrh	r3, [r4, #12]
  407394:	061a      	lsls	r2, r3, #24
  407396:	d5dd      	bpl.n	407354 <__swsetup_r+0x30>
  407398:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40739c:	81a3      	strh	r3, [r4, #12]
  40739e:	f04f 30ff 	mov.w	r0, #4294967295
  4073a2:	bd70      	pop	{r4, r5, r6, pc}
  4073a4:	f001 f8a8 	bl	4084f8 <__sinit>
  4073a8:	e7c5      	b.n	407336 <__swsetup_r+0x12>
  4073aa:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4073ac:	b149      	cbz	r1, 4073c2 <__swsetup_r+0x9e>
  4073ae:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4073b2:	4299      	cmp	r1, r3
  4073b4:	d003      	beq.n	4073be <__swsetup_r+0x9a>
  4073b6:	4630      	mov	r0, r6
  4073b8:	f001 f9e2 	bl	408780 <_free_r>
  4073bc:	89a5      	ldrh	r5, [r4, #12]
  4073be:	2300      	movs	r3, #0
  4073c0:	6323      	str	r3, [r4, #48]	; 0x30
  4073c2:	6922      	ldr	r2, [r4, #16]
  4073c4:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  4073c8:	2100      	movs	r1, #0
  4073ca:	b2ad      	uxth	r5, r5
  4073cc:	6022      	str	r2, [r4, #0]
  4073ce:	6061      	str	r1, [r4, #4]
  4073d0:	e7c7      	b.n	407362 <__swsetup_r+0x3e>
  4073d2:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  4073d6:	2309      	movs	r3, #9
  4073d8:	6033      	str	r3, [r6, #0]
  4073da:	f04f 30ff 	mov.w	r0, #4294967295
  4073de:	81a5      	strh	r5, [r4, #12]
  4073e0:	bd70      	pop	{r4, r5, r6, pc}
  4073e2:	bf00      	nop
  4073e4:	20000520 	.word	0x20000520

004073e8 <register_fini>:
  4073e8:	4b02      	ldr	r3, [pc, #8]	; (4073f4 <register_fini+0xc>)
  4073ea:	b113      	cbz	r3, 4073f2 <register_fini+0xa>
  4073ec:	4802      	ldr	r0, [pc, #8]	; (4073f8 <register_fini+0x10>)
  4073ee:	f000 b805 	b.w	4073fc <atexit>
  4073f2:	4770      	bx	lr
  4073f4:	00000000 	.word	0x00000000
  4073f8:	004085f5 	.word	0x004085f5

004073fc <atexit>:
  4073fc:	4601      	mov	r1, r0
  4073fe:	2000      	movs	r0, #0
  407400:	4602      	mov	r2, r0
  407402:	4603      	mov	r3, r0
  407404:	f004 b962 	b.w	40b6cc <__register_exitproc>

00407408 <quorem>:
  407408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40740c:	6903      	ldr	r3, [r0, #16]
  40740e:	690d      	ldr	r5, [r1, #16]
  407410:	b083      	sub	sp, #12
  407412:	429d      	cmp	r5, r3
  407414:	4683      	mov	fp, r0
  407416:	f300 808c 	bgt.w	407532 <quorem+0x12a>
  40741a:	3d01      	subs	r5, #1
  40741c:	f101 0414 	add.w	r4, r1, #20
  407420:	f100 0a14 	add.w	sl, r0, #20
  407424:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  407428:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  40742c:	3201      	adds	r2, #1
  40742e:	fbb3 f8f2 	udiv	r8, r3, r2
  407432:	00aa      	lsls	r2, r5, #2
  407434:	4691      	mov	r9, r2
  407436:	9200      	str	r2, [sp, #0]
  407438:	4452      	add	r2, sl
  40743a:	44a1      	add	r9, r4
  40743c:	9201      	str	r2, [sp, #4]
  40743e:	f1b8 0f00 	cmp.w	r8, #0
  407442:	d03e      	beq.n	4074c2 <quorem+0xba>
  407444:	2600      	movs	r6, #0
  407446:	4630      	mov	r0, r6
  407448:	4622      	mov	r2, r4
  40744a:	4653      	mov	r3, sl
  40744c:	468c      	mov	ip, r1
  40744e:	f852 7b04 	ldr.w	r7, [r2], #4
  407452:	6819      	ldr	r1, [r3, #0]
  407454:	fa1f fe87 	uxth.w	lr, r7
  407458:	0c3f      	lsrs	r7, r7, #16
  40745a:	fb0e 6e08 	mla	lr, lr, r8, r6
  40745e:	fb07 f608 	mul.w	r6, r7, r8
  407462:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  407466:	fa1f fe8e 	uxth.w	lr, lr
  40746a:	ebce 0e00 	rsb	lr, lr, r0
  40746e:	b28f      	uxth	r7, r1
  407470:	b2b0      	uxth	r0, r6
  407472:	4477      	add	r7, lr
  407474:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  407478:	eb00 4027 	add.w	r0, r0, r7, asr #16
  40747c:	b2bf      	uxth	r7, r7
  40747e:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  407482:	4591      	cmp	r9, r2
  407484:	f843 7b04 	str.w	r7, [r3], #4
  407488:	ea4f 4020 	mov.w	r0, r0, asr #16
  40748c:	ea4f 4616 	mov.w	r6, r6, lsr #16
  407490:	d2dd      	bcs.n	40744e <quorem+0x46>
  407492:	9a00      	ldr	r2, [sp, #0]
  407494:	4661      	mov	r1, ip
  407496:	f85a 3002 	ldr.w	r3, [sl, r2]
  40749a:	b993      	cbnz	r3, 4074c2 <quorem+0xba>
  40749c:	9a01      	ldr	r2, [sp, #4]
  40749e:	1f13      	subs	r3, r2, #4
  4074a0:	459a      	cmp	sl, r3
  4074a2:	d20c      	bcs.n	4074be <quorem+0xb6>
  4074a4:	f852 3c04 	ldr.w	r3, [r2, #-4]
  4074a8:	b94b      	cbnz	r3, 4074be <quorem+0xb6>
  4074aa:	f1a2 0308 	sub.w	r3, r2, #8
  4074ae:	e002      	b.n	4074b6 <quorem+0xae>
  4074b0:	681a      	ldr	r2, [r3, #0]
  4074b2:	3b04      	subs	r3, #4
  4074b4:	b91a      	cbnz	r2, 4074be <quorem+0xb6>
  4074b6:	459a      	cmp	sl, r3
  4074b8:	f105 35ff 	add.w	r5, r5, #4294967295
  4074bc:	d3f8      	bcc.n	4074b0 <quorem+0xa8>
  4074be:	f8cb 5010 	str.w	r5, [fp, #16]
  4074c2:	4658      	mov	r0, fp
  4074c4:	f002 f9ca 	bl	40985c <__mcmp>
  4074c8:	2800      	cmp	r0, #0
  4074ca:	db2e      	blt.n	40752a <quorem+0x122>
  4074cc:	f108 0801 	add.w	r8, r8, #1
  4074d0:	4653      	mov	r3, sl
  4074d2:	2200      	movs	r2, #0
  4074d4:	f854 6b04 	ldr.w	r6, [r4], #4
  4074d8:	6818      	ldr	r0, [r3, #0]
  4074da:	b2b1      	uxth	r1, r6
  4074dc:	1a51      	subs	r1, r2, r1
  4074de:	b287      	uxth	r7, r0
  4074e0:	0c36      	lsrs	r6, r6, #16
  4074e2:	4439      	add	r1, r7
  4074e4:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  4074e8:	eb00 4221 	add.w	r2, r0, r1, asr #16
  4074ec:	b289      	uxth	r1, r1
  4074ee:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  4074f2:	45a1      	cmp	r9, r4
  4074f4:	f843 1b04 	str.w	r1, [r3], #4
  4074f8:	ea4f 4222 	mov.w	r2, r2, asr #16
  4074fc:	d2ea      	bcs.n	4074d4 <quorem+0xcc>
  4074fe:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  407502:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  407506:	b982      	cbnz	r2, 40752a <quorem+0x122>
  407508:	1f1a      	subs	r2, r3, #4
  40750a:	4592      	cmp	sl, r2
  40750c:	d20b      	bcs.n	407526 <quorem+0x11e>
  40750e:	f853 2c04 	ldr.w	r2, [r3, #-4]
  407512:	b942      	cbnz	r2, 407526 <quorem+0x11e>
  407514:	3b08      	subs	r3, #8
  407516:	e002      	b.n	40751e <quorem+0x116>
  407518:	681a      	ldr	r2, [r3, #0]
  40751a:	3b04      	subs	r3, #4
  40751c:	b91a      	cbnz	r2, 407526 <quorem+0x11e>
  40751e:	459a      	cmp	sl, r3
  407520:	f105 35ff 	add.w	r5, r5, #4294967295
  407524:	d3f8      	bcc.n	407518 <quorem+0x110>
  407526:	f8cb 5010 	str.w	r5, [fp, #16]
  40752a:	4640      	mov	r0, r8
  40752c:	b003      	add	sp, #12
  40752e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407532:	2000      	movs	r0, #0
  407534:	b003      	add	sp, #12
  407536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40753a:	bf00      	nop
  40753c:	0000      	movs	r0, r0
	...

00407540 <_dtoa_r>:
  407540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407544:	6c01      	ldr	r1, [r0, #64]	; 0x40
  407546:	b09b      	sub	sp, #108	; 0x6c
  407548:	4604      	mov	r4, r0
  40754a:	4692      	mov	sl, r2
  40754c:	469b      	mov	fp, r3
  40754e:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  407550:	b141      	cbz	r1, 407564 <_dtoa_r+0x24>
  407552:	6c43      	ldr	r3, [r0, #68]	; 0x44
  407554:	2201      	movs	r2, #1
  407556:	409a      	lsls	r2, r3
  407558:	604b      	str	r3, [r1, #4]
  40755a:	608a      	str	r2, [r1, #8]
  40755c:	f001 ff88 	bl	409470 <_Bfree>
  407560:	2300      	movs	r3, #0
  407562:	6423      	str	r3, [r4, #64]	; 0x40
  407564:	f1bb 0f00 	cmp.w	fp, #0
  407568:	46d9      	mov	r9, fp
  40756a:	db33      	blt.n	4075d4 <_dtoa_r+0x94>
  40756c:	2300      	movs	r3, #0
  40756e:	602b      	str	r3, [r5, #0]
  407570:	4ba5      	ldr	r3, [pc, #660]	; (407808 <_dtoa_r+0x2c8>)
  407572:	461a      	mov	r2, r3
  407574:	ea09 0303 	and.w	r3, r9, r3
  407578:	4293      	cmp	r3, r2
  40757a:	d014      	beq.n	4075a6 <_dtoa_r+0x66>
  40757c:	4650      	mov	r0, sl
  40757e:	4659      	mov	r1, fp
  407580:	2200      	movs	r2, #0
  407582:	2300      	movs	r3, #0
  407584:	f004 fa24 	bl	40b9d0 <__aeabi_dcmpeq>
  407588:	4680      	mov	r8, r0
  40758a:	b348      	cbz	r0, 4075e0 <_dtoa_r+0xa0>
  40758c:	9e26      	ldr	r6, [sp, #152]	; 0x98
  40758e:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  407590:	2301      	movs	r3, #1
  407592:	6033      	str	r3, [r6, #0]
  407594:	2d00      	cmp	r5, #0
  407596:	f000 80ca 	beq.w	40772e <_dtoa_r+0x1ee>
  40759a:	489c      	ldr	r0, [pc, #624]	; (40780c <_dtoa_r+0x2cc>)
  40759c:	6028      	str	r0, [r5, #0]
  40759e:	3801      	subs	r0, #1
  4075a0:	b01b      	add	sp, #108	; 0x6c
  4075a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4075a6:	9d26      	ldr	r5, [sp, #152]	; 0x98
  4075a8:	f242 730f 	movw	r3, #9999	; 0x270f
  4075ac:	602b      	str	r3, [r5, #0]
  4075ae:	f1ba 0f00 	cmp.w	sl, #0
  4075b2:	f000 80a5 	beq.w	407700 <_dtoa_r+0x1c0>
  4075b6:	4896      	ldr	r0, [pc, #600]	; (407810 <_dtoa_r+0x2d0>)
  4075b8:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  4075ba:	2e00      	cmp	r6, #0
  4075bc:	d0f0      	beq.n	4075a0 <_dtoa_r+0x60>
  4075be:	78c3      	ldrb	r3, [r0, #3]
  4075c0:	2b00      	cmp	r3, #0
  4075c2:	f000 80b6 	beq.w	407732 <_dtoa_r+0x1f2>
  4075c6:	f100 0308 	add.w	r3, r0, #8
  4075ca:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  4075cc:	602b      	str	r3, [r5, #0]
  4075ce:	b01b      	add	sp, #108	; 0x6c
  4075d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4075d4:	2301      	movs	r3, #1
  4075d6:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  4075da:	602b      	str	r3, [r5, #0]
  4075dc:	46cb      	mov	fp, r9
  4075de:	e7c7      	b.n	407570 <_dtoa_r+0x30>
  4075e0:	aa19      	add	r2, sp, #100	; 0x64
  4075e2:	ab18      	add	r3, sp, #96	; 0x60
  4075e4:	e88d 000c 	stmia.w	sp, {r2, r3}
  4075e8:	4620      	mov	r0, r4
  4075ea:	4652      	mov	r2, sl
  4075ec:	465b      	mov	r3, fp
  4075ee:	f002 f9c5 	bl	40997c <__d2b>
  4075f2:	ea5f 5519 	movs.w	r5, r9, lsr #20
  4075f6:	900a      	str	r0, [sp, #40]	; 0x28
  4075f8:	f040 808b 	bne.w	407712 <_dtoa_r+0x1d2>
  4075fc:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4075fe:	9d19      	ldr	r5, [sp, #100]	; 0x64
  407600:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  407604:	443d      	add	r5, r7
  407606:	429d      	cmp	r5, r3
  407608:	f2c0 8295 	blt.w	407b36 <_dtoa_r+0x5f6>
  40760c:	331f      	adds	r3, #31
  40760e:	f205 4212 	addw	r2, r5, #1042	; 0x412
  407612:	1b5b      	subs	r3, r3, r5
  407614:	fa09 f303 	lsl.w	r3, r9, r3
  407618:	fa2a f202 	lsr.w	r2, sl, r2
  40761c:	ea43 0002 	orr.w	r0, r3, r2
  407620:	f7fc fde0 	bl	4041e4 <__aeabi_ui2d>
  407624:	2601      	movs	r6, #1
  407626:	3d01      	subs	r5, #1
  407628:	46b8      	mov	r8, r7
  40762a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40762e:	9616      	str	r6, [sp, #88]	; 0x58
  407630:	2200      	movs	r2, #0
  407632:	4b78      	ldr	r3, [pc, #480]	; (407814 <_dtoa_r+0x2d4>)
  407634:	f7fc fc98 	bl	403f68 <__aeabi_dsub>
  407638:	a36d      	add	r3, pc, #436	; (adr r3, 4077f0 <_dtoa_r+0x2b0>)
  40763a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40763e:	f7fc fe47 	bl	4042d0 <__aeabi_dmul>
  407642:	a36d      	add	r3, pc, #436	; (adr r3, 4077f8 <_dtoa_r+0x2b8>)
  407644:	e9d3 2300 	ldrd	r2, r3, [r3]
  407648:	f7fc fc90 	bl	403f6c <__adddf3>
  40764c:	4606      	mov	r6, r0
  40764e:	4628      	mov	r0, r5
  407650:	460f      	mov	r7, r1
  407652:	f7fc fdd7 	bl	404204 <__aeabi_i2d>
  407656:	a36a      	add	r3, pc, #424	; (adr r3, 407800 <_dtoa_r+0x2c0>)
  407658:	e9d3 2300 	ldrd	r2, r3, [r3]
  40765c:	f7fc fe38 	bl	4042d0 <__aeabi_dmul>
  407660:	4602      	mov	r2, r0
  407662:	460b      	mov	r3, r1
  407664:	4630      	mov	r0, r6
  407666:	4639      	mov	r1, r7
  407668:	f7fc fc80 	bl	403f6c <__adddf3>
  40766c:	4606      	mov	r6, r0
  40766e:	460f      	mov	r7, r1
  407670:	f004 f9e0 	bl	40ba34 <__aeabi_d2iz>
  407674:	4639      	mov	r1, r7
  407676:	9007      	str	r0, [sp, #28]
  407678:	2200      	movs	r2, #0
  40767a:	4630      	mov	r0, r6
  40767c:	2300      	movs	r3, #0
  40767e:	f004 f9b1 	bl	40b9e4 <__aeabi_dcmplt>
  407682:	2800      	cmp	r0, #0
  407684:	f040 8229 	bne.w	407ada <_dtoa_r+0x59a>
  407688:	9e07      	ldr	r6, [sp, #28]
  40768a:	2e16      	cmp	r6, #22
  40768c:	f200 8222 	bhi.w	407ad4 <_dtoa_r+0x594>
  407690:	4961      	ldr	r1, [pc, #388]	; (407818 <_dtoa_r+0x2d8>)
  407692:	4652      	mov	r2, sl
  407694:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  407698:	465b      	mov	r3, fp
  40769a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40769e:	f004 f9bf 	bl	40ba20 <__aeabi_dcmpgt>
  4076a2:	2800      	cmp	r0, #0
  4076a4:	f000 824c 	beq.w	407b40 <_dtoa_r+0x600>
  4076a8:	3e01      	subs	r6, #1
  4076aa:	9607      	str	r6, [sp, #28]
  4076ac:	2600      	movs	r6, #0
  4076ae:	960e      	str	r6, [sp, #56]	; 0x38
  4076b0:	ebc5 0508 	rsb	r5, r5, r8
  4076b4:	3d01      	subs	r5, #1
  4076b6:	9506      	str	r5, [sp, #24]
  4076b8:	f100 8226 	bmi.w	407b08 <_dtoa_r+0x5c8>
  4076bc:	2500      	movs	r5, #0
  4076be:	9508      	str	r5, [sp, #32]
  4076c0:	9e07      	ldr	r6, [sp, #28]
  4076c2:	2e00      	cmp	r6, #0
  4076c4:	f2c0 8217 	blt.w	407af6 <_dtoa_r+0x5b6>
  4076c8:	9d06      	ldr	r5, [sp, #24]
  4076ca:	960d      	str	r6, [sp, #52]	; 0x34
  4076cc:	4435      	add	r5, r6
  4076ce:	2600      	movs	r6, #0
  4076d0:	9506      	str	r5, [sp, #24]
  4076d2:	960c      	str	r6, [sp, #48]	; 0x30
  4076d4:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4076d6:	2d09      	cmp	r5, #9
  4076d8:	d82d      	bhi.n	407736 <_dtoa_r+0x1f6>
  4076da:	2d05      	cmp	r5, #5
  4076dc:	bfc4      	itt	gt
  4076de:	3d04      	subgt	r5, #4
  4076e0:	9524      	strgt	r5, [sp, #144]	; 0x90
  4076e2:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4076e4:	bfc8      	it	gt
  4076e6:	2500      	movgt	r5, #0
  4076e8:	f1a6 0302 	sub.w	r3, r6, #2
  4076ec:	bfd8      	it	le
  4076ee:	2501      	movle	r5, #1
  4076f0:	2b03      	cmp	r3, #3
  4076f2:	d822      	bhi.n	40773a <_dtoa_r+0x1fa>
  4076f4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4076f8:	029e03b7 	.word	0x029e03b7
  4076fc:	049a03c0 	.word	0x049a03c0
  407700:	4a46      	ldr	r2, [pc, #280]	; (40781c <_dtoa_r+0x2dc>)
  407702:	4b43      	ldr	r3, [pc, #268]	; (407810 <_dtoa_r+0x2d0>)
  407704:	f3c9 0013 	ubfx	r0, r9, #0, #20
  407708:	2800      	cmp	r0, #0
  40770a:	bf0c      	ite	eq
  40770c:	4610      	moveq	r0, r2
  40770e:	4618      	movne	r0, r3
  407710:	e752      	b.n	4075b8 <_dtoa_r+0x78>
  407712:	f3cb 0313 	ubfx	r3, fp, #0, #20
  407716:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40771a:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  40771e:	4650      	mov	r0, sl
  407720:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  407724:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  407728:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40772c:	e780      	b.n	407630 <_dtoa_r+0xf0>
  40772e:	483c      	ldr	r0, [pc, #240]	; (407820 <_dtoa_r+0x2e0>)
  407730:	e736      	b.n	4075a0 <_dtoa_r+0x60>
  407732:	1cc3      	adds	r3, r0, #3
  407734:	e749      	b.n	4075ca <_dtoa_r+0x8a>
  407736:	2500      	movs	r5, #0
  407738:	9524      	str	r5, [sp, #144]	; 0x90
  40773a:	2500      	movs	r5, #0
  40773c:	6465      	str	r5, [r4, #68]	; 0x44
  40773e:	4629      	mov	r1, r5
  407740:	4620      	mov	r0, r4
  407742:	f001 fe6f 	bl	409424 <_Balloc>
  407746:	f04f 39ff 	mov.w	r9, #4294967295
  40774a:	2601      	movs	r6, #1
  40774c:	9009      	str	r0, [sp, #36]	; 0x24
  40774e:	9525      	str	r5, [sp, #148]	; 0x94
  407750:	6420      	str	r0, [r4, #64]	; 0x40
  407752:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  407756:	960b      	str	r6, [sp, #44]	; 0x2c
  407758:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40775a:	2b00      	cmp	r3, #0
  40775c:	f2c0 80d2 	blt.w	407904 <_dtoa_r+0x3c4>
  407760:	9e07      	ldr	r6, [sp, #28]
  407762:	2e0e      	cmp	r6, #14
  407764:	f300 80ce 	bgt.w	407904 <_dtoa_r+0x3c4>
  407768:	4b2b      	ldr	r3, [pc, #172]	; (407818 <_dtoa_r+0x2d8>)
  40776a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40776e:	e9d3 0100 	ldrd	r0, r1, [r3]
  407772:	e9cd 0104 	strd	r0, r1, [sp, #16]
  407776:	9925      	ldr	r1, [sp, #148]	; 0x94
  407778:	2900      	cmp	r1, #0
  40777a:	f2c0 8380 	blt.w	407e7e <_dtoa_r+0x93e>
  40777e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407782:	4659      	mov	r1, fp
  407784:	4650      	mov	r0, sl
  407786:	f7fc fecd 	bl	404524 <__aeabi_ddiv>
  40778a:	f004 f953 	bl	40ba34 <__aeabi_d2iz>
  40778e:	4605      	mov	r5, r0
  407790:	f7fc fd38 	bl	404204 <__aeabi_i2d>
  407794:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407798:	f7fc fd9a 	bl	4042d0 <__aeabi_dmul>
  40779c:	4602      	mov	r2, r0
  40779e:	460b      	mov	r3, r1
  4077a0:	4650      	mov	r0, sl
  4077a2:	4659      	mov	r1, fp
  4077a4:	f7fc fbe0 	bl	403f68 <__aeabi_dsub>
  4077a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4077aa:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4077ae:	f1b9 0f01 	cmp.w	r9, #1
  4077b2:	4606      	mov	r6, r0
  4077b4:	460f      	mov	r7, r1
  4077b6:	7013      	strb	r3, [r2, #0]
  4077b8:	f102 0b01 	add.w	fp, r2, #1
  4077bc:	d064      	beq.n	407888 <_dtoa_r+0x348>
  4077be:	2200      	movs	r2, #0
  4077c0:	4b18      	ldr	r3, [pc, #96]	; (407824 <_dtoa_r+0x2e4>)
  4077c2:	f7fc fd85 	bl	4042d0 <__aeabi_dmul>
  4077c6:	2200      	movs	r2, #0
  4077c8:	2300      	movs	r3, #0
  4077ca:	4606      	mov	r6, r0
  4077cc:	460f      	mov	r7, r1
  4077ce:	f004 f8ff 	bl	40b9d0 <__aeabi_dcmpeq>
  4077d2:	2800      	cmp	r0, #0
  4077d4:	f040 8081 	bne.w	4078da <_dtoa_r+0x39a>
  4077d8:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  4077dc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4077de:	44c8      	add	r8, r9
  4077e0:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  4077e4:	f105 0902 	add.w	r9, r5, #2
  4077e8:	9403      	str	r4, [sp, #12]
  4077ea:	e028      	b.n	40783e <_dtoa_r+0x2fe>
  4077ec:	f3af 8000 	nop.w
  4077f0:	636f4361 	.word	0x636f4361
  4077f4:	3fd287a7 	.word	0x3fd287a7
  4077f8:	8b60c8b3 	.word	0x8b60c8b3
  4077fc:	3fc68a28 	.word	0x3fc68a28
  407800:	509f79fb 	.word	0x509f79fb
  407804:	3fd34413 	.word	0x3fd34413
  407808:	7ff00000 	.word	0x7ff00000
  40780c:	0040ca51 	.word	0x0040ca51
  407810:	0040ca90 	.word	0x0040ca90
  407814:	3ff80000 	.word	0x3ff80000
  407818:	0040caa0 	.word	0x0040caa0
  40781c:	0040ca84 	.word	0x0040ca84
  407820:	0040ca50 	.word	0x0040ca50
  407824:	40240000 	.word	0x40240000
  407828:	f7fc fd52 	bl	4042d0 <__aeabi_dmul>
  40782c:	2200      	movs	r2, #0
  40782e:	2300      	movs	r3, #0
  407830:	4606      	mov	r6, r0
  407832:	460f      	mov	r7, r1
  407834:	f004 f8cc 	bl	40b9d0 <__aeabi_dcmpeq>
  407838:	2800      	cmp	r0, #0
  40783a:	f040 83c1 	bne.w	407fc0 <_dtoa_r+0xa80>
  40783e:	4652      	mov	r2, sl
  407840:	465b      	mov	r3, fp
  407842:	4630      	mov	r0, r6
  407844:	4639      	mov	r1, r7
  407846:	f7fc fe6d 	bl	404524 <__aeabi_ddiv>
  40784a:	f004 f8f3 	bl	40ba34 <__aeabi_d2iz>
  40784e:	4605      	mov	r5, r0
  407850:	f7fc fcd8 	bl	404204 <__aeabi_i2d>
  407854:	4652      	mov	r2, sl
  407856:	465b      	mov	r3, fp
  407858:	f7fc fd3a 	bl	4042d0 <__aeabi_dmul>
  40785c:	4602      	mov	r2, r0
  40785e:	460b      	mov	r3, r1
  407860:	4630      	mov	r0, r6
  407862:	4639      	mov	r1, r7
  407864:	f7fc fb80 	bl	403f68 <__aeabi_dsub>
  407868:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  40786c:	45c1      	cmp	r9, r8
  40786e:	f809 ec01 	strb.w	lr, [r9, #-1]
  407872:	464c      	mov	r4, r9
  407874:	4606      	mov	r6, r0
  407876:	460f      	mov	r7, r1
  407878:	f04f 0200 	mov.w	r2, #0
  40787c:	4ba7      	ldr	r3, [pc, #668]	; (407b1c <_dtoa_r+0x5dc>)
  40787e:	f109 0901 	add.w	r9, r9, #1
  407882:	d1d1      	bne.n	407828 <_dtoa_r+0x2e8>
  407884:	46a3      	mov	fp, r4
  407886:	9c03      	ldr	r4, [sp, #12]
  407888:	4632      	mov	r2, r6
  40788a:	463b      	mov	r3, r7
  40788c:	4630      	mov	r0, r6
  40788e:	4639      	mov	r1, r7
  407890:	f7fc fb6c 	bl	403f6c <__adddf3>
  407894:	4606      	mov	r6, r0
  407896:	460f      	mov	r7, r1
  407898:	4632      	mov	r2, r6
  40789a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40789e:	463b      	mov	r3, r7
  4078a0:	f004 f8a0 	bl	40b9e4 <__aeabi_dcmplt>
  4078a4:	b940      	cbnz	r0, 4078b8 <_dtoa_r+0x378>
  4078a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4078aa:	4632      	mov	r2, r6
  4078ac:	463b      	mov	r3, r7
  4078ae:	f004 f88f 	bl	40b9d0 <__aeabi_dcmpeq>
  4078b2:	b190      	cbz	r0, 4078da <_dtoa_r+0x39a>
  4078b4:	07eb      	lsls	r3, r5, #31
  4078b6:	d510      	bpl.n	4078da <_dtoa_r+0x39a>
  4078b8:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  4078bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4078be:	e005      	b.n	4078cc <_dtoa_r+0x38c>
  4078c0:	429a      	cmp	r2, r3
  4078c2:	f000 8429 	beq.w	408118 <_dtoa_r+0xbd8>
  4078c6:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  4078ca:	469b      	mov	fp, r3
  4078cc:	2d39      	cmp	r5, #57	; 0x39
  4078ce:	f10b 33ff 	add.w	r3, fp, #4294967295
  4078d2:	d0f5      	beq.n	4078c0 <_dtoa_r+0x380>
  4078d4:	1c6a      	adds	r2, r5, #1
  4078d6:	b2d2      	uxtb	r2, r2
  4078d8:	701a      	strb	r2, [r3, #0]
  4078da:	4620      	mov	r0, r4
  4078dc:	990a      	ldr	r1, [sp, #40]	; 0x28
  4078de:	f001 fdc7 	bl	409470 <_Bfree>
  4078e2:	9e07      	ldr	r6, [sp, #28]
  4078e4:	9d26      	ldr	r5, [sp, #152]	; 0x98
  4078e6:	1c73      	adds	r3, r6, #1
  4078e8:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  4078ea:	2200      	movs	r2, #0
  4078ec:	f88b 2000 	strb.w	r2, [fp]
  4078f0:	602b      	str	r3, [r5, #0]
  4078f2:	2e00      	cmp	r6, #0
  4078f4:	f000 8325 	beq.w	407f42 <_dtoa_r+0xa02>
  4078f8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4078fa:	f8c6 b000 	str.w	fp, [r6]
  4078fe:	b01b      	add	sp, #108	; 0x6c
  407900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407904:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  407906:	2d00      	cmp	r5, #0
  407908:	f000 8103 	beq.w	407b12 <_dtoa_r+0x5d2>
  40790c:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40790e:	2e01      	cmp	r6, #1
  407910:	f340 82dc 	ble.w	407ecc <_dtoa_r+0x98c>
  407914:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  407916:	f109 37ff 	add.w	r7, r9, #4294967295
  40791a:	42be      	cmp	r6, r7
  40791c:	f2c0 8389 	blt.w	408032 <_dtoa_r+0xaf2>
  407920:	1bf7      	subs	r7, r6, r7
  407922:	f1b9 0f00 	cmp.w	r9, #0
  407926:	f2c0 8487 	blt.w	408238 <_dtoa_r+0xcf8>
  40792a:	9d08      	ldr	r5, [sp, #32]
  40792c:	464b      	mov	r3, r9
  40792e:	9e08      	ldr	r6, [sp, #32]
  407930:	4620      	mov	r0, r4
  407932:	441e      	add	r6, r3
  407934:	9608      	str	r6, [sp, #32]
  407936:	9e06      	ldr	r6, [sp, #24]
  407938:	2101      	movs	r1, #1
  40793a:	441e      	add	r6, r3
  40793c:	9606      	str	r6, [sp, #24]
  40793e:	f001 fe39 	bl	4095b4 <__i2b>
  407942:	4606      	mov	r6, r0
  407944:	b165      	cbz	r5, 407960 <_dtoa_r+0x420>
  407946:	9806      	ldr	r0, [sp, #24]
  407948:	2800      	cmp	r0, #0
  40794a:	dd09      	ble.n	407960 <_dtoa_r+0x420>
  40794c:	4603      	mov	r3, r0
  40794e:	9908      	ldr	r1, [sp, #32]
  407950:	42ab      	cmp	r3, r5
  407952:	bfa8      	it	ge
  407954:	462b      	movge	r3, r5
  407956:	1ac9      	subs	r1, r1, r3
  407958:	1ac0      	subs	r0, r0, r3
  40795a:	9108      	str	r1, [sp, #32]
  40795c:	1aed      	subs	r5, r5, r3
  40795e:	9006      	str	r0, [sp, #24]
  407960:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407962:	2a00      	cmp	r2, #0
  407964:	dd1d      	ble.n	4079a2 <_dtoa_r+0x462>
  407966:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407968:	2b00      	cmp	r3, #0
  40796a:	f000 8358 	beq.w	40801e <_dtoa_r+0xade>
  40796e:	2f00      	cmp	r7, #0
  407970:	dd11      	ble.n	407996 <_dtoa_r+0x456>
  407972:	4631      	mov	r1, r6
  407974:	463a      	mov	r2, r7
  407976:	4620      	mov	r0, r4
  407978:	f001 fec4 	bl	409704 <__pow5mult>
  40797c:	4606      	mov	r6, r0
  40797e:	4631      	mov	r1, r6
  407980:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  407982:	4620      	mov	r0, r4
  407984:	f001 fe20 	bl	4095c8 <__multiply>
  407988:	990a      	ldr	r1, [sp, #40]	; 0x28
  40798a:	4680      	mov	r8, r0
  40798c:	4620      	mov	r0, r4
  40798e:	f001 fd6f 	bl	409470 <_Bfree>
  407992:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  407996:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  40799a:	ebbe 0207 	subs.w	r2, lr, r7
  40799e:	f040 828f 	bne.w	407ec0 <_dtoa_r+0x980>
  4079a2:	4620      	mov	r0, r4
  4079a4:	2101      	movs	r1, #1
  4079a6:	f001 fe05 	bl	4095b4 <__i2b>
  4079aa:	4680      	mov	r8, r0
  4079ac:	980d      	ldr	r0, [sp, #52]	; 0x34
  4079ae:	2800      	cmp	r0, #0
  4079b0:	dd05      	ble.n	4079be <_dtoa_r+0x47e>
  4079b2:	4641      	mov	r1, r8
  4079b4:	4620      	mov	r0, r4
  4079b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4079b8:	f001 fea4 	bl	409704 <__pow5mult>
  4079bc:	4680      	mov	r8, r0
  4079be:	9924      	ldr	r1, [sp, #144]	; 0x90
  4079c0:	2901      	cmp	r1, #1
  4079c2:	f340 82c1 	ble.w	407f48 <_dtoa_r+0xa08>
  4079c6:	2700      	movs	r7, #0
  4079c8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4079ca:	2800      	cmp	r0, #0
  4079cc:	f040 82af 	bne.w	407f2e <_dtoa_r+0x9ee>
  4079d0:	2001      	movs	r0, #1
  4079d2:	9b06      	ldr	r3, [sp, #24]
  4079d4:	4403      	add	r3, r0
  4079d6:	f013 031f 	ands.w	r3, r3, #31
  4079da:	f000 80a1 	beq.w	407b20 <_dtoa_r+0x5e0>
  4079de:	f1c3 0220 	rsb	r2, r3, #32
  4079e2:	2a04      	cmp	r2, #4
  4079e4:	f340 84b7 	ble.w	408356 <_dtoa_r+0xe16>
  4079e8:	9908      	ldr	r1, [sp, #32]
  4079ea:	9a06      	ldr	r2, [sp, #24]
  4079ec:	f1c3 031c 	rsb	r3, r3, #28
  4079f0:	4419      	add	r1, r3
  4079f2:	441a      	add	r2, r3
  4079f4:	9108      	str	r1, [sp, #32]
  4079f6:	441d      	add	r5, r3
  4079f8:	9206      	str	r2, [sp, #24]
  4079fa:	9908      	ldr	r1, [sp, #32]
  4079fc:	2900      	cmp	r1, #0
  4079fe:	dd05      	ble.n	407a0c <_dtoa_r+0x4cc>
  407a00:	990a      	ldr	r1, [sp, #40]	; 0x28
  407a02:	9a08      	ldr	r2, [sp, #32]
  407a04:	4620      	mov	r0, r4
  407a06:	f001 fecb 	bl	4097a0 <__lshift>
  407a0a:	900a      	str	r0, [sp, #40]	; 0x28
  407a0c:	9a06      	ldr	r2, [sp, #24]
  407a0e:	2a00      	cmp	r2, #0
  407a10:	dd04      	ble.n	407a1c <_dtoa_r+0x4dc>
  407a12:	4641      	mov	r1, r8
  407a14:	4620      	mov	r0, r4
  407a16:	f001 fec3 	bl	4097a0 <__lshift>
  407a1a:	4680      	mov	r8, r0
  407a1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407a1e:	2b00      	cmp	r3, #0
  407a20:	f040 826a 	bne.w	407ef8 <_dtoa_r+0x9b8>
  407a24:	f1b9 0f00 	cmp.w	r9, #0
  407a28:	f340 82a6 	ble.w	407f78 <_dtoa_r+0xa38>
  407a2c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407a2e:	2800      	cmp	r0, #0
  407a30:	f040 8088 	bne.w	407b44 <_dtoa_r+0x604>
  407a34:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  407a36:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  407a38:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  407a3c:	e006      	b.n	407a4c <_dtoa_r+0x50c>
  407a3e:	4639      	mov	r1, r7
  407a40:	4620      	mov	r0, r4
  407a42:	220a      	movs	r2, #10
  407a44:	2300      	movs	r3, #0
  407a46:	f001 fd1d 	bl	409484 <__multadd>
  407a4a:	4607      	mov	r7, r0
  407a4c:	4638      	mov	r0, r7
  407a4e:	4641      	mov	r1, r8
  407a50:	f7ff fcda 	bl	407408 <quorem>
  407a54:	3030      	adds	r0, #48	; 0x30
  407a56:	f80b 0005 	strb.w	r0, [fp, r5]
  407a5a:	3501      	adds	r5, #1
  407a5c:	45a9      	cmp	r9, r5
  407a5e:	dcee      	bgt.n	407a3e <_dtoa_r+0x4fe>
  407a60:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  407a64:	4682      	mov	sl, r0
  407a66:	970a      	str	r7, [sp, #40]	; 0x28
  407a68:	f1b9 0f01 	cmp.w	r9, #1
  407a6c:	bfac      	ite	ge
  407a6e:	44cb      	addge	fp, r9
  407a70:	f10b 0b01 	addlt.w	fp, fp, #1
  407a74:	2500      	movs	r5, #0
  407a76:	990a      	ldr	r1, [sp, #40]	; 0x28
  407a78:	2201      	movs	r2, #1
  407a7a:	4620      	mov	r0, r4
  407a7c:	f001 fe90 	bl	4097a0 <__lshift>
  407a80:	4641      	mov	r1, r8
  407a82:	900a      	str	r0, [sp, #40]	; 0x28
  407a84:	f001 feea 	bl	40985c <__mcmp>
  407a88:	2800      	cmp	r0, #0
  407a8a:	f340 8309 	ble.w	4080a0 <_dtoa_r+0xb60>
  407a8e:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  407a92:	9909      	ldr	r1, [sp, #36]	; 0x24
  407a94:	e005      	b.n	407aa2 <_dtoa_r+0x562>
  407a96:	4299      	cmp	r1, r3
  407a98:	f000 828b 	beq.w	407fb2 <_dtoa_r+0xa72>
  407a9c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  407aa0:	469b      	mov	fp, r3
  407aa2:	2a39      	cmp	r2, #57	; 0x39
  407aa4:	f10b 33ff 	add.w	r3, fp, #4294967295
  407aa8:	d0f5      	beq.n	407a96 <_dtoa_r+0x556>
  407aaa:	3201      	adds	r2, #1
  407aac:	701a      	strb	r2, [r3, #0]
  407aae:	4641      	mov	r1, r8
  407ab0:	4620      	mov	r0, r4
  407ab2:	f001 fcdd 	bl	409470 <_Bfree>
  407ab6:	2e00      	cmp	r6, #0
  407ab8:	f43f af0f 	beq.w	4078da <_dtoa_r+0x39a>
  407abc:	b12d      	cbz	r5, 407aca <_dtoa_r+0x58a>
  407abe:	42b5      	cmp	r5, r6
  407ac0:	d003      	beq.n	407aca <_dtoa_r+0x58a>
  407ac2:	4629      	mov	r1, r5
  407ac4:	4620      	mov	r0, r4
  407ac6:	f001 fcd3 	bl	409470 <_Bfree>
  407aca:	4631      	mov	r1, r6
  407acc:	4620      	mov	r0, r4
  407ace:	f001 fccf 	bl	409470 <_Bfree>
  407ad2:	e702      	b.n	4078da <_dtoa_r+0x39a>
  407ad4:	2601      	movs	r6, #1
  407ad6:	960e      	str	r6, [sp, #56]	; 0x38
  407ad8:	e5ea      	b.n	4076b0 <_dtoa_r+0x170>
  407ada:	9807      	ldr	r0, [sp, #28]
  407adc:	f7fc fb92 	bl	404204 <__aeabi_i2d>
  407ae0:	4632      	mov	r2, r6
  407ae2:	463b      	mov	r3, r7
  407ae4:	f003 ff74 	bl	40b9d0 <__aeabi_dcmpeq>
  407ae8:	2800      	cmp	r0, #0
  407aea:	f47f adcd 	bne.w	407688 <_dtoa_r+0x148>
  407aee:	9e07      	ldr	r6, [sp, #28]
  407af0:	3e01      	subs	r6, #1
  407af2:	9607      	str	r6, [sp, #28]
  407af4:	e5c8      	b.n	407688 <_dtoa_r+0x148>
  407af6:	9e07      	ldr	r6, [sp, #28]
  407af8:	9d08      	ldr	r5, [sp, #32]
  407afa:	1bad      	subs	r5, r5, r6
  407afc:	9508      	str	r5, [sp, #32]
  407afe:	4275      	negs	r5, r6
  407b00:	2600      	movs	r6, #0
  407b02:	950c      	str	r5, [sp, #48]	; 0x30
  407b04:	960d      	str	r6, [sp, #52]	; 0x34
  407b06:	e5e5      	b.n	4076d4 <_dtoa_r+0x194>
  407b08:	426d      	negs	r5, r5
  407b0a:	2600      	movs	r6, #0
  407b0c:	9508      	str	r5, [sp, #32]
  407b0e:	9606      	str	r6, [sp, #24]
  407b10:	e5d6      	b.n	4076c0 <_dtoa_r+0x180>
  407b12:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407b14:	9d08      	ldr	r5, [sp, #32]
  407b16:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  407b18:	e714      	b.n	407944 <_dtoa_r+0x404>
  407b1a:	bf00      	nop
  407b1c:	40240000 	.word	0x40240000
  407b20:	231c      	movs	r3, #28
  407b22:	f8dd e020 	ldr.w	lr, [sp, #32]
  407b26:	9806      	ldr	r0, [sp, #24]
  407b28:	449e      	add	lr, r3
  407b2a:	4418      	add	r0, r3
  407b2c:	f8cd e020 	str.w	lr, [sp, #32]
  407b30:	441d      	add	r5, r3
  407b32:	9006      	str	r0, [sp, #24]
  407b34:	e761      	b.n	4079fa <_dtoa_r+0x4ba>
  407b36:	48a7      	ldr	r0, [pc, #668]	; (407dd4 <_dtoa_r+0x894>)
  407b38:	1b40      	subs	r0, r0, r5
  407b3a:	fa0a f000 	lsl.w	r0, sl, r0
  407b3e:	e56f      	b.n	407620 <_dtoa_r+0xe0>
  407b40:	900e      	str	r0, [sp, #56]	; 0x38
  407b42:	e5b5      	b.n	4076b0 <_dtoa_r+0x170>
  407b44:	2d00      	cmp	r5, #0
  407b46:	dd05      	ble.n	407b54 <_dtoa_r+0x614>
  407b48:	4631      	mov	r1, r6
  407b4a:	462a      	mov	r2, r5
  407b4c:	4620      	mov	r0, r4
  407b4e:	f001 fe27 	bl	4097a0 <__lshift>
  407b52:	4606      	mov	r6, r0
  407b54:	2f00      	cmp	r7, #0
  407b56:	f040 82e9 	bne.w	40812c <_dtoa_r+0xbec>
  407b5a:	4637      	mov	r7, r6
  407b5c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407b5e:	9809      	ldr	r0, [sp, #36]	; 0x24
  407b60:	444d      	add	r5, r9
  407b62:	9508      	str	r5, [sp, #32]
  407b64:	f00a 0501 	and.w	r5, sl, #1
  407b68:	950b      	str	r5, [sp, #44]	; 0x2c
  407b6a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  407b6e:	1c45      	adds	r5, r0, #1
  407b70:	e00a      	b.n	407b88 <_dtoa_r+0x648>
  407b72:	f001 fc87 	bl	409484 <__multadd>
  407b76:	4639      	mov	r1, r7
  407b78:	4606      	mov	r6, r0
  407b7a:	220a      	movs	r2, #10
  407b7c:	4620      	mov	r0, r4
  407b7e:	2300      	movs	r3, #0
  407b80:	f001 fc80 	bl	409484 <__multadd>
  407b84:	4607      	mov	r7, r0
  407b86:	3501      	adds	r5, #1
  407b88:	4641      	mov	r1, r8
  407b8a:	4648      	mov	r0, r9
  407b8c:	f7ff fc3c 	bl	407408 <quorem>
  407b90:	4631      	mov	r1, r6
  407b92:	4683      	mov	fp, r0
  407b94:	4648      	mov	r0, r9
  407b96:	f001 fe61 	bl	40985c <__mcmp>
  407b9a:	4641      	mov	r1, r8
  407b9c:	9003      	str	r0, [sp, #12]
  407b9e:	463a      	mov	r2, r7
  407ba0:	4620      	mov	r0, r4
  407ba2:	f001 fe7f 	bl	4098a4 <__mdiff>
  407ba6:	68c2      	ldr	r2, [r0, #12]
  407ba8:	1e69      	subs	r1, r5, #1
  407baa:	4603      	mov	r3, r0
  407bac:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  407bb0:	9106      	str	r1, [sp, #24]
  407bb2:	2a00      	cmp	r2, #0
  407bb4:	f040 8193 	bne.w	407ede <_dtoa_r+0x99e>
  407bb8:	4619      	mov	r1, r3
  407bba:	4648      	mov	r0, r9
  407bbc:	9302      	str	r3, [sp, #8]
  407bbe:	f001 fe4d 	bl	40985c <__mcmp>
  407bc2:	9b02      	ldr	r3, [sp, #8]
  407bc4:	4602      	mov	r2, r0
  407bc6:	4619      	mov	r1, r3
  407bc8:	4620      	mov	r0, r4
  407bca:	9202      	str	r2, [sp, #8]
  407bcc:	f001 fc50 	bl	409470 <_Bfree>
  407bd0:	9a02      	ldr	r2, [sp, #8]
  407bd2:	b92a      	cbnz	r2, 407be0 <_dtoa_r+0x6a0>
  407bd4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407bd6:	b91b      	cbnz	r3, 407be0 <_dtoa_r+0x6a0>
  407bd8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407bda:	2800      	cmp	r0, #0
  407bdc:	f000 8393 	beq.w	408306 <_dtoa_r+0xdc6>
  407be0:	9b03      	ldr	r3, [sp, #12]
  407be2:	2b00      	cmp	r3, #0
  407be4:	f2c0 8234 	blt.w	408050 <_dtoa_r+0xb10>
  407be8:	d105      	bne.n	407bf6 <_dtoa_r+0x6b6>
  407bea:	9824      	ldr	r0, [sp, #144]	; 0x90
  407bec:	b918      	cbnz	r0, 407bf6 <_dtoa_r+0x6b6>
  407bee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407bf0:	2900      	cmp	r1, #0
  407bf2:	f000 822d 	beq.w	408050 <_dtoa_r+0xb10>
  407bf6:	2a00      	cmp	r2, #0
  407bf8:	f300 82ac 	bgt.w	408154 <_dtoa_r+0xc14>
  407bfc:	f8dd e020 	ldr.w	lr, [sp, #32]
  407c00:	f805 ac01 	strb.w	sl, [r5, #-1]
  407c04:	4575      	cmp	r5, lr
  407c06:	46ab      	mov	fp, r5
  407c08:	f000 82b4 	beq.w	408174 <_dtoa_r+0xc34>
  407c0c:	4649      	mov	r1, r9
  407c0e:	220a      	movs	r2, #10
  407c10:	2300      	movs	r3, #0
  407c12:	4620      	mov	r0, r4
  407c14:	f001 fc36 	bl	409484 <__multadd>
  407c18:	42be      	cmp	r6, r7
  407c1a:	4681      	mov	r9, r0
  407c1c:	4631      	mov	r1, r6
  407c1e:	4620      	mov	r0, r4
  407c20:	f04f 020a 	mov.w	r2, #10
  407c24:	f04f 0300 	mov.w	r3, #0
  407c28:	d1a3      	bne.n	407b72 <_dtoa_r+0x632>
  407c2a:	f001 fc2b 	bl	409484 <__multadd>
  407c2e:	4606      	mov	r6, r0
  407c30:	4607      	mov	r7, r0
  407c32:	e7a8      	b.n	407b86 <_dtoa_r+0x646>
  407c34:	2600      	movs	r6, #0
  407c36:	960b      	str	r6, [sp, #44]	; 0x2c
  407c38:	9e07      	ldr	r6, [sp, #28]
  407c3a:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  407c3e:	44b6      	add	lr, r6
  407c40:	f10e 0901 	add.w	r9, lr, #1
  407c44:	f1b9 0f00 	cmp.w	r9, #0
  407c48:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  407c4c:	464e      	mov	r6, r9
  407c4e:	f340 8150 	ble.w	407ef2 <_dtoa_r+0x9b2>
  407c52:	2100      	movs	r1, #0
  407c54:	2e17      	cmp	r6, #23
  407c56:	6461      	str	r1, [r4, #68]	; 0x44
  407c58:	d90a      	bls.n	407c70 <_dtoa_r+0x730>
  407c5a:	2201      	movs	r2, #1
  407c5c:	2304      	movs	r3, #4
  407c5e:	005b      	lsls	r3, r3, #1
  407c60:	f103 0014 	add.w	r0, r3, #20
  407c64:	42b0      	cmp	r0, r6
  407c66:	4611      	mov	r1, r2
  407c68:	f102 0201 	add.w	r2, r2, #1
  407c6c:	d9f7      	bls.n	407c5e <_dtoa_r+0x71e>
  407c6e:	6461      	str	r1, [r4, #68]	; 0x44
  407c70:	4620      	mov	r0, r4
  407c72:	f001 fbd7 	bl	409424 <_Balloc>
  407c76:	2e0e      	cmp	r6, #14
  407c78:	9009      	str	r0, [sp, #36]	; 0x24
  407c7a:	6420      	str	r0, [r4, #64]	; 0x40
  407c7c:	f63f ad6c 	bhi.w	407758 <_dtoa_r+0x218>
  407c80:	2d00      	cmp	r5, #0
  407c82:	f43f ad69 	beq.w	407758 <_dtoa_r+0x218>
  407c86:	9d07      	ldr	r5, [sp, #28]
  407c88:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  407c8c:	2d00      	cmp	r5, #0
  407c8e:	f340 821c 	ble.w	4080ca <_dtoa_r+0xb8a>
  407c92:	4b51      	ldr	r3, [pc, #324]	; (407dd8 <_dtoa_r+0x898>)
  407c94:	f005 020f 	and.w	r2, r5, #15
  407c98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407c9c:	112d      	asrs	r5, r5, #4
  407c9e:	e9d3 6700 	ldrd	r6, r7, [r3]
  407ca2:	06eb      	lsls	r3, r5, #27
  407ca4:	f140 81cd 	bpl.w	408042 <_dtoa_r+0xb02>
  407ca8:	4b4c      	ldr	r3, [pc, #304]	; (407ddc <_dtoa_r+0x89c>)
  407caa:	4650      	mov	r0, sl
  407cac:	4659      	mov	r1, fp
  407cae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  407cb2:	f7fc fc37 	bl	404524 <__aeabi_ddiv>
  407cb6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  407cba:	f005 050f 	and.w	r5, r5, #15
  407cbe:	f04f 0803 	mov.w	r8, #3
  407cc2:	b18d      	cbz	r5, 407ce8 <_dtoa_r+0x7a8>
  407cc4:	f8df a114 	ldr.w	sl, [pc, #276]	; 407ddc <_dtoa_r+0x89c>
  407cc8:	4630      	mov	r0, r6
  407cca:	4639      	mov	r1, r7
  407ccc:	07ee      	lsls	r6, r5, #31
  407cce:	d505      	bpl.n	407cdc <_dtoa_r+0x79c>
  407cd0:	e9da 2300 	ldrd	r2, r3, [sl]
  407cd4:	f108 0801 	add.w	r8, r8, #1
  407cd8:	f7fc fafa 	bl	4042d0 <__aeabi_dmul>
  407cdc:	106d      	asrs	r5, r5, #1
  407cde:	f10a 0a08 	add.w	sl, sl, #8
  407ce2:	d1f3      	bne.n	407ccc <_dtoa_r+0x78c>
  407ce4:	4606      	mov	r6, r0
  407ce6:	460f      	mov	r7, r1
  407ce8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  407cec:	4632      	mov	r2, r6
  407cee:	463b      	mov	r3, r7
  407cf0:	f7fc fc18 	bl	404524 <__aeabi_ddiv>
  407cf4:	4682      	mov	sl, r0
  407cf6:	468b      	mov	fp, r1
  407cf8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407cfa:	b145      	cbz	r5, 407d0e <_dtoa_r+0x7ce>
  407cfc:	4650      	mov	r0, sl
  407cfe:	4659      	mov	r1, fp
  407d00:	2200      	movs	r2, #0
  407d02:	4b37      	ldr	r3, [pc, #220]	; (407de0 <_dtoa_r+0x8a0>)
  407d04:	f003 fe6e 	bl	40b9e4 <__aeabi_dcmplt>
  407d08:	2800      	cmp	r0, #0
  407d0a:	f040 82aa 	bne.w	408262 <_dtoa_r+0xd22>
  407d0e:	4640      	mov	r0, r8
  407d10:	f7fc fa78 	bl	404204 <__aeabi_i2d>
  407d14:	4652      	mov	r2, sl
  407d16:	465b      	mov	r3, fp
  407d18:	f7fc fada 	bl	4042d0 <__aeabi_dmul>
  407d1c:	2200      	movs	r2, #0
  407d1e:	4b31      	ldr	r3, [pc, #196]	; (407de4 <_dtoa_r+0x8a4>)
  407d20:	f7fc f924 	bl	403f6c <__adddf3>
  407d24:	4606      	mov	r6, r0
  407d26:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407d2a:	f1b9 0f00 	cmp.w	r9, #0
  407d2e:	f000 815a 	beq.w	407fe6 <_dtoa_r+0xaa6>
  407d32:	9d07      	ldr	r5, [sp, #28]
  407d34:	46c8      	mov	r8, r9
  407d36:	9517      	str	r5, [sp, #92]	; 0x5c
  407d38:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  407d3a:	2d00      	cmp	r5, #0
  407d3c:	f000 8223 	beq.w	408186 <_dtoa_r+0xc46>
  407d40:	4b25      	ldr	r3, [pc, #148]	; (407dd8 <_dtoa_r+0x898>)
  407d42:	2000      	movs	r0, #0
  407d44:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  407d48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  407d4c:	4926      	ldr	r1, [pc, #152]	; (407de8 <_dtoa_r+0x8a8>)
  407d4e:	f7fc fbe9 	bl	404524 <__aeabi_ddiv>
  407d52:	4632      	mov	r2, r6
  407d54:	463b      	mov	r3, r7
  407d56:	f7fc f907 	bl	403f68 <__aeabi_dsub>
  407d5a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  407d5e:	4659      	mov	r1, fp
  407d60:	4650      	mov	r0, sl
  407d62:	f003 fe67 	bl	40ba34 <__aeabi_d2iz>
  407d66:	4605      	mov	r5, r0
  407d68:	f7fc fa4c 	bl	404204 <__aeabi_i2d>
  407d6c:	4602      	mov	r2, r0
  407d6e:	460b      	mov	r3, r1
  407d70:	4650      	mov	r0, sl
  407d72:	4659      	mov	r1, fp
  407d74:	f7fc f8f8 	bl	403f68 <__aeabi_dsub>
  407d78:	3530      	adds	r5, #48	; 0x30
  407d7a:	9e09      	ldr	r6, [sp, #36]	; 0x24
  407d7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  407d80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407d84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  407d88:	b2ed      	uxtb	r5, r5
  407d8a:	7035      	strb	r5, [r6, #0]
  407d8c:	f106 0b01 	add.w	fp, r6, #1
  407d90:	f003 fe46 	bl	40ba20 <__aeabi_dcmpgt>
  407d94:	2800      	cmp	r0, #0
  407d96:	f040 82ab 	bne.w	4082f0 <_dtoa_r+0xdb0>
  407d9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407d9e:	2000      	movs	r0, #0
  407da0:	490f      	ldr	r1, [pc, #60]	; (407de0 <_dtoa_r+0x8a0>)
  407da2:	f7fc f8e1 	bl	403f68 <__aeabi_dsub>
  407da6:	4602      	mov	r2, r0
  407da8:	460b      	mov	r3, r1
  407daa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  407dae:	f003 fe37 	bl	40ba20 <__aeabi_dcmpgt>
  407db2:	2800      	cmp	r0, #0
  407db4:	f040 82a2 	bne.w	4082fc <_dtoa_r+0xdbc>
  407db8:	f1b8 0f01 	cmp.w	r8, #1
  407dbc:	f340 8181 	ble.w	4080c2 <_dtoa_r+0xb82>
  407dc0:	44b0      	add	r8, r6
  407dc2:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  407dc6:	46a2      	mov	sl, r4
  407dc8:	46c1      	mov	r9, r8
  407dca:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  407dce:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  407dd2:	e019      	b.n	407e08 <_dtoa_r+0x8c8>
  407dd4:	fffffbee 	.word	0xfffffbee
  407dd8:	0040caa0 	.word	0x0040caa0
  407ddc:	0040cb68 	.word	0x0040cb68
  407de0:	3ff00000 	.word	0x3ff00000
  407de4:	401c0000 	.word	0x401c0000
  407de8:	3fe00000 	.word	0x3fe00000
  407dec:	2000      	movs	r0, #0
  407dee:	49a8      	ldr	r1, [pc, #672]	; (408090 <_dtoa_r+0xb50>)
  407df0:	f7fc f8ba 	bl	403f68 <__aeabi_dsub>
  407df4:	4622      	mov	r2, r4
  407df6:	462b      	mov	r3, r5
  407df8:	f003 fdf4 	bl	40b9e4 <__aeabi_dcmplt>
  407dfc:	2800      	cmp	r0, #0
  407dfe:	f040 827b 	bne.w	4082f8 <_dtoa_r+0xdb8>
  407e02:	45cb      	cmp	fp, r9
  407e04:	f000 815a 	beq.w	4080bc <_dtoa_r+0xb7c>
  407e08:	4620      	mov	r0, r4
  407e0a:	4629      	mov	r1, r5
  407e0c:	2200      	movs	r2, #0
  407e0e:	4ba1      	ldr	r3, [pc, #644]	; (408094 <_dtoa_r+0xb54>)
  407e10:	f7fc fa5e 	bl	4042d0 <__aeabi_dmul>
  407e14:	2200      	movs	r2, #0
  407e16:	4b9f      	ldr	r3, [pc, #636]	; (408094 <_dtoa_r+0xb54>)
  407e18:	4604      	mov	r4, r0
  407e1a:	460d      	mov	r5, r1
  407e1c:	4630      	mov	r0, r6
  407e1e:	4639      	mov	r1, r7
  407e20:	f7fc fa56 	bl	4042d0 <__aeabi_dmul>
  407e24:	460f      	mov	r7, r1
  407e26:	4606      	mov	r6, r0
  407e28:	f003 fe04 	bl	40ba34 <__aeabi_d2iz>
  407e2c:	4680      	mov	r8, r0
  407e2e:	f7fc f9e9 	bl	404204 <__aeabi_i2d>
  407e32:	4602      	mov	r2, r0
  407e34:	460b      	mov	r3, r1
  407e36:	4630      	mov	r0, r6
  407e38:	4639      	mov	r1, r7
  407e3a:	f7fc f895 	bl	403f68 <__aeabi_dsub>
  407e3e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  407e42:	fa5f f888 	uxtb.w	r8, r8
  407e46:	4622      	mov	r2, r4
  407e48:	462b      	mov	r3, r5
  407e4a:	f80b 8b01 	strb.w	r8, [fp], #1
  407e4e:	4606      	mov	r6, r0
  407e50:	460f      	mov	r7, r1
  407e52:	f003 fdc7 	bl	40b9e4 <__aeabi_dcmplt>
  407e56:	4632      	mov	r2, r6
  407e58:	463b      	mov	r3, r7
  407e5a:	2800      	cmp	r0, #0
  407e5c:	d0c6      	beq.n	407dec <_dtoa_r+0x8ac>
  407e5e:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  407e60:	4654      	mov	r4, sl
  407e62:	9607      	str	r6, [sp, #28]
  407e64:	e539      	b.n	4078da <_dtoa_r+0x39a>
  407e66:	2600      	movs	r6, #0
  407e68:	960b      	str	r6, [sp, #44]	; 0x2c
  407e6a:	9825      	ldr	r0, [sp, #148]	; 0x94
  407e6c:	2800      	cmp	r0, #0
  407e6e:	dd3c      	ble.n	407eea <_dtoa_r+0x9aa>
  407e70:	4606      	mov	r6, r0
  407e72:	900f      	str	r0, [sp, #60]	; 0x3c
  407e74:	4681      	mov	r9, r0
  407e76:	e6ec      	b.n	407c52 <_dtoa_r+0x712>
  407e78:	2601      	movs	r6, #1
  407e7a:	960b      	str	r6, [sp, #44]	; 0x2c
  407e7c:	e7f5      	b.n	407e6a <_dtoa_r+0x92a>
  407e7e:	f1b9 0f00 	cmp.w	r9, #0
  407e82:	f73f ac7c 	bgt.w	40777e <_dtoa_r+0x23e>
  407e86:	f040 80c6 	bne.w	408016 <_dtoa_r+0xad6>
  407e8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  407e8e:	2200      	movs	r2, #0
  407e90:	4b81      	ldr	r3, [pc, #516]	; (408098 <_dtoa_r+0xb58>)
  407e92:	f7fc fa1d 	bl	4042d0 <__aeabi_dmul>
  407e96:	4652      	mov	r2, sl
  407e98:	465b      	mov	r3, fp
  407e9a:	f003 fdb7 	bl	40ba0c <__aeabi_dcmpge>
  407e9e:	46c8      	mov	r8, r9
  407ea0:	464e      	mov	r6, r9
  407ea2:	2800      	cmp	r0, #0
  407ea4:	d07c      	beq.n	407fa0 <_dtoa_r+0xa60>
  407ea6:	9d25      	ldr	r5, [sp, #148]	; 0x94
  407ea8:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  407eac:	43ed      	mvns	r5, r5
  407eae:	9507      	str	r5, [sp, #28]
  407eb0:	4641      	mov	r1, r8
  407eb2:	4620      	mov	r0, r4
  407eb4:	f001 fadc 	bl	409470 <_Bfree>
  407eb8:	2e00      	cmp	r6, #0
  407eba:	f47f ae06 	bne.w	407aca <_dtoa_r+0x58a>
  407ebe:	e50c      	b.n	4078da <_dtoa_r+0x39a>
  407ec0:	990a      	ldr	r1, [sp, #40]	; 0x28
  407ec2:	4620      	mov	r0, r4
  407ec4:	f001 fc1e 	bl	409704 <__pow5mult>
  407ec8:	900a      	str	r0, [sp, #40]	; 0x28
  407eca:	e56a      	b.n	4079a2 <_dtoa_r+0x462>
  407ecc:	9d16      	ldr	r5, [sp, #88]	; 0x58
  407ece:	2d00      	cmp	r5, #0
  407ed0:	f000 81b8 	beq.w	408244 <_dtoa_r+0xd04>
  407ed4:	f203 4333 	addw	r3, r3, #1075	; 0x433
  407ed8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407eda:	9d08      	ldr	r5, [sp, #32]
  407edc:	e527      	b.n	40792e <_dtoa_r+0x3ee>
  407ede:	4601      	mov	r1, r0
  407ee0:	4620      	mov	r0, r4
  407ee2:	f001 fac5 	bl	409470 <_Bfree>
  407ee6:	2201      	movs	r2, #1
  407ee8:	e67a      	b.n	407be0 <_dtoa_r+0x6a0>
  407eea:	2601      	movs	r6, #1
  407eec:	9625      	str	r6, [sp, #148]	; 0x94
  407eee:	960f      	str	r6, [sp, #60]	; 0x3c
  407ef0:	46b1      	mov	r9, r6
  407ef2:	2100      	movs	r1, #0
  407ef4:	6461      	str	r1, [r4, #68]	; 0x44
  407ef6:	e6bb      	b.n	407c70 <_dtoa_r+0x730>
  407ef8:	980a      	ldr	r0, [sp, #40]	; 0x28
  407efa:	4641      	mov	r1, r8
  407efc:	f001 fcae 	bl	40985c <__mcmp>
  407f00:	2800      	cmp	r0, #0
  407f02:	f6bf ad8f 	bge.w	407a24 <_dtoa_r+0x4e4>
  407f06:	f8dd e01c 	ldr.w	lr, [sp, #28]
  407f0a:	990a      	ldr	r1, [sp, #40]	; 0x28
  407f0c:	f10e 3eff 	add.w	lr, lr, #4294967295
  407f10:	4620      	mov	r0, r4
  407f12:	220a      	movs	r2, #10
  407f14:	2300      	movs	r3, #0
  407f16:	f8cd e01c 	str.w	lr, [sp, #28]
  407f1a:	f001 fab3 	bl	409484 <__multadd>
  407f1e:	900a      	str	r0, [sp, #40]	; 0x28
  407f20:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407f22:	2800      	cmp	r0, #0
  407f24:	f040 8209 	bne.w	40833a <_dtoa_r+0xdfa>
  407f28:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  407f2c:	e57a      	b.n	407a24 <_dtoa_r+0x4e4>
  407f2e:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407f32:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  407f36:	6918      	ldr	r0, [r3, #16]
  407f38:	f001 faee 	bl	409518 <__hi0bits>
  407f3c:	f1c0 0020 	rsb	r0, r0, #32
  407f40:	e547      	b.n	4079d2 <_dtoa_r+0x492>
  407f42:	9809      	ldr	r0, [sp, #36]	; 0x24
  407f44:	f7ff bb2c 	b.w	4075a0 <_dtoa_r+0x60>
  407f48:	f1ba 0f00 	cmp.w	sl, #0
  407f4c:	f47f ad3b 	bne.w	4079c6 <_dtoa_r+0x486>
  407f50:	f3cb 0313 	ubfx	r3, fp, #0, #20
  407f54:	2b00      	cmp	r3, #0
  407f56:	f040 817c 	bne.w	408252 <_dtoa_r+0xd12>
  407f5a:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  407f5e:	0d3f      	lsrs	r7, r7, #20
  407f60:	053f      	lsls	r7, r7, #20
  407f62:	2f00      	cmp	r7, #0
  407f64:	f43f ad30 	beq.w	4079c8 <_dtoa_r+0x488>
  407f68:	9a08      	ldr	r2, [sp, #32]
  407f6a:	9b06      	ldr	r3, [sp, #24]
  407f6c:	3201      	adds	r2, #1
  407f6e:	3301      	adds	r3, #1
  407f70:	9208      	str	r2, [sp, #32]
  407f72:	9306      	str	r3, [sp, #24]
  407f74:	2701      	movs	r7, #1
  407f76:	e527      	b.n	4079c8 <_dtoa_r+0x488>
  407f78:	9924      	ldr	r1, [sp, #144]	; 0x90
  407f7a:	2902      	cmp	r1, #2
  407f7c:	f77f ad56 	ble.w	407a2c <_dtoa_r+0x4ec>
  407f80:	f1b9 0f00 	cmp.w	r9, #0
  407f84:	d18f      	bne.n	407ea6 <_dtoa_r+0x966>
  407f86:	4641      	mov	r1, r8
  407f88:	464b      	mov	r3, r9
  407f8a:	2205      	movs	r2, #5
  407f8c:	4620      	mov	r0, r4
  407f8e:	f001 fa79 	bl	409484 <__multadd>
  407f92:	4680      	mov	r8, r0
  407f94:	4641      	mov	r1, r8
  407f96:	980a      	ldr	r0, [sp, #40]	; 0x28
  407f98:	f001 fc60 	bl	40985c <__mcmp>
  407f9c:	2800      	cmp	r0, #0
  407f9e:	dd82      	ble.n	407ea6 <_dtoa_r+0x966>
  407fa0:	9d07      	ldr	r5, [sp, #28]
  407fa2:	2331      	movs	r3, #49	; 0x31
  407fa4:	3501      	adds	r5, #1
  407fa6:	9507      	str	r5, [sp, #28]
  407fa8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407faa:	702b      	strb	r3, [r5, #0]
  407fac:	f105 0b01 	add.w	fp, r5, #1
  407fb0:	e77e      	b.n	407eb0 <_dtoa_r+0x970>
  407fb2:	9807      	ldr	r0, [sp, #28]
  407fb4:	9909      	ldr	r1, [sp, #36]	; 0x24
  407fb6:	2331      	movs	r3, #49	; 0x31
  407fb8:	3001      	adds	r0, #1
  407fba:	9007      	str	r0, [sp, #28]
  407fbc:	700b      	strb	r3, [r1, #0]
  407fbe:	e576      	b.n	407aae <_dtoa_r+0x56e>
  407fc0:	46a3      	mov	fp, r4
  407fc2:	9c03      	ldr	r4, [sp, #12]
  407fc4:	e489      	b.n	4078da <_dtoa_r+0x39a>
  407fc6:	4640      	mov	r0, r8
  407fc8:	f7fc f91c 	bl	404204 <__aeabi_i2d>
  407fcc:	4602      	mov	r2, r0
  407fce:	460b      	mov	r3, r1
  407fd0:	4650      	mov	r0, sl
  407fd2:	4659      	mov	r1, fp
  407fd4:	f7fc f97c 	bl	4042d0 <__aeabi_dmul>
  407fd8:	2200      	movs	r2, #0
  407fda:	4b30      	ldr	r3, [pc, #192]	; (40809c <_dtoa_r+0xb5c>)
  407fdc:	f7fb ffc6 	bl	403f6c <__adddf3>
  407fe0:	4606      	mov	r6, r0
  407fe2:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407fe6:	4650      	mov	r0, sl
  407fe8:	4659      	mov	r1, fp
  407fea:	2200      	movs	r2, #0
  407fec:	4b2a      	ldr	r3, [pc, #168]	; (408098 <_dtoa_r+0xb58>)
  407fee:	f7fb ffbb 	bl	403f68 <__aeabi_dsub>
  407ff2:	4632      	mov	r2, r6
  407ff4:	463b      	mov	r3, r7
  407ff6:	4682      	mov	sl, r0
  407ff8:	468b      	mov	fp, r1
  407ffa:	f003 fd11 	bl	40ba20 <__aeabi_dcmpgt>
  407ffe:	2800      	cmp	r0, #0
  408000:	f040 80bd 	bne.w	40817e <_dtoa_r+0xc3e>
  408004:	4632      	mov	r2, r6
  408006:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  40800a:	4650      	mov	r0, sl
  40800c:	4659      	mov	r1, fp
  40800e:	f003 fce9 	bl	40b9e4 <__aeabi_dcmplt>
  408012:	2800      	cmp	r0, #0
  408014:	d055      	beq.n	4080c2 <_dtoa_r+0xb82>
  408016:	f04f 0800 	mov.w	r8, #0
  40801a:	4646      	mov	r6, r8
  40801c:	e743      	b.n	407ea6 <_dtoa_r+0x966>
  40801e:	990a      	ldr	r1, [sp, #40]	; 0x28
  408020:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408022:	4620      	mov	r0, r4
  408024:	f001 fb6e 	bl	409704 <__pow5mult>
  408028:	900a      	str	r0, [sp, #40]	; 0x28
  40802a:	e4ba      	b.n	4079a2 <_dtoa_r+0x462>
  40802c:	2601      	movs	r6, #1
  40802e:	960b      	str	r6, [sp, #44]	; 0x2c
  408030:	e602      	b.n	407c38 <_dtoa_r+0x6f8>
  408032:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  408034:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  408036:	1b7b      	subs	r3, r7, r5
  408038:	441e      	add	r6, r3
  40803a:	970c      	str	r7, [sp, #48]	; 0x30
  40803c:	960d      	str	r6, [sp, #52]	; 0x34
  40803e:	2700      	movs	r7, #0
  408040:	e46f      	b.n	407922 <_dtoa_r+0x3e2>
  408042:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  408046:	f04f 0802 	mov.w	r8, #2
  40804a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40804e:	e638      	b.n	407cc2 <_dtoa_r+0x782>
  408050:	2a00      	cmp	r2, #0
  408052:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  408056:	46d9      	mov	r9, fp
  408058:	dd11      	ble.n	40807e <_dtoa_r+0xb3e>
  40805a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40805c:	2201      	movs	r2, #1
  40805e:	4620      	mov	r0, r4
  408060:	f001 fb9e 	bl	4097a0 <__lshift>
  408064:	4641      	mov	r1, r8
  408066:	900a      	str	r0, [sp, #40]	; 0x28
  408068:	f001 fbf8 	bl	40985c <__mcmp>
  40806c:	2800      	cmp	r0, #0
  40806e:	f340 815d 	ble.w	40832c <_dtoa_r+0xdec>
  408072:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  408076:	f000 811b 	beq.w	4082b0 <_dtoa_r+0xd70>
  40807a:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  40807e:	9b06      	ldr	r3, [sp, #24]
  408080:	4635      	mov	r5, r6
  408082:	f883 a000 	strb.w	sl, [r3]
  408086:	f103 0b01 	add.w	fp, r3, #1
  40808a:	463e      	mov	r6, r7
  40808c:	e50f      	b.n	407aae <_dtoa_r+0x56e>
  40808e:	bf00      	nop
  408090:	3ff00000 	.word	0x3ff00000
  408094:	40240000 	.word	0x40240000
  408098:	40140000 	.word	0x40140000
  40809c:	401c0000 	.word	0x401c0000
  4080a0:	d103      	bne.n	4080aa <_dtoa_r+0xb6a>
  4080a2:	f01a 0f01 	tst.w	sl, #1
  4080a6:	f47f acf2 	bne.w	407a8e <_dtoa_r+0x54e>
  4080aa:	465b      	mov	r3, fp
  4080ac:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  4080b0:	469b      	mov	fp, r3
  4080b2:	2a30      	cmp	r2, #48	; 0x30
  4080b4:	f103 33ff 	add.w	r3, r3, #4294967295
  4080b8:	d0f8      	beq.n	4080ac <_dtoa_r+0xb6c>
  4080ba:	e4f8      	b.n	407aae <_dtoa_r+0x56e>
  4080bc:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  4080c0:	4654      	mov	r4, sl
  4080c2:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  4080c6:	f7ff bb47 	b.w	407758 <_dtoa_r+0x218>
  4080ca:	9e07      	ldr	r6, [sp, #28]
  4080cc:	4275      	negs	r5, r6
  4080ce:	2d00      	cmp	r5, #0
  4080d0:	f000 80c2 	beq.w	408258 <_dtoa_r+0xd18>
  4080d4:	4ba3      	ldr	r3, [pc, #652]	; (408364 <_dtoa_r+0xe24>)
  4080d6:	f005 020f 	and.w	r2, r5, #15
  4080da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4080de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4080e2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4080e6:	f7fc f8f3 	bl	4042d0 <__aeabi_dmul>
  4080ea:	112d      	asrs	r5, r5, #4
  4080ec:	4682      	mov	sl, r0
  4080ee:	468b      	mov	fp, r1
  4080f0:	f000 812e 	beq.w	408350 <_dtoa_r+0xe10>
  4080f4:	4e9c      	ldr	r6, [pc, #624]	; (408368 <_dtoa_r+0xe28>)
  4080f6:	f04f 0802 	mov.w	r8, #2
  4080fa:	07ea      	lsls	r2, r5, #31
  4080fc:	d505      	bpl.n	40810a <_dtoa_r+0xbca>
  4080fe:	e9d6 2300 	ldrd	r2, r3, [r6]
  408102:	f108 0801 	add.w	r8, r8, #1
  408106:	f7fc f8e3 	bl	4042d0 <__aeabi_dmul>
  40810a:	106d      	asrs	r5, r5, #1
  40810c:	f106 0608 	add.w	r6, r6, #8
  408110:	d1f3      	bne.n	4080fa <_dtoa_r+0xbba>
  408112:	4682      	mov	sl, r0
  408114:	468b      	mov	fp, r1
  408116:	e5ef      	b.n	407cf8 <_dtoa_r+0x7b8>
  408118:	9e07      	ldr	r6, [sp, #28]
  40811a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40811c:	2230      	movs	r2, #48	; 0x30
  40811e:	702a      	strb	r2, [r5, #0]
  408120:	3601      	adds	r6, #1
  408122:	2231      	movs	r2, #49	; 0x31
  408124:	9607      	str	r6, [sp, #28]
  408126:	701a      	strb	r2, [r3, #0]
  408128:	f7ff bbd7 	b.w	4078da <_dtoa_r+0x39a>
  40812c:	6871      	ldr	r1, [r6, #4]
  40812e:	4620      	mov	r0, r4
  408130:	f001 f978 	bl	409424 <_Balloc>
  408134:	6933      	ldr	r3, [r6, #16]
  408136:	4605      	mov	r5, r0
  408138:	1c9a      	adds	r2, r3, #2
  40813a:	0092      	lsls	r2, r2, #2
  40813c:	f106 010c 	add.w	r1, r6, #12
  408140:	300c      	adds	r0, #12
  408142:	f7fc fdf5 	bl	404d30 <memcpy>
  408146:	4620      	mov	r0, r4
  408148:	4629      	mov	r1, r5
  40814a:	2201      	movs	r2, #1
  40814c:	f001 fb28 	bl	4097a0 <__lshift>
  408150:	4607      	mov	r7, r0
  408152:	e503      	b.n	407b5c <_dtoa_r+0x61c>
  408154:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  408158:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40815c:	f000 80a8 	beq.w	4082b0 <_dtoa_r+0xd70>
  408160:	9d06      	ldr	r5, [sp, #24]
  408162:	f10a 0301 	add.w	r3, sl, #1
  408166:	702b      	strb	r3, [r5, #0]
  408168:	4635      	mov	r5, r6
  40816a:	9e06      	ldr	r6, [sp, #24]
  40816c:	f106 0b01 	add.w	fp, r6, #1
  408170:	463e      	mov	r6, r7
  408172:	e49c      	b.n	407aae <_dtoa_r+0x56e>
  408174:	4635      	mov	r5, r6
  408176:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40817a:	463e      	mov	r6, r7
  40817c:	e47b      	b.n	407a76 <_dtoa_r+0x536>
  40817e:	f04f 0800 	mov.w	r8, #0
  408182:	4646      	mov	r6, r8
  408184:	e70c      	b.n	407fa0 <_dtoa_r+0xa60>
  408186:	4977      	ldr	r1, [pc, #476]	; (408364 <_dtoa_r+0xe24>)
  408188:	f108 35ff 	add.w	r5, r8, #4294967295
  40818c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  408190:	4632      	mov	r2, r6
  408192:	463b      	mov	r3, r7
  408194:	e9d1 0100 	ldrd	r0, r1, [r1]
  408198:	9510      	str	r5, [sp, #64]	; 0x40
  40819a:	f7fc f899 	bl	4042d0 <__aeabi_dmul>
  40819e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  4081a2:	4659      	mov	r1, fp
  4081a4:	4650      	mov	r0, sl
  4081a6:	f003 fc45 	bl	40ba34 <__aeabi_d2iz>
  4081aa:	4605      	mov	r5, r0
  4081ac:	f7fc f82a 	bl	404204 <__aeabi_i2d>
  4081b0:	4602      	mov	r2, r0
  4081b2:	460b      	mov	r3, r1
  4081b4:	4650      	mov	r0, sl
  4081b6:	4659      	mov	r1, fp
  4081b8:	f7fb fed6 	bl	403f68 <__aeabi_dsub>
  4081bc:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  4081c0:	3530      	adds	r5, #48	; 0x30
  4081c2:	f1b8 0f01 	cmp.w	r8, #1
  4081c6:	4606      	mov	r6, r0
  4081c8:	460f      	mov	r7, r1
  4081ca:	f88e 5000 	strb.w	r5, [lr]
  4081ce:	f10e 0b01 	add.w	fp, lr, #1
  4081d2:	d01e      	beq.n	408212 <_dtoa_r+0xcd2>
  4081d4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4081d6:	1e6b      	subs	r3, r5, #1
  4081d8:	eb03 0a08 	add.w	sl, r3, r8
  4081dc:	2200      	movs	r2, #0
  4081de:	4b63      	ldr	r3, [pc, #396]	; (40836c <_dtoa_r+0xe2c>)
  4081e0:	f7fc f876 	bl	4042d0 <__aeabi_dmul>
  4081e4:	460f      	mov	r7, r1
  4081e6:	4606      	mov	r6, r0
  4081e8:	f003 fc24 	bl	40ba34 <__aeabi_d2iz>
  4081ec:	4680      	mov	r8, r0
  4081ee:	f7fc f809 	bl	404204 <__aeabi_i2d>
  4081f2:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4081f6:	4602      	mov	r2, r0
  4081f8:	460b      	mov	r3, r1
  4081fa:	4630      	mov	r0, r6
  4081fc:	4639      	mov	r1, r7
  4081fe:	f7fb feb3 	bl	403f68 <__aeabi_dsub>
  408202:	f805 8f01 	strb.w	r8, [r5, #1]!
  408206:	4555      	cmp	r5, sl
  408208:	d1e8      	bne.n	4081dc <_dtoa_r+0xc9c>
  40820a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40820c:	4606      	mov	r6, r0
  40820e:	460f      	mov	r7, r1
  408210:	44ab      	add	fp, r5
  408212:	2200      	movs	r2, #0
  408214:	4b56      	ldr	r3, [pc, #344]	; (408370 <_dtoa_r+0xe30>)
  408216:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  40821a:	f7fb fea7 	bl	403f6c <__adddf3>
  40821e:	4632      	mov	r2, r6
  408220:	463b      	mov	r3, r7
  408222:	f003 fbdf 	bl	40b9e4 <__aeabi_dcmplt>
  408226:	2800      	cmp	r0, #0
  408228:	d04d      	beq.n	4082c6 <_dtoa_r+0xd86>
  40822a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40822c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40822e:	9607      	str	r6, [sp, #28]
  408230:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  408234:	f7ff bb4a 	b.w	4078cc <_dtoa_r+0x38c>
  408238:	9e08      	ldr	r6, [sp, #32]
  40823a:	2300      	movs	r3, #0
  40823c:	ebc9 0506 	rsb	r5, r9, r6
  408240:	f7ff bb75 	b.w	40792e <_dtoa_r+0x3ee>
  408244:	9b18      	ldr	r3, [sp, #96]	; 0x60
  408246:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  408248:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40824c:	9d08      	ldr	r5, [sp, #32]
  40824e:	f7ff bb6e 	b.w	40792e <_dtoa_r+0x3ee>
  408252:	4657      	mov	r7, sl
  408254:	f7ff bbb8 	b.w	4079c8 <_dtoa_r+0x488>
  408258:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40825c:	f04f 0802 	mov.w	r8, #2
  408260:	e54a      	b.n	407cf8 <_dtoa_r+0x7b8>
  408262:	f1b9 0f00 	cmp.w	r9, #0
  408266:	f43f aeae 	beq.w	407fc6 <_dtoa_r+0xa86>
  40826a:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  40826c:	2e00      	cmp	r6, #0
  40826e:	f77f af28 	ble.w	4080c2 <_dtoa_r+0xb82>
  408272:	2200      	movs	r2, #0
  408274:	4b3d      	ldr	r3, [pc, #244]	; (40836c <_dtoa_r+0xe2c>)
  408276:	4650      	mov	r0, sl
  408278:	4659      	mov	r1, fp
  40827a:	f7fc f829 	bl	4042d0 <__aeabi_dmul>
  40827e:	4682      	mov	sl, r0
  408280:	f108 0001 	add.w	r0, r8, #1
  408284:	468b      	mov	fp, r1
  408286:	f7fb ffbd 	bl	404204 <__aeabi_i2d>
  40828a:	4602      	mov	r2, r0
  40828c:	460b      	mov	r3, r1
  40828e:	4650      	mov	r0, sl
  408290:	4659      	mov	r1, fp
  408292:	f7fc f81d 	bl	4042d0 <__aeabi_dmul>
  408296:	2200      	movs	r2, #0
  408298:	4b36      	ldr	r3, [pc, #216]	; (408374 <_dtoa_r+0xe34>)
  40829a:	f7fb fe67 	bl	403f6c <__adddf3>
  40829e:	9d07      	ldr	r5, [sp, #28]
  4082a0:	4606      	mov	r6, r0
  4082a2:	3d01      	subs	r5, #1
  4082a4:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4082a8:	9517      	str	r5, [sp, #92]	; 0x5c
  4082aa:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  4082ae:	e543      	b.n	407d38 <_dtoa_r+0x7f8>
  4082b0:	4635      	mov	r5, r6
  4082b2:	9b06      	ldr	r3, [sp, #24]
  4082b4:	9e06      	ldr	r6, [sp, #24]
  4082b6:	2239      	movs	r2, #57	; 0x39
  4082b8:	7032      	strb	r2, [r6, #0]
  4082ba:	f103 0b01 	add.w	fp, r3, #1
  4082be:	463e      	mov	r6, r7
  4082c0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4082c2:	f7ff bbee 	b.w	407aa2 <_dtoa_r+0x562>
  4082c6:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  4082ca:	2000      	movs	r0, #0
  4082cc:	4928      	ldr	r1, [pc, #160]	; (408370 <_dtoa_r+0xe30>)
  4082ce:	f7fb fe4b 	bl	403f68 <__aeabi_dsub>
  4082d2:	4632      	mov	r2, r6
  4082d4:	463b      	mov	r3, r7
  4082d6:	f003 fba3 	bl	40ba20 <__aeabi_dcmpgt>
  4082da:	2800      	cmp	r0, #0
  4082dc:	f43f aef1 	beq.w	4080c2 <_dtoa_r+0xb82>
  4082e0:	465b      	mov	r3, fp
  4082e2:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  4082e6:	469b      	mov	fp, r3
  4082e8:	2a30      	cmp	r2, #48	; 0x30
  4082ea:	f103 33ff 	add.w	r3, r3, #4294967295
  4082ee:	d0f8      	beq.n	4082e2 <_dtoa_r+0xda2>
  4082f0:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  4082f2:	9507      	str	r5, [sp, #28]
  4082f4:	f7ff baf1 	b.w	4078da <_dtoa_r+0x39a>
  4082f8:	4645      	mov	r5, r8
  4082fa:	4654      	mov	r4, sl
  4082fc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4082fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
  408300:	9607      	str	r6, [sp, #28]
  408302:	f7ff bae3 	b.w	4078cc <_dtoa_r+0x38c>
  408306:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40830a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40830e:	d0cf      	beq.n	4082b0 <_dtoa_r+0xd70>
  408310:	9b03      	ldr	r3, [sp, #12]
  408312:	4635      	mov	r5, r6
  408314:	2b00      	cmp	r3, #0
  408316:	9e06      	ldr	r6, [sp, #24]
  408318:	bfc8      	it	gt
  40831a:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  40831e:	f886 a000 	strb.w	sl, [r6]
  408322:	f106 0b01 	add.w	fp, r6, #1
  408326:	463e      	mov	r6, r7
  408328:	f7ff bbc1 	b.w	407aae <_dtoa_r+0x56e>
  40832c:	f47f aea7 	bne.w	40807e <_dtoa_r+0xb3e>
  408330:	f01a 0f01 	tst.w	sl, #1
  408334:	f43f aea3 	beq.w	40807e <_dtoa_r+0xb3e>
  408338:	e69b      	b.n	408072 <_dtoa_r+0xb32>
  40833a:	4631      	mov	r1, r6
  40833c:	4620      	mov	r0, r4
  40833e:	220a      	movs	r2, #10
  408340:	2300      	movs	r3, #0
  408342:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  408346:	f001 f89d 	bl	409484 <__multadd>
  40834a:	4606      	mov	r6, r0
  40834c:	f7ff bb6a 	b.w	407a24 <_dtoa_r+0x4e4>
  408350:	f04f 0802 	mov.w	r8, #2
  408354:	e4d0      	b.n	407cf8 <_dtoa_r+0x7b8>
  408356:	f43f ab50 	beq.w	4079fa <_dtoa_r+0x4ba>
  40835a:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  40835e:	f7ff bbe0 	b.w	407b22 <_dtoa_r+0x5e2>
  408362:	bf00      	nop
  408364:	0040caa0 	.word	0x0040caa0
  408368:	0040cb68 	.word	0x0040cb68
  40836c:	40240000 	.word	0x40240000
  408370:	3fe00000 	.word	0x3fe00000
  408374:	401c0000 	.word	0x401c0000

00408378 <__sflush_r>:
  408378:	898b      	ldrh	r3, [r1, #12]
  40837a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40837e:	b29a      	uxth	r2, r3
  408380:	460d      	mov	r5, r1
  408382:	0711      	lsls	r1, r2, #28
  408384:	4680      	mov	r8, r0
  408386:	d43c      	bmi.n	408402 <__sflush_r+0x8a>
  408388:	686a      	ldr	r2, [r5, #4]
  40838a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40838e:	2a00      	cmp	r2, #0
  408390:	81ab      	strh	r3, [r5, #12]
  408392:	dd59      	ble.n	408448 <__sflush_r+0xd0>
  408394:	6aac      	ldr	r4, [r5, #40]	; 0x28
  408396:	2c00      	cmp	r4, #0
  408398:	d04b      	beq.n	408432 <__sflush_r+0xba>
  40839a:	b29b      	uxth	r3, r3
  40839c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4083a0:	2100      	movs	r1, #0
  4083a2:	b292      	uxth	r2, r2
  4083a4:	f8d8 6000 	ldr.w	r6, [r8]
  4083a8:	f8c8 1000 	str.w	r1, [r8]
  4083ac:	2a00      	cmp	r2, #0
  4083ae:	d04f      	beq.n	408450 <__sflush_r+0xd8>
  4083b0:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4083b2:	075f      	lsls	r7, r3, #29
  4083b4:	d505      	bpl.n	4083c2 <__sflush_r+0x4a>
  4083b6:	6869      	ldr	r1, [r5, #4]
  4083b8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4083ba:	1a52      	subs	r2, r2, r1
  4083bc:	b10b      	cbz	r3, 4083c2 <__sflush_r+0x4a>
  4083be:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4083c0:	1ad2      	subs	r2, r2, r3
  4083c2:	4640      	mov	r0, r8
  4083c4:	69e9      	ldr	r1, [r5, #28]
  4083c6:	2300      	movs	r3, #0
  4083c8:	47a0      	blx	r4
  4083ca:	1c44      	adds	r4, r0, #1
  4083cc:	d04a      	beq.n	408464 <__sflush_r+0xec>
  4083ce:	89ab      	ldrh	r3, [r5, #12]
  4083d0:	692a      	ldr	r2, [r5, #16]
  4083d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4083d6:	b29b      	uxth	r3, r3
  4083d8:	2100      	movs	r1, #0
  4083da:	602a      	str	r2, [r5, #0]
  4083dc:	04da      	lsls	r2, r3, #19
  4083de:	81ab      	strh	r3, [r5, #12]
  4083e0:	6069      	str	r1, [r5, #4]
  4083e2:	d44c      	bmi.n	40847e <__sflush_r+0x106>
  4083e4:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4083e6:	f8c8 6000 	str.w	r6, [r8]
  4083ea:	b311      	cbz	r1, 408432 <__sflush_r+0xba>
  4083ec:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4083f0:	4299      	cmp	r1, r3
  4083f2:	d002      	beq.n	4083fa <__sflush_r+0x82>
  4083f4:	4640      	mov	r0, r8
  4083f6:	f000 f9c3 	bl	408780 <_free_r>
  4083fa:	2000      	movs	r0, #0
  4083fc:	6328      	str	r0, [r5, #48]	; 0x30
  4083fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408402:	692e      	ldr	r6, [r5, #16]
  408404:	b1ae      	cbz	r6, 408432 <__sflush_r+0xba>
  408406:	0791      	lsls	r1, r2, #30
  408408:	682c      	ldr	r4, [r5, #0]
  40840a:	bf0c      	ite	eq
  40840c:	696b      	ldreq	r3, [r5, #20]
  40840e:	2300      	movne	r3, #0
  408410:	602e      	str	r6, [r5, #0]
  408412:	1ba4      	subs	r4, r4, r6
  408414:	60ab      	str	r3, [r5, #8]
  408416:	e00a      	b.n	40842e <__sflush_r+0xb6>
  408418:	4632      	mov	r2, r6
  40841a:	4623      	mov	r3, r4
  40841c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40841e:	4640      	mov	r0, r8
  408420:	69e9      	ldr	r1, [r5, #28]
  408422:	47b8      	blx	r7
  408424:	2800      	cmp	r0, #0
  408426:	ebc0 0404 	rsb	r4, r0, r4
  40842a:	4406      	add	r6, r0
  40842c:	dd04      	ble.n	408438 <__sflush_r+0xc0>
  40842e:	2c00      	cmp	r4, #0
  408430:	dcf2      	bgt.n	408418 <__sflush_r+0xa0>
  408432:	2000      	movs	r0, #0
  408434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408438:	89ab      	ldrh	r3, [r5, #12]
  40843a:	f04f 30ff 	mov.w	r0, #4294967295
  40843e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408442:	81ab      	strh	r3, [r5, #12]
  408444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408448:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40844a:	2a00      	cmp	r2, #0
  40844c:	dca2      	bgt.n	408394 <__sflush_r+0x1c>
  40844e:	e7f0      	b.n	408432 <__sflush_r+0xba>
  408450:	2301      	movs	r3, #1
  408452:	4640      	mov	r0, r8
  408454:	69e9      	ldr	r1, [r5, #28]
  408456:	47a0      	blx	r4
  408458:	1c43      	adds	r3, r0, #1
  40845a:	4602      	mov	r2, r0
  40845c:	d01e      	beq.n	40849c <__sflush_r+0x124>
  40845e:	89ab      	ldrh	r3, [r5, #12]
  408460:	6aac      	ldr	r4, [r5, #40]	; 0x28
  408462:	e7a6      	b.n	4083b2 <__sflush_r+0x3a>
  408464:	f8d8 3000 	ldr.w	r3, [r8]
  408468:	b95b      	cbnz	r3, 408482 <__sflush_r+0x10a>
  40846a:	89aa      	ldrh	r2, [r5, #12]
  40846c:	6929      	ldr	r1, [r5, #16]
  40846e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  408472:	b292      	uxth	r2, r2
  408474:	606b      	str	r3, [r5, #4]
  408476:	04d3      	lsls	r3, r2, #19
  408478:	81aa      	strh	r2, [r5, #12]
  40847a:	6029      	str	r1, [r5, #0]
  40847c:	d5b2      	bpl.n	4083e4 <__sflush_r+0x6c>
  40847e:	6528      	str	r0, [r5, #80]	; 0x50
  408480:	e7b0      	b.n	4083e4 <__sflush_r+0x6c>
  408482:	2b1d      	cmp	r3, #29
  408484:	d001      	beq.n	40848a <__sflush_r+0x112>
  408486:	2b16      	cmp	r3, #22
  408488:	d113      	bne.n	4084b2 <__sflush_r+0x13a>
  40848a:	89a9      	ldrh	r1, [r5, #12]
  40848c:	692b      	ldr	r3, [r5, #16]
  40848e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  408492:	2200      	movs	r2, #0
  408494:	81a9      	strh	r1, [r5, #12]
  408496:	602b      	str	r3, [r5, #0]
  408498:	606a      	str	r2, [r5, #4]
  40849a:	e7a3      	b.n	4083e4 <__sflush_r+0x6c>
  40849c:	f8d8 3000 	ldr.w	r3, [r8]
  4084a0:	2b00      	cmp	r3, #0
  4084a2:	d0dc      	beq.n	40845e <__sflush_r+0xe6>
  4084a4:	2b1d      	cmp	r3, #29
  4084a6:	d001      	beq.n	4084ac <__sflush_r+0x134>
  4084a8:	2b16      	cmp	r3, #22
  4084aa:	d1c5      	bne.n	408438 <__sflush_r+0xc0>
  4084ac:	f8c8 6000 	str.w	r6, [r8]
  4084b0:	e7bf      	b.n	408432 <__sflush_r+0xba>
  4084b2:	89ab      	ldrh	r3, [r5, #12]
  4084b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4084b8:	81ab      	strh	r3, [r5, #12]
  4084ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4084be:	bf00      	nop

004084c0 <_fflush_r>:
  4084c0:	b510      	push	{r4, lr}
  4084c2:	4604      	mov	r4, r0
  4084c4:	b082      	sub	sp, #8
  4084c6:	b108      	cbz	r0, 4084cc <_fflush_r+0xc>
  4084c8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4084ca:	b153      	cbz	r3, 4084e2 <_fflush_r+0x22>
  4084cc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4084d0:	b908      	cbnz	r0, 4084d6 <_fflush_r+0x16>
  4084d2:	b002      	add	sp, #8
  4084d4:	bd10      	pop	{r4, pc}
  4084d6:	4620      	mov	r0, r4
  4084d8:	b002      	add	sp, #8
  4084da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4084de:	f7ff bf4b 	b.w	408378 <__sflush_r>
  4084e2:	9101      	str	r1, [sp, #4]
  4084e4:	f000 f808 	bl	4084f8 <__sinit>
  4084e8:	9901      	ldr	r1, [sp, #4]
  4084ea:	e7ef      	b.n	4084cc <_fflush_r+0xc>

004084ec <_cleanup_r>:
  4084ec:	4901      	ldr	r1, [pc, #4]	; (4084f4 <_cleanup_r+0x8>)
  4084ee:	f000 bb9f 	b.w	408c30 <_fwalk>
  4084f2:	bf00      	nop
  4084f4:	0040b879 	.word	0x0040b879

004084f8 <__sinit>:
  4084f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4084fc:	6b84      	ldr	r4, [r0, #56]	; 0x38
  4084fe:	b083      	sub	sp, #12
  408500:	4607      	mov	r7, r0
  408502:	2c00      	cmp	r4, #0
  408504:	d165      	bne.n	4085d2 <__sinit+0xda>
  408506:	687d      	ldr	r5, [r7, #4]
  408508:	4833      	ldr	r0, [pc, #204]	; (4085d8 <__sinit+0xe0>)
  40850a:	2304      	movs	r3, #4
  40850c:	2103      	movs	r1, #3
  40850e:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  408512:	63f8      	str	r0, [r7, #60]	; 0x3c
  408514:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  408518:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  40851c:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  408520:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  408524:	81ab      	strh	r3, [r5, #12]
  408526:	602c      	str	r4, [r5, #0]
  408528:	606c      	str	r4, [r5, #4]
  40852a:	60ac      	str	r4, [r5, #8]
  40852c:	666c      	str	r4, [r5, #100]	; 0x64
  40852e:	81ec      	strh	r4, [r5, #14]
  408530:	612c      	str	r4, [r5, #16]
  408532:	616c      	str	r4, [r5, #20]
  408534:	61ac      	str	r4, [r5, #24]
  408536:	4621      	mov	r1, r4
  408538:	2208      	movs	r2, #8
  40853a:	f7fc fc6f 	bl	404e1c <memset>
  40853e:	f8df b09c 	ldr.w	fp, [pc, #156]	; 4085dc <__sinit+0xe4>
  408542:	68be      	ldr	r6, [r7, #8]
  408544:	f8df a098 	ldr.w	sl, [pc, #152]	; 4085e0 <__sinit+0xe8>
  408548:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4085e4 <__sinit+0xec>
  40854c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4085e8 <__sinit+0xf0>
  408550:	2301      	movs	r3, #1
  408552:	2209      	movs	r2, #9
  408554:	61ed      	str	r5, [r5, #28]
  408556:	f8c5 b020 	str.w	fp, [r5, #32]
  40855a:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40855e:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  408562:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  408566:	4621      	mov	r1, r4
  408568:	81f3      	strh	r3, [r6, #14]
  40856a:	81b2      	strh	r2, [r6, #12]
  40856c:	6034      	str	r4, [r6, #0]
  40856e:	6074      	str	r4, [r6, #4]
  408570:	60b4      	str	r4, [r6, #8]
  408572:	6674      	str	r4, [r6, #100]	; 0x64
  408574:	6134      	str	r4, [r6, #16]
  408576:	6174      	str	r4, [r6, #20]
  408578:	61b4      	str	r4, [r6, #24]
  40857a:	2208      	movs	r2, #8
  40857c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  408580:	9301      	str	r3, [sp, #4]
  408582:	f7fc fc4b 	bl	404e1c <memset>
  408586:	68fd      	ldr	r5, [r7, #12]
  408588:	2012      	movs	r0, #18
  40858a:	2202      	movs	r2, #2
  40858c:	61f6      	str	r6, [r6, #28]
  40858e:	f8c6 b020 	str.w	fp, [r6, #32]
  408592:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  408596:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40859a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40859e:	4621      	mov	r1, r4
  4085a0:	81a8      	strh	r0, [r5, #12]
  4085a2:	81ea      	strh	r2, [r5, #14]
  4085a4:	602c      	str	r4, [r5, #0]
  4085a6:	606c      	str	r4, [r5, #4]
  4085a8:	60ac      	str	r4, [r5, #8]
  4085aa:	666c      	str	r4, [r5, #100]	; 0x64
  4085ac:	612c      	str	r4, [r5, #16]
  4085ae:	616c      	str	r4, [r5, #20]
  4085b0:	61ac      	str	r4, [r5, #24]
  4085b2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4085b6:	2208      	movs	r2, #8
  4085b8:	f7fc fc30 	bl	404e1c <memset>
  4085bc:	9b01      	ldr	r3, [sp, #4]
  4085be:	61ed      	str	r5, [r5, #28]
  4085c0:	f8c5 b020 	str.w	fp, [r5, #32]
  4085c4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4085c8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4085cc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4085d0:	63bb      	str	r3, [r7, #56]	; 0x38
  4085d2:	b003      	add	sp, #12
  4085d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4085d8:	004084ed 	.word	0x004084ed
  4085dc:	00409e6d 	.word	0x00409e6d
  4085e0:	00409e91 	.word	0x00409e91
  4085e4:	00409ec9 	.word	0x00409ec9
  4085e8:	00409ee9 	.word	0x00409ee9

004085ec <__sfp_lock_acquire>:
  4085ec:	4770      	bx	lr
  4085ee:	bf00      	nop

004085f0 <__sfp_lock_release>:
  4085f0:	4770      	bx	lr
  4085f2:	bf00      	nop

004085f4 <__libc_fini_array>:
  4085f4:	b538      	push	{r3, r4, r5, lr}
  4085f6:	4d09      	ldr	r5, [pc, #36]	; (40861c <__libc_fini_array+0x28>)
  4085f8:	4c09      	ldr	r4, [pc, #36]	; (408620 <__libc_fini_array+0x2c>)
  4085fa:	1b64      	subs	r4, r4, r5
  4085fc:	10a4      	asrs	r4, r4, #2
  4085fe:	bf18      	it	ne
  408600:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  408604:	d005      	beq.n	408612 <__libc_fini_array+0x1e>
  408606:	3c01      	subs	r4, #1
  408608:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40860c:	4798      	blx	r3
  40860e:	2c00      	cmp	r4, #0
  408610:	d1f9      	bne.n	408606 <__libc_fini_array+0x12>
  408612:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  408616:	f004 badb 	b.w	40cbd0 <_fini>
  40861a:	bf00      	nop
  40861c:	0040cbdc 	.word	0x0040cbdc
  408620:	0040cbe0 	.word	0x0040cbe0

00408624 <_fputwc_r>:
  408624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408628:	8993      	ldrh	r3, [r2, #12]
  40862a:	460f      	mov	r7, r1
  40862c:	0499      	lsls	r1, r3, #18
  40862e:	b082      	sub	sp, #8
  408630:	4614      	mov	r4, r2
  408632:	4680      	mov	r8, r0
  408634:	d406      	bmi.n	408644 <_fputwc_r+0x20>
  408636:	6e52      	ldr	r2, [r2, #100]	; 0x64
  408638:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40863c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408640:	81a3      	strh	r3, [r4, #12]
  408642:	6662      	str	r2, [r4, #100]	; 0x64
  408644:	f000 fb1c 	bl	408c80 <__locale_mb_cur_max>
  408648:	2801      	cmp	r0, #1
  40864a:	d03e      	beq.n	4086ca <_fputwc_r+0xa6>
  40864c:	463a      	mov	r2, r7
  40864e:	4640      	mov	r0, r8
  408650:	a901      	add	r1, sp, #4
  408652:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  408656:	f002 ffef 	bl	40b638 <_wcrtomb_r>
  40865a:	1c42      	adds	r2, r0, #1
  40865c:	4606      	mov	r6, r0
  40865e:	d02d      	beq.n	4086bc <_fputwc_r+0x98>
  408660:	2800      	cmp	r0, #0
  408662:	d03a      	beq.n	4086da <_fputwc_r+0xb6>
  408664:	f89d 1004 	ldrb.w	r1, [sp, #4]
  408668:	2500      	movs	r5, #0
  40866a:	e009      	b.n	408680 <_fputwc_r+0x5c>
  40866c:	6823      	ldr	r3, [r4, #0]
  40866e:	7019      	strb	r1, [r3, #0]
  408670:	6823      	ldr	r3, [r4, #0]
  408672:	3301      	adds	r3, #1
  408674:	6023      	str	r3, [r4, #0]
  408676:	3501      	adds	r5, #1
  408678:	42b5      	cmp	r5, r6
  40867a:	d22e      	bcs.n	4086da <_fputwc_r+0xb6>
  40867c:	ab01      	add	r3, sp, #4
  40867e:	5ce9      	ldrb	r1, [r5, r3]
  408680:	68a3      	ldr	r3, [r4, #8]
  408682:	3b01      	subs	r3, #1
  408684:	2b00      	cmp	r3, #0
  408686:	60a3      	str	r3, [r4, #8]
  408688:	daf0      	bge.n	40866c <_fputwc_r+0x48>
  40868a:	69a2      	ldr	r2, [r4, #24]
  40868c:	4293      	cmp	r3, r2
  40868e:	db06      	blt.n	40869e <_fputwc_r+0x7a>
  408690:	6823      	ldr	r3, [r4, #0]
  408692:	7019      	strb	r1, [r3, #0]
  408694:	6823      	ldr	r3, [r4, #0]
  408696:	7819      	ldrb	r1, [r3, #0]
  408698:	3301      	adds	r3, #1
  40869a:	290a      	cmp	r1, #10
  40869c:	d1ea      	bne.n	408674 <_fputwc_r+0x50>
  40869e:	4640      	mov	r0, r8
  4086a0:	4622      	mov	r2, r4
  4086a2:	f002 ff75 	bl	40b590 <__swbuf_r>
  4086a6:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  4086aa:	4258      	negs	r0, r3
  4086ac:	4158      	adcs	r0, r3
  4086ae:	2800      	cmp	r0, #0
  4086b0:	d0e1      	beq.n	408676 <_fputwc_r+0x52>
  4086b2:	f04f 30ff 	mov.w	r0, #4294967295
  4086b6:	b002      	add	sp, #8
  4086b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4086bc:	89a3      	ldrh	r3, [r4, #12]
  4086be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4086c2:	81a3      	strh	r3, [r4, #12]
  4086c4:	b002      	add	sp, #8
  4086c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4086ca:	1e7b      	subs	r3, r7, #1
  4086cc:	2bfe      	cmp	r3, #254	; 0xfe
  4086ce:	d8bd      	bhi.n	40864c <_fputwc_r+0x28>
  4086d0:	b2f9      	uxtb	r1, r7
  4086d2:	4606      	mov	r6, r0
  4086d4:	f88d 1004 	strb.w	r1, [sp, #4]
  4086d8:	e7c6      	b.n	408668 <_fputwc_r+0x44>
  4086da:	4638      	mov	r0, r7
  4086dc:	b002      	add	sp, #8
  4086de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4086e2:	bf00      	nop

004086e4 <_malloc_trim_r>:
  4086e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4086e6:	4d23      	ldr	r5, [pc, #140]	; (408774 <_malloc_trim_r+0x90>)
  4086e8:	460f      	mov	r7, r1
  4086ea:	4604      	mov	r4, r0
  4086ec:	f000 fe96 	bl	40941c <__malloc_lock>
  4086f0:	68ab      	ldr	r3, [r5, #8]
  4086f2:	685e      	ldr	r6, [r3, #4]
  4086f4:	f026 0603 	bic.w	r6, r6, #3
  4086f8:	1bf1      	subs	r1, r6, r7
  4086fa:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4086fe:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  408702:	f021 010f 	bic.w	r1, r1, #15
  408706:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  40870a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  40870e:	db07      	blt.n	408720 <_malloc_trim_r+0x3c>
  408710:	4620      	mov	r0, r4
  408712:	2100      	movs	r1, #0
  408714:	f001 fb98 	bl	409e48 <_sbrk_r>
  408718:	68ab      	ldr	r3, [r5, #8]
  40871a:	4433      	add	r3, r6
  40871c:	4298      	cmp	r0, r3
  40871e:	d004      	beq.n	40872a <_malloc_trim_r+0x46>
  408720:	4620      	mov	r0, r4
  408722:	f000 fe7d 	bl	409420 <__malloc_unlock>
  408726:	2000      	movs	r0, #0
  408728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40872a:	4620      	mov	r0, r4
  40872c:	4279      	negs	r1, r7
  40872e:	f001 fb8b 	bl	409e48 <_sbrk_r>
  408732:	3001      	adds	r0, #1
  408734:	d00d      	beq.n	408752 <_malloc_trim_r+0x6e>
  408736:	4b10      	ldr	r3, [pc, #64]	; (408778 <_malloc_trim_r+0x94>)
  408738:	68aa      	ldr	r2, [r5, #8]
  40873a:	6819      	ldr	r1, [r3, #0]
  40873c:	1bf6      	subs	r6, r6, r7
  40873e:	f046 0601 	orr.w	r6, r6, #1
  408742:	4620      	mov	r0, r4
  408744:	1bc9      	subs	r1, r1, r7
  408746:	6056      	str	r6, [r2, #4]
  408748:	6019      	str	r1, [r3, #0]
  40874a:	f000 fe69 	bl	409420 <__malloc_unlock>
  40874e:	2001      	movs	r0, #1
  408750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408752:	4620      	mov	r0, r4
  408754:	2100      	movs	r1, #0
  408756:	f001 fb77 	bl	409e48 <_sbrk_r>
  40875a:	68ab      	ldr	r3, [r5, #8]
  40875c:	1ac2      	subs	r2, r0, r3
  40875e:	2a0f      	cmp	r2, #15
  408760:	ddde      	ble.n	408720 <_malloc_trim_r+0x3c>
  408762:	4d06      	ldr	r5, [pc, #24]	; (40877c <_malloc_trim_r+0x98>)
  408764:	4904      	ldr	r1, [pc, #16]	; (408778 <_malloc_trim_r+0x94>)
  408766:	682d      	ldr	r5, [r5, #0]
  408768:	f042 0201 	orr.w	r2, r2, #1
  40876c:	1b40      	subs	r0, r0, r5
  40876e:	605a      	str	r2, [r3, #4]
  408770:	6008      	str	r0, [r1, #0]
  408772:	e7d5      	b.n	408720 <_malloc_trim_r+0x3c>
  408774:	20000580 	.word	0x20000580
  408778:	20003e08 	.word	0x20003e08
  40877c:	2000098c 	.word	0x2000098c

00408780 <_free_r>:
  408780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408784:	460d      	mov	r5, r1
  408786:	4606      	mov	r6, r0
  408788:	2900      	cmp	r1, #0
  40878a:	d055      	beq.n	408838 <_free_r+0xb8>
  40878c:	f000 fe46 	bl	40941c <__malloc_lock>
  408790:	f855 1c04 	ldr.w	r1, [r5, #-4]
  408794:	f8df c170 	ldr.w	ip, [pc, #368]	; 408908 <_free_r+0x188>
  408798:	f1a5 0408 	sub.w	r4, r5, #8
  40879c:	f021 0301 	bic.w	r3, r1, #1
  4087a0:	18e2      	adds	r2, r4, r3
  4087a2:	f8dc 0008 	ldr.w	r0, [ip, #8]
  4087a6:	6857      	ldr	r7, [r2, #4]
  4087a8:	4290      	cmp	r0, r2
  4087aa:	f027 0703 	bic.w	r7, r7, #3
  4087ae:	d068      	beq.n	408882 <_free_r+0x102>
  4087b0:	f011 0101 	ands.w	r1, r1, #1
  4087b4:	6057      	str	r7, [r2, #4]
  4087b6:	d032      	beq.n	40881e <_free_r+0x9e>
  4087b8:	2100      	movs	r1, #0
  4087ba:	19d0      	adds	r0, r2, r7
  4087bc:	6840      	ldr	r0, [r0, #4]
  4087be:	07c0      	lsls	r0, r0, #31
  4087c0:	d406      	bmi.n	4087d0 <_free_r+0x50>
  4087c2:	443b      	add	r3, r7
  4087c4:	6890      	ldr	r0, [r2, #8]
  4087c6:	2900      	cmp	r1, #0
  4087c8:	d04d      	beq.n	408866 <_free_r+0xe6>
  4087ca:	68d2      	ldr	r2, [r2, #12]
  4087cc:	60c2      	str	r2, [r0, #12]
  4087ce:	6090      	str	r0, [r2, #8]
  4087d0:	f043 0201 	orr.w	r2, r3, #1
  4087d4:	6062      	str	r2, [r4, #4]
  4087d6:	50e3      	str	r3, [r4, r3]
  4087d8:	b9e1      	cbnz	r1, 408814 <_free_r+0x94>
  4087da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4087de:	d32d      	bcc.n	40883c <_free_r+0xbc>
  4087e0:	0a5a      	lsrs	r2, r3, #9
  4087e2:	2a04      	cmp	r2, #4
  4087e4:	d869      	bhi.n	4088ba <_free_r+0x13a>
  4087e6:	0998      	lsrs	r0, r3, #6
  4087e8:	3038      	adds	r0, #56	; 0x38
  4087ea:	0041      	lsls	r1, r0, #1
  4087ec:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  4087f0:	f8dc 2008 	ldr.w	r2, [ip, #8]
  4087f4:	4944      	ldr	r1, [pc, #272]	; (408908 <_free_r+0x188>)
  4087f6:	4562      	cmp	r2, ip
  4087f8:	d065      	beq.n	4088c6 <_free_r+0x146>
  4087fa:	6851      	ldr	r1, [r2, #4]
  4087fc:	f021 0103 	bic.w	r1, r1, #3
  408800:	428b      	cmp	r3, r1
  408802:	d202      	bcs.n	40880a <_free_r+0x8a>
  408804:	6892      	ldr	r2, [r2, #8]
  408806:	4594      	cmp	ip, r2
  408808:	d1f7      	bne.n	4087fa <_free_r+0x7a>
  40880a:	68d3      	ldr	r3, [r2, #12]
  40880c:	60e3      	str	r3, [r4, #12]
  40880e:	60a2      	str	r2, [r4, #8]
  408810:	609c      	str	r4, [r3, #8]
  408812:	60d4      	str	r4, [r2, #12]
  408814:	4630      	mov	r0, r6
  408816:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40881a:	f000 be01 	b.w	409420 <__malloc_unlock>
  40881e:	f855 5c08 	ldr.w	r5, [r5, #-8]
  408822:	f10c 0808 	add.w	r8, ip, #8
  408826:	1b64      	subs	r4, r4, r5
  408828:	68a0      	ldr	r0, [r4, #8]
  40882a:	442b      	add	r3, r5
  40882c:	4540      	cmp	r0, r8
  40882e:	d042      	beq.n	4088b6 <_free_r+0x136>
  408830:	68e5      	ldr	r5, [r4, #12]
  408832:	60c5      	str	r5, [r0, #12]
  408834:	60a8      	str	r0, [r5, #8]
  408836:	e7c0      	b.n	4087ba <_free_r+0x3a>
  408838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40883c:	08db      	lsrs	r3, r3, #3
  40883e:	109a      	asrs	r2, r3, #2
  408840:	2001      	movs	r0, #1
  408842:	4090      	lsls	r0, r2
  408844:	f8dc 1004 	ldr.w	r1, [ip, #4]
  408848:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  40884c:	689a      	ldr	r2, [r3, #8]
  40884e:	4301      	orrs	r1, r0
  408850:	60a2      	str	r2, [r4, #8]
  408852:	60e3      	str	r3, [r4, #12]
  408854:	f8cc 1004 	str.w	r1, [ip, #4]
  408858:	4630      	mov	r0, r6
  40885a:	609c      	str	r4, [r3, #8]
  40885c:	60d4      	str	r4, [r2, #12]
  40885e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408862:	f000 bddd 	b.w	409420 <__malloc_unlock>
  408866:	4d29      	ldr	r5, [pc, #164]	; (40890c <_free_r+0x18c>)
  408868:	42a8      	cmp	r0, r5
  40886a:	d1ae      	bne.n	4087ca <_free_r+0x4a>
  40886c:	f043 0201 	orr.w	r2, r3, #1
  408870:	f8cc 4014 	str.w	r4, [ip, #20]
  408874:	f8cc 4010 	str.w	r4, [ip, #16]
  408878:	60e0      	str	r0, [r4, #12]
  40887a:	60a0      	str	r0, [r4, #8]
  40887c:	6062      	str	r2, [r4, #4]
  40887e:	50e3      	str	r3, [r4, r3]
  408880:	e7c8      	b.n	408814 <_free_r+0x94>
  408882:	441f      	add	r7, r3
  408884:	07cb      	lsls	r3, r1, #31
  408886:	d407      	bmi.n	408898 <_free_r+0x118>
  408888:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40888c:	1a64      	subs	r4, r4, r1
  40888e:	68e3      	ldr	r3, [r4, #12]
  408890:	68a2      	ldr	r2, [r4, #8]
  408892:	440f      	add	r7, r1
  408894:	60d3      	str	r3, [r2, #12]
  408896:	609a      	str	r2, [r3, #8]
  408898:	4b1d      	ldr	r3, [pc, #116]	; (408910 <_free_r+0x190>)
  40889a:	f047 0201 	orr.w	r2, r7, #1
  40889e:	681b      	ldr	r3, [r3, #0]
  4088a0:	6062      	str	r2, [r4, #4]
  4088a2:	429f      	cmp	r7, r3
  4088a4:	f8cc 4008 	str.w	r4, [ip, #8]
  4088a8:	d3b4      	bcc.n	408814 <_free_r+0x94>
  4088aa:	4b1a      	ldr	r3, [pc, #104]	; (408914 <_free_r+0x194>)
  4088ac:	4630      	mov	r0, r6
  4088ae:	6819      	ldr	r1, [r3, #0]
  4088b0:	f7ff ff18 	bl	4086e4 <_malloc_trim_r>
  4088b4:	e7ae      	b.n	408814 <_free_r+0x94>
  4088b6:	2101      	movs	r1, #1
  4088b8:	e77f      	b.n	4087ba <_free_r+0x3a>
  4088ba:	2a14      	cmp	r2, #20
  4088bc:	d80b      	bhi.n	4088d6 <_free_r+0x156>
  4088be:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  4088c2:	0041      	lsls	r1, r0, #1
  4088c4:	e792      	b.n	4087ec <_free_r+0x6c>
  4088c6:	1080      	asrs	r0, r0, #2
  4088c8:	2501      	movs	r5, #1
  4088ca:	4085      	lsls	r5, r0
  4088cc:	6848      	ldr	r0, [r1, #4]
  4088ce:	4613      	mov	r3, r2
  4088d0:	4328      	orrs	r0, r5
  4088d2:	6048      	str	r0, [r1, #4]
  4088d4:	e79a      	b.n	40880c <_free_r+0x8c>
  4088d6:	2a54      	cmp	r2, #84	; 0x54
  4088d8:	d803      	bhi.n	4088e2 <_free_r+0x162>
  4088da:	0b18      	lsrs	r0, r3, #12
  4088dc:	306e      	adds	r0, #110	; 0x6e
  4088de:	0041      	lsls	r1, r0, #1
  4088e0:	e784      	b.n	4087ec <_free_r+0x6c>
  4088e2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4088e6:	d803      	bhi.n	4088f0 <_free_r+0x170>
  4088e8:	0bd8      	lsrs	r0, r3, #15
  4088ea:	3077      	adds	r0, #119	; 0x77
  4088ec:	0041      	lsls	r1, r0, #1
  4088ee:	e77d      	b.n	4087ec <_free_r+0x6c>
  4088f0:	f240 5154 	movw	r1, #1364	; 0x554
  4088f4:	428a      	cmp	r2, r1
  4088f6:	d803      	bhi.n	408900 <_free_r+0x180>
  4088f8:	0c98      	lsrs	r0, r3, #18
  4088fa:	307c      	adds	r0, #124	; 0x7c
  4088fc:	0041      	lsls	r1, r0, #1
  4088fe:	e775      	b.n	4087ec <_free_r+0x6c>
  408900:	21fc      	movs	r1, #252	; 0xfc
  408902:	207e      	movs	r0, #126	; 0x7e
  408904:	e772      	b.n	4087ec <_free_r+0x6c>
  408906:	bf00      	nop
  408908:	20000580 	.word	0x20000580
  40890c:	20000588 	.word	0x20000588
  408910:	20000988 	.word	0x20000988
  408914:	20003e04 	.word	0x20003e04

00408918 <__sfvwrite_r>:
  408918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40891c:	6893      	ldr	r3, [r2, #8]
  40891e:	b083      	sub	sp, #12
  408920:	4616      	mov	r6, r2
  408922:	4681      	mov	r9, r0
  408924:	460c      	mov	r4, r1
  408926:	b32b      	cbz	r3, 408974 <__sfvwrite_r+0x5c>
  408928:	898b      	ldrh	r3, [r1, #12]
  40892a:	0719      	lsls	r1, r3, #28
  40892c:	d526      	bpl.n	40897c <__sfvwrite_r+0x64>
  40892e:	6922      	ldr	r2, [r4, #16]
  408930:	b322      	cbz	r2, 40897c <__sfvwrite_r+0x64>
  408932:	f003 0202 	and.w	r2, r3, #2
  408936:	b292      	uxth	r2, r2
  408938:	6835      	ldr	r5, [r6, #0]
  40893a:	2a00      	cmp	r2, #0
  40893c:	d02c      	beq.n	408998 <__sfvwrite_r+0x80>
  40893e:	f04f 0a00 	mov.w	sl, #0
  408942:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 408c2c <__sfvwrite_r+0x314>
  408946:	46d0      	mov	r8, sl
  408948:	45d8      	cmp	r8, fp
  40894a:	bf34      	ite	cc
  40894c:	4643      	movcc	r3, r8
  40894e:	465b      	movcs	r3, fp
  408950:	4652      	mov	r2, sl
  408952:	4648      	mov	r0, r9
  408954:	f1b8 0f00 	cmp.w	r8, #0
  408958:	d04f      	beq.n	4089fa <__sfvwrite_r+0xe2>
  40895a:	69e1      	ldr	r1, [r4, #28]
  40895c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40895e:	47b8      	blx	r7
  408960:	2800      	cmp	r0, #0
  408962:	dd56      	ble.n	408a12 <__sfvwrite_r+0xfa>
  408964:	68b3      	ldr	r3, [r6, #8]
  408966:	4482      	add	sl, r0
  408968:	1a1b      	subs	r3, r3, r0
  40896a:	ebc0 0808 	rsb	r8, r0, r8
  40896e:	60b3      	str	r3, [r6, #8]
  408970:	2b00      	cmp	r3, #0
  408972:	d1e9      	bne.n	408948 <__sfvwrite_r+0x30>
  408974:	2000      	movs	r0, #0
  408976:	b003      	add	sp, #12
  408978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40897c:	4648      	mov	r0, r9
  40897e:	4621      	mov	r1, r4
  408980:	f7fe fcd0 	bl	407324 <__swsetup_r>
  408984:	2800      	cmp	r0, #0
  408986:	f040 8148 	bne.w	408c1a <__sfvwrite_r+0x302>
  40898a:	89a3      	ldrh	r3, [r4, #12]
  40898c:	6835      	ldr	r5, [r6, #0]
  40898e:	f003 0202 	and.w	r2, r3, #2
  408992:	b292      	uxth	r2, r2
  408994:	2a00      	cmp	r2, #0
  408996:	d1d2      	bne.n	40893e <__sfvwrite_r+0x26>
  408998:	f013 0a01 	ands.w	sl, r3, #1
  40899c:	d142      	bne.n	408a24 <__sfvwrite_r+0x10c>
  40899e:	46d0      	mov	r8, sl
  4089a0:	f1b8 0f00 	cmp.w	r8, #0
  4089a4:	d023      	beq.n	4089ee <__sfvwrite_r+0xd6>
  4089a6:	059a      	lsls	r2, r3, #22
  4089a8:	68a7      	ldr	r7, [r4, #8]
  4089aa:	d576      	bpl.n	408a9a <__sfvwrite_r+0x182>
  4089ac:	45b8      	cmp	r8, r7
  4089ae:	f0c0 80a4 	bcc.w	408afa <__sfvwrite_r+0x1e2>
  4089b2:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4089b6:	f040 80b2 	bne.w	408b1e <__sfvwrite_r+0x206>
  4089ba:	6820      	ldr	r0, [r4, #0]
  4089bc:	46bb      	mov	fp, r7
  4089be:	4651      	mov	r1, sl
  4089c0:	465a      	mov	r2, fp
  4089c2:	f000 fcc5 	bl	409350 <memmove>
  4089c6:	68a2      	ldr	r2, [r4, #8]
  4089c8:	6821      	ldr	r1, [r4, #0]
  4089ca:	1bd2      	subs	r2, r2, r7
  4089cc:	eb01 030b 	add.w	r3, r1, fp
  4089d0:	60a2      	str	r2, [r4, #8]
  4089d2:	6023      	str	r3, [r4, #0]
  4089d4:	4642      	mov	r2, r8
  4089d6:	68b3      	ldr	r3, [r6, #8]
  4089d8:	4492      	add	sl, r2
  4089da:	1a9b      	subs	r3, r3, r2
  4089dc:	ebc2 0808 	rsb	r8, r2, r8
  4089e0:	60b3      	str	r3, [r6, #8]
  4089e2:	2b00      	cmp	r3, #0
  4089e4:	d0c6      	beq.n	408974 <__sfvwrite_r+0x5c>
  4089e6:	89a3      	ldrh	r3, [r4, #12]
  4089e8:	f1b8 0f00 	cmp.w	r8, #0
  4089ec:	d1db      	bne.n	4089a6 <__sfvwrite_r+0x8e>
  4089ee:	f8d5 a000 	ldr.w	sl, [r5]
  4089f2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4089f6:	3508      	adds	r5, #8
  4089f8:	e7d2      	b.n	4089a0 <__sfvwrite_r+0x88>
  4089fa:	f8d5 a000 	ldr.w	sl, [r5]
  4089fe:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408a02:	3508      	adds	r5, #8
  408a04:	e7a0      	b.n	408948 <__sfvwrite_r+0x30>
  408a06:	4648      	mov	r0, r9
  408a08:	4621      	mov	r1, r4
  408a0a:	f7ff fd59 	bl	4084c0 <_fflush_r>
  408a0e:	2800      	cmp	r0, #0
  408a10:	d059      	beq.n	408ac6 <__sfvwrite_r+0x1ae>
  408a12:	89a3      	ldrh	r3, [r4, #12]
  408a14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408a18:	f04f 30ff 	mov.w	r0, #4294967295
  408a1c:	81a3      	strh	r3, [r4, #12]
  408a1e:	b003      	add	sp, #12
  408a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a24:	4692      	mov	sl, r2
  408a26:	9201      	str	r2, [sp, #4]
  408a28:	4693      	mov	fp, r2
  408a2a:	4690      	mov	r8, r2
  408a2c:	f1b8 0f00 	cmp.w	r8, #0
  408a30:	d02b      	beq.n	408a8a <__sfvwrite_r+0x172>
  408a32:	9f01      	ldr	r7, [sp, #4]
  408a34:	2f00      	cmp	r7, #0
  408a36:	d064      	beq.n	408b02 <__sfvwrite_r+0x1ea>
  408a38:	6820      	ldr	r0, [r4, #0]
  408a3a:	6921      	ldr	r1, [r4, #16]
  408a3c:	45c2      	cmp	sl, r8
  408a3e:	bf34      	ite	cc
  408a40:	4653      	movcc	r3, sl
  408a42:	4643      	movcs	r3, r8
  408a44:	4288      	cmp	r0, r1
  408a46:	461f      	mov	r7, r3
  408a48:	f8d4 c008 	ldr.w	ip, [r4, #8]
  408a4c:	6962      	ldr	r2, [r4, #20]
  408a4e:	d903      	bls.n	408a58 <__sfvwrite_r+0x140>
  408a50:	4494      	add	ip, r2
  408a52:	4563      	cmp	r3, ip
  408a54:	f300 80ae 	bgt.w	408bb4 <__sfvwrite_r+0x29c>
  408a58:	4293      	cmp	r3, r2
  408a5a:	db36      	blt.n	408aca <__sfvwrite_r+0x1b2>
  408a5c:	4613      	mov	r3, r2
  408a5e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  408a60:	4648      	mov	r0, r9
  408a62:	69e1      	ldr	r1, [r4, #28]
  408a64:	465a      	mov	r2, fp
  408a66:	47b8      	blx	r7
  408a68:	1e07      	subs	r7, r0, #0
  408a6a:	ddd2      	ble.n	408a12 <__sfvwrite_r+0xfa>
  408a6c:	ebba 0a07 	subs.w	sl, sl, r7
  408a70:	d03a      	beq.n	408ae8 <__sfvwrite_r+0x1d0>
  408a72:	68b3      	ldr	r3, [r6, #8]
  408a74:	44bb      	add	fp, r7
  408a76:	1bdb      	subs	r3, r3, r7
  408a78:	ebc7 0808 	rsb	r8, r7, r8
  408a7c:	60b3      	str	r3, [r6, #8]
  408a7e:	2b00      	cmp	r3, #0
  408a80:	f43f af78 	beq.w	408974 <__sfvwrite_r+0x5c>
  408a84:	f1b8 0f00 	cmp.w	r8, #0
  408a88:	d1d3      	bne.n	408a32 <__sfvwrite_r+0x11a>
  408a8a:	2700      	movs	r7, #0
  408a8c:	f8d5 b000 	ldr.w	fp, [r5]
  408a90:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408a94:	9701      	str	r7, [sp, #4]
  408a96:	3508      	adds	r5, #8
  408a98:	e7c8      	b.n	408a2c <__sfvwrite_r+0x114>
  408a9a:	6820      	ldr	r0, [r4, #0]
  408a9c:	6923      	ldr	r3, [r4, #16]
  408a9e:	4298      	cmp	r0, r3
  408aa0:	d802      	bhi.n	408aa8 <__sfvwrite_r+0x190>
  408aa2:	6963      	ldr	r3, [r4, #20]
  408aa4:	4598      	cmp	r8, r3
  408aa6:	d272      	bcs.n	408b8e <__sfvwrite_r+0x276>
  408aa8:	45b8      	cmp	r8, r7
  408aaa:	bf38      	it	cc
  408aac:	4647      	movcc	r7, r8
  408aae:	463a      	mov	r2, r7
  408ab0:	4651      	mov	r1, sl
  408ab2:	f000 fc4d 	bl	409350 <memmove>
  408ab6:	68a3      	ldr	r3, [r4, #8]
  408ab8:	6822      	ldr	r2, [r4, #0]
  408aba:	1bdb      	subs	r3, r3, r7
  408abc:	443a      	add	r2, r7
  408abe:	60a3      	str	r3, [r4, #8]
  408ac0:	6022      	str	r2, [r4, #0]
  408ac2:	2b00      	cmp	r3, #0
  408ac4:	d09f      	beq.n	408a06 <__sfvwrite_r+0xee>
  408ac6:	463a      	mov	r2, r7
  408ac8:	e785      	b.n	4089d6 <__sfvwrite_r+0xbe>
  408aca:	461a      	mov	r2, r3
  408acc:	4659      	mov	r1, fp
  408ace:	9300      	str	r3, [sp, #0]
  408ad0:	f000 fc3e 	bl	409350 <memmove>
  408ad4:	9b00      	ldr	r3, [sp, #0]
  408ad6:	68a1      	ldr	r1, [r4, #8]
  408ad8:	6822      	ldr	r2, [r4, #0]
  408ada:	1ac9      	subs	r1, r1, r3
  408adc:	ebba 0a07 	subs.w	sl, sl, r7
  408ae0:	4413      	add	r3, r2
  408ae2:	60a1      	str	r1, [r4, #8]
  408ae4:	6023      	str	r3, [r4, #0]
  408ae6:	d1c4      	bne.n	408a72 <__sfvwrite_r+0x15a>
  408ae8:	4648      	mov	r0, r9
  408aea:	4621      	mov	r1, r4
  408aec:	f7ff fce8 	bl	4084c0 <_fflush_r>
  408af0:	2800      	cmp	r0, #0
  408af2:	d18e      	bne.n	408a12 <__sfvwrite_r+0xfa>
  408af4:	f8cd a004 	str.w	sl, [sp, #4]
  408af8:	e7bb      	b.n	408a72 <__sfvwrite_r+0x15a>
  408afa:	6820      	ldr	r0, [r4, #0]
  408afc:	4647      	mov	r7, r8
  408afe:	46c3      	mov	fp, r8
  408b00:	e75d      	b.n	4089be <__sfvwrite_r+0xa6>
  408b02:	4658      	mov	r0, fp
  408b04:	210a      	movs	r1, #10
  408b06:	4642      	mov	r2, r8
  408b08:	f000 fbd8 	bl	4092bc <memchr>
  408b0c:	2800      	cmp	r0, #0
  408b0e:	d07f      	beq.n	408c10 <__sfvwrite_r+0x2f8>
  408b10:	f100 0a01 	add.w	sl, r0, #1
  408b14:	2701      	movs	r7, #1
  408b16:	ebcb 0a0a 	rsb	sl, fp, sl
  408b1a:	9701      	str	r7, [sp, #4]
  408b1c:	e78c      	b.n	408a38 <__sfvwrite_r+0x120>
  408b1e:	6822      	ldr	r2, [r4, #0]
  408b20:	6921      	ldr	r1, [r4, #16]
  408b22:	6967      	ldr	r7, [r4, #20]
  408b24:	ebc1 0c02 	rsb	ip, r1, r2
  408b28:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  408b2c:	f10c 0201 	add.w	r2, ip, #1
  408b30:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  408b34:	4442      	add	r2, r8
  408b36:	107f      	asrs	r7, r7, #1
  408b38:	4297      	cmp	r7, r2
  408b3a:	bf34      	ite	cc
  408b3c:	4617      	movcc	r7, r2
  408b3e:	463a      	movcs	r2, r7
  408b40:	055b      	lsls	r3, r3, #21
  408b42:	d54f      	bpl.n	408be4 <__sfvwrite_r+0x2cc>
  408b44:	4611      	mov	r1, r2
  408b46:	4648      	mov	r0, r9
  408b48:	f8cd c000 	str.w	ip, [sp]
  408b4c:	f000 f91a 	bl	408d84 <_malloc_r>
  408b50:	f8dd c000 	ldr.w	ip, [sp]
  408b54:	4683      	mov	fp, r0
  408b56:	2800      	cmp	r0, #0
  408b58:	d062      	beq.n	408c20 <__sfvwrite_r+0x308>
  408b5a:	4662      	mov	r2, ip
  408b5c:	6921      	ldr	r1, [r4, #16]
  408b5e:	f8cd c000 	str.w	ip, [sp]
  408b62:	f7fc f8e5 	bl	404d30 <memcpy>
  408b66:	89a2      	ldrh	r2, [r4, #12]
  408b68:	f8dd c000 	ldr.w	ip, [sp]
  408b6c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408b70:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408b74:	81a2      	strh	r2, [r4, #12]
  408b76:	eb0b 000c 	add.w	r0, fp, ip
  408b7a:	ebcc 0207 	rsb	r2, ip, r7
  408b7e:	f8c4 b010 	str.w	fp, [r4, #16]
  408b82:	6167      	str	r7, [r4, #20]
  408b84:	6020      	str	r0, [r4, #0]
  408b86:	60a2      	str	r2, [r4, #8]
  408b88:	4647      	mov	r7, r8
  408b8a:	46c3      	mov	fp, r8
  408b8c:	e717      	b.n	4089be <__sfvwrite_r+0xa6>
  408b8e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  408b92:	4590      	cmp	r8, r2
  408b94:	bf38      	it	cc
  408b96:	4642      	movcc	r2, r8
  408b98:	fb92 f2f3 	sdiv	r2, r2, r3
  408b9c:	fb02 f303 	mul.w	r3, r2, r3
  408ba0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  408ba2:	4648      	mov	r0, r9
  408ba4:	69e1      	ldr	r1, [r4, #28]
  408ba6:	4652      	mov	r2, sl
  408ba8:	47b8      	blx	r7
  408baa:	2800      	cmp	r0, #0
  408bac:	f77f af31 	ble.w	408a12 <__sfvwrite_r+0xfa>
  408bb0:	4602      	mov	r2, r0
  408bb2:	e710      	b.n	4089d6 <__sfvwrite_r+0xbe>
  408bb4:	4662      	mov	r2, ip
  408bb6:	4659      	mov	r1, fp
  408bb8:	f8cd c000 	str.w	ip, [sp]
  408bbc:	f000 fbc8 	bl	409350 <memmove>
  408bc0:	f8dd c000 	ldr.w	ip, [sp]
  408bc4:	6823      	ldr	r3, [r4, #0]
  408bc6:	4648      	mov	r0, r9
  408bc8:	4463      	add	r3, ip
  408bca:	6023      	str	r3, [r4, #0]
  408bcc:	4621      	mov	r1, r4
  408bce:	f8cd c000 	str.w	ip, [sp]
  408bd2:	f7ff fc75 	bl	4084c0 <_fflush_r>
  408bd6:	f8dd c000 	ldr.w	ip, [sp]
  408bda:	2800      	cmp	r0, #0
  408bdc:	f47f af19 	bne.w	408a12 <__sfvwrite_r+0xfa>
  408be0:	4667      	mov	r7, ip
  408be2:	e743      	b.n	408a6c <__sfvwrite_r+0x154>
  408be4:	4648      	mov	r0, r9
  408be6:	f8cd c000 	str.w	ip, [sp]
  408bea:	f000 ff25 	bl	409a38 <_realloc_r>
  408bee:	f8dd c000 	ldr.w	ip, [sp]
  408bf2:	4683      	mov	fp, r0
  408bf4:	2800      	cmp	r0, #0
  408bf6:	d1be      	bne.n	408b76 <__sfvwrite_r+0x25e>
  408bf8:	4648      	mov	r0, r9
  408bfa:	6921      	ldr	r1, [r4, #16]
  408bfc:	f7ff fdc0 	bl	408780 <_free_r>
  408c00:	89a3      	ldrh	r3, [r4, #12]
  408c02:	220c      	movs	r2, #12
  408c04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  408c08:	b29b      	uxth	r3, r3
  408c0a:	f8c9 2000 	str.w	r2, [r9]
  408c0e:	e701      	b.n	408a14 <__sfvwrite_r+0xfc>
  408c10:	2701      	movs	r7, #1
  408c12:	f108 0a01 	add.w	sl, r8, #1
  408c16:	9701      	str	r7, [sp, #4]
  408c18:	e70e      	b.n	408a38 <__sfvwrite_r+0x120>
  408c1a:	f04f 30ff 	mov.w	r0, #4294967295
  408c1e:	e6aa      	b.n	408976 <__sfvwrite_r+0x5e>
  408c20:	230c      	movs	r3, #12
  408c22:	f8c9 3000 	str.w	r3, [r9]
  408c26:	89a3      	ldrh	r3, [r4, #12]
  408c28:	e6f4      	b.n	408a14 <__sfvwrite_r+0xfc>
  408c2a:	bf00      	nop
  408c2c:	7ffffc00 	.word	0x7ffffc00

00408c30 <_fwalk>:
  408c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408c34:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  408c38:	4688      	mov	r8, r1
  408c3a:	d019      	beq.n	408c70 <_fwalk+0x40>
  408c3c:	2600      	movs	r6, #0
  408c3e:	687d      	ldr	r5, [r7, #4]
  408c40:	68bc      	ldr	r4, [r7, #8]
  408c42:	3d01      	subs	r5, #1
  408c44:	d40e      	bmi.n	408c64 <_fwalk+0x34>
  408c46:	89a3      	ldrh	r3, [r4, #12]
  408c48:	3d01      	subs	r5, #1
  408c4a:	2b01      	cmp	r3, #1
  408c4c:	d906      	bls.n	408c5c <_fwalk+0x2c>
  408c4e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  408c52:	4620      	mov	r0, r4
  408c54:	3301      	adds	r3, #1
  408c56:	d001      	beq.n	408c5c <_fwalk+0x2c>
  408c58:	47c0      	blx	r8
  408c5a:	4306      	orrs	r6, r0
  408c5c:	1c6b      	adds	r3, r5, #1
  408c5e:	f104 0468 	add.w	r4, r4, #104	; 0x68
  408c62:	d1f0      	bne.n	408c46 <_fwalk+0x16>
  408c64:	683f      	ldr	r7, [r7, #0]
  408c66:	2f00      	cmp	r7, #0
  408c68:	d1e9      	bne.n	408c3e <_fwalk+0xe>
  408c6a:	4630      	mov	r0, r6
  408c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408c70:	463e      	mov	r6, r7
  408c72:	4630      	mov	r0, r6
  408c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00408c78 <__locale_charset>:
  408c78:	4800      	ldr	r0, [pc, #0]	; (408c7c <__locale_charset+0x4>)
  408c7a:	4770      	bx	lr
  408c7c:	2000055c 	.word	0x2000055c

00408c80 <__locale_mb_cur_max>:
  408c80:	4b01      	ldr	r3, [pc, #4]	; (408c88 <__locale_mb_cur_max+0x8>)
  408c82:	6818      	ldr	r0, [r3, #0]
  408c84:	4770      	bx	lr
  408c86:	bf00      	nop
  408c88:	2000057c 	.word	0x2000057c

00408c8c <_localeconv_r>:
  408c8c:	4800      	ldr	r0, [pc, #0]	; (408c90 <_localeconv_r+0x4>)
  408c8e:	4770      	bx	lr
  408c90:	20000524 	.word	0x20000524

00408c94 <__smakebuf_r>:
  408c94:	b5f0      	push	{r4, r5, r6, r7, lr}
  408c96:	898b      	ldrh	r3, [r1, #12]
  408c98:	b091      	sub	sp, #68	; 0x44
  408c9a:	b29a      	uxth	r2, r3
  408c9c:	0796      	lsls	r6, r2, #30
  408c9e:	460c      	mov	r4, r1
  408ca0:	4605      	mov	r5, r0
  408ca2:	d437      	bmi.n	408d14 <__smakebuf_r+0x80>
  408ca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408ca8:	2900      	cmp	r1, #0
  408caa:	db17      	blt.n	408cdc <__smakebuf_r+0x48>
  408cac:	aa01      	add	r2, sp, #4
  408cae:	f002 fdeb 	bl	40b888 <_fstat_r>
  408cb2:	2800      	cmp	r0, #0
  408cb4:	db10      	blt.n	408cd8 <__smakebuf_r+0x44>
  408cb6:	9b02      	ldr	r3, [sp, #8]
  408cb8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  408cbc:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  408cc0:	424f      	negs	r7, r1
  408cc2:	414f      	adcs	r7, r1
  408cc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  408cc8:	d02c      	beq.n	408d24 <__smakebuf_r+0x90>
  408cca:	89a3      	ldrh	r3, [r4, #12]
  408ccc:	f44f 6680 	mov.w	r6, #1024	; 0x400
  408cd0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  408cd4:	81a3      	strh	r3, [r4, #12]
  408cd6:	e00b      	b.n	408cf0 <__smakebuf_r+0x5c>
  408cd8:	89a3      	ldrh	r3, [r4, #12]
  408cda:	b29a      	uxth	r2, r3
  408cdc:	f012 0f80 	tst.w	r2, #128	; 0x80
  408ce0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  408ce4:	81a3      	strh	r3, [r4, #12]
  408ce6:	bf14      	ite	ne
  408ce8:	2640      	movne	r6, #64	; 0x40
  408cea:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  408cee:	2700      	movs	r7, #0
  408cf0:	4628      	mov	r0, r5
  408cf2:	4631      	mov	r1, r6
  408cf4:	f000 f846 	bl	408d84 <_malloc_r>
  408cf8:	89a3      	ldrh	r3, [r4, #12]
  408cfa:	2800      	cmp	r0, #0
  408cfc:	d029      	beq.n	408d52 <__smakebuf_r+0xbe>
  408cfe:	4a1b      	ldr	r2, [pc, #108]	; (408d6c <__smakebuf_r+0xd8>)
  408d00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408d04:	63ea      	str	r2, [r5, #60]	; 0x3c
  408d06:	81a3      	strh	r3, [r4, #12]
  408d08:	6020      	str	r0, [r4, #0]
  408d0a:	6120      	str	r0, [r4, #16]
  408d0c:	6166      	str	r6, [r4, #20]
  408d0e:	b9a7      	cbnz	r7, 408d3a <__smakebuf_r+0xa6>
  408d10:	b011      	add	sp, #68	; 0x44
  408d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408d14:	f101 0343 	add.w	r3, r1, #67	; 0x43
  408d18:	2201      	movs	r2, #1
  408d1a:	600b      	str	r3, [r1, #0]
  408d1c:	610b      	str	r3, [r1, #16]
  408d1e:	614a      	str	r2, [r1, #20]
  408d20:	b011      	add	sp, #68	; 0x44
  408d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408d24:	4a12      	ldr	r2, [pc, #72]	; (408d70 <__smakebuf_r+0xdc>)
  408d26:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  408d28:	4293      	cmp	r3, r2
  408d2a:	d1ce      	bne.n	408cca <__smakebuf_r+0x36>
  408d2c:	89a3      	ldrh	r3, [r4, #12]
  408d2e:	f44f 6680 	mov.w	r6, #1024	; 0x400
  408d32:	4333      	orrs	r3, r6
  408d34:	81a3      	strh	r3, [r4, #12]
  408d36:	64e6      	str	r6, [r4, #76]	; 0x4c
  408d38:	e7da      	b.n	408cf0 <__smakebuf_r+0x5c>
  408d3a:	4628      	mov	r0, r5
  408d3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408d40:	f002 fdb6 	bl	40b8b0 <_isatty_r>
  408d44:	2800      	cmp	r0, #0
  408d46:	d0e3      	beq.n	408d10 <__smakebuf_r+0x7c>
  408d48:	89a3      	ldrh	r3, [r4, #12]
  408d4a:	f043 0301 	orr.w	r3, r3, #1
  408d4e:	81a3      	strh	r3, [r4, #12]
  408d50:	e7de      	b.n	408d10 <__smakebuf_r+0x7c>
  408d52:	059a      	lsls	r2, r3, #22
  408d54:	d4dc      	bmi.n	408d10 <__smakebuf_r+0x7c>
  408d56:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408d5a:	f043 0302 	orr.w	r3, r3, #2
  408d5e:	2101      	movs	r1, #1
  408d60:	81a3      	strh	r3, [r4, #12]
  408d62:	6022      	str	r2, [r4, #0]
  408d64:	6122      	str	r2, [r4, #16]
  408d66:	6161      	str	r1, [r4, #20]
  408d68:	e7d2      	b.n	408d10 <__smakebuf_r+0x7c>
  408d6a:	bf00      	nop
  408d6c:	004084ed 	.word	0x004084ed
  408d70:	00409ec9 	.word	0x00409ec9

00408d74 <malloc>:
  408d74:	4b02      	ldr	r3, [pc, #8]	; (408d80 <malloc+0xc>)
  408d76:	4601      	mov	r1, r0
  408d78:	6818      	ldr	r0, [r3, #0]
  408d7a:	f000 b803 	b.w	408d84 <_malloc_r>
  408d7e:	bf00      	nop
  408d80:	20000520 	.word	0x20000520

00408d84 <_malloc_r>:
  408d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408d88:	f101 050b 	add.w	r5, r1, #11
  408d8c:	2d16      	cmp	r5, #22
  408d8e:	b083      	sub	sp, #12
  408d90:	4606      	mov	r6, r0
  408d92:	d927      	bls.n	408de4 <_malloc_r+0x60>
  408d94:	f035 0507 	bics.w	r5, r5, #7
  408d98:	d427      	bmi.n	408dea <_malloc_r+0x66>
  408d9a:	42a9      	cmp	r1, r5
  408d9c:	d825      	bhi.n	408dea <_malloc_r+0x66>
  408d9e:	4630      	mov	r0, r6
  408da0:	f000 fb3c 	bl	40941c <__malloc_lock>
  408da4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  408da8:	d226      	bcs.n	408df8 <_malloc_r+0x74>
  408daa:	4fc1      	ldr	r7, [pc, #772]	; (4090b0 <_malloc_r+0x32c>)
  408dac:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  408db0:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  408db4:	68dc      	ldr	r4, [r3, #12]
  408db6:	429c      	cmp	r4, r3
  408db8:	f000 81d2 	beq.w	409160 <_malloc_r+0x3dc>
  408dbc:	6863      	ldr	r3, [r4, #4]
  408dbe:	68e2      	ldr	r2, [r4, #12]
  408dc0:	f023 0303 	bic.w	r3, r3, #3
  408dc4:	4423      	add	r3, r4
  408dc6:	6858      	ldr	r0, [r3, #4]
  408dc8:	68a1      	ldr	r1, [r4, #8]
  408dca:	f040 0501 	orr.w	r5, r0, #1
  408dce:	60ca      	str	r2, [r1, #12]
  408dd0:	4630      	mov	r0, r6
  408dd2:	6091      	str	r1, [r2, #8]
  408dd4:	605d      	str	r5, [r3, #4]
  408dd6:	f000 fb23 	bl	409420 <__malloc_unlock>
  408dda:	3408      	adds	r4, #8
  408ddc:	4620      	mov	r0, r4
  408dde:	b003      	add	sp, #12
  408de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408de4:	2510      	movs	r5, #16
  408de6:	42a9      	cmp	r1, r5
  408de8:	d9d9      	bls.n	408d9e <_malloc_r+0x1a>
  408dea:	2400      	movs	r4, #0
  408dec:	230c      	movs	r3, #12
  408dee:	4620      	mov	r0, r4
  408df0:	6033      	str	r3, [r6, #0]
  408df2:	b003      	add	sp, #12
  408df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408df8:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  408dfc:	f000 8089 	beq.w	408f12 <_malloc_r+0x18e>
  408e00:	f1bc 0f04 	cmp.w	ip, #4
  408e04:	f200 8160 	bhi.w	4090c8 <_malloc_r+0x344>
  408e08:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  408e0c:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  408e10:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408e14:	4fa6      	ldr	r7, [pc, #664]	; (4090b0 <_malloc_r+0x32c>)
  408e16:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  408e1a:	68cc      	ldr	r4, [r1, #12]
  408e1c:	42a1      	cmp	r1, r4
  408e1e:	d105      	bne.n	408e2c <_malloc_r+0xa8>
  408e20:	e00c      	b.n	408e3c <_malloc_r+0xb8>
  408e22:	2b00      	cmp	r3, #0
  408e24:	da79      	bge.n	408f1a <_malloc_r+0x196>
  408e26:	68e4      	ldr	r4, [r4, #12]
  408e28:	42a1      	cmp	r1, r4
  408e2a:	d007      	beq.n	408e3c <_malloc_r+0xb8>
  408e2c:	6862      	ldr	r2, [r4, #4]
  408e2e:	f022 0203 	bic.w	r2, r2, #3
  408e32:	1b53      	subs	r3, r2, r5
  408e34:	2b0f      	cmp	r3, #15
  408e36:	ddf4      	ble.n	408e22 <_malloc_r+0x9e>
  408e38:	f10c 3cff 	add.w	ip, ip, #4294967295
  408e3c:	f10c 0c01 	add.w	ip, ip, #1
  408e40:	4b9b      	ldr	r3, [pc, #620]	; (4090b0 <_malloc_r+0x32c>)
  408e42:	693c      	ldr	r4, [r7, #16]
  408e44:	f103 0e08 	add.w	lr, r3, #8
  408e48:	4574      	cmp	r4, lr
  408e4a:	f000 817e 	beq.w	40914a <_malloc_r+0x3c6>
  408e4e:	6861      	ldr	r1, [r4, #4]
  408e50:	f021 0103 	bic.w	r1, r1, #3
  408e54:	1b4a      	subs	r2, r1, r5
  408e56:	2a0f      	cmp	r2, #15
  408e58:	f300 8164 	bgt.w	409124 <_malloc_r+0x3a0>
  408e5c:	2a00      	cmp	r2, #0
  408e5e:	f8c3 e014 	str.w	lr, [r3, #20]
  408e62:	f8c3 e010 	str.w	lr, [r3, #16]
  408e66:	da69      	bge.n	408f3c <_malloc_r+0x1b8>
  408e68:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  408e6c:	f080 813a 	bcs.w	4090e4 <_malloc_r+0x360>
  408e70:	08c9      	lsrs	r1, r1, #3
  408e72:	108a      	asrs	r2, r1, #2
  408e74:	f04f 0801 	mov.w	r8, #1
  408e78:	fa08 f802 	lsl.w	r8, r8, r2
  408e7c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  408e80:	685a      	ldr	r2, [r3, #4]
  408e82:	6888      	ldr	r0, [r1, #8]
  408e84:	ea48 0202 	orr.w	r2, r8, r2
  408e88:	60a0      	str	r0, [r4, #8]
  408e8a:	60e1      	str	r1, [r4, #12]
  408e8c:	605a      	str	r2, [r3, #4]
  408e8e:	608c      	str	r4, [r1, #8]
  408e90:	60c4      	str	r4, [r0, #12]
  408e92:	ea4f 03ac 	mov.w	r3, ip, asr #2
  408e96:	2001      	movs	r0, #1
  408e98:	4098      	lsls	r0, r3
  408e9a:	4290      	cmp	r0, r2
  408e9c:	d85b      	bhi.n	408f56 <_malloc_r+0x1d2>
  408e9e:	4202      	tst	r2, r0
  408ea0:	d106      	bne.n	408eb0 <_malloc_r+0x12c>
  408ea2:	f02c 0c03 	bic.w	ip, ip, #3
  408ea6:	0040      	lsls	r0, r0, #1
  408ea8:	4202      	tst	r2, r0
  408eaa:	f10c 0c04 	add.w	ip, ip, #4
  408eae:	d0fa      	beq.n	408ea6 <_malloc_r+0x122>
  408eb0:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  408eb4:	4644      	mov	r4, r8
  408eb6:	46e1      	mov	r9, ip
  408eb8:	68e3      	ldr	r3, [r4, #12]
  408eba:	429c      	cmp	r4, r3
  408ebc:	d107      	bne.n	408ece <_malloc_r+0x14a>
  408ebe:	e146      	b.n	40914e <_malloc_r+0x3ca>
  408ec0:	2a00      	cmp	r2, #0
  408ec2:	f280 8157 	bge.w	409174 <_malloc_r+0x3f0>
  408ec6:	68db      	ldr	r3, [r3, #12]
  408ec8:	429c      	cmp	r4, r3
  408eca:	f000 8140 	beq.w	40914e <_malloc_r+0x3ca>
  408ece:	6859      	ldr	r1, [r3, #4]
  408ed0:	f021 0103 	bic.w	r1, r1, #3
  408ed4:	1b4a      	subs	r2, r1, r5
  408ed6:	2a0f      	cmp	r2, #15
  408ed8:	ddf2      	ble.n	408ec0 <_malloc_r+0x13c>
  408eda:	461c      	mov	r4, r3
  408edc:	f854 cf08 	ldr.w	ip, [r4, #8]!
  408ee0:	68d9      	ldr	r1, [r3, #12]
  408ee2:	f045 0901 	orr.w	r9, r5, #1
  408ee6:	f042 0801 	orr.w	r8, r2, #1
  408eea:	441d      	add	r5, r3
  408eec:	f8c3 9004 	str.w	r9, [r3, #4]
  408ef0:	4630      	mov	r0, r6
  408ef2:	f8cc 100c 	str.w	r1, [ip, #12]
  408ef6:	f8c1 c008 	str.w	ip, [r1, #8]
  408efa:	617d      	str	r5, [r7, #20]
  408efc:	613d      	str	r5, [r7, #16]
  408efe:	f8c5 e00c 	str.w	lr, [r5, #12]
  408f02:	f8c5 e008 	str.w	lr, [r5, #8]
  408f06:	f8c5 8004 	str.w	r8, [r5, #4]
  408f0a:	50aa      	str	r2, [r5, r2]
  408f0c:	f000 fa88 	bl	409420 <__malloc_unlock>
  408f10:	e764      	b.n	408ddc <_malloc_r+0x58>
  408f12:	217e      	movs	r1, #126	; 0x7e
  408f14:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  408f18:	e77c      	b.n	408e14 <_malloc_r+0x90>
  408f1a:	4422      	add	r2, r4
  408f1c:	6850      	ldr	r0, [r2, #4]
  408f1e:	68e3      	ldr	r3, [r4, #12]
  408f20:	68a1      	ldr	r1, [r4, #8]
  408f22:	f040 0501 	orr.w	r5, r0, #1
  408f26:	60cb      	str	r3, [r1, #12]
  408f28:	4630      	mov	r0, r6
  408f2a:	6099      	str	r1, [r3, #8]
  408f2c:	6055      	str	r5, [r2, #4]
  408f2e:	f000 fa77 	bl	409420 <__malloc_unlock>
  408f32:	3408      	adds	r4, #8
  408f34:	4620      	mov	r0, r4
  408f36:	b003      	add	sp, #12
  408f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f3c:	4421      	add	r1, r4
  408f3e:	684b      	ldr	r3, [r1, #4]
  408f40:	4630      	mov	r0, r6
  408f42:	f043 0301 	orr.w	r3, r3, #1
  408f46:	604b      	str	r3, [r1, #4]
  408f48:	f000 fa6a 	bl	409420 <__malloc_unlock>
  408f4c:	3408      	adds	r4, #8
  408f4e:	4620      	mov	r0, r4
  408f50:	b003      	add	sp, #12
  408f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f56:	68bc      	ldr	r4, [r7, #8]
  408f58:	6863      	ldr	r3, [r4, #4]
  408f5a:	f023 0903 	bic.w	r9, r3, #3
  408f5e:	45a9      	cmp	r9, r5
  408f60:	d304      	bcc.n	408f6c <_malloc_r+0x1e8>
  408f62:	ebc5 0309 	rsb	r3, r5, r9
  408f66:	2b0f      	cmp	r3, #15
  408f68:	f300 8091 	bgt.w	40908e <_malloc_r+0x30a>
  408f6c:	4b51      	ldr	r3, [pc, #324]	; (4090b4 <_malloc_r+0x330>)
  408f6e:	4a52      	ldr	r2, [pc, #328]	; (4090b8 <_malloc_r+0x334>)
  408f70:	6819      	ldr	r1, [r3, #0]
  408f72:	6813      	ldr	r3, [r2, #0]
  408f74:	eb05 0a01 	add.w	sl, r5, r1
  408f78:	3301      	adds	r3, #1
  408f7a:	eb04 0b09 	add.w	fp, r4, r9
  408f7e:	f000 8161 	beq.w	409244 <_malloc_r+0x4c0>
  408f82:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  408f86:	f10a 0a0f 	add.w	sl, sl, #15
  408f8a:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  408f8e:	f02a 0a0f 	bic.w	sl, sl, #15
  408f92:	4630      	mov	r0, r6
  408f94:	4651      	mov	r1, sl
  408f96:	9201      	str	r2, [sp, #4]
  408f98:	f000 ff56 	bl	409e48 <_sbrk_r>
  408f9c:	f1b0 3fff 	cmp.w	r0, #4294967295
  408fa0:	4680      	mov	r8, r0
  408fa2:	9a01      	ldr	r2, [sp, #4]
  408fa4:	f000 8101 	beq.w	4091aa <_malloc_r+0x426>
  408fa8:	4583      	cmp	fp, r0
  408faa:	f200 80fb 	bhi.w	4091a4 <_malloc_r+0x420>
  408fae:	f8df c114 	ldr.w	ip, [pc, #276]	; 4090c4 <_malloc_r+0x340>
  408fb2:	45c3      	cmp	fp, r8
  408fb4:	f8dc 3000 	ldr.w	r3, [ip]
  408fb8:	4453      	add	r3, sl
  408fba:	f8cc 3000 	str.w	r3, [ip]
  408fbe:	f000 814a 	beq.w	409256 <_malloc_r+0x4d2>
  408fc2:	6812      	ldr	r2, [r2, #0]
  408fc4:	493c      	ldr	r1, [pc, #240]	; (4090b8 <_malloc_r+0x334>)
  408fc6:	3201      	adds	r2, #1
  408fc8:	bf1b      	ittet	ne
  408fca:	ebcb 0b08 	rsbne	fp, fp, r8
  408fce:	445b      	addne	r3, fp
  408fd0:	f8c1 8000 	streq.w	r8, [r1]
  408fd4:	f8cc 3000 	strne.w	r3, [ip]
  408fd8:	f018 0307 	ands.w	r3, r8, #7
  408fdc:	f000 8114 	beq.w	409208 <_malloc_r+0x484>
  408fe0:	f1c3 0208 	rsb	r2, r3, #8
  408fe4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  408fe8:	4490      	add	r8, r2
  408fea:	3308      	adds	r3, #8
  408fec:	44c2      	add	sl, r8
  408fee:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  408ff2:	ebca 0a03 	rsb	sl, sl, r3
  408ff6:	4651      	mov	r1, sl
  408ff8:	4630      	mov	r0, r6
  408ffa:	f8cd c004 	str.w	ip, [sp, #4]
  408ffe:	f000 ff23 	bl	409e48 <_sbrk_r>
  409002:	1c43      	adds	r3, r0, #1
  409004:	f8dd c004 	ldr.w	ip, [sp, #4]
  409008:	f000 8135 	beq.w	409276 <_malloc_r+0x4f2>
  40900c:	ebc8 0200 	rsb	r2, r8, r0
  409010:	4452      	add	r2, sl
  409012:	f042 0201 	orr.w	r2, r2, #1
  409016:	f8dc 3000 	ldr.w	r3, [ip]
  40901a:	42bc      	cmp	r4, r7
  40901c:	4453      	add	r3, sl
  40901e:	f8c7 8008 	str.w	r8, [r7, #8]
  409022:	f8cc 3000 	str.w	r3, [ip]
  409026:	f8c8 2004 	str.w	r2, [r8, #4]
  40902a:	f8df a098 	ldr.w	sl, [pc, #152]	; 4090c4 <_malloc_r+0x340>
  40902e:	d015      	beq.n	40905c <_malloc_r+0x2d8>
  409030:	f1b9 0f0f 	cmp.w	r9, #15
  409034:	f240 80eb 	bls.w	40920e <_malloc_r+0x48a>
  409038:	6861      	ldr	r1, [r4, #4]
  40903a:	f1a9 020c 	sub.w	r2, r9, #12
  40903e:	f022 0207 	bic.w	r2, r2, #7
  409042:	f001 0101 	and.w	r1, r1, #1
  409046:	ea42 0e01 	orr.w	lr, r2, r1
  40904a:	2005      	movs	r0, #5
  40904c:	18a1      	adds	r1, r4, r2
  40904e:	2a0f      	cmp	r2, #15
  409050:	f8c4 e004 	str.w	lr, [r4, #4]
  409054:	6048      	str	r0, [r1, #4]
  409056:	6088      	str	r0, [r1, #8]
  409058:	f200 8111 	bhi.w	40927e <_malloc_r+0x4fa>
  40905c:	4a17      	ldr	r2, [pc, #92]	; (4090bc <_malloc_r+0x338>)
  40905e:	68bc      	ldr	r4, [r7, #8]
  409060:	6811      	ldr	r1, [r2, #0]
  409062:	428b      	cmp	r3, r1
  409064:	bf88      	it	hi
  409066:	6013      	strhi	r3, [r2, #0]
  409068:	4a15      	ldr	r2, [pc, #84]	; (4090c0 <_malloc_r+0x33c>)
  40906a:	6811      	ldr	r1, [r2, #0]
  40906c:	428b      	cmp	r3, r1
  40906e:	bf88      	it	hi
  409070:	6013      	strhi	r3, [r2, #0]
  409072:	6862      	ldr	r2, [r4, #4]
  409074:	f022 0203 	bic.w	r2, r2, #3
  409078:	4295      	cmp	r5, r2
  40907a:	ebc5 0302 	rsb	r3, r5, r2
  40907e:	d801      	bhi.n	409084 <_malloc_r+0x300>
  409080:	2b0f      	cmp	r3, #15
  409082:	dc04      	bgt.n	40908e <_malloc_r+0x30a>
  409084:	4630      	mov	r0, r6
  409086:	f000 f9cb 	bl	409420 <__malloc_unlock>
  40908a:	2400      	movs	r4, #0
  40908c:	e6a6      	b.n	408ddc <_malloc_r+0x58>
  40908e:	f045 0201 	orr.w	r2, r5, #1
  409092:	f043 0301 	orr.w	r3, r3, #1
  409096:	4425      	add	r5, r4
  409098:	6062      	str	r2, [r4, #4]
  40909a:	4630      	mov	r0, r6
  40909c:	60bd      	str	r5, [r7, #8]
  40909e:	606b      	str	r3, [r5, #4]
  4090a0:	f000 f9be 	bl	409420 <__malloc_unlock>
  4090a4:	3408      	adds	r4, #8
  4090a6:	4620      	mov	r0, r4
  4090a8:	b003      	add	sp, #12
  4090aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4090ae:	bf00      	nop
  4090b0:	20000580 	.word	0x20000580
  4090b4:	20003e04 	.word	0x20003e04
  4090b8:	2000098c 	.word	0x2000098c
  4090bc:	20003e00 	.word	0x20003e00
  4090c0:	20003dfc 	.word	0x20003dfc
  4090c4:	20003e08 	.word	0x20003e08
  4090c8:	f1bc 0f14 	cmp.w	ip, #20
  4090cc:	d961      	bls.n	409192 <_malloc_r+0x40e>
  4090ce:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  4090d2:	f200 808f 	bhi.w	4091f4 <_malloc_r+0x470>
  4090d6:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  4090da:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  4090de:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4090e2:	e697      	b.n	408e14 <_malloc_r+0x90>
  4090e4:	0a4b      	lsrs	r3, r1, #9
  4090e6:	2b04      	cmp	r3, #4
  4090e8:	d958      	bls.n	40919c <_malloc_r+0x418>
  4090ea:	2b14      	cmp	r3, #20
  4090ec:	f200 80ad 	bhi.w	40924a <_malloc_r+0x4c6>
  4090f0:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  4090f4:	0050      	lsls	r0, r2, #1
  4090f6:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  4090fa:	6883      	ldr	r3, [r0, #8]
  4090fc:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 4092b8 <_malloc_r+0x534>
  409100:	4283      	cmp	r3, r0
  409102:	f000 808a 	beq.w	40921a <_malloc_r+0x496>
  409106:	685a      	ldr	r2, [r3, #4]
  409108:	f022 0203 	bic.w	r2, r2, #3
  40910c:	4291      	cmp	r1, r2
  40910e:	d202      	bcs.n	409116 <_malloc_r+0x392>
  409110:	689b      	ldr	r3, [r3, #8]
  409112:	4298      	cmp	r0, r3
  409114:	d1f7      	bne.n	409106 <_malloc_r+0x382>
  409116:	68d9      	ldr	r1, [r3, #12]
  409118:	687a      	ldr	r2, [r7, #4]
  40911a:	60e1      	str	r1, [r4, #12]
  40911c:	60a3      	str	r3, [r4, #8]
  40911e:	608c      	str	r4, [r1, #8]
  409120:	60dc      	str	r4, [r3, #12]
  409122:	e6b6      	b.n	408e92 <_malloc_r+0x10e>
  409124:	f045 0701 	orr.w	r7, r5, #1
  409128:	f042 0101 	orr.w	r1, r2, #1
  40912c:	4425      	add	r5, r4
  40912e:	6067      	str	r7, [r4, #4]
  409130:	4630      	mov	r0, r6
  409132:	615d      	str	r5, [r3, #20]
  409134:	611d      	str	r5, [r3, #16]
  409136:	f8c5 e00c 	str.w	lr, [r5, #12]
  40913a:	f8c5 e008 	str.w	lr, [r5, #8]
  40913e:	6069      	str	r1, [r5, #4]
  409140:	50aa      	str	r2, [r5, r2]
  409142:	3408      	adds	r4, #8
  409144:	f000 f96c 	bl	409420 <__malloc_unlock>
  409148:	e648      	b.n	408ddc <_malloc_r+0x58>
  40914a:	685a      	ldr	r2, [r3, #4]
  40914c:	e6a1      	b.n	408e92 <_malloc_r+0x10e>
  40914e:	f109 0901 	add.w	r9, r9, #1
  409152:	f019 0f03 	tst.w	r9, #3
  409156:	f104 0408 	add.w	r4, r4, #8
  40915a:	f47f aead 	bne.w	408eb8 <_malloc_r+0x134>
  40915e:	e02d      	b.n	4091bc <_malloc_r+0x438>
  409160:	f104 0308 	add.w	r3, r4, #8
  409164:	6964      	ldr	r4, [r4, #20]
  409166:	42a3      	cmp	r3, r4
  409168:	bf08      	it	eq
  40916a:	f10c 0c02 	addeq.w	ip, ip, #2
  40916e:	f43f ae67 	beq.w	408e40 <_malloc_r+0xbc>
  409172:	e623      	b.n	408dbc <_malloc_r+0x38>
  409174:	4419      	add	r1, r3
  409176:	6848      	ldr	r0, [r1, #4]
  409178:	461c      	mov	r4, r3
  40917a:	f854 2f08 	ldr.w	r2, [r4, #8]!
  40917e:	68db      	ldr	r3, [r3, #12]
  409180:	f040 0501 	orr.w	r5, r0, #1
  409184:	604d      	str	r5, [r1, #4]
  409186:	4630      	mov	r0, r6
  409188:	60d3      	str	r3, [r2, #12]
  40918a:	609a      	str	r2, [r3, #8]
  40918c:	f000 f948 	bl	409420 <__malloc_unlock>
  409190:	e624      	b.n	408ddc <_malloc_r+0x58>
  409192:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  409196:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40919a:	e63b      	b.n	408e14 <_malloc_r+0x90>
  40919c:	098a      	lsrs	r2, r1, #6
  40919e:	3238      	adds	r2, #56	; 0x38
  4091a0:	0050      	lsls	r0, r2, #1
  4091a2:	e7a8      	b.n	4090f6 <_malloc_r+0x372>
  4091a4:	42bc      	cmp	r4, r7
  4091a6:	f43f af02 	beq.w	408fae <_malloc_r+0x22a>
  4091aa:	68bc      	ldr	r4, [r7, #8]
  4091ac:	6862      	ldr	r2, [r4, #4]
  4091ae:	f022 0203 	bic.w	r2, r2, #3
  4091b2:	e761      	b.n	409078 <_malloc_r+0x2f4>
  4091b4:	f8d8 8000 	ldr.w	r8, [r8]
  4091b8:	4598      	cmp	r8, r3
  4091ba:	d17a      	bne.n	4092b2 <_malloc_r+0x52e>
  4091bc:	f01c 0f03 	tst.w	ip, #3
  4091c0:	f1a8 0308 	sub.w	r3, r8, #8
  4091c4:	f10c 3cff 	add.w	ip, ip, #4294967295
  4091c8:	d1f4      	bne.n	4091b4 <_malloc_r+0x430>
  4091ca:	687b      	ldr	r3, [r7, #4]
  4091cc:	ea23 0300 	bic.w	r3, r3, r0
  4091d0:	607b      	str	r3, [r7, #4]
  4091d2:	0040      	lsls	r0, r0, #1
  4091d4:	4298      	cmp	r0, r3
  4091d6:	f63f aebe 	bhi.w	408f56 <_malloc_r+0x1d2>
  4091da:	2800      	cmp	r0, #0
  4091dc:	f43f aebb 	beq.w	408f56 <_malloc_r+0x1d2>
  4091e0:	4203      	tst	r3, r0
  4091e2:	46cc      	mov	ip, r9
  4091e4:	f47f ae64 	bne.w	408eb0 <_malloc_r+0x12c>
  4091e8:	0040      	lsls	r0, r0, #1
  4091ea:	4203      	tst	r3, r0
  4091ec:	f10c 0c04 	add.w	ip, ip, #4
  4091f0:	d0fa      	beq.n	4091e8 <_malloc_r+0x464>
  4091f2:	e65d      	b.n	408eb0 <_malloc_r+0x12c>
  4091f4:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  4091f8:	d819      	bhi.n	40922e <_malloc_r+0x4aa>
  4091fa:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  4091fe:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  409202:	ea4f 014c 	mov.w	r1, ip, lsl #1
  409206:	e605      	b.n	408e14 <_malloc_r+0x90>
  409208:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40920c:	e6ee      	b.n	408fec <_malloc_r+0x268>
  40920e:	2301      	movs	r3, #1
  409210:	f8c8 3004 	str.w	r3, [r8, #4]
  409214:	4644      	mov	r4, r8
  409216:	2200      	movs	r2, #0
  409218:	e72e      	b.n	409078 <_malloc_r+0x2f4>
  40921a:	1092      	asrs	r2, r2, #2
  40921c:	2001      	movs	r0, #1
  40921e:	4090      	lsls	r0, r2
  409220:	f8d8 2004 	ldr.w	r2, [r8, #4]
  409224:	4619      	mov	r1, r3
  409226:	4302      	orrs	r2, r0
  409228:	f8c8 2004 	str.w	r2, [r8, #4]
  40922c:	e775      	b.n	40911a <_malloc_r+0x396>
  40922e:	f240 5354 	movw	r3, #1364	; 0x554
  409232:	459c      	cmp	ip, r3
  409234:	d81b      	bhi.n	40926e <_malloc_r+0x4ea>
  409236:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  40923a:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  40923e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  409242:	e5e7      	b.n	408e14 <_malloc_r+0x90>
  409244:	f10a 0a10 	add.w	sl, sl, #16
  409248:	e6a3      	b.n	408f92 <_malloc_r+0x20e>
  40924a:	2b54      	cmp	r3, #84	; 0x54
  40924c:	d81f      	bhi.n	40928e <_malloc_r+0x50a>
  40924e:	0b0a      	lsrs	r2, r1, #12
  409250:	326e      	adds	r2, #110	; 0x6e
  409252:	0050      	lsls	r0, r2, #1
  409254:	e74f      	b.n	4090f6 <_malloc_r+0x372>
  409256:	f3cb 010b 	ubfx	r1, fp, #0, #12
  40925a:	2900      	cmp	r1, #0
  40925c:	f47f aeb1 	bne.w	408fc2 <_malloc_r+0x23e>
  409260:	eb0a 0109 	add.w	r1, sl, r9
  409264:	68ba      	ldr	r2, [r7, #8]
  409266:	f041 0101 	orr.w	r1, r1, #1
  40926a:	6051      	str	r1, [r2, #4]
  40926c:	e6f6      	b.n	40905c <_malloc_r+0x2d8>
  40926e:	21fc      	movs	r1, #252	; 0xfc
  409270:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  409274:	e5ce      	b.n	408e14 <_malloc_r+0x90>
  409276:	2201      	movs	r2, #1
  409278:	f04f 0a00 	mov.w	sl, #0
  40927c:	e6cb      	b.n	409016 <_malloc_r+0x292>
  40927e:	f104 0108 	add.w	r1, r4, #8
  409282:	4630      	mov	r0, r6
  409284:	f7ff fa7c 	bl	408780 <_free_r>
  409288:	f8da 3000 	ldr.w	r3, [sl]
  40928c:	e6e6      	b.n	40905c <_malloc_r+0x2d8>
  40928e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  409292:	d803      	bhi.n	40929c <_malloc_r+0x518>
  409294:	0bca      	lsrs	r2, r1, #15
  409296:	3277      	adds	r2, #119	; 0x77
  409298:	0050      	lsls	r0, r2, #1
  40929a:	e72c      	b.n	4090f6 <_malloc_r+0x372>
  40929c:	f240 5254 	movw	r2, #1364	; 0x554
  4092a0:	4293      	cmp	r3, r2
  4092a2:	d803      	bhi.n	4092ac <_malloc_r+0x528>
  4092a4:	0c8a      	lsrs	r2, r1, #18
  4092a6:	327c      	adds	r2, #124	; 0x7c
  4092a8:	0050      	lsls	r0, r2, #1
  4092aa:	e724      	b.n	4090f6 <_malloc_r+0x372>
  4092ac:	20fc      	movs	r0, #252	; 0xfc
  4092ae:	227e      	movs	r2, #126	; 0x7e
  4092b0:	e721      	b.n	4090f6 <_malloc_r+0x372>
  4092b2:	687b      	ldr	r3, [r7, #4]
  4092b4:	e78d      	b.n	4091d2 <_malloc_r+0x44e>
  4092b6:	bf00      	nop
  4092b8:	20000580 	.word	0x20000580

004092bc <memchr>:
  4092bc:	0783      	lsls	r3, r0, #30
  4092be:	b470      	push	{r4, r5, r6}
  4092c0:	b2c9      	uxtb	r1, r1
  4092c2:	d040      	beq.n	409346 <memchr+0x8a>
  4092c4:	1e54      	subs	r4, r2, #1
  4092c6:	b32a      	cbz	r2, 409314 <memchr+0x58>
  4092c8:	7803      	ldrb	r3, [r0, #0]
  4092ca:	428b      	cmp	r3, r1
  4092cc:	d023      	beq.n	409316 <memchr+0x5a>
  4092ce:	1c43      	adds	r3, r0, #1
  4092d0:	e004      	b.n	4092dc <memchr+0x20>
  4092d2:	b1fc      	cbz	r4, 409314 <memchr+0x58>
  4092d4:	7805      	ldrb	r5, [r0, #0]
  4092d6:	4614      	mov	r4, r2
  4092d8:	428d      	cmp	r5, r1
  4092da:	d01c      	beq.n	409316 <memchr+0x5a>
  4092dc:	f013 0f03 	tst.w	r3, #3
  4092e0:	4618      	mov	r0, r3
  4092e2:	f104 32ff 	add.w	r2, r4, #4294967295
  4092e6:	f103 0301 	add.w	r3, r3, #1
  4092ea:	d1f2      	bne.n	4092d2 <memchr+0x16>
  4092ec:	2c03      	cmp	r4, #3
  4092ee:	d814      	bhi.n	40931a <memchr+0x5e>
  4092f0:	1e65      	subs	r5, r4, #1
  4092f2:	b354      	cbz	r4, 40934a <memchr+0x8e>
  4092f4:	7803      	ldrb	r3, [r0, #0]
  4092f6:	428b      	cmp	r3, r1
  4092f8:	d00d      	beq.n	409316 <memchr+0x5a>
  4092fa:	1c42      	adds	r2, r0, #1
  4092fc:	2300      	movs	r3, #0
  4092fe:	e002      	b.n	409306 <memchr+0x4a>
  409300:	7804      	ldrb	r4, [r0, #0]
  409302:	428c      	cmp	r4, r1
  409304:	d007      	beq.n	409316 <memchr+0x5a>
  409306:	42ab      	cmp	r3, r5
  409308:	4610      	mov	r0, r2
  40930a:	f103 0301 	add.w	r3, r3, #1
  40930e:	f102 0201 	add.w	r2, r2, #1
  409312:	d1f5      	bne.n	409300 <memchr+0x44>
  409314:	2000      	movs	r0, #0
  409316:	bc70      	pop	{r4, r5, r6}
  409318:	4770      	bx	lr
  40931a:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40931e:	4603      	mov	r3, r0
  409320:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  409324:	681a      	ldr	r2, [r3, #0]
  409326:	4618      	mov	r0, r3
  409328:	4072      	eors	r2, r6
  40932a:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  40932e:	ea25 0202 	bic.w	r2, r5, r2
  409332:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  409336:	f103 0304 	add.w	r3, r3, #4
  40933a:	d1d9      	bne.n	4092f0 <memchr+0x34>
  40933c:	3c04      	subs	r4, #4
  40933e:	2c03      	cmp	r4, #3
  409340:	4618      	mov	r0, r3
  409342:	d8ef      	bhi.n	409324 <memchr+0x68>
  409344:	e7d4      	b.n	4092f0 <memchr+0x34>
  409346:	4614      	mov	r4, r2
  409348:	e7d0      	b.n	4092ec <memchr+0x30>
  40934a:	4620      	mov	r0, r4
  40934c:	e7e3      	b.n	409316 <memchr+0x5a>
  40934e:	bf00      	nop

00409350 <memmove>:
  409350:	4288      	cmp	r0, r1
  409352:	b4f0      	push	{r4, r5, r6, r7}
  409354:	d910      	bls.n	409378 <memmove+0x28>
  409356:	188c      	adds	r4, r1, r2
  409358:	42a0      	cmp	r0, r4
  40935a:	d20d      	bcs.n	409378 <memmove+0x28>
  40935c:	1885      	adds	r5, r0, r2
  40935e:	1e53      	subs	r3, r2, #1
  409360:	b142      	cbz	r2, 409374 <memmove+0x24>
  409362:	4621      	mov	r1, r4
  409364:	462a      	mov	r2, r5
  409366:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  40936a:	3b01      	subs	r3, #1
  40936c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  409370:	1c5c      	adds	r4, r3, #1
  409372:	d1f8      	bne.n	409366 <memmove+0x16>
  409374:	bcf0      	pop	{r4, r5, r6, r7}
  409376:	4770      	bx	lr
  409378:	2a0f      	cmp	r2, #15
  40937a:	d944      	bls.n	409406 <memmove+0xb6>
  40937c:	ea40 0301 	orr.w	r3, r0, r1
  409380:	079b      	lsls	r3, r3, #30
  409382:	d144      	bne.n	40940e <memmove+0xbe>
  409384:	f1a2 0710 	sub.w	r7, r2, #16
  409388:	093f      	lsrs	r7, r7, #4
  40938a:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  40938e:	3610      	adds	r6, #16
  409390:	460c      	mov	r4, r1
  409392:	4603      	mov	r3, r0
  409394:	6825      	ldr	r5, [r4, #0]
  409396:	3310      	adds	r3, #16
  409398:	f843 5c10 	str.w	r5, [r3, #-16]
  40939c:	6865      	ldr	r5, [r4, #4]
  40939e:	3410      	adds	r4, #16
  4093a0:	f843 5c0c 	str.w	r5, [r3, #-12]
  4093a4:	f854 5c08 	ldr.w	r5, [r4, #-8]
  4093a8:	f843 5c08 	str.w	r5, [r3, #-8]
  4093ac:	f854 5c04 	ldr.w	r5, [r4, #-4]
  4093b0:	f843 5c04 	str.w	r5, [r3, #-4]
  4093b4:	42b3      	cmp	r3, r6
  4093b6:	d1ed      	bne.n	409394 <memmove+0x44>
  4093b8:	1c7b      	adds	r3, r7, #1
  4093ba:	f002 0c0f 	and.w	ip, r2, #15
  4093be:	011b      	lsls	r3, r3, #4
  4093c0:	f1bc 0f03 	cmp.w	ip, #3
  4093c4:	4419      	add	r1, r3
  4093c6:	4403      	add	r3, r0
  4093c8:	d923      	bls.n	409412 <memmove+0xc2>
  4093ca:	460e      	mov	r6, r1
  4093cc:	461d      	mov	r5, r3
  4093ce:	4664      	mov	r4, ip
  4093d0:	f856 7b04 	ldr.w	r7, [r6], #4
  4093d4:	3c04      	subs	r4, #4
  4093d6:	2c03      	cmp	r4, #3
  4093d8:	f845 7b04 	str.w	r7, [r5], #4
  4093dc:	d8f8      	bhi.n	4093d0 <memmove+0x80>
  4093de:	f1ac 0404 	sub.w	r4, ip, #4
  4093e2:	f024 0403 	bic.w	r4, r4, #3
  4093e6:	3404      	adds	r4, #4
  4093e8:	f002 0203 	and.w	r2, r2, #3
  4093ec:	4423      	add	r3, r4
  4093ee:	4421      	add	r1, r4
  4093f0:	2a00      	cmp	r2, #0
  4093f2:	d0bf      	beq.n	409374 <memmove+0x24>
  4093f4:	441a      	add	r2, r3
  4093f6:	f811 4b01 	ldrb.w	r4, [r1], #1
  4093fa:	f803 4b01 	strb.w	r4, [r3], #1
  4093fe:	4293      	cmp	r3, r2
  409400:	d1f9      	bne.n	4093f6 <memmove+0xa6>
  409402:	bcf0      	pop	{r4, r5, r6, r7}
  409404:	4770      	bx	lr
  409406:	4603      	mov	r3, r0
  409408:	2a00      	cmp	r2, #0
  40940a:	d1f3      	bne.n	4093f4 <memmove+0xa4>
  40940c:	e7b2      	b.n	409374 <memmove+0x24>
  40940e:	4603      	mov	r3, r0
  409410:	e7f0      	b.n	4093f4 <memmove+0xa4>
  409412:	4662      	mov	r2, ip
  409414:	2a00      	cmp	r2, #0
  409416:	d1ed      	bne.n	4093f4 <memmove+0xa4>
  409418:	e7ac      	b.n	409374 <memmove+0x24>
  40941a:	bf00      	nop

0040941c <__malloc_lock>:
  40941c:	4770      	bx	lr
  40941e:	bf00      	nop

00409420 <__malloc_unlock>:
  409420:	4770      	bx	lr
  409422:	bf00      	nop

00409424 <_Balloc>:
  409424:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  409426:	b570      	push	{r4, r5, r6, lr}
  409428:	4605      	mov	r5, r0
  40942a:	460c      	mov	r4, r1
  40942c:	b14a      	cbz	r2, 409442 <_Balloc+0x1e>
  40942e:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  409432:	b180      	cbz	r0, 409456 <_Balloc+0x32>
  409434:	6801      	ldr	r1, [r0, #0]
  409436:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40943a:	2200      	movs	r2, #0
  40943c:	6102      	str	r2, [r0, #16]
  40943e:	60c2      	str	r2, [r0, #12]
  409440:	bd70      	pop	{r4, r5, r6, pc}
  409442:	2221      	movs	r2, #33	; 0x21
  409444:	2104      	movs	r1, #4
  409446:	f002 f995 	bl	40b774 <_calloc_r>
  40944a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40944c:	4602      	mov	r2, r0
  40944e:	2800      	cmp	r0, #0
  409450:	d1ed      	bne.n	40942e <_Balloc+0xa>
  409452:	2000      	movs	r0, #0
  409454:	bd70      	pop	{r4, r5, r6, pc}
  409456:	2101      	movs	r1, #1
  409458:	fa01 f604 	lsl.w	r6, r1, r4
  40945c:	1d72      	adds	r2, r6, #5
  40945e:	4628      	mov	r0, r5
  409460:	0092      	lsls	r2, r2, #2
  409462:	f002 f987 	bl	40b774 <_calloc_r>
  409466:	2800      	cmp	r0, #0
  409468:	d0f3      	beq.n	409452 <_Balloc+0x2e>
  40946a:	6044      	str	r4, [r0, #4]
  40946c:	6086      	str	r6, [r0, #8]
  40946e:	e7e4      	b.n	40943a <_Balloc+0x16>

00409470 <_Bfree>:
  409470:	b131      	cbz	r1, 409480 <_Bfree+0x10>
  409472:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  409474:	684a      	ldr	r2, [r1, #4]
  409476:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40947a:	6008      	str	r0, [r1, #0]
  40947c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  409480:	4770      	bx	lr
  409482:	bf00      	nop

00409484 <__multadd>:
  409484:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  409488:	690f      	ldr	r7, [r1, #16]
  40948a:	b083      	sub	sp, #12
  40948c:	4688      	mov	r8, r1
  40948e:	4681      	mov	r9, r0
  409490:	f101 0514 	add.w	r5, r1, #20
  409494:	2400      	movs	r4, #0
  409496:	682e      	ldr	r6, [r5, #0]
  409498:	3401      	adds	r4, #1
  40949a:	b2b1      	uxth	r1, r6
  40949c:	0c36      	lsrs	r6, r6, #16
  40949e:	fb02 3301 	mla	r3, r2, r1, r3
  4094a2:	fb02 f606 	mul.w	r6, r2, r6
  4094a6:	b299      	uxth	r1, r3
  4094a8:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  4094ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  4094b0:	42a7      	cmp	r7, r4
  4094b2:	f845 1b04 	str.w	r1, [r5], #4
  4094b6:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4094ba:	dcec      	bgt.n	409496 <__multadd+0x12>
  4094bc:	b14b      	cbz	r3, 4094d2 <__multadd+0x4e>
  4094be:	f8d8 2008 	ldr.w	r2, [r8, #8]
  4094c2:	4297      	cmp	r7, r2
  4094c4:	da09      	bge.n	4094da <__multadd+0x56>
  4094c6:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  4094ca:	3701      	adds	r7, #1
  4094cc:	6153      	str	r3, [r2, #20]
  4094ce:	f8c8 7010 	str.w	r7, [r8, #16]
  4094d2:	4640      	mov	r0, r8
  4094d4:	b003      	add	sp, #12
  4094d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4094da:	f8d8 1004 	ldr.w	r1, [r8, #4]
  4094de:	4648      	mov	r0, r9
  4094e0:	3101      	adds	r1, #1
  4094e2:	9301      	str	r3, [sp, #4]
  4094e4:	f7ff ff9e 	bl	409424 <_Balloc>
  4094e8:	f8d8 2010 	ldr.w	r2, [r8, #16]
  4094ec:	f108 010c 	add.w	r1, r8, #12
  4094f0:	3202      	adds	r2, #2
  4094f2:	4604      	mov	r4, r0
  4094f4:	0092      	lsls	r2, r2, #2
  4094f6:	300c      	adds	r0, #12
  4094f8:	f7fb fc1a 	bl	404d30 <memcpy>
  4094fc:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  409500:	f8d8 1004 	ldr.w	r1, [r8, #4]
  409504:	9b01      	ldr	r3, [sp, #4]
  409506:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40950a:	f8c8 0000 	str.w	r0, [r8]
  40950e:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  409512:	46a0      	mov	r8, r4
  409514:	e7d7      	b.n	4094c6 <__multadd+0x42>
  409516:	bf00      	nop

00409518 <__hi0bits>:
  409518:	0c03      	lsrs	r3, r0, #16
  40951a:	041b      	lsls	r3, r3, #16
  40951c:	b9b3      	cbnz	r3, 40954c <__hi0bits+0x34>
  40951e:	0400      	lsls	r0, r0, #16
  409520:	2310      	movs	r3, #16
  409522:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  409526:	bf04      	itt	eq
  409528:	0200      	lsleq	r0, r0, #8
  40952a:	3308      	addeq	r3, #8
  40952c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  409530:	bf04      	itt	eq
  409532:	0100      	lsleq	r0, r0, #4
  409534:	3304      	addeq	r3, #4
  409536:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40953a:	bf04      	itt	eq
  40953c:	0080      	lsleq	r0, r0, #2
  40953e:	3302      	addeq	r3, #2
  409540:	2800      	cmp	r0, #0
  409542:	db07      	blt.n	409554 <__hi0bits+0x3c>
  409544:	0042      	lsls	r2, r0, #1
  409546:	d403      	bmi.n	409550 <__hi0bits+0x38>
  409548:	2020      	movs	r0, #32
  40954a:	4770      	bx	lr
  40954c:	2300      	movs	r3, #0
  40954e:	e7e8      	b.n	409522 <__hi0bits+0xa>
  409550:	1c58      	adds	r0, r3, #1
  409552:	4770      	bx	lr
  409554:	4618      	mov	r0, r3
  409556:	4770      	bx	lr

00409558 <__lo0bits>:
  409558:	6803      	ldr	r3, [r0, #0]
  40955a:	f013 0207 	ands.w	r2, r3, #7
  40955e:	d007      	beq.n	409570 <__lo0bits+0x18>
  409560:	07d9      	lsls	r1, r3, #31
  409562:	d420      	bmi.n	4095a6 <__lo0bits+0x4e>
  409564:	079a      	lsls	r2, r3, #30
  409566:	d420      	bmi.n	4095aa <__lo0bits+0x52>
  409568:	089b      	lsrs	r3, r3, #2
  40956a:	6003      	str	r3, [r0, #0]
  40956c:	2002      	movs	r0, #2
  40956e:	4770      	bx	lr
  409570:	b299      	uxth	r1, r3
  409572:	b909      	cbnz	r1, 409578 <__lo0bits+0x20>
  409574:	0c1b      	lsrs	r3, r3, #16
  409576:	2210      	movs	r2, #16
  409578:	f013 0fff 	tst.w	r3, #255	; 0xff
  40957c:	bf04      	itt	eq
  40957e:	0a1b      	lsreq	r3, r3, #8
  409580:	3208      	addeq	r2, #8
  409582:	0719      	lsls	r1, r3, #28
  409584:	bf04      	itt	eq
  409586:	091b      	lsreq	r3, r3, #4
  409588:	3204      	addeq	r2, #4
  40958a:	0799      	lsls	r1, r3, #30
  40958c:	bf04      	itt	eq
  40958e:	089b      	lsreq	r3, r3, #2
  409590:	3202      	addeq	r2, #2
  409592:	07d9      	lsls	r1, r3, #31
  409594:	d404      	bmi.n	4095a0 <__lo0bits+0x48>
  409596:	085b      	lsrs	r3, r3, #1
  409598:	d101      	bne.n	40959e <__lo0bits+0x46>
  40959a:	2020      	movs	r0, #32
  40959c:	4770      	bx	lr
  40959e:	3201      	adds	r2, #1
  4095a0:	6003      	str	r3, [r0, #0]
  4095a2:	4610      	mov	r0, r2
  4095a4:	4770      	bx	lr
  4095a6:	2000      	movs	r0, #0
  4095a8:	4770      	bx	lr
  4095aa:	085b      	lsrs	r3, r3, #1
  4095ac:	6003      	str	r3, [r0, #0]
  4095ae:	2001      	movs	r0, #1
  4095b0:	4770      	bx	lr
  4095b2:	bf00      	nop

004095b4 <__i2b>:
  4095b4:	b510      	push	{r4, lr}
  4095b6:	460c      	mov	r4, r1
  4095b8:	2101      	movs	r1, #1
  4095ba:	f7ff ff33 	bl	409424 <_Balloc>
  4095be:	2201      	movs	r2, #1
  4095c0:	6144      	str	r4, [r0, #20]
  4095c2:	6102      	str	r2, [r0, #16]
  4095c4:	bd10      	pop	{r4, pc}
  4095c6:	bf00      	nop

004095c8 <__multiply>:
  4095c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4095cc:	690d      	ldr	r5, [r1, #16]
  4095ce:	f8d2 9010 	ldr.w	r9, [r2, #16]
  4095d2:	b085      	sub	sp, #20
  4095d4:	454d      	cmp	r5, r9
  4095d6:	460c      	mov	r4, r1
  4095d8:	4692      	mov	sl, r2
  4095da:	da04      	bge.n	4095e6 <__multiply+0x1e>
  4095dc:	462a      	mov	r2, r5
  4095de:	4654      	mov	r4, sl
  4095e0:	464d      	mov	r5, r9
  4095e2:	468a      	mov	sl, r1
  4095e4:	4691      	mov	r9, r2
  4095e6:	68a3      	ldr	r3, [r4, #8]
  4095e8:	eb05 0709 	add.w	r7, r5, r9
  4095ec:	6861      	ldr	r1, [r4, #4]
  4095ee:	429f      	cmp	r7, r3
  4095f0:	bfc8      	it	gt
  4095f2:	3101      	addgt	r1, #1
  4095f4:	f7ff ff16 	bl	409424 <_Balloc>
  4095f8:	f100 0614 	add.w	r6, r0, #20
  4095fc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  409600:	4546      	cmp	r6, r8
  409602:	9001      	str	r0, [sp, #4]
  409604:	d205      	bcs.n	409612 <__multiply+0x4a>
  409606:	4633      	mov	r3, r6
  409608:	2000      	movs	r0, #0
  40960a:	f843 0b04 	str.w	r0, [r3], #4
  40960e:	4598      	cmp	r8, r3
  409610:	d8fb      	bhi.n	40960a <__multiply+0x42>
  409612:	f10a 0c14 	add.w	ip, sl, #20
  409616:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  40961a:	3414      	adds	r4, #20
  40961c:	45cc      	cmp	ip, r9
  40961e:	9400      	str	r4, [sp, #0]
  409620:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  409624:	d25b      	bcs.n	4096de <__multiply+0x116>
  409626:	f8cd 8008 	str.w	r8, [sp, #8]
  40962a:	9703      	str	r7, [sp, #12]
  40962c:	46c8      	mov	r8, r9
  40962e:	f85c 3b04 	ldr.w	r3, [ip], #4
  409632:	b29c      	uxth	r4, r3
  409634:	b324      	cbz	r4, 409680 <__multiply+0xb8>
  409636:	9a00      	ldr	r2, [sp, #0]
  409638:	4633      	mov	r3, r6
  40963a:	f04f 0900 	mov.w	r9, #0
  40963e:	e000      	b.n	409642 <__multiply+0x7a>
  409640:	460b      	mov	r3, r1
  409642:	f852 7b04 	ldr.w	r7, [r2], #4
  409646:	6819      	ldr	r1, [r3, #0]
  409648:	fa1f fb87 	uxth.w	fp, r7
  40964c:	fa1f fa81 	uxth.w	sl, r1
  409650:	0c38      	lsrs	r0, r7, #16
  409652:	0c09      	lsrs	r1, r1, #16
  409654:	fb04 aa0b 	mla	sl, r4, fp, sl
  409658:	fb04 1000 	mla	r0, r4, r0, r1
  40965c:	44d1      	add	r9, sl
  40965e:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  409662:	fa1f f989 	uxth.w	r9, r9
  409666:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  40966a:	4619      	mov	r1, r3
  40966c:	4295      	cmp	r5, r2
  40966e:	ea4f 4910 	mov.w	r9, r0, lsr #16
  409672:	f841 7b04 	str.w	r7, [r1], #4
  409676:	d8e3      	bhi.n	409640 <__multiply+0x78>
  409678:	f8c3 9004 	str.w	r9, [r3, #4]
  40967c:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  409680:	ea5f 4913 	movs.w	r9, r3, lsr #16
  409684:	d024      	beq.n	4096d0 <__multiply+0x108>
  409686:	f8d6 a000 	ldr.w	sl, [r6]
  40968a:	9b00      	ldr	r3, [sp, #0]
  40968c:	4650      	mov	r0, sl
  40968e:	4631      	mov	r1, r6
  409690:	f04f 0b00 	mov.w	fp, #0
  409694:	e000      	b.n	409698 <__multiply+0xd0>
  409696:	4611      	mov	r1, r2
  409698:	881a      	ldrh	r2, [r3, #0]
  40969a:	0c00      	lsrs	r0, r0, #16
  40969c:	fb09 0002 	mla	r0, r9, r2, r0
  4096a0:	fa1f fa8a 	uxth.w	sl, sl
  4096a4:	4483      	add	fp, r0
  4096a6:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  4096aa:	460a      	mov	r2, r1
  4096ac:	f842 0b04 	str.w	r0, [r2], #4
  4096b0:	f853 7b04 	ldr.w	r7, [r3], #4
  4096b4:	6848      	ldr	r0, [r1, #4]
  4096b6:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4096ba:	b284      	uxth	r4, r0
  4096bc:	fb09 4a0a 	mla	sl, r9, sl, r4
  4096c0:	429d      	cmp	r5, r3
  4096c2:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  4096c6:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  4096ca:	d8e4      	bhi.n	409696 <__multiply+0xce>
  4096cc:	f8c1 a004 	str.w	sl, [r1, #4]
  4096d0:	45e0      	cmp	r8, ip
  4096d2:	f106 0604 	add.w	r6, r6, #4
  4096d6:	d8aa      	bhi.n	40962e <__multiply+0x66>
  4096d8:	f8dd 8008 	ldr.w	r8, [sp, #8]
  4096dc:	9f03      	ldr	r7, [sp, #12]
  4096de:	2f00      	cmp	r7, #0
  4096e0:	dd0a      	ble.n	4096f8 <__multiply+0x130>
  4096e2:	f858 3c04 	ldr.w	r3, [r8, #-4]
  4096e6:	f1a8 0804 	sub.w	r8, r8, #4
  4096ea:	b11b      	cbz	r3, 4096f4 <__multiply+0x12c>
  4096ec:	e004      	b.n	4096f8 <__multiply+0x130>
  4096ee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  4096f2:	b90b      	cbnz	r3, 4096f8 <__multiply+0x130>
  4096f4:	3f01      	subs	r7, #1
  4096f6:	d1fa      	bne.n	4096ee <__multiply+0x126>
  4096f8:	9b01      	ldr	r3, [sp, #4]
  4096fa:	4618      	mov	r0, r3
  4096fc:	611f      	str	r7, [r3, #16]
  4096fe:	b005      	add	sp, #20
  409700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409704 <__pow5mult>:
  409704:	f012 0303 	ands.w	r3, r2, #3
  409708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40970c:	4614      	mov	r4, r2
  40970e:	4607      	mov	r7, r0
  409710:	460e      	mov	r6, r1
  409712:	d12c      	bne.n	40976e <__pow5mult+0x6a>
  409714:	10a4      	asrs	r4, r4, #2
  409716:	d01c      	beq.n	409752 <__pow5mult+0x4e>
  409718:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40971a:	2d00      	cmp	r5, #0
  40971c:	d030      	beq.n	409780 <__pow5mult+0x7c>
  40971e:	f04f 0800 	mov.w	r8, #0
  409722:	e004      	b.n	40972e <__pow5mult+0x2a>
  409724:	1064      	asrs	r4, r4, #1
  409726:	d014      	beq.n	409752 <__pow5mult+0x4e>
  409728:	6828      	ldr	r0, [r5, #0]
  40972a:	b1a8      	cbz	r0, 409758 <__pow5mult+0x54>
  40972c:	4605      	mov	r5, r0
  40972e:	07e3      	lsls	r3, r4, #31
  409730:	d5f8      	bpl.n	409724 <__pow5mult+0x20>
  409732:	4638      	mov	r0, r7
  409734:	4631      	mov	r1, r6
  409736:	462a      	mov	r2, r5
  409738:	f7ff ff46 	bl	4095c8 <__multiply>
  40973c:	b1ae      	cbz	r6, 40976a <__pow5mult+0x66>
  40973e:	6872      	ldr	r2, [r6, #4]
  409740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  409742:	1064      	asrs	r4, r4, #1
  409744:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409748:	6031      	str	r1, [r6, #0]
  40974a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40974e:	4606      	mov	r6, r0
  409750:	d1ea      	bne.n	409728 <__pow5mult+0x24>
  409752:	4630      	mov	r0, r6
  409754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409758:	4638      	mov	r0, r7
  40975a:	4629      	mov	r1, r5
  40975c:	462a      	mov	r2, r5
  40975e:	f7ff ff33 	bl	4095c8 <__multiply>
  409762:	6028      	str	r0, [r5, #0]
  409764:	f8c0 8000 	str.w	r8, [r0]
  409768:	e7e0      	b.n	40972c <__pow5mult+0x28>
  40976a:	4606      	mov	r6, r0
  40976c:	e7da      	b.n	409724 <__pow5mult+0x20>
  40976e:	4a0b      	ldr	r2, [pc, #44]	; (40979c <__pow5mult+0x98>)
  409770:	3b01      	subs	r3, #1
  409772:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  409776:	2300      	movs	r3, #0
  409778:	f7ff fe84 	bl	409484 <__multadd>
  40977c:	4606      	mov	r6, r0
  40977e:	e7c9      	b.n	409714 <__pow5mult+0x10>
  409780:	2101      	movs	r1, #1
  409782:	4638      	mov	r0, r7
  409784:	f7ff fe4e 	bl	409424 <_Balloc>
  409788:	f240 2171 	movw	r1, #625	; 0x271
  40978c:	2201      	movs	r2, #1
  40978e:	2300      	movs	r3, #0
  409790:	6141      	str	r1, [r0, #20]
  409792:	6102      	str	r2, [r0, #16]
  409794:	4605      	mov	r5, r0
  409796:	64b8      	str	r0, [r7, #72]	; 0x48
  409798:	6003      	str	r3, [r0, #0]
  40979a:	e7c0      	b.n	40971e <__pow5mult+0x1a>
  40979c:	0040cb90 	.word	0x0040cb90

004097a0 <__lshift>:
  4097a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4097a4:	690b      	ldr	r3, [r1, #16]
  4097a6:	ea4f 1a62 	mov.w	sl, r2, asr #5
  4097aa:	eb0a 0903 	add.w	r9, sl, r3
  4097ae:	688b      	ldr	r3, [r1, #8]
  4097b0:	f109 0601 	add.w	r6, r9, #1
  4097b4:	429e      	cmp	r6, r3
  4097b6:	460f      	mov	r7, r1
  4097b8:	4693      	mov	fp, r2
  4097ba:	4680      	mov	r8, r0
  4097bc:	6849      	ldr	r1, [r1, #4]
  4097be:	dd04      	ble.n	4097ca <__lshift+0x2a>
  4097c0:	005b      	lsls	r3, r3, #1
  4097c2:	429e      	cmp	r6, r3
  4097c4:	f101 0101 	add.w	r1, r1, #1
  4097c8:	dcfa      	bgt.n	4097c0 <__lshift+0x20>
  4097ca:	4640      	mov	r0, r8
  4097cc:	f7ff fe2a 	bl	409424 <_Balloc>
  4097d0:	f1ba 0f00 	cmp.w	sl, #0
  4097d4:	f100 0414 	add.w	r4, r0, #20
  4097d8:	dd09      	ble.n	4097ee <__lshift+0x4e>
  4097da:	2300      	movs	r3, #0
  4097dc:	461a      	mov	r2, r3
  4097de:	4625      	mov	r5, r4
  4097e0:	3301      	adds	r3, #1
  4097e2:	4553      	cmp	r3, sl
  4097e4:	f845 2b04 	str.w	r2, [r5], #4
  4097e8:	d1fa      	bne.n	4097e0 <__lshift+0x40>
  4097ea:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  4097ee:	693a      	ldr	r2, [r7, #16]
  4097f0:	f107 0314 	add.w	r3, r7, #20
  4097f4:	f01b 0b1f 	ands.w	fp, fp, #31
  4097f8:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  4097fc:	d021      	beq.n	409842 <__lshift+0xa2>
  4097fe:	f1cb 0a20 	rsb	sl, fp, #32
  409802:	2200      	movs	r2, #0
  409804:	e000      	b.n	409808 <__lshift+0x68>
  409806:	462c      	mov	r4, r5
  409808:	6819      	ldr	r1, [r3, #0]
  40980a:	4625      	mov	r5, r4
  40980c:	fa01 f10b 	lsl.w	r1, r1, fp
  409810:	430a      	orrs	r2, r1
  409812:	f845 2b04 	str.w	r2, [r5], #4
  409816:	f853 2b04 	ldr.w	r2, [r3], #4
  40981a:	4563      	cmp	r3, ip
  40981c:	fa22 f20a 	lsr.w	r2, r2, sl
  409820:	d3f1      	bcc.n	409806 <__lshift+0x66>
  409822:	6062      	str	r2, [r4, #4]
  409824:	b10a      	cbz	r2, 40982a <__lshift+0x8a>
  409826:	f109 0602 	add.w	r6, r9, #2
  40982a:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  40982e:	687a      	ldr	r2, [r7, #4]
  409830:	3e01      	subs	r6, #1
  409832:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409836:	6106      	str	r6, [r0, #16]
  409838:	6039      	str	r1, [r7, #0]
  40983a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40983e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409842:	f853 2b04 	ldr.w	r2, [r3], #4
  409846:	459c      	cmp	ip, r3
  409848:	f844 2b04 	str.w	r2, [r4], #4
  40984c:	d9ed      	bls.n	40982a <__lshift+0x8a>
  40984e:	f853 2b04 	ldr.w	r2, [r3], #4
  409852:	459c      	cmp	ip, r3
  409854:	f844 2b04 	str.w	r2, [r4], #4
  409858:	d8f3      	bhi.n	409842 <__lshift+0xa2>
  40985a:	e7e6      	b.n	40982a <__lshift+0x8a>

0040985c <__mcmp>:
  40985c:	6902      	ldr	r2, [r0, #16]
  40985e:	690b      	ldr	r3, [r1, #16]
  409860:	b410      	push	{r4}
  409862:	1ad2      	subs	r2, r2, r3
  409864:	d115      	bne.n	409892 <__mcmp+0x36>
  409866:	009b      	lsls	r3, r3, #2
  409868:	3014      	adds	r0, #20
  40986a:	3114      	adds	r1, #20
  40986c:	4419      	add	r1, r3
  40986e:	4403      	add	r3, r0
  409870:	e001      	b.n	409876 <__mcmp+0x1a>
  409872:	4298      	cmp	r0, r3
  409874:	d211      	bcs.n	40989a <__mcmp+0x3e>
  409876:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40987a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40987e:	42a2      	cmp	r2, r4
  409880:	d0f7      	beq.n	409872 <__mcmp+0x16>
  409882:	4294      	cmp	r4, r2
  409884:	bf94      	ite	ls
  409886:	2001      	movls	r0, #1
  409888:	f04f 30ff 	movhi.w	r0, #4294967295
  40988c:	f85d 4b04 	ldr.w	r4, [sp], #4
  409890:	4770      	bx	lr
  409892:	4610      	mov	r0, r2
  409894:	f85d 4b04 	ldr.w	r4, [sp], #4
  409898:	4770      	bx	lr
  40989a:	2000      	movs	r0, #0
  40989c:	f85d 4b04 	ldr.w	r4, [sp], #4
  4098a0:	4770      	bx	lr
  4098a2:	bf00      	nop

004098a4 <__mdiff>:
  4098a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4098a8:	460d      	mov	r5, r1
  4098aa:	4604      	mov	r4, r0
  4098ac:	4611      	mov	r1, r2
  4098ae:	4628      	mov	r0, r5
  4098b0:	4616      	mov	r6, r2
  4098b2:	f7ff ffd3 	bl	40985c <__mcmp>
  4098b6:	1e07      	subs	r7, r0, #0
  4098b8:	d056      	beq.n	409968 <__mdiff+0xc4>
  4098ba:	db4f      	blt.n	40995c <__mdiff+0xb8>
  4098bc:	f04f 0900 	mov.w	r9, #0
  4098c0:	6869      	ldr	r1, [r5, #4]
  4098c2:	4620      	mov	r0, r4
  4098c4:	f7ff fdae 	bl	409424 <_Balloc>
  4098c8:	692f      	ldr	r7, [r5, #16]
  4098ca:	6932      	ldr	r2, [r6, #16]
  4098cc:	3514      	adds	r5, #20
  4098ce:	3614      	adds	r6, #20
  4098d0:	f8c0 900c 	str.w	r9, [r0, #12]
  4098d4:	f100 0314 	add.w	r3, r0, #20
  4098d8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  4098dc:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  4098e0:	2100      	movs	r1, #0
  4098e2:	f855 4b04 	ldr.w	r4, [r5], #4
  4098e6:	f856 2b04 	ldr.w	r2, [r6], #4
  4098ea:	fa1f fa84 	uxth.w	sl, r4
  4098ee:	448a      	add	sl, r1
  4098f0:	fa1f f982 	uxth.w	r9, r2
  4098f4:	0c11      	lsrs	r1, r2, #16
  4098f6:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  4098fa:	ebc9 020a 	rsb	r2, r9, sl
  4098fe:	eb01 4122 	add.w	r1, r1, r2, asr #16
  409902:	b292      	uxth	r2, r2
  409904:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  409908:	45b0      	cmp	r8, r6
  40990a:	f843 2b04 	str.w	r2, [r3], #4
  40990e:	ea4f 4121 	mov.w	r1, r1, asr #16
  409912:	462c      	mov	r4, r5
  409914:	d8e5      	bhi.n	4098e2 <__mdiff+0x3e>
  409916:	45ac      	cmp	ip, r5
  409918:	4698      	mov	r8, r3
  40991a:	d915      	bls.n	409948 <__mdiff+0xa4>
  40991c:	f854 6b04 	ldr.w	r6, [r4], #4
  409920:	b2b2      	uxth	r2, r6
  409922:	4411      	add	r1, r2
  409924:	0c36      	lsrs	r6, r6, #16
  409926:	eb06 4621 	add.w	r6, r6, r1, asr #16
  40992a:	b289      	uxth	r1, r1
  40992c:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  409930:	45a4      	cmp	ip, r4
  409932:	f843 2b04 	str.w	r2, [r3], #4
  409936:	ea4f 4126 	mov.w	r1, r6, asr #16
  40993a:	d8ef      	bhi.n	40991c <__mdiff+0x78>
  40993c:	43eb      	mvns	r3, r5
  40993e:	4463      	add	r3, ip
  409940:	f023 0303 	bic.w	r3, r3, #3
  409944:	3304      	adds	r3, #4
  409946:	4443      	add	r3, r8
  409948:	3b04      	subs	r3, #4
  40994a:	b922      	cbnz	r2, 409956 <__mdiff+0xb2>
  40994c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  409950:	3f01      	subs	r7, #1
  409952:	2a00      	cmp	r2, #0
  409954:	d0fa      	beq.n	40994c <__mdiff+0xa8>
  409956:	6107      	str	r7, [r0, #16]
  409958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40995c:	462b      	mov	r3, r5
  40995e:	f04f 0901 	mov.w	r9, #1
  409962:	4635      	mov	r5, r6
  409964:	461e      	mov	r6, r3
  409966:	e7ab      	b.n	4098c0 <__mdiff+0x1c>
  409968:	4620      	mov	r0, r4
  40996a:	4639      	mov	r1, r7
  40996c:	f7ff fd5a 	bl	409424 <_Balloc>
  409970:	2301      	movs	r3, #1
  409972:	6147      	str	r7, [r0, #20]
  409974:	6103      	str	r3, [r0, #16]
  409976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40997a:	bf00      	nop

0040997c <__d2b>:
  40997c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  409980:	2101      	movs	r1, #1
  409982:	b083      	sub	sp, #12
  409984:	461d      	mov	r5, r3
  409986:	f3c3 560a 	ubfx	r6, r3, #20, #11
  40998a:	4614      	mov	r4, r2
  40998c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40998e:	f7ff fd49 	bl	409424 <_Balloc>
  409992:	f3c5 0313 	ubfx	r3, r5, #0, #20
  409996:	4680      	mov	r8, r0
  409998:	b10e      	cbz	r6, 40999e <__d2b+0x22>
  40999a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40999e:	9301      	str	r3, [sp, #4]
  4099a0:	b324      	cbz	r4, 4099ec <__d2b+0x70>
  4099a2:	a802      	add	r0, sp, #8
  4099a4:	f840 4d08 	str.w	r4, [r0, #-8]!
  4099a8:	4668      	mov	r0, sp
  4099aa:	f7ff fdd5 	bl	409558 <__lo0bits>
  4099ae:	2800      	cmp	r0, #0
  4099b0:	d135      	bne.n	409a1e <__d2b+0xa2>
  4099b2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4099b6:	f8c8 2014 	str.w	r2, [r8, #20]
  4099ba:	2b00      	cmp	r3, #0
  4099bc:	bf0c      	ite	eq
  4099be:	2401      	moveq	r4, #1
  4099c0:	2402      	movne	r4, #2
  4099c2:	f8c8 3018 	str.w	r3, [r8, #24]
  4099c6:	f8c8 4010 	str.w	r4, [r8, #16]
  4099ca:	b9de      	cbnz	r6, 409a04 <__d2b+0x88>
  4099cc:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  4099d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4099d4:	6038      	str	r0, [r7, #0]
  4099d6:	6918      	ldr	r0, [r3, #16]
  4099d8:	f7ff fd9e 	bl	409518 <__hi0bits>
  4099dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4099de:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  4099e2:	6018      	str	r0, [r3, #0]
  4099e4:	4640      	mov	r0, r8
  4099e6:	b003      	add	sp, #12
  4099e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4099ec:	a801      	add	r0, sp, #4
  4099ee:	f7ff fdb3 	bl	409558 <__lo0bits>
  4099f2:	9b01      	ldr	r3, [sp, #4]
  4099f4:	2401      	movs	r4, #1
  4099f6:	3020      	adds	r0, #32
  4099f8:	f8c8 3014 	str.w	r3, [r8, #20]
  4099fc:	f8c8 4010 	str.w	r4, [r8, #16]
  409a00:	2e00      	cmp	r6, #0
  409a02:	d0e3      	beq.n	4099cc <__d2b+0x50>
  409a04:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  409a08:	eb09 0300 	add.w	r3, r9, r0
  409a0c:	603b      	str	r3, [r7, #0]
  409a0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409a10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  409a14:	6018      	str	r0, [r3, #0]
  409a16:	4640      	mov	r0, r8
  409a18:	b003      	add	sp, #12
  409a1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  409a1e:	9b01      	ldr	r3, [sp, #4]
  409a20:	f1c0 0120 	rsb	r1, r0, #32
  409a24:	fa03 f101 	lsl.w	r1, r3, r1
  409a28:	40c3      	lsrs	r3, r0
  409a2a:	9a00      	ldr	r2, [sp, #0]
  409a2c:	9301      	str	r3, [sp, #4]
  409a2e:	430a      	orrs	r2, r1
  409a30:	f8c8 2014 	str.w	r2, [r8, #20]
  409a34:	e7c1      	b.n	4099ba <__d2b+0x3e>
  409a36:	bf00      	nop

00409a38 <_realloc_r>:
  409a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409a3c:	460c      	mov	r4, r1
  409a3e:	b083      	sub	sp, #12
  409a40:	4690      	mov	r8, r2
  409a42:	4681      	mov	r9, r0
  409a44:	2900      	cmp	r1, #0
  409a46:	f000 80ba 	beq.w	409bbe <_realloc_r+0x186>
  409a4a:	f7ff fce7 	bl	40941c <__malloc_lock>
  409a4e:	f108 060b 	add.w	r6, r8, #11
  409a52:	f854 3c04 	ldr.w	r3, [r4, #-4]
  409a56:	2e16      	cmp	r6, #22
  409a58:	f023 0503 	bic.w	r5, r3, #3
  409a5c:	f1a4 0708 	sub.w	r7, r4, #8
  409a60:	d84b      	bhi.n	409afa <_realloc_r+0xc2>
  409a62:	2110      	movs	r1, #16
  409a64:	460e      	mov	r6, r1
  409a66:	45b0      	cmp	r8, r6
  409a68:	d84c      	bhi.n	409b04 <_realloc_r+0xcc>
  409a6a:	428d      	cmp	r5, r1
  409a6c:	da51      	bge.n	409b12 <_realloc_r+0xda>
  409a6e:	f8df b384 	ldr.w	fp, [pc, #900]	; 409df4 <_realloc_r+0x3bc>
  409a72:	1978      	adds	r0, r7, r5
  409a74:	f8db e008 	ldr.w	lr, [fp, #8]
  409a78:	4586      	cmp	lr, r0
  409a7a:	f000 80a6 	beq.w	409bca <_realloc_r+0x192>
  409a7e:	6842      	ldr	r2, [r0, #4]
  409a80:	f022 0c01 	bic.w	ip, r2, #1
  409a84:	4484      	add	ip, r0
  409a86:	f8dc c004 	ldr.w	ip, [ip, #4]
  409a8a:	f01c 0f01 	tst.w	ip, #1
  409a8e:	d054      	beq.n	409b3a <_realloc_r+0x102>
  409a90:	2200      	movs	r2, #0
  409a92:	4610      	mov	r0, r2
  409a94:	07db      	lsls	r3, r3, #31
  409a96:	d46f      	bmi.n	409b78 <_realloc_r+0x140>
  409a98:	f854 3c08 	ldr.w	r3, [r4, #-8]
  409a9c:	ebc3 0a07 	rsb	sl, r3, r7
  409aa0:	f8da 3004 	ldr.w	r3, [sl, #4]
  409aa4:	f023 0303 	bic.w	r3, r3, #3
  409aa8:	442b      	add	r3, r5
  409aaa:	2800      	cmp	r0, #0
  409aac:	d062      	beq.n	409b74 <_realloc_r+0x13c>
  409aae:	4570      	cmp	r0, lr
  409ab0:	f000 80e9 	beq.w	409c86 <_realloc_r+0x24e>
  409ab4:	eb02 0e03 	add.w	lr, r2, r3
  409ab8:	458e      	cmp	lr, r1
  409aba:	db5b      	blt.n	409b74 <_realloc_r+0x13c>
  409abc:	68c3      	ldr	r3, [r0, #12]
  409abe:	6882      	ldr	r2, [r0, #8]
  409ac0:	46d0      	mov	r8, sl
  409ac2:	60d3      	str	r3, [r2, #12]
  409ac4:	609a      	str	r2, [r3, #8]
  409ac6:	f858 1f08 	ldr.w	r1, [r8, #8]!
  409aca:	f8da 300c 	ldr.w	r3, [sl, #12]
  409ace:	1f2a      	subs	r2, r5, #4
  409ad0:	2a24      	cmp	r2, #36	; 0x24
  409ad2:	60cb      	str	r3, [r1, #12]
  409ad4:	6099      	str	r1, [r3, #8]
  409ad6:	f200 8123 	bhi.w	409d20 <_realloc_r+0x2e8>
  409ada:	2a13      	cmp	r2, #19
  409adc:	f240 80b0 	bls.w	409c40 <_realloc_r+0x208>
  409ae0:	6823      	ldr	r3, [r4, #0]
  409ae2:	2a1b      	cmp	r2, #27
  409ae4:	f8ca 3008 	str.w	r3, [sl, #8]
  409ae8:	6863      	ldr	r3, [r4, #4]
  409aea:	f8ca 300c 	str.w	r3, [sl, #12]
  409aee:	f200 812b 	bhi.w	409d48 <_realloc_r+0x310>
  409af2:	3408      	adds	r4, #8
  409af4:	f10a 0310 	add.w	r3, sl, #16
  409af8:	e0a3      	b.n	409c42 <_realloc_r+0x20a>
  409afa:	f026 0607 	bic.w	r6, r6, #7
  409afe:	2e00      	cmp	r6, #0
  409b00:	4631      	mov	r1, r6
  409b02:	dab0      	bge.n	409a66 <_realloc_r+0x2e>
  409b04:	230c      	movs	r3, #12
  409b06:	2000      	movs	r0, #0
  409b08:	f8c9 3000 	str.w	r3, [r9]
  409b0c:	b003      	add	sp, #12
  409b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409b12:	46a0      	mov	r8, r4
  409b14:	1baa      	subs	r2, r5, r6
  409b16:	2a0f      	cmp	r2, #15
  409b18:	f003 0301 	and.w	r3, r3, #1
  409b1c:	d81a      	bhi.n	409b54 <_realloc_r+0x11c>
  409b1e:	432b      	orrs	r3, r5
  409b20:	607b      	str	r3, [r7, #4]
  409b22:	443d      	add	r5, r7
  409b24:	686b      	ldr	r3, [r5, #4]
  409b26:	f043 0301 	orr.w	r3, r3, #1
  409b2a:	606b      	str	r3, [r5, #4]
  409b2c:	4648      	mov	r0, r9
  409b2e:	f7ff fc77 	bl	409420 <__malloc_unlock>
  409b32:	4640      	mov	r0, r8
  409b34:	b003      	add	sp, #12
  409b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409b3a:	f022 0203 	bic.w	r2, r2, #3
  409b3e:	eb02 0c05 	add.w	ip, r2, r5
  409b42:	458c      	cmp	ip, r1
  409b44:	dba6      	blt.n	409a94 <_realloc_r+0x5c>
  409b46:	68c2      	ldr	r2, [r0, #12]
  409b48:	6881      	ldr	r1, [r0, #8]
  409b4a:	46a0      	mov	r8, r4
  409b4c:	60ca      	str	r2, [r1, #12]
  409b4e:	4665      	mov	r5, ip
  409b50:	6091      	str	r1, [r2, #8]
  409b52:	e7df      	b.n	409b14 <_realloc_r+0xdc>
  409b54:	19b9      	adds	r1, r7, r6
  409b56:	4333      	orrs	r3, r6
  409b58:	f042 0001 	orr.w	r0, r2, #1
  409b5c:	607b      	str	r3, [r7, #4]
  409b5e:	440a      	add	r2, r1
  409b60:	6048      	str	r0, [r1, #4]
  409b62:	6853      	ldr	r3, [r2, #4]
  409b64:	3108      	adds	r1, #8
  409b66:	f043 0301 	orr.w	r3, r3, #1
  409b6a:	6053      	str	r3, [r2, #4]
  409b6c:	4648      	mov	r0, r9
  409b6e:	f7fe fe07 	bl	408780 <_free_r>
  409b72:	e7db      	b.n	409b2c <_realloc_r+0xf4>
  409b74:	428b      	cmp	r3, r1
  409b76:	da33      	bge.n	409be0 <_realloc_r+0x1a8>
  409b78:	4641      	mov	r1, r8
  409b7a:	4648      	mov	r0, r9
  409b7c:	f7ff f902 	bl	408d84 <_malloc_r>
  409b80:	4680      	mov	r8, r0
  409b82:	2800      	cmp	r0, #0
  409b84:	d0d2      	beq.n	409b2c <_realloc_r+0xf4>
  409b86:	f854 3c04 	ldr.w	r3, [r4, #-4]
  409b8a:	f1a0 0108 	sub.w	r1, r0, #8
  409b8e:	f023 0201 	bic.w	r2, r3, #1
  409b92:	443a      	add	r2, r7
  409b94:	4291      	cmp	r1, r2
  409b96:	f000 80bc 	beq.w	409d12 <_realloc_r+0x2da>
  409b9a:	1f2a      	subs	r2, r5, #4
  409b9c:	2a24      	cmp	r2, #36	; 0x24
  409b9e:	d86e      	bhi.n	409c7e <_realloc_r+0x246>
  409ba0:	2a13      	cmp	r2, #19
  409ba2:	d842      	bhi.n	409c2a <_realloc_r+0x1f2>
  409ba4:	4603      	mov	r3, r0
  409ba6:	4622      	mov	r2, r4
  409ba8:	6811      	ldr	r1, [r2, #0]
  409baa:	6019      	str	r1, [r3, #0]
  409bac:	6851      	ldr	r1, [r2, #4]
  409bae:	6059      	str	r1, [r3, #4]
  409bb0:	6892      	ldr	r2, [r2, #8]
  409bb2:	609a      	str	r2, [r3, #8]
  409bb4:	4621      	mov	r1, r4
  409bb6:	4648      	mov	r0, r9
  409bb8:	f7fe fde2 	bl	408780 <_free_r>
  409bbc:	e7b6      	b.n	409b2c <_realloc_r+0xf4>
  409bbe:	4611      	mov	r1, r2
  409bc0:	b003      	add	sp, #12
  409bc2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409bc6:	f7ff b8dd 	b.w	408d84 <_malloc_r>
  409bca:	f8de 2004 	ldr.w	r2, [lr, #4]
  409bce:	f106 0c10 	add.w	ip, r6, #16
  409bd2:	f022 0203 	bic.w	r2, r2, #3
  409bd6:	1950      	adds	r0, r2, r5
  409bd8:	4560      	cmp	r0, ip
  409bda:	da3d      	bge.n	409c58 <_realloc_r+0x220>
  409bdc:	4670      	mov	r0, lr
  409bde:	e759      	b.n	409a94 <_realloc_r+0x5c>
  409be0:	46d0      	mov	r8, sl
  409be2:	f858 0f08 	ldr.w	r0, [r8, #8]!
  409be6:	f8da 100c 	ldr.w	r1, [sl, #12]
  409bea:	1f2a      	subs	r2, r5, #4
  409bec:	2a24      	cmp	r2, #36	; 0x24
  409bee:	60c1      	str	r1, [r0, #12]
  409bf0:	6088      	str	r0, [r1, #8]
  409bf2:	f200 80a0 	bhi.w	409d36 <_realloc_r+0x2fe>
  409bf6:	2a13      	cmp	r2, #19
  409bf8:	f240 809b 	bls.w	409d32 <_realloc_r+0x2fa>
  409bfc:	6821      	ldr	r1, [r4, #0]
  409bfe:	2a1b      	cmp	r2, #27
  409c00:	f8ca 1008 	str.w	r1, [sl, #8]
  409c04:	6861      	ldr	r1, [r4, #4]
  409c06:	f8ca 100c 	str.w	r1, [sl, #12]
  409c0a:	f200 80b2 	bhi.w	409d72 <_realloc_r+0x33a>
  409c0e:	3408      	adds	r4, #8
  409c10:	f10a 0210 	add.w	r2, sl, #16
  409c14:	6821      	ldr	r1, [r4, #0]
  409c16:	461d      	mov	r5, r3
  409c18:	6011      	str	r1, [r2, #0]
  409c1a:	6861      	ldr	r1, [r4, #4]
  409c1c:	4657      	mov	r7, sl
  409c1e:	6051      	str	r1, [r2, #4]
  409c20:	68a3      	ldr	r3, [r4, #8]
  409c22:	6093      	str	r3, [r2, #8]
  409c24:	f8da 3004 	ldr.w	r3, [sl, #4]
  409c28:	e774      	b.n	409b14 <_realloc_r+0xdc>
  409c2a:	6823      	ldr	r3, [r4, #0]
  409c2c:	2a1b      	cmp	r2, #27
  409c2e:	6003      	str	r3, [r0, #0]
  409c30:	6863      	ldr	r3, [r4, #4]
  409c32:	6043      	str	r3, [r0, #4]
  409c34:	d862      	bhi.n	409cfc <_realloc_r+0x2c4>
  409c36:	f100 0308 	add.w	r3, r0, #8
  409c3a:	f104 0208 	add.w	r2, r4, #8
  409c3e:	e7b3      	b.n	409ba8 <_realloc_r+0x170>
  409c40:	4643      	mov	r3, r8
  409c42:	6822      	ldr	r2, [r4, #0]
  409c44:	4675      	mov	r5, lr
  409c46:	601a      	str	r2, [r3, #0]
  409c48:	6862      	ldr	r2, [r4, #4]
  409c4a:	4657      	mov	r7, sl
  409c4c:	605a      	str	r2, [r3, #4]
  409c4e:	68a2      	ldr	r2, [r4, #8]
  409c50:	609a      	str	r2, [r3, #8]
  409c52:	f8da 3004 	ldr.w	r3, [sl, #4]
  409c56:	e75d      	b.n	409b14 <_realloc_r+0xdc>
  409c58:	1b83      	subs	r3, r0, r6
  409c5a:	4437      	add	r7, r6
  409c5c:	f043 0301 	orr.w	r3, r3, #1
  409c60:	f8cb 7008 	str.w	r7, [fp, #8]
  409c64:	607b      	str	r3, [r7, #4]
  409c66:	f854 3c04 	ldr.w	r3, [r4, #-4]
  409c6a:	4648      	mov	r0, r9
  409c6c:	f003 0301 	and.w	r3, r3, #1
  409c70:	431e      	orrs	r6, r3
  409c72:	f844 6c04 	str.w	r6, [r4, #-4]
  409c76:	f7ff fbd3 	bl	409420 <__malloc_unlock>
  409c7a:	4620      	mov	r0, r4
  409c7c:	e75a      	b.n	409b34 <_realloc_r+0xfc>
  409c7e:	4621      	mov	r1, r4
  409c80:	f7ff fb66 	bl	409350 <memmove>
  409c84:	e796      	b.n	409bb4 <_realloc_r+0x17c>
  409c86:	eb02 0c03 	add.w	ip, r2, r3
  409c8a:	f106 0210 	add.w	r2, r6, #16
  409c8e:	4594      	cmp	ip, r2
  409c90:	f6ff af70 	blt.w	409b74 <_realloc_r+0x13c>
  409c94:	4657      	mov	r7, sl
  409c96:	f857 1f08 	ldr.w	r1, [r7, #8]!
  409c9a:	f8da 300c 	ldr.w	r3, [sl, #12]
  409c9e:	1f2a      	subs	r2, r5, #4
  409ca0:	2a24      	cmp	r2, #36	; 0x24
  409ca2:	60cb      	str	r3, [r1, #12]
  409ca4:	6099      	str	r1, [r3, #8]
  409ca6:	f200 8086 	bhi.w	409db6 <_realloc_r+0x37e>
  409caa:	2a13      	cmp	r2, #19
  409cac:	d977      	bls.n	409d9e <_realloc_r+0x366>
  409cae:	6823      	ldr	r3, [r4, #0]
  409cb0:	2a1b      	cmp	r2, #27
  409cb2:	f8ca 3008 	str.w	r3, [sl, #8]
  409cb6:	6863      	ldr	r3, [r4, #4]
  409cb8:	f8ca 300c 	str.w	r3, [sl, #12]
  409cbc:	f200 8084 	bhi.w	409dc8 <_realloc_r+0x390>
  409cc0:	3408      	adds	r4, #8
  409cc2:	f10a 0310 	add.w	r3, sl, #16
  409cc6:	6822      	ldr	r2, [r4, #0]
  409cc8:	601a      	str	r2, [r3, #0]
  409cca:	6862      	ldr	r2, [r4, #4]
  409ccc:	605a      	str	r2, [r3, #4]
  409cce:	68a2      	ldr	r2, [r4, #8]
  409cd0:	609a      	str	r2, [r3, #8]
  409cd2:	ebc6 020c 	rsb	r2, r6, ip
  409cd6:	eb0a 0306 	add.w	r3, sl, r6
  409cda:	f042 0201 	orr.w	r2, r2, #1
  409cde:	f8cb 3008 	str.w	r3, [fp, #8]
  409ce2:	605a      	str	r2, [r3, #4]
  409ce4:	f8da 3004 	ldr.w	r3, [sl, #4]
  409ce8:	4648      	mov	r0, r9
  409cea:	f003 0301 	and.w	r3, r3, #1
  409cee:	431e      	orrs	r6, r3
  409cf0:	f8ca 6004 	str.w	r6, [sl, #4]
  409cf4:	f7ff fb94 	bl	409420 <__malloc_unlock>
  409cf8:	4638      	mov	r0, r7
  409cfa:	e71b      	b.n	409b34 <_realloc_r+0xfc>
  409cfc:	68a3      	ldr	r3, [r4, #8]
  409cfe:	2a24      	cmp	r2, #36	; 0x24
  409d00:	6083      	str	r3, [r0, #8]
  409d02:	68e3      	ldr	r3, [r4, #12]
  409d04:	60c3      	str	r3, [r0, #12]
  409d06:	d02b      	beq.n	409d60 <_realloc_r+0x328>
  409d08:	f100 0310 	add.w	r3, r0, #16
  409d0c:	f104 0210 	add.w	r2, r4, #16
  409d10:	e74a      	b.n	409ba8 <_realloc_r+0x170>
  409d12:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409d16:	46a0      	mov	r8, r4
  409d18:	f022 0203 	bic.w	r2, r2, #3
  409d1c:	4415      	add	r5, r2
  409d1e:	e6f9      	b.n	409b14 <_realloc_r+0xdc>
  409d20:	4621      	mov	r1, r4
  409d22:	4640      	mov	r0, r8
  409d24:	4675      	mov	r5, lr
  409d26:	4657      	mov	r7, sl
  409d28:	f7ff fb12 	bl	409350 <memmove>
  409d2c:	f8da 3004 	ldr.w	r3, [sl, #4]
  409d30:	e6f0      	b.n	409b14 <_realloc_r+0xdc>
  409d32:	4642      	mov	r2, r8
  409d34:	e76e      	b.n	409c14 <_realloc_r+0x1dc>
  409d36:	4621      	mov	r1, r4
  409d38:	4640      	mov	r0, r8
  409d3a:	461d      	mov	r5, r3
  409d3c:	4657      	mov	r7, sl
  409d3e:	f7ff fb07 	bl	409350 <memmove>
  409d42:	f8da 3004 	ldr.w	r3, [sl, #4]
  409d46:	e6e5      	b.n	409b14 <_realloc_r+0xdc>
  409d48:	68a3      	ldr	r3, [r4, #8]
  409d4a:	2a24      	cmp	r2, #36	; 0x24
  409d4c:	f8ca 3010 	str.w	r3, [sl, #16]
  409d50:	68e3      	ldr	r3, [r4, #12]
  409d52:	f8ca 3014 	str.w	r3, [sl, #20]
  409d56:	d018      	beq.n	409d8a <_realloc_r+0x352>
  409d58:	3410      	adds	r4, #16
  409d5a:	f10a 0318 	add.w	r3, sl, #24
  409d5e:	e770      	b.n	409c42 <_realloc_r+0x20a>
  409d60:	6922      	ldr	r2, [r4, #16]
  409d62:	f100 0318 	add.w	r3, r0, #24
  409d66:	6102      	str	r2, [r0, #16]
  409d68:	6961      	ldr	r1, [r4, #20]
  409d6a:	f104 0218 	add.w	r2, r4, #24
  409d6e:	6141      	str	r1, [r0, #20]
  409d70:	e71a      	b.n	409ba8 <_realloc_r+0x170>
  409d72:	68a1      	ldr	r1, [r4, #8]
  409d74:	2a24      	cmp	r2, #36	; 0x24
  409d76:	f8ca 1010 	str.w	r1, [sl, #16]
  409d7a:	68e1      	ldr	r1, [r4, #12]
  409d7c:	f8ca 1014 	str.w	r1, [sl, #20]
  409d80:	d00f      	beq.n	409da2 <_realloc_r+0x36a>
  409d82:	3410      	adds	r4, #16
  409d84:	f10a 0218 	add.w	r2, sl, #24
  409d88:	e744      	b.n	409c14 <_realloc_r+0x1dc>
  409d8a:	6922      	ldr	r2, [r4, #16]
  409d8c:	f10a 0320 	add.w	r3, sl, #32
  409d90:	f8ca 2018 	str.w	r2, [sl, #24]
  409d94:	6962      	ldr	r2, [r4, #20]
  409d96:	3418      	adds	r4, #24
  409d98:	f8ca 201c 	str.w	r2, [sl, #28]
  409d9c:	e751      	b.n	409c42 <_realloc_r+0x20a>
  409d9e:	463b      	mov	r3, r7
  409da0:	e791      	b.n	409cc6 <_realloc_r+0x28e>
  409da2:	6921      	ldr	r1, [r4, #16]
  409da4:	f10a 0220 	add.w	r2, sl, #32
  409da8:	f8ca 1018 	str.w	r1, [sl, #24]
  409dac:	6961      	ldr	r1, [r4, #20]
  409dae:	3418      	adds	r4, #24
  409db0:	f8ca 101c 	str.w	r1, [sl, #28]
  409db4:	e72e      	b.n	409c14 <_realloc_r+0x1dc>
  409db6:	4621      	mov	r1, r4
  409db8:	4638      	mov	r0, r7
  409dba:	f8cd c004 	str.w	ip, [sp, #4]
  409dbe:	f7ff fac7 	bl	409350 <memmove>
  409dc2:	f8dd c004 	ldr.w	ip, [sp, #4]
  409dc6:	e784      	b.n	409cd2 <_realloc_r+0x29a>
  409dc8:	68a3      	ldr	r3, [r4, #8]
  409dca:	2a24      	cmp	r2, #36	; 0x24
  409dcc:	f8ca 3010 	str.w	r3, [sl, #16]
  409dd0:	68e3      	ldr	r3, [r4, #12]
  409dd2:	f8ca 3014 	str.w	r3, [sl, #20]
  409dd6:	d003      	beq.n	409de0 <_realloc_r+0x3a8>
  409dd8:	3410      	adds	r4, #16
  409dda:	f10a 0318 	add.w	r3, sl, #24
  409dde:	e772      	b.n	409cc6 <_realloc_r+0x28e>
  409de0:	6922      	ldr	r2, [r4, #16]
  409de2:	f10a 0320 	add.w	r3, sl, #32
  409de6:	f8ca 2018 	str.w	r2, [sl, #24]
  409dea:	6962      	ldr	r2, [r4, #20]
  409dec:	3418      	adds	r4, #24
  409dee:	f8ca 201c 	str.w	r2, [sl, #28]
  409df2:	e768      	b.n	409cc6 <_realloc_r+0x28e>
  409df4:	20000580 	.word	0x20000580

00409df8 <__fpclassifyd>:
  409df8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  409dfc:	b410      	push	{r4}
  409dfe:	d008      	beq.n	409e12 <__fpclassifyd+0x1a>
  409e00:	4a0f      	ldr	r2, [pc, #60]	; (409e40 <__fpclassifyd+0x48>)
  409e02:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  409e06:	4294      	cmp	r4, r2
  409e08:	d80a      	bhi.n	409e20 <__fpclassifyd+0x28>
  409e0a:	2004      	movs	r0, #4
  409e0c:	f85d 4b04 	ldr.w	r4, [sp], #4
  409e10:	4770      	bx	lr
  409e12:	2800      	cmp	r0, #0
  409e14:	bf0c      	ite	eq
  409e16:	2002      	moveq	r0, #2
  409e18:	2003      	movne	r0, #3
  409e1a:	f85d 4b04 	ldr.w	r4, [sp], #4
  409e1e:	4770      	bx	lr
  409e20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  409e24:	d201      	bcs.n	409e2a <__fpclassifyd+0x32>
  409e26:	2003      	movs	r0, #3
  409e28:	e7f7      	b.n	409e1a <__fpclassifyd+0x22>
  409e2a:	4a06      	ldr	r2, [pc, #24]	; (409e44 <__fpclassifyd+0x4c>)
  409e2c:	4293      	cmp	r3, r2
  409e2e:	d001      	beq.n	409e34 <__fpclassifyd+0x3c>
  409e30:	2000      	movs	r0, #0
  409e32:	e7f2      	b.n	409e1a <__fpclassifyd+0x22>
  409e34:	f1d0 0001 	rsbs	r0, r0, #1
  409e38:	bf38      	it	cc
  409e3a:	2000      	movcc	r0, #0
  409e3c:	e7ed      	b.n	409e1a <__fpclassifyd+0x22>
  409e3e:	bf00      	nop
  409e40:	7fdfffff 	.word	0x7fdfffff
  409e44:	7ff00000 	.word	0x7ff00000

00409e48 <_sbrk_r>:
  409e48:	b538      	push	{r3, r4, r5, lr}
  409e4a:	4c07      	ldr	r4, [pc, #28]	; (409e68 <_sbrk_r+0x20>)
  409e4c:	2300      	movs	r3, #0
  409e4e:	4605      	mov	r5, r0
  409e50:	4608      	mov	r0, r1
  409e52:	6023      	str	r3, [r4, #0]
  409e54:	f7f8 fa16 	bl	402284 <_sbrk>
  409e58:	1c43      	adds	r3, r0, #1
  409e5a:	d000      	beq.n	409e5e <_sbrk_r+0x16>
  409e5c:	bd38      	pop	{r3, r4, r5, pc}
  409e5e:	6823      	ldr	r3, [r4, #0]
  409e60:	2b00      	cmp	r3, #0
  409e62:	d0fb      	beq.n	409e5c <_sbrk_r+0x14>
  409e64:	602b      	str	r3, [r5, #0]
  409e66:	bd38      	pop	{r3, r4, r5, pc}
  409e68:	20003eac 	.word	0x20003eac

00409e6c <__sread>:
  409e6c:	b510      	push	{r4, lr}
  409e6e:	460c      	mov	r4, r1
  409e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409e74:	f001 fd42 	bl	40b8fc <_read_r>
  409e78:	2800      	cmp	r0, #0
  409e7a:	db03      	blt.n	409e84 <__sread+0x18>
  409e7c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  409e7e:	4403      	add	r3, r0
  409e80:	6523      	str	r3, [r4, #80]	; 0x50
  409e82:	bd10      	pop	{r4, pc}
  409e84:	89a3      	ldrh	r3, [r4, #12]
  409e86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  409e8a:	81a3      	strh	r3, [r4, #12]
  409e8c:	bd10      	pop	{r4, pc}
  409e8e:	bf00      	nop

00409e90 <__swrite>:
  409e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409e94:	460c      	mov	r4, r1
  409e96:	8989      	ldrh	r1, [r1, #12]
  409e98:	461d      	mov	r5, r3
  409e9a:	05cb      	lsls	r3, r1, #23
  409e9c:	4616      	mov	r6, r2
  409e9e:	4607      	mov	r7, r0
  409ea0:	d506      	bpl.n	409eb0 <__swrite+0x20>
  409ea2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409ea6:	2200      	movs	r2, #0
  409ea8:	2302      	movs	r3, #2
  409eaa:	f001 fd13 	bl	40b8d4 <_lseek_r>
  409eae:	89a1      	ldrh	r1, [r4, #12]
  409eb0:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  409eb4:	81a1      	strh	r1, [r4, #12]
  409eb6:	4638      	mov	r0, r7
  409eb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409ebc:	4632      	mov	r2, r6
  409ebe:	462b      	mov	r3, r5
  409ec0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409ec4:	f001 bbee 	b.w	40b6a4 <_write_r>

00409ec8 <__sseek>:
  409ec8:	b510      	push	{r4, lr}
  409eca:	460c      	mov	r4, r1
  409ecc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409ed0:	f001 fd00 	bl	40b8d4 <_lseek_r>
  409ed4:	89a3      	ldrh	r3, [r4, #12]
  409ed6:	1c42      	adds	r2, r0, #1
  409ed8:	bf0e      	itee	eq
  409eda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  409ede:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  409ee2:	6520      	strne	r0, [r4, #80]	; 0x50
  409ee4:	81a3      	strh	r3, [r4, #12]
  409ee6:	bd10      	pop	{r4, pc}

00409ee8 <__sclose>:
  409ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409eec:	f001 bc72 	b.w	40b7d4 <_close_r>

00409ef0 <__ssprint_r>:
  409ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409ef4:	6894      	ldr	r4, [r2, #8]
  409ef6:	b083      	sub	sp, #12
  409ef8:	4692      	mov	sl, r2
  409efa:	4680      	mov	r8, r0
  409efc:	460d      	mov	r5, r1
  409efe:	6816      	ldr	r6, [r2, #0]
  409f00:	2c00      	cmp	r4, #0
  409f02:	d06f      	beq.n	409fe4 <__ssprint_r+0xf4>
  409f04:	f04f 0b00 	mov.w	fp, #0
  409f08:	6808      	ldr	r0, [r1, #0]
  409f0a:	688b      	ldr	r3, [r1, #8]
  409f0c:	465c      	mov	r4, fp
  409f0e:	2c00      	cmp	r4, #0
  409f10:	d043      	beq.n	409f9a <__ssprint_r+0xaa>
  409f12:	429c      	cmp	r4, r3
  409f14:	461f      	mov	r7, r3
  409f16:	d345      	bcc.n	409fa4 <__ssprint_r+0xb4>
  409f18:	89ab      	ldrh	r3, [r5, #12]
  409f1a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  409f1e:	d044      	beq.n	409faa <__ssprint_r+0xba>
  409f20:	696f      	ldr	r7, [r5, #20]
  409f22:	6929      	ldr	r1, [r5, #16]
  409f24:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  409f28:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  409f2c:	ebc1 0900 	rsb	r9, r1, r0
  409f30:	1c62      	adds	r2, r4, #1
  409f32:	107f      	asrs	r7, r7, #1
  409f34:	444a      	add	r2, r9
  409f36:	4297      	cmp	r7, r2
  409f38:	bf34      	ite	cc
  409f3a:	4617      	movcc	r7, r2
  409f3c:	463a      	movcs	r2, r7
  409f3e:	055b      	lsls	r3, r3, #21
  409f40:	d535      	bpl.n	409fae <__ssprint_r+0xbe>
  409f42:	4611      	mov	r1, r2
  409f44:	4640      	mov	r0, r8
  409f46:	f7fe ff1d 	bl	408d84 <_malloc_r>
  409f4a:	2800      	cmp	r0, #0
  409f4c:	d039      	beq.n	409fc2 <__ssprint_r+0xd2>
  409f4e:	6929      	ldr	r1, [r5, #16]
  409f50:	464a      	mov	r2, r9
  409f52:	9001      	str	r0, [sp, #4]
  409f54:	f7fa feec 	bl	404d30 <memcpy>
  409f58:	89aa      	ldrh	r2, [r5, #12]
  409f5a:	9b01      	ldr	r3, [sp, #4]
  409f5c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  409f60:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  409f64:	81aa      	strh	r2, [r5, #12]
  409f66:	ebc9 0207 	rsb	r2, r9, r7
  409f6a:	eb03 0009 	add.w	r0, r3, r9
  409f6e:	616f      	str	r7, [r5, #20]
  409f70:	612b      	str	r3, [r5, #16]
  409f72:	6028      	str	r0, [r5, #0]
  409f74:	60aa      	str	r2, [r5, #8]
  409f76:	4627      	mov	r7, r4
  409f78:	46a1      	mov	r9, r4
  409f7a:	464a      	mov	r2, r9
  409f7c:	4659      	mov	r1, fp
  409f7e:	f7ff f9e7 	bl	409350 <memmove>
  409f82:	f8da 2008 	ldr.w	r2, [sl, #8]
  409f86:	68ab      	ldr	r3, [r5, #8]
  409f88:	6828      	ldr	r0, [r5, #0]
  409f8a:	1bdb      	subs	r3, r3, r7
  409f8c:	4448      	add	r0, r9
  409f8e:	1b14      	subs	r4, r2, r4
  409f90:	60ab      	str	r3, [r5, #8]
  409f92:	6028      	str	r0, [r5, #0]
  409f94:	f8ca 4008 	str.w	r4, [sl, #8]
  409f98:	b324      	cbz	r4, 409fe4 <__ssprint_r+0xf4>
  409f9a:	f8d6 b000 	ldr.w	fp, [r6]
  409f9e:	6874      	ldr	r4, [r6, #4]
  409fa0:	3608      	adds	r6, #8
  409fa2:	e7b4      	b.n	409f0e <__ssprint_r+0x1e>
  409fa4:	4627      	mov	r7, r4
  409fa6:	46a1      	mov	r9, r4
  409fa8:	e7e7      	b.n	409f7a <__ssprint_r+0x8a>
  409faa:	46b9      	mov	r9, r7
  409fac:	e7e5      	b.n	409f7a <__ssprint_r+0x8a>
  409fae:	4640      	mov	r0, r8
  409fb0:	f7ff fd42 	bl	409a38 <_realloc_r>
  409fb4:	4603      	mov	r3, r0
  409fb6:	2800      	cmp	r0, #0
  409fb8:	d1d5      	bne.n	409f66 <__ssprint_r+0x76>
  409fba:	4640      	mov	r0, r8
  409fbc:	6929      	ldr	r1, [r5, #16]
  409fbe:	f7fe fbdf 	bl	408780 <_free_r>
  409fc2:	89aa      	ldrh	r2, [r5, #12]
  409fc4:	230c      	movs	r3, #12
  409fc6:	f8c8 3000 	str.w	r3, [r8]
  409fca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  409fce:	2300      	movs	r3, #0
  409fd0:	f04f 30ff 	mov.w	r0, #4294967295
  409fd4:	81aa      	strh	r2, [r5, #12]
  409fd6:	f8ca 3008 	str.w	r3, [sl, #8]
  409fda:	f8ca 3004 	str.w	r3, [sl, #4]
  409fde:	b003      	add	sp, #12
  409fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409fe4:	4620      	mov	r0, r4
  409fe6:	f8ca 4004 	str.w	r4, [sl, #4]
  409fea:	b003      	add	sp, #12
  409fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409ff0 <_vfprintf_r>:
  409ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409ff4:	b0c9      	sub	sp, #292	; 0x124
  409ff6:	461c      	mov	r4, r3
  409ff8:	4689      	mov	r9, r1
  409ffa:	920a      	str	r2, [sp, #40]	; 0x28
  409ffc:	900d      	str	r0, [sp, #52]	; 0x34
  409ffe:	f7fe fe45 	bl	408c8c <_localeconv_r>
  40a002:	6800      	ldr	r0, [r0, #0]
  40a004:	940f      	str	r4, [sp, #60]	; 0x3c
  40a006:	9015      	str	r0, [sp, #84]	; 0x54
  40a008:	f7fb f800 	bl	40500c <strlen>
  40a00c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  40a00e:	9018      	str	r0, [sp, #96]	; 0x60
  40a010:	b11d      	cbz	r5, 40a01a <_vfprintf_r+0x2a>
  40a012:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40a014:	2b00      	cmp	r3, #0
  40a016:	f000 8109 	beq.w	40a22c <_vfprintf_r+0x23c>
  40a01a:	f8b9 200c 	ldrh.w	r2, [r9, #12]
  40a01e:	b293      	uxth	r3, r2
  40a020:	049f      	lsls	r7, r3, #18
  40a022:	d40a      	bmi.n	40a03a <_vfprintf_r+0x4a>
  40a024:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
  40a028:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  40a02c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40a030:	f8a9 300c 	strh.w	r3, [r9, #12]
  40a034:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
  40a038:	b29b      	uxth	r3, r3
  40a03a:	071e      	lsls	r6, r3, #28
  40a03c:	f140 80c0 	bpl.w	40a1c0 <_vfprintf_r+0x1d0>
  40a040:	f8d9 2010 	ldr.w	r2, [r9, #16]
  40a044:	2a00      	cmp	r2, #0
  40a046:	f000 80bb 	beq.w	40a1c0 <_vfprintf_r+0x1d0>
  40a04a:	f003 031a 	and.w	r3, r3, #26
  40a04e:	2b0a      	cmp	r3, #10
  40a050:	f000 80c2 	beq.w	40a1d8 <_vfprintf_r+0x1e8>
  40a054:	ac38      	add	r4, sp, #224	; 0xe0
  40a056:	46a4      	mov	ip, r4
  40a058:	9408      	str	r4, [sp, #32]
  40a05a:	942b      	str	r4, [sp, #172]	; 0xac
  40a05c:	2500      	movs	r5, #0
  40a05e:	2400      	movs	r4, #0
  40a060:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40a064:	2300      	movs	r3, #0
  40a066:	9311      	str	r3, [sp, #68]	; 0x44
  40a068:	932d      	str	r3, [sp, #180]	; 0xb4
  40a06a:	932c      	str	r3, [sp, #176]	; 0xb0
  40a06c:	931a      	str	r3, [sp, #104]	; 0x68
  40a06e:	9319      	str	r3, [sp, #100]	; 0x64
  40a070:	9310      	str	r3, [sp, #64]	; 0x40
  40a072:	4666      	mov	r6, ip
  40a074:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40a076:	782b      	ldrb	r3, [r5, #0]
  40a078:	2b00      	cmp	r3, #0
  40a07a:	f000 80db 	beq.w	40a234 <_vfprintf_r+0x244>
  40a07e:	2b25      	cmp	r3, #37	; 0x25
  40a080:	f000 80d8 	beq.w	40a234 <_vfprintf_r+0x244>
  40a084:	1c6a      	adds	r2, r5, #1
  40a086:	e002      	b.n	40a08e <_vfprintf_r+0x9e>
  40a088:	2b25      	cmp	r3, #37	; 0x25
  40a08a:	f000 808b 	beq.w	40a1a4 <_vfprintf_r+0x1b4>
  40a08e:	7813      	ldrb	r3, [r2, #0]
  40a090:	4614      	mov	r4, r2
  40a092:	3201      	adds	r2, #1
  40a094:	2b00      	cmp	r3, #0
  40a096:	d1f7      	bne.n	40a088 <_vfprintf_r+0x98>
  40a098:	980a      	ldr	r0, [sp, #40]	; 0x28
  40a09a:	1a25      	subs	r5, r4, r0
  40a09c:	b17d      	cbz	r5, 40a0be <_vfprintf_r+0xce>
  40a09e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40a0a0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40a0a2:	3301      	adds	r3, #1
  40a0a4:	980a      	ldr	r0, [sp, #40]	; 0x28
  40a0a6:	442a      	add	r2, r5
  40a0a8:	2b07      	cmp	r3, #7
  40a0aa:	e886 0021 	stmia.w	r6, {r0, r5}
  40a0ae:	922d      	str	r2, [sp, #180]	; 0xb4
  40a0b0:	932c      	str	r3, [sp, #176]	; 0xb0
  40a0b2:	f300 80a4 	bgt.w	40a1fe <_vfprintf_r+0x20e>
  40a0b6:	3608      	adds	r6, #8
  40a0b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a0ba:	4429      	add	r1, r5
  40a0bc:	9110      	str	r1, [sp, #64]	; 0x40
  40a0be:	7823      	ldrb	r3, [r4, #0]
  40a0c0:	2b00      	cmp	r3, #0
  40a0c2:	f000 80a4 	beq.w	40a20e <_vfprintf_r+0x21e>
  40a0c6:	2300      	movs	r3, #0
  40a0c8:	1c65      	adds	r5, r4, #1
  40a0ca:	f894 8001 	ldrb.w	r8, [r4, #1]
  40a0ce:	f04f 34ff 	mov.w	r4, #4294967295
  40a0d2:	461a      	mov	r2, r3
  40a0d4:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40a0d8:	930e      	str	r3, [sp, #56]	; 0x38
  40a0da:	9309      	str	r3, [sp, #36]	; 0x24
  40a0dc:	950a      	str	r5, [sp, #40]	; 0x28
  40a0de:	940b      	str	r4, [sp, #44]	; 0x2c
  40a0e0:	462b      	mov	r3, r5
  40a0e2:	3301      	adds	r3, #1
  40a0e4:	f1a8 0120 	sub.w	r1, r8, #32
  40a0e8:	2958      	cmp	r1, #88	; 0x58
  40a0ea:	f200 83f4 	bhi.w	40a8d6 <_vfprintf_r+0x8e6>
  40a0ee:	e8df f011 	tbh	[pc, r1, lsl #1]
  40a0f2:	0238      	.short	0x0238
  40a0f4:	03f203f2 	.word	0x03f203f2
  40a0f8:	03f20303 	.word	0x03f20303
  40a0fc:	03f203f2 	.word	0x03f203f2
  40a100:	03f203f2 	.word	0x03f203f2
  40a104:	023f03f2 	.word	0x023f03f2
  40a108:	03f20234 	.word	0x03f20234
  40a10c:	03350060 	.word	0x03350060
  40a110:	037603f2 	.word	0x037603f2
  40a114:	037d037d 	.word	0x037d037d
  40a118:	037d037d 	.word	0x037d037d
  40a11c:	037d037d 	.word	0x037d037d
  40a120:	037d037d 	.word	0x037d037d
  40a124:	03f2037d 	.word	0x03f2037d
  40a128:	03f203f2 	.word	0x03f203f2
  40a12c:	03f203f2 	.word	0x03f203f2
  40a130:	03f203f2 	.word	0x03f203f2
  40a134:	03f203f2 	.word	0x03f203f2
  40a138:	035203f2 	.word	0x035203f2
  40a13c:	03f2039d 	.word	0x03f2039d
  40a140:	03f2039d 	.word	0x03f2039d
  40a144:	03f203f2 	.word	0x03f203f2
  40a148:	038e03f2 	.word	0x038e03f2
  40a14c:	03f203f2 	.word	0x03f203f2
  40a150:	03f203d0 	.word	0x03f203d0
  40a154:	03f203f2 	.word	0x03f203f2
  40a158:	03f203f2 	.word	0x03f203f2
  40a15c:	03f202a3 	.word	0x03f202a3
  40a160:	02c303f2 	.word	0x02c303f2
  40a164:	03f203f2 	.word	0x03f203f2
  40a168:	03f203f2 	.word	0x03f203f2
  40a16c:	03f203f2 	.word	0x03f203f2
  40a170:	03f203f2 	.word	0x03f203f2
  40a174:	03f203f2 	.word	0x03f203f2
  40a178:	031c030a 	.word	0x031c030a
  40a17c:	039d039d 	.word	0x039d039d
  40a180:	02d9039d 	.word	0x02d9039d
  40a184:	03f2031c 	.word	0x03f2031c
  40a188:	02e203f2 	.word	0x02e203f2
  40a18c:	02ee03f2 	.word	0x02ee03f2
  40a190:	021c020a 	.word	0x021c020a
  40a194:	03f2024b 	.word	0x03f2024b
  40a198:	03f20254 	.word	0x03f20254
  40a19c:	03f200a3 	.word	0x03f200a3
  40a1a0:	027b03f2 	.word	0x027b03f2
  40a1a4:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a1a6:	1a65      	subs	r5, r4, r1
  40a1a8:	e778      	b.n	40a09c <_vfprintf_r+0xac>
  40a1aa:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40a1ac:	910f      	str	r1, [sp, #60]	; 0x3c
  40a1ae:	4264      	negs	r4, r4
  40a1b0:	940e      	str	r4, [sp, #56]	; 0x38
  40a1b2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a1b4:	f045 0504 	orr.w	r5, r5, #4
  40a1b8:	9509      	str	r5, [sp, #36]	; 0x24
  40a1ba:	f893 8000 	ldrb.w	r8, [r3]
  40a1be:	e790      	b.n	40a0e2 <_vfprintf_r+0xf2>
  40a1c0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a1c2:	4649      	mov	r1, r9
  40a1c4:	f7fd f8ae 	bl	407324 <__swsetup_r>
  40a1c8:	b9a0      	cbnz	r0, 40a1f4 <_vfprintf_r+0x204>
  40a1ca:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  40a1ce:	f003 031a 	and.w	r3, r3, #26
  40a1d2:	2b0a      	cmp	r3, #10
  40a1d4:	f47f af3e 	bne.w	40a054 <_vfprintf_r+0x64>
  40a1d8:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
  40a1dc:	2b00      	cmp	r3, #0
  40a1de:	f6ff af39 	blt.w	40a054 <_vfprintf_r+0x64>
  40a1e2:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a1e4:	4649      	mov	r1, r9
  40a1e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40a1e8:	4623      	mov	r3, r4
  40a1ea:	f001 f993 	bl	40b514 <__sbprintf>
  40a1ee:	b049      	add	sp, #292	; 0x124
  40a1f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a1f4:	f04f 30ff 	mov.w	r0, #4294967295
  40a1f8:	b049      	add	sp, #292	; 0x124
  40a1fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a1fe:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a200:	4649      	mov	r1, r9
  40a202:	aa2b      	add	r2, sp, #172	; 0xac
  40a204:	f7fc fa10 	bl	406628 <__sprint_r>
  40a208:	b940      	cbnz	r0, 40a21c <_vfprintf_r+0x22c>
  40a20a:	ae38      	add	r6, sp, #224	; 0xe0
  40a20c:	e754      	b.n	40a0b8 <_vfprintf_r+0xc8>
  40a20e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40a210:	b123      	cbz	r3, 40a21c <_vfprintf_r+0x22c>
  40a212:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a214:	4649      	mov	r1, r9
  40a216:	aa2b      	add	r2, sp, #172	; 0xac
  40a218:	f7fc fa06 	bl	406628 <__sprint_r>
  40a21c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  40a220:	065b      	lsls	r3, r3, #25
  40a222:	d4e7      	bmi.n	40a1f4 <_vfprintf_r+0x204>
  40a224:	9810      	ldr	r0, [sp, #64]	; 0x40
  40a226:	b049      	add	sp, #292	; 0x124
  40a228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a22c:	4628      	mov	r0, r5
  40a22e:	f7fe f963 	bl	4084f8 <__sinit>
  40a232:	e6f2      	b.n	40a01a <_vfprintf_r+0x2a>
  40a234:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40a236:	e742      	b.n	40a0be <_vfprintf_r+0xce>
  40a238:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a23a:	930a      	str	r3, [sp, #40]	; 0x28
  40a23c:	06a2      	lsls	r2, r4, #26
  40a23e:	f140 8206 	bpl.w	40a64e <_vfprintf_r+0x65e>
  40a242:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40a244:	1deb      	adds	r3, r5, #7
  40a246:	f023 0307 	bic.w	r3, r3, #7
  40a24a:	f103 0c08 	add.w	ip, r3, #8
  40a24e:	e9d3 4500 	ldrd	r4, r5, [r3]
  40a252:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40a256:	2301      	movs	r3, #1
  40a258:	f04f 0a00 	mov.w	sl, #0
  40a25c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40a260:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40a262:	2900      	cmp	r1, #0
  40a264:	db05      	blt.n	40a272 <_vfprintf_r+0x282>
  40a266:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a26a:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  40a26e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40a272:	ea54 0005 	orrs.w	r0, r4, r5
  40a276:	f040 8347 	bne.w	40a908 <_vfprintf_r+0x918>
  40a27a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40a27c:	2900      	cmp	r1, #0
  40a27e:	f040 8343 	bne.w	40a908 <_vfprintf_r+0x918>
  40a282:	2b00      	cmp	r3, #0
  40a284:	f040 84b9 	bne.w	40abfa <_vfprintf_r+0xc0a>
  40a288:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a28c:	f01c 0f01 	tst.w	ip, #1
  40a290:	f000 84b3 	beq.w	40abfa <_vfprintf_r+0xc0a>
  40a294:	af48      	add	r7, sp, #288	; 0x120
  40a296:	2330      	movs	r3, #48	; 0x30
  40a298:	9d08      	ldr	r5, [sp, #32]
  40a29a:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40a29e:	1bec      	subs	r4, r5, r7
  40a2a0:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  40a2a4:	2500      	movs	r5, #0
  40a2a6:	4564      	cmp	r4, ip
  40a2a8:	bfa8      	it	ge
  40a2aa:	46a4      	movge	ip, r4
  40a2ac:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40a2b0:	9514      	str	r5, [sp, #80]	; 0x50
  40a2b2:	f1ba 0f00 	cmp.w	sl, #0
  40a2b6:	d002      	beq.n	40a2be <_vfprintf_r+0x2ce>
  40a2b8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40a2ba:	3501      	adds	r5, #1
  40a2bc:	950c      	str	r5, [sp, #48]	; 0x30
  40a2be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a2c0:	f013 0302 	ands.w	r3, r3, #2
  40a2c4:	9312      	str	r3, [sp, #72]	; 0x48
  40a2c6:	d002      	beq.n	40a2ce <_vfprintf_r+0x2de>
  40a2c8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40a2ca:	3502      	adds	r5, #2
  40a2cc:	950c      	str	r5, [sp, #48]	; 0x30
  40a2ce:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a2d2:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  40a2d6:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  40a2da:	f040 8312 	bne.w	40a902 <_vfprintf_r+0x912>
  40a2de:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40a2e0:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  40a2e4:	ebcc 0b05 	rsb	fp, ip, r5
  40a2e8:	f1bb 0f00 	cmp.w	fp, #0
  40a2ec:	f340 8309 	ble.w	40a902 <_vfprintf_r+0x912>
  40a2f0:	f1bb 0f10 	cmp.w	fp, #16
  40a2f4:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40a2f6:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40a2f8:	f8df a528 	ldr.w	sl, [pc, #1320]	; 40a824 <_vfprintf_r+0x834>
  40a2fc:	dd27      	ble.n	40a34e <_vfprintf_r+0x35e>
  40a2fe:	971b      	str	r7, [sp, #108]	; 0x6c
  40a300:	2510      	movs	r5, #16
  40a302:	4657      	mov	r7, sl
  40a304:	46a2      	mov	sl, r4
  40a306:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40a308:	e006      	b.n	40a318 <_vfprintf_r+0x328>
  40a30a:	f1ab 0b10 	sub.w	fp, fp, #16
  40a30e:	f1bb 0f10 	cmp.w	fp, #16
  40a312:	f106 0608 	add.w	r6, r6, #8
  40a316:	dd17      	ble.n	40a348 <_vfprintf_r+0x358>
  40a318:	3201      	adds	r2, #1
  40a31a:	3110      	adds	r1, #16
  40a31c:	2a07      	cmp	r2, #7
  40a31e:	912d      	str	r1, [sp, #180]	; 0xb4
  40a320:	922c      	str	r2, [sp, #176]	; 0xb0
  40a322:	6037      	str	r7, [r6, #0]
  40a324:	6075      	str	r5, [r6, #4]
  40a326:	ddf0      	ble.n	40a30a <_vfprintf_r+0x31a>
  40a328:	4620      	mov	r0, r4
  40a32a:	4649      	mov	r1, r9
  40a32c:	aa2b      	add	r2, sp, #172	; 0xac
  40a32e:	f7fc f97b 	bl	406628 <__sprint_r>
  40a332:	2800      	cmp	r0, #0
  40a334:	f47f af72 	bne.w	40a21c <_vfprintf_r+0x22c>
  40a338:	f1ab 0b10 	sub.w	fp, fp, #16
  40a33c:	f1bb 0f10 	cmp.w	fp, #16
  40a340:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40a342:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40a344:	ae38      	add	r6, sp, #224	; 0xe0
  40a346:	dce7      	bgt.n	40a318 <_vfprintf_r+0x328>
  40a348:	4654      	mov	r4, sl
  40a34a:	46ba      	mov	sl, r7
  40a34c:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  40a34e:	3201      	adds	r2, #1
  40a350:	eb0b 0c01 	add.w	ip, fp, r1
  40a354:	2a07      	cmp	r2, #7
  40a356:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40a35a:	922c      	str	r2, [sp, #176]	; 0xb0
  40a35c:	e886 0c00 	stmia.w	r6, {sl, fp}
  40a360:	f300 849a 	bgt.w	40ac98 <_vfprintf_r+0xca8>
  40a364:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40a368:	3608      	adds	r6, #8
  40a36a:	f1ba 0f00 	cmp.w	sl, #0
  40a36e:	d00f      	beq.n	40a390 <_vfprintf_r+0x3a0>
  40a370:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40a372:	f10c 0c01 	add.w	ip, ip, #1
  40a376:	3301      	adds	r3, #1
  40a378:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  40a37c:	2201      	movs	r2, #1
  40a37e:	2b07      	cmp	r3, #7
  40a380:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40a384:	932c      	str	r3, [sp, #176]	; 0xb0
  40a386:	e886 0006 	stmia.w	r6, {r1, r2}
  40a38a:	f300 841c 	bgt.w	40abc6 <_vfprintf_r+0xbd6>
  40a38e:	3608      	adds	r6, #8
  40a390:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40a392:	b173      	cbz	r3, 40a3b2 <_vfprintf_r+0x3c2>
  40a394:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40a396:	f10c 0c02 	add.w	ip, ip, #2
  40a39a:	3301      	adds	r3, #1
  40a39c:	a924      	add	r1, sp, #144	; 0x90
  40a39e:	2202      	movs	r2, #2
  40a3a0:	2b07      	cmp	r3, #7
  40a3a2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40a3a6:	932c      	str	r3, [sp, #176]	; 0xb0
  40a3a8:	e886 0006 	stmia.w	r6, {r1, r2}
  40a3ac:	f300 8418 	bgt.w	40abe0 <_vfprintf_r+0xbf0>
  40a3b0:	3608      	adds	r6, #8
  40a3b2:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  40a3b4:	2d80      	cmp	r5, #128	; 0x80
  40a3b6:	f000 8348 	beq.w	40aa4a <_vfprintf_r+0xa5a>
  40a3ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40a3bc:	1b15      	subs	r5, r2, r4
  40a3be:	2d00      	cmp	r5, #0
  40a3c0:	dd3d      	ble.n	40a43e <_vfprintf_r+0x44e>
  40a3c2:	2d10      	cmp	r5, #16
  40a3c4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40a3c6:	f8df a460 	ldr.w	sl, [pc, #1120]	; 40a828 <_vfprintf_r+0x838>
  40a3ca:	dd2c      	ble.n	40a426 <_vfprintf_r+0x436>
  40a3cc:	4651      	mov	r1, sl
  40a3ce:	940b      	str	r4, [sp, #44]	; 0x2c
  40a3d0:	46aa      	mov	sl, r5
  40a3d2:	f04f 0b10 	mov.w	fp, #16
  40a3d6:	4662      	mov	r2, ip
  40a3d8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40a3da:	460d      	mov	r5, r1
  40a3dc:	e006      	b.n	40a3ec <_vfprintf_r+0x3fc>
  40a3de:	f1aa 0a10 	sub.w	sl, sl, #16
  40a3e2:	f1ba 0f10 	cmp.w	sl, #16
  40a3e6:	f106 0608 	add.w	r6, r6, #8
  40a3ea:	dd17      	ble.n	40a41c <_vfprintf_r+0x42c>
  40a3ec:	3301      	adds	r3, #1
  40a3ee:	3210      	adds	r2, #16
  40a3f0:	2b07      	cmp	r3, #7
  40a3f2:	922d      	str	r2, [sp, #180]	; 0xb4
  40a3f4:	932c      	str	r3, [sp, #176]	; 0xb0
  40a3f6:	e886 0820 	stmia.w	r6, {r5, fp}
  40a3fa:	ddf0      	ble.n	40a3de <_vfprintf_r+0x3ee>
  40a3fc:	4620      	mov	r0, r4
  40a3fe:	4649      	mov	r1, r9
  40a400:	aa2b      	add	r2, sp, #172	; 0xac
  40a402:	f7fc f911 	bl	406628 <__sprint_r>
  40a406:	2800      	cmp	r0, #0
  40a408:	f47f af08 	bne.w	40a21c <_vfprintf_r+0x22c>
  40a40c:	f1aa 0a10 	sub.w	sl, sl, #16
  40a410:	f1ba 0f10 	cmp.w	sl, #16
  40a414:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40a416:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40a418:	ae38      	add	r6, sp, #224	; 0xe0
  40a41a:	dce7      	bgt.n	40a3ec <_vfprintf_r+0x3fc>
  40a41c:	4694      	mov	ip, r2
  40a41e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40a420:	462a      	mov	r2, r5
  40a422:	4655      	mov	r5, sl
  40a424:	4692      	mov	sl, r2
  40a426:	3301      	adds	r3, #1
  40a428:	44ac      	add	ip, r5
  40a42a:	2b07      	cmp	r3, #7
  40a42c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40a430:	932c      	str	r3, [sp, #176]	; 0xb0
  40a432:	f8c6 a000 	str.w	sl, [r6]
  40a436:	6075      	str	r5, [r6, #4]
  40a438:	f300 83b9 	bgt.w	40abae <_vfprintf_r+0xbbe>
  40a43c:	3608      	adds	r6, #8
  40a43e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a440:	05eb      	lsls	r3, r5, #23
  40a442:	f100 82a2 	bmi.w	40a98a <_vfprintf_r+0x99a>
  40a446:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40a448:	44a4      	add	ip, r4
  40a44a:	3301      	adds	r3, #1
  40a44c:	2b07      	cmp	r3, #7
  40a44e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40a452:	6037      	str	r7, [r6, #0]
  40a454:	6074      	str	r4, [r6, #4]
  40a456:	932c      	str	r3, [sp, #176]	; 0xb0
  40a458:	f300 8393 	bgt.w	40ab82 <_vfprintf_r+0xb92>
  40a45c:	3608      	adds	r6, #8
  40a45e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a460:	0762      	lsls	r2, r4, #29
  40a462:	d540      	bpl.n	40a4e6 <_vfprintf_r+0x4f6>
  40a464:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40a466:	980c      	ldr	r0, [sp, #48]	; 0x30
  40a468:	1a2c      	subs	r4, r5, r0
  40a46a:	2c00      	cmp	r4, #0
  40a46c:	dd3b      	ble.n	40a4e6 <_vfprintf_r+0x4f6>
  40a46e:	2c10      	cmp	r4, #16
  40a470:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40a472:	f8df a3b0 	ldr.w	sl, [pc, #944]	; 40a824 <_vfprintf_r+0x834>
  40a476:	dd22      	ble.n	40a4be <_vfprintf_r+0x4ce>
  40a478:	2510      	movs	r5, #16
  40a47a:	4662      	mov	r2, ip
  40a47c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40a480:	4657      	mov	r7, sl
  40a482:	e004      	b.n	40a48e <_vfprintf_r+0x49e>
  40a484:	3c10      	subs	r4, #16
  40a486:	2c10      	cmp	r4, #16
  40a488:	f106 0608 	add.w	r6, r6, #8
  40a48c:	dd15      	ble.n	40a4ba <_vfprintf_r+0x4ca>
  40a48e:	3301      	adds	r3, #1
  40a490:	3210      	adds	r2, #16
  40a492:	2b07      	cmp	r3, #7
  40a494:	922d      	str	r2, [sp, #180]	; 0xb4
  40a496:	932c      	str	r3, [sp, #176]	; 0xb0
  40a498:	6037      	str	r7, [r6, #0]
  40a49a:	6075      	str	r5, [r6, #4]
  40a49c:	ddf2      	ble.n	40a484 <_vfprintf_r+0x494>
  40a49e:	4640      	mov	r0, r8
  40a4a0:	4649      	mov	r1, r9
  40a4a2:	aa2b      	add	r2, sp, #172	; 0xac
  40a4a4:	f7fc f8c0 	bl	406628 <__sprint_r>
  40a4a8:	2800      	cmp	r0, #0
  40a4aa:	f47f aeb7 	bne.w	40a21c <_vfprintf_r+0x22c>
  40a4ae:	3c10      	subs	r4, #16
  40a4b0:	2c10      	cmp	r4, #16
  40a4b2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40a4b4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40a4b6:	ae38      	add	r6, sp, #224	; 0xe0
  40a4b8:	dce9      	bgt.n	40a48e <_vfprintf_r+0x49e>
  40a4ba:	4694      	mov	ip, r2
  40a4bc:	46ba      	mov	sl, r7
  40a4be:	3301      	adds	r3, #1
  40a4c0:	44a4      	add	ip, r4
  40a4c2:	2b07      	cmp	r3, #7
  40a4c4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40a4c8:	932c      	str	r3, [sp, #176]	; 0xb0
  40a4ca:	f8c6 a000 	str.w	sl, [r6]
  40a4ce:	6074      	str	r4, [r6, #4]
  40a4d0:	dd09      	ble.n	40a4e6 <_vfprintf_r+0x4f6>
  40a4d2:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a4d4:	4649      	mov	r1, r9
  40a4d6:	aa2b      	add	r2, sp, #172	; 0xac
  40a4d8:	f7fc f8a6 	bl	406628 <__sprint_r>
  40a4dc:	2800      	cmp	r0, #0
  40a4de:	f47f ae9d 	bne.w	40a21c <_vfprintf_r+0x22c>
  40a4e2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40a4e6:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40a4e8:	980c      	ldr	r0, [sp, #48]	; 0x30
  40a4ea:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40a4ec:	42a8      	cmp	r0, r5
  40a4ee:	bfac      	ite	ge
  40a4f0:	1824      	addge	r4, r4, r0
  40a4f2:	1964      	addlt	r4, r4, r5
  40a4f4:	9410      	str	r4, [sp, #64]	; 0x40
  40a4f6:	f1bc 0f00 	cmp.w	ip, #0
  40a4fa:	f040 834e 	bne.w	40ab9a <_vfprintf_r+0xbaa>
  40a4fe:	2300      	movs	r3, #0
  40a500:	932c      	str	r3, [sp, #176]	; 0xb0
  40a502:	ae38      	add	r6, sp, #224	; 0xe0
  40a504:	e5b6      	b.n	40a074 <_vfprintf_r+0x84>
  40a506:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a50a:	930a      	str	r3, [sp, #40]	; 0x28
  40a50c:	f01c 0320 	ands.w	r3, ip, #32
  40a510:	f000 81ca 	beq.w	40a8a8 <_vfprintf_r+0x8b8>
  40a514:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40a516:	1de3      	adds	r3, r4, #7
  40a518:	f023 0307 	bic.w	r3, r3, #7
  40a51c:	f103 0508 	add.w	r5, r3, #8
  40a520:	950f      	str	r5, [sp, #60]	; 0x3c
  40a522:	e9d3 4500 	ldrd	r4, r5, [r3]
  40a526:	2300      	movs	r3, #0
  40a528:	e696      	b.n	40a258 <_vfprintf_r+0x268>
  40a52a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a52e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40a530:	930a      	str	r3, [sp, #40]	; 0x28
  40a532:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a534:	48b9      	ldr	r0, [pc, #740]	; (40a81c <_vfprintf_r+0x82c>)
  40a536:	3504      	adds	r5, #4
  40a538:	681c      	ldr	r4, [r3, #0]
  40a53a:	f04f 0878 	mov.w	r8, #120	; 0x78
  40a53e:	2330      	movs	r3, #48	; 0x30
  40a540:	f04c 0c02 	orr.w	ip, ip, #2
  40a544:	950f      	str	r5, [sp, #60]	; 0x3c
  40a546:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40a54a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40a54e:	2500      	movs	r5, #0
  40a550:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40a554:	901a      	str	r0, [sp, #104]	; 0x68
  40a556:	2302      	movs	r3, #2
  40a558:	e67e      	b.n	40a258 <_vfprintf_r+0x268>
  40a55a:	f893 8000 	ldrb.w	r8, [r3]
  40a55e:	222b      	movs	r2, #43	; 0x2b
  40a560:	e5bf      	b.n	40a0e2 <_vfprintf_r+0xf2>
  40a562:	f893 8000 	ldrb.w	r8, [r3]
  40a566:	2a00      	cmp	r2, #0
  40a568:	f47f adbb 	bne.w	40a0e2 <_vfprintf_r+0xf2>
  40a56c:	2220      	movs	r2, #32
  40a56e:	e5b8      	b.n	40a0e2 <_vfprintf_r+0xf2>
  40a570:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40a572:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40a574:	6824      	ldr	r4, [r4, #0]
  40a576:	1d29      	adds	r1, r5, #4
  40a578:	2c00      	cmp	r4, #0
  40a57a:	940e      	str	r4, [sp, #56]	; 0x38
  40a57c:	f6ff ae15 	blt.w	40a1aa <_vfprintf_r+0x1ba>
  40a580:	910f      	str	r1, [sp, #60]	; 0x3c
  40a582:	f893 8000 	ldrb.w	r8, [r3]
  40a586:	e5ac      	b.n	40a0e2 <_vfprintf_r+0xf2>
  40a588:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a58c:	f04c 0c20 	orr.w	ip, ip, #32
  40a590:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40a594:	f893 8000 	ldrb.w	r8, [r3]
  40a598:	e5a3      	b.n	40a0e2 <_vfprintf_r+0xf2>
  40a59a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40a59c:	f04f 0a00 	mov.w	sl, #0
  40a5a0:	6827      	ldr	r7, [r4, #0]
  40a5a2:	930a      	str	r3, [sp, #40]	; 0x28
  40a5a4:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40a5a8:	1d25      	adds	r5, r4, #4
  40a5aa:	2f00      	cmp	r7, #0
  40a5ac:	f000 865c 	beq.w	40b268 <_vfprintf_r+0x1278>
  40a5b0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40a5b2:	4638      	mov	r0, r7
  40a5b4:	2c00      	cmp	r4, #0
  40a5b6:	f2c0 8607 	blt.w	40b1c8 <_vfprintf_r+0x11d8>
  40a5ba:	4651      	mov	r1, sl
  40a5bc:	4622      	mov	r2, r4
  40a5be:	f7fe fe7d 	bl	4092bc <memchr>
  40a5c2:	2800      	cmp	r0, #0
  40a5c4:	f000 869c 	beq.w	40b300 <_vfprintf_r+0x1310>
  40a5c8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40a5ca:	1bc0      	subs	r0, r0, r7
  40a5cc:	42a0      	cmp	r0, r4
  40a5ce:	bfb8      	it	lt
  40a5d0:	4604      	movlt	r4, r0
  40a5d2:	950f      	str	r5, [sp, #60]	; 0x3c
  40a5d4:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  40a5d8:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  40a5dc:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  40a5e0:	950c      	str	r5, [sp, #48]	; 0x30
  40a5e2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40a5e6:	e664      	b.n	40a2b2 <_vfprintf_r+0x2c2>
  40a5e8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a5ea:	4c8c      	ldr	r4, [pc, #560]	; (40a81c <_vfprintf_r+0x82c>)
  40a5ec:	06af      	lsls	r7, r5, #26
  40a5ee:	930a      	str	r3, [sp, #40]	; 0x28
  40a5f0:	941a      	str	r4, [sp, #104]	; 0x68
  40a5f2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40a5f6:	d547      	bpl.n	40a688 <_vfprintf_r+0x698>
  40a5f8:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40a5fc:	f10c 0307 	add.w	r3, ip, #7
  40a600:	f023 0307 	bic.w	r3, r3, #7
  40a604:	f103 0408 	add.w	r4, r3, #8
  40a608:	940f      	str	r4, [sp, #60]	; 0x3c
  40a60a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40a60e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a612:	f01c 0f01 	tst.w	ip, #1
  40a616:	f000 82f4 	beq.w	40ac02 <_vfprintf_r+0xc12>
  40a61a:	ea54 0005 	orrs.w	r0, r4, r5
  40a61e:	f000 82f0 	beq.w	40ac02 <_vfprintf_r+0xc12>
  40a622:	2330      	movs	r3, #48	; 0x30
  40a624:	f04c 0c02 	orr.w	ip, ip, #2
  40a628:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40a62c:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40a630:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40a634:	2302      	movs	r3, #2
  40a636:	e60f      	b.n	40a258 <_vfprintf_r+0x268>
  40a638:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a63c:	930a      	str	r3, [sp, #40]	; 0x28
  40a63e:	f04c 0c10 	orr.w	ip, ip, #16
  40a642:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40a646:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a648:	06a2      	lsls	r2, r4, #26
  40a64a:	f53f adfa 	bmi.w	40a242 <_vfprintf_r+0x252>
  40a64e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a650:	06e3      	lsls	r3, r4, #27
  40a652:	f100 8330 	bmi.w	40acb6 <_vfprintf_r+0xcc6>
  40a656:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a65a:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40a65e:	f000 832a 	beq.w	40acb6 <_vfprintf_r+0xcc6>
  40a662:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40a666:	2500      	movs	r5, #0
  40a668:	f8bc 4000 	ldrh.w	r4, [ip]
  40a66c:	f10c 0c04 	add.w	ip, ip, #4
  40a670:	2301      	movs	r3, #1
  40a672:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40a676:	e5ef      	b.n	40a258 <_vfprintf_r+0x268>
  40a678:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a67a:	4c69      	ldr	r4, [pc, #420]	; (40a820 <_vfprintf_r+0x830>)
  40a67c:	06af      	lsls	r7, r5, #26
  40a67e:	930a      	str	r3, [sp, #40]	; 0x28
  40a680:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40a684:	941a      	str	r4, [sp, #104]	; 0x68
  40a686:	d4b7      	bmi.n	40a5f8 <_vfprintf_r+0x608>
  40a688:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a68a:	06ed      	lsls	r5, r5, #27
  40a68c:	f140 84c9 	bpl.w	40b022 <_vfprintf_r+0x1032>
  40a690:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40a694:	2500      	movs	r5, #0
  40a696:	f8dc 4000 	ldr.w	r4, [ip]
  40a69a:	f10c 0c04 	add.w	ip, ip, #4
  40a69e:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40a6a2:	e7b4      	b.n	40a60e <_vfprintf_r+0x61e>
  40a6a4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a6a8:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  40a6ac:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40a6b0:	f893 8000 	ldrb.w	r8, [r3]
  40a6b4:	e515      	b.n	40a0e2 <_vfprintf_r+0xf2>
  40a6b6:	f893 8000 	ldrb.w	r8, [r3]
  40a6ba:	4619      	mov	r1, r3
  40a6bc:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  40a6c0:	f000 856d 	beq.w	40b19e <_vfprintf_r+0x11ae>
  40a6c4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a6c6:	f045 0510 	orr.w	r5, r5, #16
  40a6ca:	9509      	str	r5, [sp, #36]	; 0x24
  40a6cc:	e509      	b.n	40a0e2 <_vfprintf_r+0xf2>
  40a6ce:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a6d2:	930a      	str	r3, [sp, #40]	; 0x28
  40a6d4:	f01c 0f20 	tst.w	ip, #32
  40a6d8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40a6dc:	f000 84b0 	beq.w	40b040 <_vfprintf_r+0x1050>
  40a6e0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40a6e2:	6821      	ldr	r1, [r4, #0]
  40a6e4:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40a6e6:	17e5      	asrs	r5, r4, #31
  40a6e8:	462b      	mov	r3, r5
  40a6ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40a6ec:	4622      	mov	r2, r4
  40a6ee:	3504      	adds	r5, #4
  40a6f0:	950f      	str	r5, [sp, #60]	; 0x3c
  40a6f2:	e9c1 2300 	strd	r2, r3, [r1]
  40a6f6:	e4bd      	b.n	40a074 <_vfprintf_r+0x84>
  40a6f8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a6fa:	f045 0501 	orr.w	r5, r5, #1
  40a6fe:	9509      	str	r5, [sp, #36]	; 0x24
  40a700:	f893 8000 	ldrb.w	r8, [r3]
  40a704:	e4ed      	b.n	40a0e2 <_vfprintf_r+0xf2>
  40a706:	930a      	str	r3, [sp, #40]	; 0x28
  40a708:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a70a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40a70c:	681a      	ldr	r2, [r3, #0]
  40a70e:	2401      	movs	r4, #1
  40a710:	2300      	movs	r3, #0
  40a712:	3504      	adds	r5, #4
  40a714:	469a      	mov	sl, r3
  40a716:	940c      	str	r4, [sp, #48]	; 0x30
  40a718:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  40a71c:	950f      	str	r5, [sp, #60]	; 0x3c
  40a71e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40a722:	930b      	str	r3, [sp, #44]	; 0x2c
  40a724:	9314      	str	r3, [sp, #80]	; 0x50
  40a726:	af2e      	add	r7, sp, #184	; 0xb8
  40a728:	e5c9      	b.n	40a2be <_vfprintf_r+0x2ce>
  40a72a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a72c:	930a      	str	r3, [sp, #40]	; 0x28
  40a72e:	06a5      	lsls	r5, r4, #26
  40a730:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40a734:	d53b      	bpl.n	40a7ae <_vfprintf_r+0x7be>
  40a736:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40a738:	1de9      	adds	r1, r5, #7
  40a73a:	f021 0107 	bic.w	r1, r1, #7
  40a73e:	e9d1 2300 	ldrd	r2, r3, [r1]
  40a742:	3108      	adds	r1, #8
  40a744:	910f      	str	r1, [sp, #60]	; 0x3c
  40a746:	4614      	mov	r4, r2
  40a748:	461d      	mov	r5, r3
  40a74a:	2a00      	cmp	r2, #0
  40a74c:	f173 0c00 	sbcs.w	ip, r3, #0
  40a750:	f2c0 83ca 	blt.w	40aee8 <_vfprintf_r+0xef8>
  40a754:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40a758:	2301      	movs	r3, #1
  40a75a:	e581      	b.n	40a260 <_vfprintf_r+0x270>
  40a75c:	f893 8000 	ldrb.w	r8, [r3]
  40a760:	1c58      	adds	r0, r3, #1
  40a762:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  40a766:	f000 86ae 	beq.w	40b4c6 <_vfprintf_r+0x14d6>
  40a76a:	f1a8 0130 	sub.w	r1, r8, #48	; 0x30
  40a76e:	2909      	cmp	r1, #9
  40a770:	bf98      	it	ls
  40a772:	2300      	movls	r3, #0
  40a774:	f200 860c 	bhi.w	40b390 <_vfprintf_r+0x13a0>
  40a778:	f810 8b01 	ldrb.w	r8, [r0], #1
  40a77c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40a780:	eb01 0343 	add.w	r3, r1, r3, lsl #1
  40a784:	f1a8 0130 	sub.w	r1, r8, #48	; 0x30
  40a788:	2909      	cmp	r1, #9
  40a78a:	d9f5      	bls.n	40a778 <_vfprintf_r+0x788>
  40a78c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  40a790:	930b      	str	r3, [sp, #44]	; 0x2c
  40a792:	4603      	mov	r3, r0
  40a794:	e4a6      	b.n	40a0e4 <_vfprintf_r+0xf4>
  40a796:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a79a:	930a      	str	r3, [sp, #40]	; 0x28
  40a79c:	f04c 0c10 	orr.w	ip, ip, #16
  40a7a0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40a7a4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a7a6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40a7aa:	06a5      	lsls	r5, r4, #26
  40a7ac:	d4c3      	bmi.n	40a736 <_vfprintf_r+0x746>
  40a7ae:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a7b2:	f01c 0f10 	tst.w	ip, #16
  40a7b6:	f040 82b0 	bne.w	40ad1a <_vfprintf_r+0xd2a>
  40a7ba:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a7be:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40a7c2:	f000 82aa 	beq.w	40ad1a <_vfprintf_r+0xd2a>
  40a7c6:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40a7ca:	f9bc 4000 	ldrsh.w	r4, [ip]
  40a7ce:	f10c 0c04 	add.w	ip, ip, #4
  40a7d2:	17e5      	asrs	r5, r4, #31
  40a7d4:	4622      	mov	r2, r4
  40a7d6:	462b      	mov	r3, r5
  40a7d8:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40a7dc:	e7b5      	b.n	40a74a <_vfprintf_r+0x75a>
  40a7de:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a7e0:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  40a7e4:	9509      	str	r5, [sp, #36]	; 0x24
  40a7e6:	f893 8000 	ldrb.w	r8, [r3]
  40a7ea:	e47a      	b.n	40a0e2 <_vfprintf_r+0xf2>
  40a7ec:	2400      	movs	r4, #0
  40a7ee:	f1a8 0130 	sub.w	r1, r8, #48	; 0x30
  40a7f2:	940e      	str	r4, [sp, #56]	; 0x38
  40a7f4:	4620      	mov	r0, r4
  40a7f6:	f813 8b01 	ldrb.w	r8, [r3], #1
  40a7fa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40a7fe:	eb01 0040 	add.w	r0, r1, r0, lsl #1
  40a802:	f1a8 0130 	sub.w	r1, r8, #48	; 0x30
  40a806:	2909      	cmp	r1, #9
  40a808:	d9f5      	bls.n	40a7f6 <_vfprintf_r+0x806>
  40a80a:	900e      	str	r0, [sp, #56]	; 0x38
  40a80c:	e46a      	b.n	40a0e4 <_vfprintf_r+0xf4>
  40a80e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a810:	f045 0508 	orr.w	r5, r5, #8
  40a814:	9509      	str	r5, [sp, #36]	; 0x24
  40a816:	f893 8000 	ldrb.w	r8, [r3]
  40a81a:	e462      	b.n	40a0e2 <_vfprintf_r+0xf2>
  40a81c:	0040ca34 	.word	0x0040ca34
  40a820:	0040ca20 	.word	0x0040ca20
  40a824:	0040cb9c 	.word	0x0040cb9c
  40a828:	0040cbac 	.word	0x0040cbac
  40a82c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40a82e:	930a      	str	r3, [sp, #40]	; 0x28
  40a830:	1deb      	adds	r3, r5, #7
  40a832:	f023 0307 	bic.w	r3, r3, #7
  40a836:	f103 0c08 	add.w	ip, r3, #8
  40a83a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40a83e:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40a842:	e9d3 4500 	ldrd	r4, r5, [r3]
  40a846:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40a84a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40a84e:	f7ff fad3 	bl	409df8 <__fpclassifyd>
  40a852:	2801      	cmp	r0, #1
  40a854:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40a858:	f040 8350 	bne.w	40aefc <_vfprintf_r+0xf0c>
  40a85c:	2200      	movs	r2, #0
  40a85e:	2300      	movs	r3, #0
  40a860:	f001 f8c0 	bl	40b9e4 <__aeabi_dcmplt>
  40a864:	2800      	cmp	r0, #0
  40a866:	f040 8531 	bne.w	40b2cc <_vfprintf_r+0x12dc>
  40a86a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40a86e:	2503      	movs	r5, #3
  40a870:	950c      	str	r5, [sp, #48]	; 0x30
  40a872:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a874:	4f9e      	ldr	r7, [pc, #632]	; (40aaf0 <_vfprintf_r+0xb00>)
  40a876:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  40a87a:	4b9e      	ldr	r3, [pc, #632]	; (40aaf4 <_vfprintf_r+0xb04>)
  40a87c:	2400      	movs	r4, #0
  40a87e:	9509      	str	r5, [sp, #36]	; 0x24
  40a880:	2500      	movs	r5, #0
  40a882:	940b      	str	r4, [sp, #44]	; 0x2c
  40a884:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40a888:	bfd8      	it	le
  40a88a:	461f      	movle	r7, r3
  40a88c:	2403      	movs	r4, #3
  40a88e:	9514      	str	r5, [sp, #80]	; 0x50
  40a890:	e50f      	b.n	40a2b2 <_vfprintf_r+0x2c2>
  40a892:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a894:	930a      	str	r3, [sp, #40]	; 0x28
  40a896:	f045 0510 	orr.w	r5, r5, #16
  40a89a:	9509      	str	r5, [sp, #36]	; 0x24
  40a89c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a8a0:	f01c 0320 	ands.w	r3, ip, #32
  40a8a4:	f47f ae36 	bne.w	40a514 <_vfprintf_r+0x524>
  40a8a8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a8ac:	f01c 0210 	ands.w	r2, ip, #16
  40a8b0:	f040 823b 	bne.w	40ad2a <_vfprintf_r+0xd3a>
  40a8b4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40a8b8:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40a8bc:	f000 8235 	beq.w	40ad2a <_vfprintf_r+0xd3a>
  40a8c0:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40a8c4:	4613      	mov	r3, r2
  40a8c6:	f8bc 4000 	ldrh.w	r4, [ip]
  40a8ca:	f10c 0c04 	add.w	ip, ip, #4
  40a8ce:	2500      	movs	r5, #0
  40a8d0:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40a8d4:	e4c0      	b.n	40a258 <_vfprintf_r+0x268>
  40a8d6:	930a      	str	r3, [sp, #40]	; 0x28
  40a8d8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40a8dc:	f1b8 0f00 	cmp.w	r8, #0
  40a8e0:	f43f ac95 	beq.w	40a20e <_vfprintf_r+0x21e>
  40a8e4:	2300      	movs	r3, #0
  40a8e6:	f04f 0c01 	mov.w	ip, #1
  40a8ea:	469a      	mov	sl, r3
  40a8ec:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40a8f0:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  40a8f4:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40a8f8:	930b      	str	r3, [sp, #44]	; 0x2c
  40a8fa:	9314      	str	r3, [sp, #80]	; 0x50
  40a8fc:	4664      	mov	r4, ip
  40a8fe:	af2e      	add	r7, sp, #184	; 0xb8
  40a900:	e4dd      	b.n	40a2be <_vfprintf_r+0x2ce>
  40a902:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40a906:	e530      	b.n	40a36a <_vfprintf_r+0x37a>
  40a908:	2b01      	cmp	r3, #1
  40a90a:	f000 80e3 	beq.w	40aad4 <_vfprintf_r+0xae4>
  40a90e:	2b02      	cmp	r3, #2
  40a910:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  40a914:	d118      	bne.n	40a948 <_vfprintf_r+0x958>
  40a916:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  40a91a:	4619      	mov	r1, r3
  40a91c:	f004 000f 	and.w	r0, r4, #15
  40a920:	0922      	lsrs	r2, r4, #4
  40a922:	f81c 0000 	ldrb.w	r0, [ip, r0]
  40a926:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40a92a:	092b      	lsrs	r3, r5, #4
  40a92c:	7008      	strb	r0, [r1, #0]
  40a92e:	ea52 0003 	orrs.w	r0, r2, r3
  40a932:	460f      	mov	r7, r1
  40a934:	4614      	mov	r4, r2
  40a936:	461d      	mov	r5, r3
  40a938:	f101 31ff 	add.w	r1, r1, #4294967295
  40a93c:	d1ee      	bne.n	40a91c <_vfprintf_r+0x92c>
  40a93e:	9d08      	ldr	r5, [sp, #32]
  40a940:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  40a944:	1bec      	subs	r4, r5, r7
  40a946:	e4ab      	b.n	40a2a0 <_vfprintf_r+0x2b0>
  40a948:	08e0      	lsrs	r0, r4, #3
  40a94a:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40a94e:	f004 0207 	and.w	r2, r4, #7
  40a952:	08e9      	lsrs	r1, r5, #3
  40a954:	3230      	adds	r2, #48	; 0x30
  40a956:	ea50 0c01 	orrs.w	ip, r0, r1
  40a95a:	461f      	mov	r7, r3
  40a95c:	701a      	strb	r2, [r3, #0]
  40a95e:	4604      	mov	r4, r0
  40a960:	460d      	mov	r5, r1
  40a962:	f103 33ff 	add.w	r3, r3, #4294967295
  40a966:	d1ef      	bne.n	40a948 <_vfprintf_r+0x958>
  40a968:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a96a:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  40a96e:	07e0      	lsls	r0, r4, #31
  40a970:	4639      	mov	r1, r7
  40a972:	f140 80b8 	bpl.w	40aae6 <_vfprintf_r+0xaf6>
  40a976:	2a30      	cmp	r2, #48	; 0x30
  40a978:	f000 80b5 	beq.w	40aae6 <_vfprintf_r+0xaf6>
  40a97c:	9d08      	ldr	r5, [sp, #32]
  40a97e:	461f      	mov	r7, r3
  40a980:	2330      	movs	r3, #48	; 0x30
  40a982:	1bec      	subs	r4, r5, r7
  40a984:	f801 3c01 	strb.w	r3, [r1, #-1]
  40a988:	e48a      	b.n	40a2a0 <_vfprintf_r+0x2b0>
  40a98a:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40a98e:	f340 80b7 	ble.w	40ab00 <_vfprintf_r+0xb10>
  40a992:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40a996:	2200      	movs	r2, #0
  40a998:	2300      	movs	r3, #0
  40a99a:	f8cd c01c 	str.w	ip, [sp, #28]
  40a99e:	f001 f817 	bl	40b9d0 <__aeabi_dcmpeq>
  40a9a2:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40a9a6:	2800      	cmp	r0, #0
  40a9a8:	f000 812e 	beq.w	40ac08 <_vfprintf_r+0xc18>
  40a9ac:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40a9ae:	4952      	ldr	r1, [pc, #328]	; (40aaf8 <_vfprintf_r+0xb08>)
  40a9b0:	3301      	adds	r3, #1
  40a9b2:	f10c 0c01 	add.w	ip, ip, #1
  40a9b6:	2201      	movs	r2, #1
  40a9b8:	2b07      	cmp	r3, #7
  40a9ba:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40a9be:	932c      	str	r3, [sp, #176]	; 0xb0
  40a9c0:	e886 0006 	stmia.w	r6, {r1, r2}
  40a9c4:	f300 8361 	bgt.w	40b08a <_vfprintf_r+0x109a>
  40a9c8:	3608      	adds	r6, #8
  40a9ca:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40a9cc:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40a9ce:	42a3      	cmp	r3, r4
  40a9d0:	db03      	blt.n	40a9da <_vfprintf_r+0x9ea>
  40a9d2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a9d4:	07ef      	lsls	r7, r5, #31
  40a9d6:	f57f ad42 	bpl.w	40a45e <_vfprintf_r+0x46e>
  40a9da:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40a9dc:	9c18      	ldr	r4, [sp, #96]	; 0x60
  40a9de:	3301      	adds	r3, #1
  40a9e0:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40a9e2:	44a4      	add	ip, r4
  40a9e4:	2b07      	cmp	r3, #7
  40a9e6:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40a9ea:	6035      	str	r5, [r6, #0]
  40a9ec:	6074      	str	r4, [r6, #4]
  40a9ee:	932c      	str	r3, [sp, #176]	; 0xb0
  40a9f0:	f300 83de 	bgt.w	40b1b0 <_vfprintf_r+0x11c0>
  40a9f4:	3608      	adds	r6, #8
  40a9f6:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40a9f8:	1e6c      	subs	r4, r5, #1
  40a9fa:	2c00      	cmp	r4, #0
  40a9fc:	f77f ad2f 	ble.w	40a45e <_vfprintf_r+0x46e>
  40aa00:	2c10      	cmp	r4, #16
  40aa02:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40aa04:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 40aafc <_vfprintf_r+0xb0c>
  40aa08:	f340 8198 	ble.w	40ad3c <_vfprintf_r+0xd4c>
  40aa0c:	2510      	movs	r5, #16
  40aa0e:	4662      	mov	r2, ip
  40aa10:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40aa14:	4657      	mov	r7, sl
  40aa16:	e004      	b.n	40aa22 <_vfprintf_r+0xa32>
  40aa18:	3608      	adds	r6, #8
  40aa1a:	3c10      	subs	r4, #16
  40aa1c:	2c10      	cmp	r4, #16
  40aa1e:	f340 818b 	ble.w	40ad38 <_vfprintf_r+0xd48>
  40aa22:	3301      	adds	r3, #1
  40aa24:	3210      	adds	r2, #16
  40aa26:	2b07      	cmp	r3, #7
  40aa28:	922d      	str	r2, [sp, #180]	; 0xb4
  40aa2a:	932c      	str	r3, [sp, #176]	; 0xb0
  40aa2c:	6037      	str	r7, [r6, #0]
  40aa2e:	6075      	str	r5, [r6, #4]
  40aa30:	ddf2      	ble.n	40aa18 <_vfprintf_r+0xa28>
  40aa32:	4640      	mov	r0, r8
  40aa34:	4649      	mov	r1, r9
  40aa36:	aa2b      	add	r2, sp, #172	; 0xac
  40aa38:	f7fb fdf6 	bl	406628 <__sprint_r>
  40aa3c:	2800      	cmp	r0, #0
  40aa3e:	f47f abed 	bne.w	40a21c <_vfprintf_r+0x22c>
  40aa42:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40aa44:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40aa46:	ae38      	add	r6, sp, #224	; 0xe0
  40aa48:	e7e7      	b.n	40aa1a <_vfprintf_r+0xa2a>
  40aa4a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40aa4c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40aa4e:	1a45      	subs	r5, r0, r1
  40aa50:	2d00      	cmp	r5, #0
  40aa52:	f77f acb2 	ble.w	40a3ba <_vfprintf_r+0x3ca>
  40aa56:	2d10      	cmp	r5, #16
  40aa58:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40aa5a:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 40aafc <_vfprintf_r+0xb0c>
  40aa5e:	dd2c      	ble.n	40aaba <_vfprintf_r+0xaca>
  40aa60:	4651      	mov	r1, sl
  40aa62:	9412      	str	r4, [sp, #72]	; 0x48
  40aa64:	46aa      	mov	sl, r5
  40aa66:	f04f 0b10 	mov.w	fp, #16
  40aa6a:	4662      	mov	r2, ip
  40aa6c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40aa6e:	460d      	mov	r5, r1
  40aa70:	e006      	b.n	40aa80 <_vfprintf_r+0xa90>
  40aa72:	f1aa 0a10 	sub.w	sl, sl, #16
  40aa76:	f1ba 0f10 	cmp.w	sl, #16
  40aa7a:	f106 0608 	add.w	r6, r6, #8
  40aa7e:	dd17      	ble.n	40aab0 <_vfprintf_r+0xac0>
  40aa80:	3301      	adds	r3, #1
  40aa82:	3210      	adds	r2, #16
  40aa84:	2b07      	cmp	r3, #7
  40aa86:	922d      	str	r2, [sp, #180]	; 0xb4
  40aa88:	932c      	str	r3, [sp, #176]	; 0xb0
  40aa8a:	e886 0820 	stmia.w	r6, {r5, fp}
  40aa8e:	ddf0      	ble.n	40aa72 <_vfprintf_r+0xa82>
  40aa90:	4620      	mov	r0, r4
  40aa92:	4649      	mov	r1, r9
  40aa94:	aa2b      	add	r2, sp, #172	; 0xac
  40aa96:	f7fb fdc7 	bl	406628 <__sprint_r>
  40aa9a:	2800      	cmp	r0, #0
  40aa9c:	f47f abbe 	bne.w	40a21c <_vfprintf_r+0x22c>
  40aaa0:	f1aa 0a10 	sub.w	sl, sl, #16
  40aaa4:	f1ba 0f10 	cmp.w	sl, #16
  40aaa8:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40aaaa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40aaac:	ae38      	add	r6, sp, #224	; 0xe0
  40aaae:	dce7      	bgt.n	40aa80 <_vfprintf_r+0xa90>
  40aab0:	4694      	mov	ip, r2
  40aab2:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40aab4:	462a      	mov	r2, r5
  40aab6:	4655      	mov	r5, sl
  40aab8:	4692      	mov	sl, r2
  40aaba:	3301      	adds	r3, #1
  40aabc:	44ac      	add	ip, r5
  40aabe:	2b07      	cmp	r3, #7
  40aac0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40aac4:	932c      	str	r3, [sp, #176]	; 0xb0
  40aac6:	f8c6 a000 	str.w	sl, [r6]
  40aaca:	6075      	str	r5, [r6, #4]
  40aacc:	f300 81ff 	bgt.w	40aece <_vfprintf_r+0xede>
  40aad0:	3608      	adds	r6, #8
  40aad2:	e472      	b.n	40a3ba <_vfprintf_r+0x3ca>
  40aad4:	2d00      	cmp	r5, #0
  40aad6:	bf08      	it	eq
  40aad8:	2c0a      	cmpeq	r4, #10
  40aada:	f080 813b 	bcs.w	40ad54 <_vfprintf_r+0xd64>
  40aade:	3430      	adds	r4, #48	; 0x30
  40aae0:	af48      	add	r7, sp, #288	; 0x120
  40aae2:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40aae6:	9d08      	ldr	r5, [sp, #32]
  40aae8:	1bec      	subs	r4, r5, r7
  40aaea:	f7ff bbd9 	b.w	40a2a0 <_vfprintf_r+0x2b0>
  40aaee:	bf00      	nop
  40aaf0:	0040ca14 	.word	0x0040ca14
  40aaf4:	0040ca10 	.word	0x0040ca10
  40aaf8:	0040ca50 	.word	0x0040ca50
  40aafc:	0040cbac 	.word	0x0040cbac
  40ab00:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40ab02:	2c01      	cmp	r4, #1
  40ab04:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40ab06:	f340 81a4 	ble.w	40ae52 <_vfprintf_r+0xe62>
  40ab0a:	3401      	adds	r4, #1
  40ab0c:	f10c 0501 	add.w	r5, ip, #1
  40ab10:	2301      	movs	r3, #1
  40ab12:	2c07      	cmp	r4, #7
  40ab14:	952d      	str	r5, [sp, #180]	; 0xb4
  40ab16:	942c      	str	r4, [sp, #176]	; 0xb0
  40ab18:	6037      	str	r7, [r6, #0]
  40ab1a:	6073      	str	r3, [r6, #4]
  40ab1c:	f300 81b4 	bgt.w	40ae88 <_vfprintf_r+0xe98>
  40ab20:	3608      	adds	r6, #8
  40ab22:	9818      	ldr	r0, [sp, #96]	; 0x60
  40ab24:	3401      	adds	r4, #1
  40ab26:	9915      	ldr	r1, [sp, #84]	; 0x54
  40ab28:	4405      	add	r5, r0
  40ab2a:	2c07      	cmp	r4, #7
  40ab2c:	952d      	str	r5, [sp, #180]	; 0xb4
  40ab2e:	942c      	str	r4, [sp, #176]	; 0xb0
  40ab30:	6031      	str	r1, [r6, #0]
  40ab32:	6070      	str	r0, [r6, #4]
  40ab34:	f300 81b4 	bgt.w	40aea0 <_vfprintf_r+0xeb0>
  40ab38:	3608      	adds	r6, #8
  40ab3a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40ab3e:	2200      	movs	r2, #0
  40ab40:	2300      	movs	r3, #0
  40ab42:	f000 ff45 	bl	40b9d0 <__aeabi_dcmpeq>
  40ab46:	2800      	cmp	r0, #0
  40ab48:	f040 80bd 	bne.w	40acc6 <_vfprintf_r+0xcd6>
  40ab4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40ab4e:	3401      	adds	r4, #1
  40ab50:	1e53      	subs	r3, r2, #1
  40ab52:	3701      	adds	r7, #1
  40ab54:	441d      	add	r5, r3
  40ab56:	2c07      	cmp	r4, #7
  40ab58:	942c      	str	r4, [sp, #176]	; 0xb0
  40ab5a:	952d      	str	r5, [sp, #180]	; 0xb4
  40ab5c:	6037      	str	r7, [r6, #0]
  40ab5e:	6073      	str	r3, [r6, #4]
  40ab60:	f300 8186 	bgt.w	40ae70 <_vfprintf_r+0xe80>
  40ab64:	3608      	adds	r6, #8
  40ab66:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  40ab6a:	3401      	adds	r4, #1
  40ab6c:	44ac      	add	ip, r5
  40ab6e:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40ab70:	ab27      	add	r3, sp, #156	; 0x9c
  40ab72:	2c07      	cmp	r4, #7
  40ab74:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ab78:	942c      	str	r4, [sp, #176]	; 0xb0
  40ab7a:	e886 0028 	stmia.w	r6, {r3, r5}
  40ab7e:	f77f ac6d 	ble.w	40a45c <_vfprintf_r+0x46c>
  40ab82:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ab84:	4649      	mov	r1, r9
  40ab86:	aa2b      	add	r2, sp, #172	; 0xac
  40ab88:	f7fb fd4e 	bl	406628 <__sprint_r>
  40ab8c:	2800      	cmp	r0, #0
  40ab8e:	f47f ab45 	bne.w	40a21c <_vfprintf_r+0x22c>
  40ab92:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40ab96:	ae38      	add	r6, sp, #224	; 0xe0
  40ab98:	e461      	b.n	40a45e <_vfprintf_r+0x46e>
  40ab9a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ab9c:	4649      	mov	r1, r9
  40ab9e:	aa2b      	add	r2, sp, #172	; 0xac
  40aba0:	f7fb fd42 	bl	406628 <__sprint_r>
  40aba4:	2800      	cmp	r0, #0
  40aba6:	f43f acaa 	beq.w	40a4fe <_vfprintf_r+0x50e>
  40abaa:	f7ff bb37 	b.w	40a21c <_vfprintf_r+0x22c>
  40abae:	980d      	ldr	r0, [sp, #52]	; 0x34
  40abb0:	4649      	mov	r1, r9
  40abb2:	aa2b      	add	r2, sp, #172	; 0xac
  40abb4:	f7fb fd38 	bl	406628 <__sprint_r>
  40abb8:	2800      	cmp	r0, #0
  40abba:	f47f ab2f 	bne.w	40a21c <_vfprintf_r+0x22c>
  40abbe:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40abc2:	ae38      	add	r6, sp, #224	; 0xe0
  40abc4:	e43b      	b.n	40a43e <_vfprintf_r+0x44e>
  40abc6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40abc8:	4649      	mov	r1, r9
  40abca:	aa2b      	add	r2, sp, #172	; 0xac
  40abcc:	f7fb fd2c 	bl	406628 <__sprint_r>
  40abd0:	2800      	cmp	r0, #0
  40abd2:	f47f ab23 	bne.w	40a21c <_vfprintf_r+0x22c>
  40abd6:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40abda:	ae38      	add	r6, sp, #224	; 0xe0
  40abdc:	f7ff bbd8 	b.w	40a390 <_vfprintf_r+0x3a0>
  40abe0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40abe2:	4649      	mov	r1, r9
  40abe4:	aa2b      	add	r2, sp, #172	; 0xac
  40abe6:	f7fb fd1f 	bl	406628 <__sprint_r>
  40abea:	2800      	cmp	r0, #0
  40abec:	f47f ab16 	bne.w	40a21c <_vfprintf_r+0x22c>
  40abf0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40abf4:	ae38      	add	r6, sp, #224	; 0xe0
  40abf6:	f7ff bbdc 	b.w	40a3b2 <_vfprintf_r+0x3c2>
  40abfa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40abfc:	af38      	add	r7, sp, #224	; 0xe0
  40abfe:	f7ff bb4f 	b.w	40a2a0 <_vfprintf_r+0x2b0>
  40ac02:	2302      	movs	r3, #2
  40ac04:	f7ff bb28 	b.w	40a258 <_vfprintf_r+0x268>
  40ac08:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40ac0a:	2b00      	cmp	r3, #0
  40ac0c:	f340 8249 	ble.w	40b0a2 <_vfprintf_r+0x10b2>
  40ac10:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40ac12:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40ac14:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
  40ac18:	42ac      	cmp	r4, r5
  40ac1a:	bfa8      	it	ge
  40ac1c:	462c      	movge	r4, r5
  40ac1e:	2c00      	cmp	r4, #0
  40ac20:	44b8      	add	r8, r7
  40ac22:	dd0b      	ble.n	40ac3c <_vfprintf_r+0xc4c>
  40ac24:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ac26:	44a4      	add	ip, r4
  40ac28:	3301      	adds	r3, #1
  40ac2a:	2b07      	cmp	r3, #7
  40ac2c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ac30:	6037      	str	r7, [r6, #0]
  40ac32:	6074      	str	r4, [r6, #4]
  40ac34:	932c      	str	r3, [sp, #176]	; 0xb0
  40ac36:	f300 82f0 	bgt.w	40b21a <_vfprintf_r+0x122a>
  40ac3a:	3608      	adds	r6, #8
  40ac3c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40ac3e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  40ac42:	1b2c      	subs	r4, r5, r4
  40ac44:	2c00      	cmp	r4, #0
  40ac46:	f340 80ad 	ble.w	40ada4 <_vfprintf_r+0xdb4>
  40ac4a:	2c10      	cmp	r4, #16
  40ac4c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ac4e:	f8df a6d8 	ldr.w	sl, [pc, #1752]	; 40b328 <_vfprintf_r+0x1338>
  40ac52:	f340 820d 	ble.w	40b070 <_vfprintf_r+0x1080>
  40ac56:	4651      	mov	r1, sl
  40ac58:	2510      	movs	r5, #16
  40ac5a:	46ba      	mov	sl, r7
  40ac5c:	4662      	mov	r2, ip
  40ac5e:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40ac62:	460f      	mov	r7, r1
  40ac64:	e004      	b.n	40ac70 <_vfprintf_r+0xc80>
  40ac66:	3608      	adds	r6, #8
  40ac68:	3c10      	subs	r4, #16
  40ac6a:	2c10      	cmp	r4, #16
  40ac6c:	f340 81fc 	ble.w	40b068 <_vfprintf_r+0x1078>
  40ac70:	3301      	adds	r3, #1
  40ac72:	3210      	adds	r2, #16
  40ac74:	2b07      	cmp	r3, #7
  40ac76:	922d      	str	r2, [sp, #180]	; 0xb4
  40ac78:	932c      	str	r3, [sp, #176]	; 0xb0
  40ac7a:	6037      	str	r7, [r6, #0]
  40ac7c:	6075      	str	r5, [r6, #4]
  40ac7e:	ddf2      	ble.n	40ac66 <_vfprintf_r+0xc76>
  40ac80:	4658      	mov	r0, fp
  40ac82:	4649      	mov	r1, r9
  40ac84:	aa2b      	add	r2, sp, #172	; 0xac
  40ac86:	f7fb fccf 	bl	406628 <__sprint_r>
  40ac8a:	2800      	cmp	r0, #0
  40ac8c:	f47f aac6 	bne.w	40a21c <_vfprintf_r+0x22c>
  40ac90:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40ac92:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ac94:	ae38      	add	r6, sp, #224	; 0xe0
  40ac96:	e7e7      	b.n	40ac68 <_vfprintf_r+0xc78>
  40ac98:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ac9a:	4649      	mov	r1, r9
  40ac9c:	aa2b      	add	r2, sp, #172	; 0xac
  40ac9e:	f7fb fcc3 	bl	406628 <__sprint_r>
  40aca2:	2800      	cmp	r0, #0
  40aca4:	f47f aaba 	bne.w	40a21c <_vfprintf_r+0x22c>
  40aca8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40acac:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40acb0:	ae38      	add	r6, sp, #224	; 0xe0
  40acb2:	f7ff bb5a 	b.w	40a36a <_vfprintf_r+0x37a>
  40acb6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40acb8:	2301      	movs	r3, #1
  40acba:	682c      	ldr	r4, [r5, #0]
  40acbc:	3504      	adds	r5, #4
  40acbe:	950f      	str	r5, [sp, #60]	; 0x3c
  40acc0:	2500      	movs	r5, #0
  40acc2:	f7ff bac9 	b.w	40a258 <_vfprintf_r+0x268>
  40acc6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40acc8:	1e5f      	subs	r7, r3, #1
  40acca:	2f00      	cmp	r7, #0
  40accc:	f77f af4b 	ble.w	40ab66 <_vfprintf_r+0xb76>
  40acd0:	2f10      	cmp	r7, #16
  40acd2:	f8df a654 	ldr.w	sl, [pc, #1620]	; 40b328 <_vfprintf_r+0x1338>
  40acd6:	f340 80ef 	ble.w	40aeb8 <_vfprintf_r+0xec8>
  40acda:	f04f 0810 	mov.w	r8, #16
  40acde:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40ace2:	e004      	b.n	40acee <_vfprintf_r+0xcfe>
  40ace4:	3608      	adds	r6, #8
  40ace6:	3f10      	subs	r7, #16
  40ace8:	2f10      	cmp	r7, #16
  40acea:	f340 80e5 	ble.w	40aeb8 <_vfprintf_r+0xec8>
  40acee:	3401      	adds	r4, #1
  40acf0:	3510      	adds	r5, #16
  40acf2:	2c07      	cmp	r4, #7
  40acf4:	952d      	str	r5, [sp, #180]	; 0xb4
  40acf6:	942c      	str	r4, [sp, #176]	; 0xb0
  40acf8:	f8c6 a000 	str.w	sl, [r6]
  40acfc:	f8c6 8004 	str.w	r8, [r6, #4]
  40ad00:	ddf0      	ble.n	40ace4 <_vfprintf_r+0xcf4>
  40ad02:	4658      	mov	r0, fp
  40ad04:	4649      	mov	r1, r9
  40ad06:	aa2b      	add	r2, sp, #172	; 0xac
  40ad08:	f7fb fc8e 	bl	406628 <__sprint_r>
  40ad0c:	2800      	cmp	r0, #0
  40ad0e:	f47f aa85 	bne.w	40a21c <_vfprintf_r+0x22c>
  40ad12:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
  40ad14:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40ad16:	ae38      	add	r6, sp, #224	; 0xe0
  40ad18:	e7e5      	b.n	40ace6 <_vfprintf_r+0xcf6>
  40ad1a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40ad1c:	682c      	ldr	r4, [r5, #0]
  40ad1e:	3504      	adds	r5, #4
  40ad20:	950f      	str	r5, [sp, #60]	; 0x3c
  40ad22:	17e5      	asrs	r5, r4, #31
  40ad24:	4622      	mov	r2, r4
  40ad26:	462b      	mov	r3, r5
  40ad28:	e50f      	b.n	40a74a <_vfprintf_r+0x75a>
  40ad2a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40ad2c:	682c      	ldr	r4, [r5, #0]
  40ad2e:	3504      	adds	r5, #4
  40ad30:	950f      	str	r5, [sp, #60]	; 0x3c
  40ad32:	2500      	movs	r5, #0
  40ad34:	f7ff ba90 	b.w	40a258 <_vfprintf_r+0x268>
  40ad38:	4694      	mov	ip, r2
  40ad3a:	46ba      	mov	sl, r7
  40ad3c:	3301      	adds	r3, #1
  40ad3e:	44a4      	add	ip, r4
  40ad40:	2b07      	cmp	r3, #7
  40ad42:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ad46:	932c      	str	r3, [sp, #176]	; 0xb0
  40ad48:	f8c6 a000 	str.w	sl, [r6]
  40ad4c:	6074      	str	r4, [r6, #4]
  40ad4e:	f77f ab85 	ble.w	40a45c <_vfprintf_r+0x46c>
  40ad52:	e716      	b.n	40ab82 <_vfprintf_r+0xb92>
  40ad54:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  40ad58:	4620      	mov	r0, r4
  40ad5a:	4629      	mov	r1, r5
  40ad5c:	220a      	movs	r2, #10
  40ad5e:	2300      	movs	r3, #0
  40ad60:	f000 fe90 	bl	40ba84 <__aeabi_uldivmod>
  40ad64:	3230      	adds	r2, #48	; 0x30
  40ad66:	f88b 2000 	strb.w	r2, [fp]
  40ad6a:	4620      	mov	r0, r4
  40ad6c:	4629      	mov	r1, r5
  40ad6e:	220a      	movs	r2, #10
  40ad70:	2300      	movs	r3, #0
  40ad72:	f000 fe87 	bl	40ba84 <__aeabi_uldivmod>
  40ad76:	4604      	mov	r4, r0
  40ad78:	460d      	mov	r5, r1
  40ad7a:	ea54 0c05 	orrs.w	ip, r4, r5
  40ad7e:	465f      	mov	r7, fp
  40ad80:	f10b 3bff 	add.w	fp, fp, #4294967295
  40ad84:	d1e8      	bne.n	40ad58 <_vfprintf_r+0xd68>
  40ad86:	9d08      	ldr	r5, [sp, #32]
  40ad88:	1bec      	subs	r4, r5, r7
  40ad8a:	f7ff ba89 	b.w	40a2a0 <_vfprintf_r+0x2b0>
  40ad8e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ad90:	4649      	mov	r1, r9
  40ad92:	aa2b      	add	r2, sp, #172	; 0xac
  40ad94:	f7fb fc48 	bl	406628 <__sprint_r>
  40ad98:	2800      	cmp	r0, #0
  40ad9a:	f47f aa3f 	bne.w	40a21c <_vfprintf_r+0x22c>
  40ad9e:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40ada2:	ae38      	add	r6, sp, #224	; 0xe0
  40ada4:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40ada6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ada8:	442f      	add	r7, r5
  40adaa:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40adac:	42ac      	cmp	r4, r5
  40adae:	db40      	blt.n	40ae32 <_vfprintf_r+0xe42>
  40adb0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40adb2:	07e8      	lsls	r0, r5, #31
  40adb4:	d43d      	bmi.n	40ae32 <_vfprintf_r+0xe42>
  40adb6:	9811      	ldr	r0, [sp, #68]	; 0x44
  40adb8:	ebc7 0508 	rsb	r5, r7, r8
  40adbc:	1b04      	subs	r4, r0, r4
  40adbe:	42ac      	cmp	r4, r5
  40adc0:	bfb8      	it	lt
  40adc2:	4625      	movlt	r5, r4
  40adc4:	2d00      	cmp	r5, #0
  40adc6:	dd0b      	ble.n	40ade0 <_vfprintf_r+0xdf0>
  40adc8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40adca:	44ac      	add	ip, r5
  40adcc:	3301      	adds	r3, #1
  40adce:	2b07      	cmp	r3, #7
  40add0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40add4:	6037      	str	r7, [r6, #0]
  40add6:	6075      	str	r5, [r6, #4]
  40add8:	932c      	str	r3, [sp, #176]	; 0xb0
  40adda:	f300 8254 	bgt.w	40b286 <_vfprintf_r+0x1296>
  40adde:	3608      	adds	r6, #8
  40ade0:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40ade4:	1b64      	subs	r4, r4, r5
  40ade6:	2c00      	cmp	r4, #0
  40ade8:	f77f ab39 	ble.w	40a45e <_vfprintf_r+0x46e>
  40adec:	2c10      	cmp	r4, #16
  40adee:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40adf0:	f8df a534 	ldr.w	sl, [pc, #1332]	; 40b328 <_vfprintf_r+0x1338>
  40adf4:	dda2      	ble.n	40ad3c <_vfprintf_r+0xd4c>
  40adf6:	2510      	movs	r5, #16
  40adf8:	4662      	mov	r2, ip
  40adfa:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40adfe:	4657      	mov	r7, sl
  40ae00:	e003      	b.n	40ae0a <_vfprintf_r+0xe1a>
  40ae02:	3608      	adds	r6, #8
  40ae04:	3c10      	subs	r4, #16
  40ae06:	2c10      	cmp	r4, #16
  40ae08:	dd96      	ble.n	40ad38 <_vfprintf_r+0xd48>
  40ae0a:	3301      	adds	r3, #1
  40ae0c:	3210      	adds	r2, #16
  40ae0e:	2b07      	cmp	r3, #7
  40ae10:	922d      	str	r2, [sp, #180]	; 0xb4
  40ae12:	932c      	str	r3, [sp, #176]	; 0xb0
  40ae14:	6037      	str	r7, [r6, #0]
  40ae16:	6075      	str	r5, [r6, #4]
  40ae18:	ddf3      	ble.n	40ae02 <_vfprintf_r+0xe12>
  40ae1a:	4640      	mov	r0, r8
  40ae1c:	4649      	mov	r1, r9
  40ae1e:	aa2b      	add	r2, sp, #172	; 0xac
  40ae20:	f7fb fc02 	bl	406628 <__sprint_r>
  40ae24:	2800      	cmp	r0, #0
  40ae26:	f47f a9f9 	bne.w	40a21c <_vfprintf_r+0x22c>
  40ae2a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40ae2c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ae2e:	ae38      	add	r6, sp, #224	; 0xe0
  40ae30:	e7e8      	b.n	40ae04 <_vfprintf_r+0xe14>
  40ae32:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40ae34:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ae36:	44ac      	add	ip, r5
  40ae38:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40ae3a:	3301      	adds	r3, #1
  40ae3c:	6035      	str	r5, [r6, #0]
  40ae3e:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40ae40:	2b07      	cmp	r3, #7
  40ae42:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ae46:	6075      	str	r5, [r6, #4]
  40ae48:	932c      	str	r3, [sp, #176]	; 0xb0
  40ae4a:	f300 8200 	bgt.w	40b24e <_vfprintf_r+0x125e>
  40ae4e:	3608      	adds	r6, #8
  40ae50:	e7b1      	b.n	40adb6 <_vfprintf_r+0xdc6>
  40ae52:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ae54:	07e9      	lsls	r1, r5, #31
  40ae56:	f53f ae58 	bmi.w	40ab0a <_vfprintf_r+0xb1a>
  40ae5a:	3401      	adds	r4, #1
  40ae5c:	f10c 0501 	add.w	r5, ip, #1
  40ae60:	2301      	movs	r3, #1
  40ae62:	2c07      	cmp	r4, #7
  40ae64:	952d      	str	r5, [sp, #180]	; 0xb4
  40ae66:	942c      	str	r4, [sp, #176]	; 0xb0
  40ae68:	6037      	str	r7, [r6, #0]
  40ae6a:	6073      	str	r3, [r6, #4]
  40ae6c:	f77f ae7a 	ble.w	40ab64 <_vfprintf_r+0xb74>
  40ae70:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ae72:	4649      	mov	r1, r9
  40ae74:	aa2b      	add	r2, sp, #172	; 0xac
  40ae76:	f7fb fbd7 	bl	406628 <__sprint_r>
  40ae7a:	2800      	cmp	r0, #0
  40ae7c:	f47f a9ce 	bne.w	40a21c <_vfprintf_r+0x22c>
  40ae80:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
  40ae82:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40ae84:	ae38      	add	r6, sp, #224	; 0xe0
  40ae86:	e66e      	b.n	40ab66 <_vfprintf_r+0xb76>
  40ae88:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ae8a:	4649      	mov	r1, r9
  40ae8c:	aa2b      	add	r2, sp, #172	; 0xac
  40ae8e:	f7fb fbcb 	bl	406628 <__sprint_r>
  40ae92:	2800      	cmp	r0, #0
  40ae94:	f47f a9c2 	bne.w	40a21c <_vfprintf_r+0x22c>
  40ae98:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
  40ae9a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40ae9c:	ae38      	add	r6, sp, #224	; 0xe0
  40ae9e:	e640      	b.n	40ab22 <_vfprintf_r+0xb32>
  40aea0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40aea2:	4649      	mov	r1, r9
  40aea4:	aa2b      	add	r2, sp, #172	; 0xac
  40aea6:	f7fb fbbf 	bl	406628 <__sprint_r>
  40aeaa:	2800      	cmp	r0, #0
  40aeac:	f47f a9b6 	bne.w	40a21c <_vfprintf_r+0x22c>
  40aeb0:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
  40aeb2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40aeb4:	ae38      	add	r6, sp, #224	; 0xe0
  40aeb6:	e640      	b.n	40ab3a <_vfprintf_r+0xb4a>
  40aeb8:	3401      	adds	r4, #1
  40aeba:	443d      	add	r5, r7
  40aebc:	2c07      	cmp	r4, #7
  40aebe:	952d      	str	r5, [sp, #180]	; 0xb4
  40aec0:	942c      	str	r4, [sp, #176]	; 0xb0
  40aec2:	f8c6 a000 	str.w	sl, [r6]
  40aec6:	6077      	str	r7, [r6, #4]
  40aec8:	f77f ae4c 	ble.w	40ab64 <_vfprintf_r+0xb74>
  40aecc:	e7d0      	b.n	40ae70 <_vfprintf_r+0xe80>
  40aece:	980d      	ldr	r0, [sp, #52]	; 0x34
  40aed0:	4649      	mov	r1, r9
  40aed2:	aa2b      	add	r2, sp, #172	; 0xac
  40aed4:	f7fb fba8 	bl	406628 <__sprint_r>
  40aed8:	2800      	cmp	r0, #0
  40aeda:	f47f a99f 	bne.w	40a21c <_vfprintf_r+0x22c>
  40aede:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40aee2:	ae38      	add	r6, sp, #224	; 0xe0
  40aee4:	f7ff ba69 	b.w	40a3ba <_vfprintf_r+0x3ca>
  40aee8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40aeec:	4264      	negs	r4, r4
  40aeee:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40aef2:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40aef6:	2301      	movs	r3, #1
  40aef8:	f7ff b9b2 	b.w	40a260 <_vfprintf_r+0x270>
  40aefc:	f7fe ff7c 	bl	409df8 <__fpclassifyd>
  40af00:	2800      	cmp	r0, #0
  40af02:	f000 811b 	beq.w	40b13c <_vfprintf_r+0x114c>
  40af06:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40af08:	f028 0a20 	bic.w	sl, r8, #32
  40af0c:	3501      	adds	r5, #1
  40af0e:	f000 826c 	beq.w	40b3ea <_vfprintf_r+0x13fa>
  40af12:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40af16:	d104      	bne.n	40af22 <_vfprintf_r+0xf32>
  40af18:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40af1a:	2d00      	cmp	r5, #0
  40af1c:	bf08      	it	eq
  40af1e:	2501      	moveq	r5, #1
  40af20:	950b      	str	r5, [sp, #44]	; 0x2c
  40af22:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40af26:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40af2a:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  40af2e:	2b00      	cmp	r3, #0
  40af30:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40af34:	f2c0 8250 	blt.w	40b3d8 <_vfprintf_r+0x13e8>
  40af38:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40af3c:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  40af40:	f04f 0b00 	mov.w	fp, #0
  40af44:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40af48:	f000 8234 	beq.w	40b3b4 <_vfprintf_r+0x13c4>
  40af4c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  40af50:	f000 828c 	beq.w	40b46c <_vfprintf_r+0x147c>
  40af54:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40af58:	bf0a      	itet	eq
  40af5a:	9c0b      	ldreq	r4, [sp, #44]	; 0x2c
  40af5c:	9d0b      	ldrne	r5, [sp, #44]	; 0x2c
  40af5e:	1c65      	addeq	r5, r4, #1
  40af60:	2002      	movs	r0, #2
  40af62:	a925      	add	r1, sp, #148	; 0x94
  40af64:	aa26      	add	r2, sp, #152	; 0x98
  40af66:	ab29      	add	r3, sp, #164	; 0xa4
  40af68:	e88d 0021 	stmia.w	sp, {r0, r5}
  40af6c:	9203      	str	r2, [sp, #12]
  40af6e:	9304      	str	r3, [sp, #16]
  40af70:	9102      	str	r1, [sp, #8]
  40af72:	980d      	ldr	r0, [sp, #52]	; 0x34
  40af74:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40af78:	f7fc fae2 	bl	407540 <_dtoa_r>
  40af7c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  40af80:	4607      	mov	r7, r0
  40af82:	d002      	beq.n	40af8a <_vfprintf_r+0xf9a>
  40af84:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40af88:	d105      	bne.n	40af96 <_vfprintf_r+0xfa6>
  40af8a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40af8e:	f01c 0f01 	tst.w	ip, #1
  40af92:	f000 823b 	beq.w	40b40c <_vfprintf_r+0x141c>
  40af96:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40af9a:	eb07 0405 	add.w	r4, r7, r5
  40af9e:	f000 81a8 	beq.w	40b2f2 <_vfprintf_r+0x1302>
  40afa2:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40afa6:	2200      	movs	r2, #0
  40afa8:	2300      	movs	r3, #0
  40afaa:	f000 fd11 	bl	40b9d0 <__aeabi_dcmpeq>
  40afae:	2800      	cmp	r0, #0
  40afb0:	f040 819d 	bne.w	40b2ee <_vfprintf_r+0x12fe>
  40afb4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40afb6:	429c      	cmp	r4, r3
  40afb8:	d906      	bls.n	40afc8 <_vfprintf_r+0xfd8>
  40afba:	2130      	movs	r1, #48	; 0x30
  40afbc:	1c5a      	adds	r2, r3, #1
  40afbe:	9229      	str	r2, [sp, #164]	; 0xa4
  40afc0:	7019      	strb	r1, [r3, #0]
  40afc2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40afc4:	429c      	cmp	r4, r3
  40afc6:	d8f9      	bhi.n	40afbc <_vfprintf_r+0xfcc>
  40afc8:	1bdb      	subs	r3, r3, r7
  40afca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40afce:	9311      	str	r3, [sp, #68]	; 0x44
  40afd0:	f000 8174 	beq.w	40b2bc <_vfprintf_r+0x12cc>
  40afd4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40afd8:	f340 8294 	ble.w	40b504 <_vfprintf_r+0x1514>
  40afdc:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40afe0:	f000 8206 	beq.w	40b3f0 <_vfprintf_r+0x1400>
  40afe4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40afe6:	9414      	str	r4, [sp, #80]	; 0x50
  40afe8:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40afea:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40afec:	42ac      	cmp	r4, r5
  40afee:	f300 81d4 	bgt.w	40b39a <_vfprintf_r+0x13aa>
  40aff2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40aff6:	f01c 0f01 	tst.w	ip, #1
  40affa:	f040 8253 	bne.w	40b4a4 <_vfprintf_r+0x14b4>
  40affe:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40b002:	462c      	mov	r4, r5
  40b004:	f04f 0867 	mov.w	r8, #103	; 0x67
  40b008:	f1bb 0f00 	cmp.w	fp, #0
  40b00c:	f040 8164 	bne.w	40b2d8 <_vfprintf_r+0x12e8>
  40b010:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40b012:	930c      	str	r3, [sp, #48]	; 0x30
  40b014:	9509      	str	r5, [sp, #36]	; 0x24
  40b016:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  40b01a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40b01e:	f7ff b948 	b.w	40a2b2 <_vfprintf_r+0x2c2>
  40b022:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40b024:	0664      	lsls	r4, r4, #25
  40b026:	f140 80a6 	bpl.w	40b176 <_vfprintf_r+0x1186>
  40b02a:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40b02e:	2500      	movs	r5, #0
  40b030:	f8bc 4000 	ldrh.w	r4, [ip]
  40b034:	f10c 0c04 	add.w	ip, ip, #4
  40b038:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40b03c:	f7ff bae7 	b.w	40a60e <_vfprintf_r+0x61e>
  40b040:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40b044:	f01c 0f10 	tst.w	ip, #16
  40b048:	f040 808d 	bne.w	40b166 <_vfprintf_r+0x1176>
  40b04c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40b050:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40b054:	f000 8126 	beq.w	40b2a4 <_vfprintf_r+0x12b4>
  40b058:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40b05a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b05c:	6823      	ldr	r3, [r4, #0]
  40b05e:	3404      	adds	r4, #4
  40b060:	940f      	str	r4, [sp, #60]	; 0x3c
  40b062:	801d      	strh	r5, [r3, #0]
  40b064:	f7ff b806 	b.w	40a074 <_vfprintf_r+0x84>
  40b068:	4694      	mov	ip, r2
  40b06a:	463a      	mov	r2, r7
  40b06c:	4657      	mov	r7, sl
  40b06e:	4692      	mov	sl, r2
  40b070:	3301      	adds	r3, #1
  40b072:	44a4      	add	ip, r4
  40b074:	2b07      	cmp	r3, #7
  40b076:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b07a:	932c      	str	r3, [sp, #176]	; 0xb0
  40b07c:	f8c6 a000 	str.w	sl, [r6]
  40b080:	6074      	str	r4, [r6, #4]
  40b082:	f73f ae84 	bgt.w	40ad8e <_vfprintf_r+0xd9e>
  40b086:	3608      	adds	r6, #8
  40b088:	e68c      	b.n	40ada4 <_vfprintf_r+0xdb4>
  40b08a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b08c:	4649      	mov	r1, r9
  40b08e:	aa2b      	add	r2, sp, #172	; 0xac
  40b090:	f7fb faca 	bl	406628 <__sprint_r>
  40b094:	2800      	cmp	r0, #0
  40b096:	f47f a8c1 	bne.w	40a21c <_vfprintf_r+0x22c>
  40b09a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b09e:	ae38      	add	r6, sp, #224	; 0xe0
  40b0a0:	e493      	b.n	40a9ca <_vfprintf_r+0x9da>
  40b0a2:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40b0a4:	499c      	ldr	r1, [pc, #624]	; (40b318 <_vfprintf_r+0x1328>)
  40b0a6:	3201      	adds	r2, #1
  40b0a8:	f10c 0c01 	add.w	ip, ip, #1
  40b0ac:	2001      	movs	r0, #1
  40b0ae:	2a07      	cmp	r2, #7
  40b0b0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b0b4:	922c      	str	r2, [sp, #176]	; 0xb0
  40b0b6:	6031      	str	r1, [r6, #0]
  40b0b8:	6070      	str	r0, [r6, #4]
  40b0ba:	dc63      	bgt.n	40b184 <_vfprintf_r+0x1194>
  40b0bc:	3608      	adds	r6, #8
  40b0be:	461c      	mov	r4, r3
  40b0c0:	b92c      	cbnz	r4, 40b0ce <_vfprintf_r+0x10de>
  40b0c2:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40b0c4:	b91d      	cbnz	r5, 40b0ce <_vfprintf_r+0x10de>
  40b0c6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b0c8:	07ed      	lsls	r5, r5, #31
  40b0ca:	f57f a9c8 	bpl.w	40a45e <_vfprintf_r+0x46e>
  40b0ce:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b0d0:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40b0d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
  40b0d4:	3301      	adds	r3, #1
  40b0d6:	6035      	str	r5, [r6, #0]
  40b0d8:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40b0da:	4462      	add	r2, ip
  40b0dc:	2b07      	cmp	r3, #7
  40b0de:	922d      	str	r2, [sp, #180]	; 0xb4
  40b0e0:	6075      	str	r5, [r6, #4]
  40b0e2:	932c      	str	r3, [sp, #176]	; 0xb0
  40b0e4:	f300 8147 	bgt.w	40b376 <_vfprintf_r+0x1386>
  40b0e8:	3608      	adds	r6, #8
  40b0ea:	4264      	negs	r4, r4
  40b0ec:	2c00      	cmp	r4, #0
  40b0ee:	f340 8086 	ble.w	40b1fe <_vfprintf_r+0x120e>
  40b0f2:	2c10      	cmp	r4, #16
  40b0f4:	f8df a230 	ldr.w	sl, [pc, #560]	; 40b328 <_vfprintf_r+0x1338>
  40b0f8:	f340 809e 	ble.w	40b238 <_vfprintf_r+0x1248>
  40b0fc:	4651      	mov	r1, sl
  40b0fe:	2510      	movs	r5, #16
  40b100:	46ba      	mov	sl, r7
  40b102:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40b106:	460f      	mov	r7, r1
  40b108:	e004      	b.n	40b114 <_vfprintf_r+0x1124>
  40b10a:	3608      	adds	r6, #8
  40b10c:	3c10      	subs	r4, #16
  40b10e:	2c10      	cmp	r4, #16
  40b110:	f340 808f 	ble.w	40b232 <_vfprintf_r+0x1242>
  40b114:	3301      	adds	r3, #1
  40b116:	3210      	adds	r2, #16
  40b118:	2b07      	cmp	r3, #7
  40b11a:	922d      	str	r2, [sp, #180]	; 0xb4
  40b11c:	932c      	str	r3, [sp, #176]	; 0xb0
  40b11e:	6037      	str	r7, [r6, #0]
  40b120:	6075      	str	r5, [r6, #4]
  40b122:	ddf2      	ble.n	40b10a <_vfprintf_r+0x111a>
  40b124:	4640      	mov	r0, r8
  40b126:	4649      	mov	r1, r9
  40b128:	aa2b      	add	r2, sp, #172	; 0xac
  40b12a:	f7fb fa7d 	bl	406628 <__sprint_r>
  40b12e:	2800      	cmp	r0, #0
  40b130:	f47f a874 	bne.w	40a21c <_vfprintf_r+0x22c>
  40b134:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40b136:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b138:	ae38      	add	r6, sp, #224	; 0xe0
  40b13a:	e7e7      	b.n	40b10c <_vfprintf_r+0x111c>
  40b13c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40b13e:	4f77      	ldr	r7, [pc, #476]	; (40b31c <_vfprintf_r+0x132c>)
  40b140:	4b77      	ldr	r3, [pc, #476]	; (40b320 <_vfprintf_r+0x1330>)
  40b142:	f04f 0c03 	mov.w	ip, #3
  40b146:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40b14a:	9409      	str	r4, [sp, #36]	; 0x24
  40b14c:	900b      	str	r0, [sp, #44]	; 0x2c
  40b14e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40b152:	9014      	str	r0, [sp, #80]	; 0x50
  40b154:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40b158:	bfd8      	it	le
  40b15a:	461f      	movle	r7, r3
  40b15c:	4664      	mov	r4, ip
  40b15e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40b162:	f7ff b8a6 	b.w	40a2b2 <_vfprintf_r+0x2c2>
  40b166:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40b168:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b16a:	6823      	ldr	r3, [r4, #0]
  40b16c:	3404      	adds	r4, #4
  40b16e:	940f      	str	r4, [sp, #60]	; 0x3c
  40b170:	601d      	str	r5, [r3, #0]
  40b172:	f7fe bf7f 	b.w	40a074 <_vfprintf_r+0x84>
  40b176:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40b178:	682c      	ldr	r4, [r5, #0]
  40b17a:	3504      	adds	r5, #4
  40b17c:	950f      	str	r5, [sp, #60]	; 0x3c
  40b17e:	2500      	movs	r5, #0
  40b180:	f7ff ba45 	b.w	40a60e <_vfprintf_r+0x61e>
  40b184:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b186:	4649      	mov	r1, r9
  40b188:	aa2b      	add	r2, sp, #172	; 0xac
  40b18a:	f7fb fa4d 	bl	406628 <__sprint_r>
  40b18e:	2800      	cmp	r0, #0
  40b190:	f47f a844 	bne.w	40a21c <_vfprintf_r+0x22c>
  40b194:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b196:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b19a:	ae38      	add	r6, sp, #224	; 0xe0
  40b19c:	e790      	b.n	40b0c0 <_vfprintf_r+0x10d0>
  40b19e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40b1a0:	3301      	adds	r3, #1
  40b1a2:	f044 0420 	orr.w	r4, r4, #32
  40b1a6:	9409      	str	r4, [sp, #36]	; 0x24
  40b1a8:	f891 8001 	ldrb.w	r8, [r1, #1]
  40b1ac:	f7fe bf99 	b.w	40a0e2 <_vfprintf_r+0xf2>
  40b1b0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b1b2:	4649      	mov	r1, r9
  40b1b4:	aa2b      	add	r2, sp, #172	; 0xac
  40b1b6:	f7fb fa37 	bl	406628 <__sprint_r>
  40b1ba:	2800      	cmp	r0, #0
  40b1bc:	f47f a82e 	bne.w	40a21c <_vfprintf_r+0x22c>
  40b1c0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b1c4:	ae38      	add	r6, sp, #224	; 0xe0
  40b1c6:	e416      	b.n	40a9f6 <_vfprintf_r+0xa06>
  40b1c8:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  40b1cc:	f7f9 ff1e 	bl	40500c <strlen>
  40b1d0:	950f      	str	r5, [sp, #60]	; 0x3c
  40b1d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b1d4:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  40b1d8:	4604      	mov	r4, r0
  40b1da:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40b1de:	9514      	str	r5, [sp, #80]	; 0x50
  40b1e0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40b1e4:	f7ff b865 	b.w	40a2b2 <_vfprintf_r+0x2c2>
  40b1e8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b1ea:	4649      	mov	r1, r9
  40b1ec:	aa2b      	add	r2, sp, #172	; 0xac
  40b1ee:	f7fb fa1b 	bl	406628 <__sprint_r>
  40b1f2:	2800      	cmp	r0, #0
  40b1f4:	f47f a812 	bne.w	40a21c <_vfprintf_r+0x22c>
  40b1f8:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40b1fa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b1fc:	ae38      	add	r6, sp, #224	; 0xe0
  40b1fe:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40b202:	3301      	adds	r3, #1
  40b204:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40b206:	4494      	add	ip, r2
  40b208:	2b07      	cmp	r3, #7
  40b20a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b20e:	932c      	str	r3, [sp, #176]	; 0xb0
  40b210:	6037      	str	r7, [r6, #0]
  40b212:	6074      	str	r4, [r6, #4]
  40b214:	f77f a922 	ble.w	40a45c <_vfprintf_r+0x46c>
  40b218:	e4b3      	b.n	40ab82 <_vfprintf_r+0xb92>
  40b21a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b21c:	4649      	mov	r1, r9
  40b21e:	aa2b      	add	r2, sp, #172	; 0xac
  40b220:	f7fb fa02 	bl	406628 <__sprint_r>
  40b224:	2800      	cmp	r0, #0
  40b226:	f47e aff9 	bne.w	40a21c <_vfprintf_r+0x22c>
  40b22a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b22e:	ae38      	add	r6, sp, #224	; 0xe0
  40b230:	e504      	b.n	40ac3c <_vfprintf_r+0xc4c>
  40b232:	4639      	mov	r1, r7
  40b234:	4657      	mov	r7, sl
  40b236:	468a      	mov	sl, r1
  40b238:	3301      	adds	r3, #1
  40b23a:	4422      	add	r2, r4
  40b23c:	2b07      	cmp	r3, #7
  40b23e:	922d      	str	r2, [sp, #180]	; 0xb4
  40b240:	932c      	str	r3, [sp, #176]	; 0xb0
  40b242:	f8c6 a000 	str.w	sl, [r6]
  40b246:	6074      	str	r4, [r6, #4]
  40b248:	dcce      	bgt.n	40b1e8 <_vfprintf_r+0x11f8>
  40b24a:	3608      	adds	r6, #8
  40b24c:	e7d7      	b.n	40b1fe <_vfprintf_r+0x120e>
  40b24e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b250:	4649      	mov	r1, r9
  40b252:	aa2b      	add	r2, sp, #172	; 0xac
  40b254:	f7fb f9e8 	bl	406628 <__sprint_r>
  40b258:	2800      	cmp	r0, #0
  40b25a:	f47e afdf 	bne.w	40a21c <_vfprintf_r+0x22c>
  40b25e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b260:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b264:	ae38      	add	r6, sp, #224	; 0xe0
  40b266:	e5a6      	b.n	40adb6 <_vfprintf_r+0xdc6>
  40b268:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40b26a:	46ba      	mov	sl, r7
  40b26c:	2c06      	cmp	r4, #6
  40b26e:	bf28      	it	cs
  40b270:	2406      	movcs	r4, #6
  40b272:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40b276:	970b      	str	r7, [sp, #44]	; 0x2c
  40b278:	9714      	str	r7, [sp, #80]	; 0x50
  40b27a:	950f      	str	r5, [sp, #60]	; 0x3c
  40b27c:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40b280:	4f28      	ldr	r7, [pc, #160]	; (40b324 <_vfprintf_r+0x1334>)
  40b282:	f7ff b816 	b.w	40a2b2 <_vfprintf_r+0x2c2>
  40b286:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b288:	4649      	mov	r1, r9
  40b28a:	aa2b      	add	r2, sp, #172	; 0xac
  40b28c:	f7fb f9cc 	bl	406628 <__sprint_r>
  40b290:	2800      	cmp	r0, #0
  40b292:	f47e afc3 	bne.w	40a21c <_vfprintf_r+0x22c>
  40b296:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b298:	9911      	ldr	r1, [sp, #68]	; 0x44
  40b29a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b29e:	1b0c      	subs	r4, r1, r4
  40b2a0:	ae38      	add	r6, sp, #224	; 0xe0
  40b2a2:	e59d      	b.n	40ade0 <_vfprintf_r+0xdf0>
  40b2a4:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40b2a8:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40b2aa:	f8dc 3000 	ldr.w	r3, [ip]
  40b2ae:	f10c 0c04 	add.w	ip, ip, #4
  40b2b2:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40b2b6:	601c      	str	r4, [r3, #0]
  40b2b8:	f7fe bedc 	b.w	40a074 <_vfprintf_r+0x84>
  40b2bc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40b2be:	1cdc      	adds	r4, r3, #3
  40b2c0:	db34      	blt.n	40b32c <_vfprintf_r+0x133c>
  40b2c2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40b2c4:	429c      	cmp	r4, r3
  40b2c6:	db31      	blt.n	40b32c <_vfprintf_r+0x133c>
  40b2c8:	9314      	str	r3, [sp, #80]	; 0x50
  40b2ca:	e68d      	b.n	40afe8 <_vfprintf_r+0xff8>
  40b2cc:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40b2d0:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40b2d4:	f7ff bacb 	b.w	40a86e <_vfprintf_r+0x87e>
  40b2d8:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40b2da:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40b2de:	9509      	str	r5, [sp, #36]	; 0x24
  40b2e0:	2500      	movs	r5, #0
  40b2e2:	930c      	str	r3, [sp, #48]	; 0x30
  40b2e4:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40b2e8:	950b      	str	r5, [sp, #44]	; 0x2c
  40b2ea:	f7fe bfe5 	b.w	40a2b8 <_vfprintf_r+0x2c8>
  40b2ee:	4623      	mov	r3, r4
  40b2f0:	e66a      	b.n	40afc8 <_vfprintf_r+0xfd8>
  40b2f2:	783b      	ldrb	r3, [r7, #0]
  40b2f4:	2b30      	cmp	r3, #48	; 0x30
  40b2f6:	f000 80c0 	beq.w	40b47a <_vfprintf_r+0x148a>
  40b2fa:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40b2fc:	442c      	add	r4, r5
  40b2fe:	e650      	b.n	40afa2 <_vfprintf_r+0xfb2>
  40b300:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40b304:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40b308:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40b30a:	950f      	str	r5, [sp, #60]	; 0x3c
  40b30c:	900b      	str	r0, [sp, #44]	; 0x2c
  40b30e:	9014      	str	r0, [sp, #80]	; 0x50
  40b310:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40b314:	f7fe bfcd 	b.w	40a2b2 <_vfprintf_r+0x2c2>
  40b318:	0040ca50 	.word	0x0040ca50
  40b31c:	0040ca1c 	.word	0x0040ca1c
  40b320:	0040ca18 	.word	0x0040ca18
  40b324:	0040ca48 	.word	0x0040ca48
  40b328:	0040cbac 	.word	0x0040cbac
  40b32c:	f1a8 0802 	sub.w	r8, r8, #2
  40b330:	1e59      	subs	r1, r3, #1
  40b332:	2900      	cmp	r1, #0
  40b334:	9125      	str	r1, [sp, #148]	; 0x94
  40b336:	bfba      	itte	lt
  40b338:	4249      	neglt	r1, r1
  40b33a:	232d      	movlt	r3, #45	; 0x2d
  40b33c:	232b      	movge	r3, #43	; 0x2b
  40b33e:	2909      	cmp	r1, #9
  40b340:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  40b344:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  40b348:	dc62      	bgt.n	40b410 <_vfprintf_r+0x1420>
  40b34a:	2330      	movs	r3, #48	; 0x30
  40b34c:	3130      	adds	r1, #48	; 0x30
  40b34e:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  40b352:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  40b356:	ab28      	add	r3, sp, #160	; 0xa0
  40b358:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40b35a:	aa27      	add	r2, sp, #156	; 0x9c
  40b35c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40b35e:	1a9a      	subs	r2, r3, r2
  40b360:	2d01      	cmp	r5, #1
  40b362:	9219      	str	r2, [sp, #100]	; 0x64
  40b364:	4414      	add	r4, r2
  40b366:	f340 80a4 	ble.w	40b4b2 <_vfprintf_r+0x14c2>
  40b36a:	3401      	adds	r4, #1
  40b36c:	2500      	movs	r5, #0
  40b36e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40b372:	9514      	str	r5, [sp, #80]	; 0x50
  40b374:	e648      	b.n	40b008 <_vfprintf_r+0x1018>
  40b376:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b378:	4649      	mov	r1, r9
  40b37a:	aa2b      	add	r2, sp, #172	; 0xac
  40b37c:	f7fb f954 	bl	406628 <__sprint_r>
  40b380:	2800      	cmp	r0, #0
  40b382:	f47e af4b 	bne.w	40a21c <_vfprintf_r+0x22c>
  40b386:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b388:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40b38a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b38c:	ae38      	add	r6, sp, #224	; 0xe0
  40b38e:	e6ac      	b.n	40b0ea <_vfprintf_r+0x10fa>
  40b390:	2400      	movs	r4, #0
  40b392:	4603      	mov	r3, r0
  40b394:	940b      	str	r4, [sp, #44]	; 0x2c
  40b396:	f7fe bea5 	b.w	40a0e4 <_vfprintf_r+0xf4>
  40b39a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40b39c:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40b39e:	2c00      	cmp	r4, #0
  40b3a0:	bfd4      	ite	le
  40b3a2:	f1c4 0402 	rsble	r4, r4, #2
  40b3a6:	2401      	movgt	r4, #1
  40b3a8:	442c      	add	r4, r5
  40b3aa:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40b3ae:	f04f 0867 	mov.w	r8, #103	; 0x67
  40b3b2:	e629      	b.n	40b008 <_vfprintf_r+0x1018>
  40b3b4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40b3b6:	2003      	movs	r0, #3
  40b3b8:	a925      	add	r1, sp, #148	; 0x94
  40b3ba:	aa26      	add	r2, sp, #152	; 0x98
  40b3bc:	ab29      	add	r3, sp, #164	; 0xa4
  40b3be:	9401      	str	r4, [sp, #4]
  40b3c0:	9000      	str	r0, [sp, #0]
  40b3c2:	9203      	str	r2, [sp, #12]
  40b3c4:	9304      	str	r3, [sp, #16]
  40b3c6:	9102      	str	r1, [sp, #8]
  40b3c8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b3ca:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40b3ce:	f7fc f8b7 	bl	407540 <_dtoa_r>
  40b3d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b3d4:	4607      	mov	r7, r0
  40b3d6:	e5de      	b.n	40af96 <_vfprintf_r+0xfa6>
  40b3d8:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40b3da:	9816      	ldr	r0, [sp, #88]	; 0x58
  40b3dc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40b3e0:	9020      	str	r0, [sp, #128]	; 0x80
  40b3e2:	9121      	str	r1, [sp, #132]	; 0x84
  40b3e4:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40b3e8:	e5ac      	b.n	40af44 <_vfprintf_r+0xf54>
  40b3ea:	2406      	movs	r4, #6
  40b3ec:	940b      	str	r4, [sp, #44]	; 0x2c
  40b3ee:	e598      	b.n	40af22 <_vfprintf_r+0xf32>
  40b3f0:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40b3f2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40b3f4:	2d00      	cmp	r5, #0
  40b3f6:	9514      	str	r5, [sp, #80]	; 0x50
  40b3f8:	dd78      	ble.n	40b4ec <_vfprintf_r+0x14fc>
  40b3fa:	2c00      	cmp	r4, #0
  40b3fc:	d14b      	bne.n	40b496 <_vfprintf_r+0x14a6>
  40b3fe:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b400:	07e8      	lsls	r0, r5, #31
  40b402:	d448      	bmi.n	40b496 <_vfprintf_r+0x14a6>
  40b404:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40b406:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40b40a:	e5fd      	b.n	40b008 <_vfprintf_r+0x1018>
  40b40c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40b40e:	e5db      	b.n	40afc8 <_vfprintf_r+0xfd8>
  40b410:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  40b414:	4d3e      	ldr	r5, [pc, #248]	; (40b510 <_vfprintf_r+0x1520>)
  40b416:	17cb      	asrs	r3, r1, #31
  40b418:	fb85 5001 	smull	r5, r0, r5, r1
  40b41c:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  40b420:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  40b424:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  40b428:	2809      	cmp	r0, #9
  40b42a:	4613      	mov	r3, r2
  40b42c:	f101 0230 	add.w	r2, r1, #48	; 0x30
  40b430:	701a      	strb	r2, [r3, #0]
  40b432:	4601      	mov	r1, r0
  40b434:	f103 32ff 	add.w	r2, r3, #4294967295
  40b438:	dcec      	bgt.n	40b414 <_vfprintf_r+0x1424>
  40b43a:	f100 0130 	add.w	r1, r0, #48	; 0x30
  40b43e:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  40b442:	b2c9      	uxtb	r1, r1
  40b444:	4294      	cmp	r4, r2
  40b446:	f803 1c01 	strb.w	r1, [r3, #-1]
  40b44a:	d95d      	bls.n	40b508 <_vfprintf_r+0x1518>
  40b44c:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  40b450:	461a      	mov	r2, r3
  40b452:	e001      	b.n	40b458 <_vfprintf_r+0x1468>
  40b454:	f812 1b01 	ldrb.w	r1, [r2], #1
  40b458:	42a2      	cmp	r2, r4
  40b45a:	f800 1f01 	strb.w	r1, [r0, #1]!
  40b45e:	d1f9      	bne.n	40b454 <_vfprintf_r+0x1464>
  40b460:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  40b464:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  40b468:	3bf6      	subs	r3, #246	; 0xf6
  40b46a:	e775      	b.n	40b358 <_vfprintf_r+0x1368>
  40b46c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b46e:	2003      	movs	r0, #3
  40b470:	a925      	add	r1, sp, #148	; 0x94
  40b472:	aa26      	add	r2, sp, #152	; 0x98
  40b474:	ab29      	add	r3, sp, #164	; 0xa4
  40b476:	9501      	str	r5, [sp, #4]
  40b478:	e7a2      	b.n	40b3c0 <_vfprintf_r+0x13d0>
  40b47a:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40b47e:	2200      	movs	r2, #0
  40b480:	2300      	movs	r3, #0
  40b482:	f000 faa5 	bl	40b9d0 <__aeabi_dcmpeq>
  40b486:	2800      	cmp	r0, #0
  40b488:	f47f af37 	bne.w	40b2fa <_vfprintf_r+0x130a>
  40b48c:	f1c5 0501 	rsb	r5, r5, #1
  40b490:	9525      	str	r5, [sp, #148]	; 0x94
  40b492:	442c      	add	r4, r5
  40b494:	e585      	b.n	40afa2 <_vfprintf_r+0xfb2>
  40b496:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b498:	1c6c      	adds	r4, r5, #1
  40b49a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40b49c:	442c      	add	r4, r5
  40b49e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40b4a2:	e5b1      	b.n	40b008 <_vfprintf_r+0x1018>
  40b4a4:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40b4a6:	f04f 0867 	mov.w	r8, #103	; 0x67
  40b4aa:	1c6c      	adds	r4, r5, #1
  40b4ac:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40b4b0:	e5aa      	b.n	40b008 <_vfprintf_r+0x1018>
  40b4b2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40b4b6:	f01c 0301 	ands.w	r3, ip, #1
  40b4ba:	f47f af56 	bne.w	40b36a <_vfprintf_r+0x137a>
  40b4be:	9314      	str	r3, [sp, #80]	; 0x50
  40b4c0:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40b4c4:	e5a0      	b.n	40b008 <_vfprintf_r+0x1018>
  40b4c6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40b4c8:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40b4cc:	682d      	ldr	r5, [r5, #0]
  40b4ce:	f10c 0104 	add.w	r1, ip, #4
  40b4d2:	2d00      	cmp	r5, #0
  40b4d4:	f893 8001 	ldrb.w	r8, [r3, #1]
  40b4d8:	950b      	str	r5, [sp, #44]	; 0x2c
  40b4da:	910f      	str	r1, [sp, #60]	; 0x3c
  40b4dc:	4603      	mov	r3, r0
  40b4de:	f6be ae00 	bge.w	40a0e2 <_vfprintf_r+0xf2>
  40b4e2:	f04f 34ff 	mov.w	r4, #4294967295
  40b4e6:	940b      	str	r4, [sp, #44]	; 0x2c
  40b4e8:	f7fe bdfb 	b.w	40a0e2 <_vfprintf_r+0xf2>
  40b4ec:	b92c      	cbnz	r4, 40b4fa <_vfprintf_r+0x150a>
  40b4ee:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b4f0:	07e9      	lsls	r1, r5, #31
  40b4f2:	d402      	bmi.n	40b4fa <_vfprintf_r+0x150a>
  40b4f4:	2301      	movs	r3, #1
  40b4f6:	461c      	mov	r4, r3
  40b4f8:	e586      	b.n	40b008 <_vfprintf_r+0x1018>
  40b4fa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b4fc:	1cac      	adds	r4, r5, #2
  40b4fe:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40b502:	e581      	b.n	40b008 <_vfprintf_r+0x1018>
  40b504:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40b506:	e713      	b.n	40b330 <_vfprintf_r+0x1340>
  40b508:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  40b50c:	e724      	b.n	40b358 <_vfprintf_r+0x1368>
  40b50e:	bf00      	nop
  40b510:	66666667 	.word	0x66666667

0040b514 <__sbprintf>:
  40b514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b518:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40b51a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40b51e:	4688      	mov	r8, r1
  40b520:	9719      	str	r7, [sp, #100]	; 0x64
  40b522:	f8d8 701c 	ldr.w	r7, [r8, #28]
  40b526:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40b52a:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40b52e:	9707      	str	r7, [sp, #28]
  40b530:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  40b534:	ac1a      	add	r4, sp, #104	; 0x68
  40b536:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40b53a:	f02a 0a02 	bic.w	sl, sl, #2
  40b53e:	2600      	movs	r6, #0
  40b540:	4669      	mov	r1, sp
  40b542:	9400      	str	r4, [sp, #0]
  40b544:	9404      	str	r4, [sp, #16]
  40b546:	9502      	str	r5, [sp, #8]
  40b548:	9505      	str	r5, [sp, #20]
  40b54a:	f8ad a00c 	strh.w	sl, [sp, #12]
  40b54e:	f8ad 900e 	strh.w	r9, [sp, #14]
  40b552:	9709      	str	r7, [sp, #36]	; 0x24
  40b554:	9606      	str	r6, [sp, #24]
  40b556:	4605      	mov	r5, r0
  40b558:	f7fe fd4a 	bl	409ff0 <_vfprintf_r>
  40b55c:	1e04      	subs	r4, r0, #0
  40b55e:	db07      	blt.n	40b570 <__sbprintf+0x5c>
  40b560:	4628      	mov	r0, r5
  40b562:	4669      	mov	r1, sp
  40b564:	f7fc ffac 	bl	4084c0 <_fflush_r>
  40b568:	42b0      	cmp	r0, r6
  40b56a:	bf18      	it	ne
  40b56c:	f04f 34ff 	movne.w	r4, #4294967295
  40b570:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40b574:	065b      	lsls	r3, r3, #25
  40b576:	d505      	bpl.n	40b584 <__sbprintf+0x70>
  40b578:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40b57c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b580:	f8a8 300c 	strh.w	r3, [r8, #12]
  40b584:	4620      	mov	r0, r4
  40b586:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40b58a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b58e:	bf00      	nop

0040b590 <__swbuf_r>:
  40b590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b592:	460d      	mov	r5, r1
  40b594:	4614      	mov	r4, r2
  40b596:	4607      	mov	r7, r0
  40b598:	b110      	cbz	r0, 40b5a0 <__swbuf_r+0x10>
  40b59a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b59c:	2b00      	cmp	r3, #0
  40b59e:	d048      	beq.n	40b632 <__swbuf_r+0xa2>
  40b5a0:	89a2      	ldrh	r2, [r4, #12]
  40b5a2:	69a0      	ldr	r0, [r4, #24]
  40b5a4:	b293      	uxth	r3, r2
  40b5a6:	60a0      	str	r0, [r4, #8]
  40b5a8:	0718      	lsls	r0, r3, #28
  40b5aa:	d538      	bpl.n	40b61e <__swbuf_r+0x8e>
  40b5ac:	6926      	ldr	r6, [r4, #16]
  40b5ae:	2e00      	cmp	r6, #0
  40b5b0:	d035      	beq.n	40b61e <__swbuf_r+0x8e>
  40b5b2:	0499      	lsls	r1, r3, #18
  40b5b4:	b2ed      	uxtb	r5, r5
  40b5b6:	d515      	bpl.n	40b5e4 <__swbuf_r+0x54>
  40b5b8:	6823      	ldr	r3, [r4, #0]
  40b5ba:	6962      	ldr	r2, [r4, #20]
  40b5bc:	1b9e      	subs	r6, r3, r6
  40b5be:	4296      	cmp	r6, r2
  40b5c0:	da1c      	bge.n	40b5fc <__swbuf_r+0x6c>
  40b5c2:	3601      	adds	r6, #1
  40b5c4:	68a2      	ldr	r2, [r4, #8]
  40b5c6:	1c59      	adds	r1, r3, #1
  40b5c8:	3a01      	subs	r2, #1
  40b5ca:	60a2      	str	r2, [r4, #8]
  40b5cc:	6021      	str	r1, [r4, #0]
  40b5ce:	701d      	strb	r5, [r3, #0]
  40b5d0:	6963      	ldr	r3, [r4, #20]
  40b5d2:	42b3      	cmp	r3, r6
  40b5d4:	d01a      	beq.n	40b60c <__swbuf_r+0x7c>
  40b5d6:	89a3      	ldrh	r3, [r4, #12]
  40b5d8:	07db      	lsls	r3, r3, #31
  40b5da:	d501      	bpl.n	40b5e0 <__swbuf_r+0x50>
  40b5dc:	2d0a      	cmp	r5, #10
  40b5de:	d015      	beq.n	40b60c <__swbuf_r+0x7c>
  40b5e0:	4628      	mov	r0, r5
  40b5e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b5e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40b5e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40b5ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40b5ee:	6663      	str	r3, [r4, #100]	; 0x64
  40b5f0:	6823      	ldr	r3, [r4, #0]
  40b5f2:	81a2      	strh	r2, [r4, #12]
  40b5f4:	6962      	ldr	r2, [r4, #20]
  40b5f6:	1b9e      	subs	r6, r3, r6
  40b5f8:	4296      	cmp	r6, r2
  40b5fa:	dbe2      	blt.n	40b5c2 <__swbuf_r+0x32>
  40b5fc:	4638      	mov	r0, r7
  40b5fe:	4621      	mov	r1, r4
  40b600:	f7fc ff5e 	bl	4084c0 <_fflush_r>
  40b604:	b940      	cbnz	r0, 40b618 <__swbuf_r+0x88>
  40b606:	6823      	ldr	r3, [r4, #0]
  40b608:	2601      	movs	r6, #1
  40b60a:	e7db      	b.n	40b5c4 <__swbuf_r+0x34>
  40b60c:	4638      	mov	r0, r7
  40b60e:	4621      	mov	r1, r4
  40b610:	f7fc ff56 	bl	4084c0 <_fflush_r>
  40b614:	2800      	cmp	r0, #0
  40b616:	d0e3      	beq.n	40b5e0 <__swbuf_r+0x50>
  40b618:	f04f 30ff 	mov.w	r0, #4294967295
  40b61c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b61e:	4638      	mov	r0, r7
  40b620:	4621      	mov	r1, r4
  40b622:	f7fb fe7f 	bl	407324 <__swsetup_r>
  40b626:	2800      	cmp	r0, #0
  40b628:	d1f6      	bne.n	40b618 <__swbuf_r+0x88>
  40b62a:	89a2      	ldrh	r2, [r4, #12]
  40b62c:	6926      	ldr	r6, [r4, #16]
  40b62e:	b293      	uxth	r3, r2
  40b630:	e7bf      	b.n	40b5b2 <__swbuf_r+0x22>
  40b632:	f7fc ff61 	bl	4084f8 <__sinit>
  40b636:	e7b3      	b.n	40b5a0 <__swbuf_r+0x10>

0040b638 <_wcrtomb_r>:
  40b638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b63c:	461e      	mov	r6, r3
  40b63e:	b086      	sub	sp, #24
  40b640:	460c      	mov	r4, r1
  40b642:	4605      	mov	r5, r0
  40b644:	4617      	mov	r7, r2
  40b646:	4b0f      	ldr	r3, [pc, #60]	; (40b684 <_wcrtomb_r+0x4c>)
  40b648:	b191      	cbz	r1, 40b670 <_wcrtomb_r+0x38>
  40b64a:	f8d3 8000 	ldr.w	r8, [r3]
  40b64e:	f7fd fb13 	bl	408c78 <__locale_charset>
  40b652:	9600      	str	r6, [sp, #0]
  40b654:	4603      	mov	r3, r0
  40b656:	4621      	mov	r1, r4
  40b658:	463a      	mov	r2, r7
  40b65a:	4628      	mov	r0, r5
  40b65c:	47c0      	blx	r8
  40b65e:	1c43      	adds	r3, r0, #1
  40b660:	d103      	bne.n	40b66a <_wcrtomb_r+0x32>
  40b662:	2200      	movs	r2, #0
  40b664:	238a      	movs	r3, #138	; 0x8a
  40b666:	6032      	str	r2, [r6, #0]
  40b668:	602b      	str	r3, [r5, #0]
  40b66a:	b006      	add	sp, #24
  40b66c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b670:	681f      	ldr	r7, [r3, #0]
  40b672:	f7fd fb01 	bl	408c78 <__locale_charset>
  40b676:	9600      	str	r6, [sp, #0]
  40b678:	4603      	mov	r3, r0
  40b67a:	4622      	mov	r2, r4
  40b67c:	4628      	mov	r0, r5
  40b67e:	a903      	add	r1, sp, #12
  40b680:	47b8      	blx	r7
  40b682:	e7ec      	b.n	40b65e <_wcrtomb_r+0x26>
  40b684:	20000990 	.word	0x20000990

0040b688 <__ascii_wctomb>:
  40b688:	b121      	cbz	r1, 40b694 <__ascii_wctomb+0xc>
  40b68a:	2aff      	cmp	r2, #255	; 0xff
  40b68c:	d804      	bhi.n	40b698 <__ascii_wctomb+0x10>
  40b68e:	700a      	strb	r2, [r1, #0]
  40b690:	2001      	movs	r0, #1
  40b692:	4770      	bx	lr
  40b694:	4608      	mov	r0, r1
  40b696:	4770      	bx	lr
  40b698:	238a      	movs	r3, #138	; 0x8a
  40b69a:	6003      	str	r3, [r0, #0]
  40b69c:	f04f 30ff 	mov.w	r0, #4294967295
  40b6a0:	4770      	bx	lr
  40b6a2:	bf00      	nop

0040b6a4 <_write_r>:
  40b6a4:	b570      	push	{r4, r5, r6, lr}
  40b6a6:	4c08      	ldr	r4, [pc, #32]	; (40b6c8 <_write_r+0x24>)
  40b6a8:	4606      	mov	r6, r0
  40b6aa:	2500      	movs	r5, #0
  40b6ac:	4608      	mov	r0, r1
  40b6ae:	4611      	mov	r1, r2
  40b6b0:	461a      	mov	r2, r3
  40b6b2:	6025      	str	r5, [r4, #0]
  40b6b4:	f7f5 fd56 	bl	401164 <_write>
  40b6b8:	1c43      	adds	r3, r0, #1
  40b6ba:	d000      	beq.n	40b6be <_write_r+0x1a>
  40b6bc:	bd70      	pop	{r4, r5, r6, pc}
  40b6be:	6823      	ldr	r3, [r4, #0]
  40b6c0:	2b00      	cmp	r3, #0
  40b6c2:	d0fb      	beq.n	40b6bc <_write_r+0x18>
  40b6c4:	6033      	str	r3, [r6, #0]
  40b6c6:	bd70      	pop	{r4, r5, r6, pc}
  40b6c8:	20003eac 	.word	0x20003eac

0040b6cc <__register_exitproc>:
  40b6cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b6ce:	4c27      	ldr	r4, [pc, #156]	; (40b76c <__register_exitproc+0xa0>)
  40b6d0:	b085      	sub	sp, #20
  40b6d2:	6826      	ldr	r6, [r4, #0]
  40b6d4:	4607      	mov	r7, r0
  40b6d6:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  40b6da:	2c00      	cmp	r4, #0
  40b6dc:	d040      	beq.n	40b760 <__register_exitproc+0x94>
  40b6de:	6865      	ldr	r5, [r4, #4]
  40b6e0:	2d1f      	cmp	r5, #31
  40b6e2:	dd1e      	ble.n	40b722 <__register_exitproc+0x56>
  40b6e4:	4822      	ldr	r0, [pc, #136]	; (40b770 <__register_exitproc+0xa4>)
  40b6e6:	b918      	cbnz	r0, 40b6f0 <__register_exitproc+0x24>
  40b6e8:	f04f 30ff 	mov.w	r0, #4294967295
  40b6ec:	b005      	add	sp, #20
  40b6ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b6f0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40b6f4:	9103      	str	r1, [sp, #12]
  40b6f6:	9202      	str	r2, [sp, #8]
  40b6f8:	9301      	str	r3, [sp, #4]
  40b6fa:	f7fd fb3b 	bl	408d74 <malloc>
  40b6fe:	9903      	ldr	r1, [sp, #12]
  40b700:	4604      	mov	r4, r0
  40b702:	9a02      	ldr	r2, [sp, #8]
  40b704:	9b01      	ldr	r3, [sp, #4]
  40b706:	2800      	cmp	r0, #0
  40b708:	d0ee      	beq.n	40b6e8 <__register_exitproc+0x1c>
  40b70a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  40b70e:	2000      	movs	r0, #0
  40b710:	6025      	str	r5, [r4, #0]
  40b712:	6060      	str	r0, [r4, #4]
  40b714:	4605      	mov	r5, r0
  40b716:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40b71a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  40b71e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  40b722:	b93f      	cbnz	r7, 40b734 <__register_exitproc+0x68>
  40b724:	1c6b      	adds	r3, r5, #1
  40b726:	2000      	movs	r0, #0
  40b728:	3502      	adds	r5, #2
  40b72a:	6063      	str	r3, [r4, #4]
  40b72c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  40b730:	b005      	add	sp, #20
  40b732:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b734:	2601      	movs	r6, #1
  40b736:	40ae      	lsls	r6, r5
  40b738:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  40b73c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  40b740:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  40b744:	2f02      	cmp	r7, #2
  40b746:	ea42 0206 	orr.w	r2, r2, r6
  40b74a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  40b74e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  40b752:	d1e7      	bne.n	40b724 <__register_exitproc+0x58>
  40b754:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40b758:	431e      	orrs	r6, r3
  40b75a:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  40b75e:	e7e1      	b.n	40b724 <__register_exitproc+0x58>
  40b760:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  40b764:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40b768:	e7b9      	b.n	40b6de <__register_exitproc+0x12>
  40b76a:	bf00      	nop
  40b76c:	0040c9fc 	.word	0x0040c9fc
  40b770:	00408d75 	.word	0x00408d75

0040b774 <_calloc_r>:
  40b774:	b510      	push	{r4, lr}
  40b776:	fb02 f101 	mul.w	r1, r2, r1
  40b77a:	f7fd fb03 	bl	408d84 <_malloc_r>
  40b77e:	4604      	mov	r4, r0
  40b780:	b168      	cbz	r0, 40b79e <_calloc_r+0x2a>
  40b782:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40b786:	f022 0203 	bic.w	r2, r2, #3
  40b78a:	3a04      	subs	r2, #4
  40b78c:	2a24      	cmp	r2, #36	; 0x24
  40b78e:	d818      	bhi.n	40b7c2 <_calloc_r+0x4e>
  40b790:	2a13      	cmp	r2, #19
  40b792:	d806      	bhi.n	40b7a2 <_calloc_r+0x2e>
  40b794:	4603      	mov	r3, r0
  40b796:	2200      	movs	r2, #0
  40b798:	601a      	str	r2, [r3, #0]
  40b79a:	605a      	str	r2, [r3, #4]
  40b79c:	609a      	str	r2, [r3, #8]
  40b79e:	4620      	mov	r0, r4
  40b7a0:	bd10      	pop	{r4, pc}
  40b7a2:	2300      	movs	r3, #0
  40b7a4:	2a1b      	cmp	r2, #27
  40b7a6:	6003      	str	r3, [r0, #0]
  40b7a8:	6043      	str	r3, [r0, #4]
  40b7aa:	d90f      	bls.n	40b7cc <_calloc_r+0x58>
  40b7ac:	2a24      	cmp	r2, #36	; 0x24
  40b7ae:	6083      	str	r3, [r0, #8]
  40b7b0:	60c3      	str	r3, [r0, #12]
  40b7b2:	bf05      	ittet	eq
  40b7b4:	6103      	streq	r3, [r0, #16]
  40b7b6:	6143      	streq	r3, [r0, #20]
  40b7b8:	f100 0310 	addne.w	r3, r0, #16
  40b7bc:	f100 0318 	addeq.w	r3, r0, #24
  40b7c0:	e7e9      	b.n	40b796 <_calloc_r+0x22>
  40b7c2:	2100      	movs	r1, #0
  40b7c4:	f7f9 fb2a 	bl	404e1c <memset>
  40b7c8:	4620      	mov	r0, r4
  40b7ca:	bd10      	pop	{r4, pc}
  40b7cc:	f100 0308 	add.w	r3, r0, #8
  40b7d0:	e7e1      	b.n	40b796 <_calloc_r+0x22>
  40b7d2:	bf00      	nop

0040b7d4 <_close_r>:
  40b7d4:	b538      	push	{r3, r4, r5, lr}
  40b7d6:	4c07      	ldr	r4, [pc, #28]	; (40b7f4 <_close_r+0x20>)
  40b7d8:	2300      	movs	r3, #0
  40b7da:	4605      	mov	r5, r0
  40b7dc:	4608      	mov	r0, r1
  40b7de:	6023      	str	r3, [r4, #0]
  40b7e0:	f7f6 fd6a 	bl	4022b8 <_close>
  40b7e4:	1c43      	adds	r3, r0, #1
  40b7e6:	d000      	beq.n	40b7ea <_close_r+0x16>
  40b7e8:	bd38      	pop	{r3, r4, r5, pc}
  40b7ea:	6823      	ldr	r3, [r4, #0]
  40b7ec:	2b00      	cmp	r3, #0
  40b7ee:	d0fb      	beq.n	40b7e8 <_close_r+0x14>
  40b7f0:	602b      	str	r3, [r5, #0]
  40b7f2:	bd38      	pop	{r3, r4, r5, pc}
  40b7f4:	20003eac 	.word	0x20003eac

0040b7f8 <_fclose_r>:
  40b7f8:	b570      	push	{r4, r5, r6, lr}
  40b7fa:	460c      	mov	r4, r1
  40b7fc:	4605      	mov	r5, r0
  40b7fe:	b131      	cbz	r1, 40b80e <_fclose_r+0x16>
  40b800:	b110      	cbz	r0, 40b808 <_fclose_r+0x10>
  40b802:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b804:	2b00      	cmp	r3, #0
  40b806:	d02f      	beq.n	40b868 <_fclose_r+0x70>
  40b808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b80c:	b90b      	cbnz	r3, 40b812 <_fclose_r+0x1a>
  40b80e:	2000      	movs	r0, #0
  40b810:	bd70      	pop	{r4, r5, r6, pc}
  40b812:	4628      	mov	r0, r5
  40b814:	4621      	mov	r1, r4
  40b816:	f7fc fe53 	bl	4084c0 <_fflush_r>
  40b81a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40b81c:	4606      	mov	r6, r0
  40b81e:	b133      	cbz	r3, 40b82e <_fclose_r+0x36>
  40b820:	4628      	mov	r0, r5
  40b822:	69e1      	ldr	r1, [r4, #28]
  40b824:	4798      	blx	r3
  40b826:	2800      	cmp	r0, #0
  40b828:	bfb8      	it	lt
  40b82a:	f04f 36ff 	movlt.w	r6, #4294967295
  40b82e:	89a3      	ldrh	r3, [r4, #12]
  40b830:	061b      	lsls	r3, r3, #24
  40b832:	d41c      	bmi.n	40b86e <_fclose_r+0x76>
  40b834:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40b836:	b141      	cbz	r1, 40b84a <_fclose_r+0x52>
  40b838:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40b83c:	4299      	cmp	r1, r3
  40b83e:	d002      	beq.n	40b846 <_fclose_r+0x4e>
  40b840:	4628      	mov	r0, r5
  40b842:	f7fc ff9d 	bl	408780 <_free_r>
  40b846:	2300      	movs	r3, #0
  40b848:	6323      	str	r3, [r4, #48]	; 0x30
  40b84a:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40b84c:	b121      	cbz	r1, 40b858 <_fclose_r+0x60>
  40b84e:	4628      	mov	r0, r5
  40b850:	f7fc ff96 	bl	408780 <_free_r>
  40b854:	2300      	movs	r3, #0
  40b856:	6463      	str	r3, [r4, #68]	; 0x44
  40b858:	f7fc fec8 	bl	4085ec <__sfp_lock_acquire>
  40b85c:	2300      	movs	r3, #0
  40b85e:	81a3      	strh	r3, [r4, #12]
  40b860:	f7fc fec6 	bl	4085f0 <__sfp_lock_release>
  40b864:	4630      	mov	r0, r6
  40b866:	bd70      	pop	{r4, r5, r6, pc}
  40b868:	f7fc fe46 	bl	4084f8 <__sinit>
  40b86c:	e7cc      	b.n	40b808 <_fclose_r+0x10>
  40b86e:	4628      	mov	r0, r5
  40b870:	6921      	ldr	r1, [r4, #16]
  40b872:	f7fc ff85 	bl	408780 <_free_r>
  40b876:	e7dd      	b.n	40b834 <_fclose_r+0x3c>

0040b878 <fclose>:
  40b878:	4b02      	ldr	r3, [pc, #8]	; (40b884 <fclose+0xc>)
  40b87a:	4601      	mov	r1, r0
  40b87c:	6818      	ldr	r0, [r3, #0]
  40b87e:	f7ff bfbb 	b.w	40b7f8 <_fclose_r>
  40b882:	bf00      	nop
  40b884:	20000520 	.word	0x20000520

0040b888 <_fstat_r>:
  40b888:	b538      	push	{r3, r4, r5, lr}
  40b88a:	4c08      	ldr	r4, [pc, #32]	; (40b8ac <_fstat_r+0x24>)
  40b88c:	2300      	movs	r3, #0
  40b88e:	4605      	mov	r5, r0
  40b890:	4608      	mov	r0, r1
  40b892:	4611      	mov	r1, r2
  40b894:	6023      	str	r3, [r4, #0]
  40b896:	f7f6 fd13 	bl	4022c0 <_fstat>
  40b89a:	1c43      	adds	r3, r0, #1
  40b89c:	d000      	beq.n	40b8a0 <_fstat_r+0x18>
  40b89e:	bd38      	pop	{r3, r4, r5, pc}
  40b8a0:	6823      	ldr	r3, [r4, #0]
  40b8a2:	2b00      	cmp	r3, #0
  40b8a4:	d0fb      	beq.n	40b89e <_fstat_r+0x16>
  40b8a6:	602b      	str	r3, [r5, #0]
  40b8a8:	bd38      	pop	{r3, r4, r5, pc}
  40b8aa:	bf00      	nop
  40b8ac:	20003eac 	.word	0x20003eac

0040b8b0 <_isatty_r>:
  40b8b0:	b538      	push	{r3, r4, r5, lr}
  40b8b2:	4c07      	ldr	r4, [pc, #28]	; (40b8d0 <_isatty_r+0x20>)
  40b8b4:	2300      	movs	r3, #0
  40b8b6:	4605      	mov	r5, r0
  40b8b8:	4608      	mov	r0, r1
  40b8ba:	6023      	str	r3, [r4, #0]
  40b8bc:	f7f6 fd06 	bl	4022cc <_isatty>
  40b8c0:	1c43      	adds	r3, r0, #1
  40b8c2:	d000      	beq.n	40b8c6 <_isatty_r+0x16>
  40b8c4:	bd38      	pop	{r3, r4, r5, pc}
  40b8c6:	6823      	ldr	r3, [r4, #0]
  40b8c8:	2b00      	cmp	r3, #0
  40b8ca:	d0fb      	beq.n	40b8c4 <_isatty_r+0x14>
  40b8cc:	602b      	str	r3, [r5, #0]
  40b8ce:	bd38      	pop	{r3, r4, r5, pc}
  40b8d0:	20003eac 	.word	0x20003eac

0040b8d4 <_lseek_r>:
  40b8d4:	b570      	push	{r4, r5, r6, lr}
  40b8d6:	4c08      	ldr	r4, [pc, #32]	; (40b8f8 <_lseek_r+0x24>)
  40b8d8:	4606      	mov	r6, r0
  40b8da:	2500      	movs	r5, #0
  40b8dc:	4608      	mov	r0, r1
  40b8de:	4611      	mov	r1, r2
  40b8e0:	461a      	mov	r2, r3
  40b8e2:	6025      	str	r5, [r4, #0]
  40b8e4:	f7f6 fcf4 	bl	4022d0 <_lseek>
  40b8e8:	1c43      	adds	r3, r0, #1
  40b8ea:	d000      	beq.n	40b8ee <_lseek_r+0x1a>
  40b8ec:	bd70      	pop	{r4, r5, r6, pc}
  40b8ee:	6823      	ldr	r3, [r4, #0]
  40b8f0:	2b00      	cmp	r3, #0
  40b8f2:	d0fb      	beq.n	40b8ec <_lseek_r+0x18>
  40b8f4:	6033      	str	r3, [r6, #0]
  40b8f6:	bd70      	pop	{r4, r5, r6, pc}
  40b8f8:	20003eac 	.word	0x20003eac

0040b8fc <_read_r>:
  40b8fc:	b570      	push	{r4, r5, r6, lr}
  40b8fe:	4c08      	ldr	r4, [pc, #32]	; (40b920 <_read_r+0x24>)
  40b900:	4606      	mov	r6, r0
  40b902:	2500      	movs	r5, #0
  40b904:	4608      	mov	r0, r1
  40b906:	4611      	mov	r1, r2
  40b908:	461a      	mov	r2, r3
  40b90a:	6025      	str	r5, [r4, #0]
  40b90c:	f7f5 fc0a 	bl	401124 <_read>
  40b910:	1c43      	adds	r3, r0, #1
  40b912:	d000      	beq.n	40b916 <_read_r+0x1a>
  40b914:	bd70      	pop	{r4, r5, r6, pc}
  40b916:	6823      	ldr	r3, [r4, #0]
  40b918:	2b00      	cmp	r3, #0
  40b91a:	d0fb      	beq.n	40b914 <_read_r+0x18>
  40b91c:	6033      	str	r3, [r6, #0]
  40b91e:	bd70      	pop	{r4, r5, r6, pc}
  40b920:	20003eac 	.word	0x20003eac

0040b924 <__gedf2>:
  40b924:	f04f 3cff 	mov.w	ip, #4294967295
  40b928:	e006      	b.n	40b938 <__cmpdf2+0x4>
  40b92a:	bf00      	nop

0040b92c <__ledf2>:
  40b92c:	f04f 0c01 	mov.w	ip, #1
  40b930:	e002      	b.n	40b938 <__cmpdf2+0x4>
  40b932:	bf00      	nop

0040b934 <__cmpdf2>:
  40b934:	f04f 0c01 	mov.w	ip, #1
  40b938:	f84d cd04 	str.w	ip, [sp, #-4]!
  40b93c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b940:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b944:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b948:	bf18      	it	ne
  40b94a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40b94e:	d01b      	beq.n	40b988 <__cmpdf2+0x54>
  40b950:	b001      	add	sp, #4
  40b952:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40b956:	bf0c      	ite	eq
  40b958:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40b95c:	ea91 0f03 	teqne	r1, r3
  40b960:	bf02      	ittt	eq
  40b962:	ea90 0f02 	teqeq	r0, r2
  40b966:	2000      	moveq	r0, #0
  40b968:	4770      	bxeq	lr
  40b96a:	f110 0f00 	cmn.w	r0, #0
  40b96e:	ea91 0f03 	teq	r1, r3
  40b972:	bf58      	it	pl
  40b974:	4299      	cmppl	r1, r3
  40b976:	bf08      	it	eq
  40b978:	4290      	cmpeq	r0, r2
  40b97a:	bf2c      	ite	cs
  40b97c:	17d8      	asrcs	r0, r3, #31
  40b97e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40b982:	f040 0001 	orr.w	r0, r0, #1
  40b986:	4770      	bx	lr
  40b988:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b98c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b990:	d102      	bne.n	40b998 <__cmpdf2+0x64>
  40b992:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40b996:	d107      	bne.n	40b9a8 <__cmpdf2+0x74>
  40b998:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b99c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b9a0:	d1d6      	bne.n	40b950 <__cmpdf2+0x1c>
  40b9a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40b9a6:	d0d3      	beq.n	40b950 <__cmpdf2+0x1c>
  40b9a8:	f85d 0b04 	ldr.w	r0, [sp], #4
  40b9ac:	4770      	bx	lr
  40b9ae:	bf00      	nop

0040b9b0 <__aeabi_cdrcmple>:
  40b9b0:	4684      	mov	ip, r0
  40b9b2:	4610      	mov	r0, r2
  40b9b4:	4662      	mov	r2, ip
  40b9b6:	468c      	mov	ip, r1
  40b9b8:	4619      	mov	r1, r3
  40b9ba:	4663      	mov	r3, ip
  40b9bc:	e000      	b.n	40b9c0 <__aeabi_cdcmpeq>
  40b9be:	bf00      	nop

0040b9c0 <__aeabi_cdcmpeq>:
  40b9c0:	b501      	push	{r0, lr}
  40b9c2:	f7ff ffb7 	bl	40b934 <__cmpdf2>
  40b9c6:	2800      	cmp	r0, #0
  40b9c8:	bf48      	it	mi
  40b9ca:	f110 0f00 	cmnmi.w	r0, #0
  40b9ce:	bd01      	pop	{r0, pc}

0040b9d0 <__aeabi_dcmpeq>:
  40b9d0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b9d4:	f7ff fff4 	bl	40b9c0 <__aeabi_cdcmpeq>
  40b9d8:	bf0c      	ite	eq
  40b9da:	2001      	moveq	r0, #1
  40b9dc:	2000      	movne	r0, #0
  40b9de:	f85d fb08 	ldr.w	pc, [sp], #8
  40b9e2:	bf00      	nop

0040b9e4 <__aeabi_dcmplt>:
  40b9e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b9e8:	f7ff ffea 	bl	40b9c0 <__aeabi_cdcmpeq>
  40b9ec:	bf34      	ite	cc
  40b9ee:	2001      	movcc	r0, #1
  40b9f0:	2000      	movcs	r0, #0
  40b9f2:	f85d fb08 	ldr.w	pc, [sp], #8
  40b9f6:	bf00      	nop

0040b9f8 <__aeabi_dcmple>:
  40b9f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b9fc:	f7ff ffe0 	bl	40b9c0 <__aeabi_cdcmpeq>
  40ba00:	bf94      	ite	ls
  40ba02:	2001      	movls	r0, #1
  40ba04:	2000      	movhi	r0, #0
  40ba06:	f85d fb08 	ldr.w	pc, [sp], #8
  40ba0a:	bf00      	nop

0040ba0c <__aeabi_dcmpge>:
  40ba0c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ba10:	f7ff ffce 	bl	40b9b0 <__aeabi_cdrcmple>
  40ba14:	bf94      	ite	ls
  40ba16:	2001      	movls	r0, #1
  40ba18:	2000      	movhi	r0, #0
  40ba1a:	f85d fb08 	ldr.w	pc, [sp], #8
  40ba1e:	bf00      	nop

0040ba20 <__aeabi_dcmpgt>:
  40ba20:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ba24:	f7ff ffc4 	bl	40b9b0 <__aeabi_cdrcmple>
  40ba28:	bf34      	ite	cc
  40ba2a:	2001      	movcc	r0, #1
  40ba2c:	2000      	movcs	r0, #0
  40ba2e:	f85d fb08 	ldr.w	pc, [sp], #8
  40ba32:	bf00      	nop

0040ba34 <__aeabi_d2iz>:
  40ba34:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40ba38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40ba3c:	d215      	bcs.n	40ba6a <__aeabi_d2iz+0x36>
  40ba3e:	d511      	bpl.n	40ba64 <__aeabi_d2iz+0x30>
  40ba40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40ba44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40ba48:	d912      	bls.n	40ba70 <__aeabi_d2iz+0x3c>
  40ba4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40ba4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40ba52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40ba56:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40ba5a:	fa23 f002 	lsr.w	r0, r3, r2
  40ba5e:	bf18      	it	ne
  40ba60:	4240      	negne	r0, r0
  40ba62:	4770      	bx	lr
  40ba64:	f04f 0000 	mov.w	r0, #0
  40ba68:	4770      	bx	lr
  40ba6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40ba6e:	d105      	bne.n	40ba7c <__aeabi_d2iz+0x48>
  40ba70:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40ba74:	bf08      	it	eq
  40ba76:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40ba7a:	4770      	bx	lr
  40ba7c:	f04f 0000 	mov.w	r0, #0
  40ba80:	4770      	bx	lr
  40ba82:	bf00      	nop

0040ba84 <__aeabi_uldivmod>:
  40ba84:	b94b      	cbnz	r3, 40ba9a <__aeabi_uldivmod+0x16>
  40ba86:	b942      	cbnz	r2, 40ba9a <__aeabi_uldivmod+0x16>
  40ba88:	2900      	cmp	r1, #0
  40ba8a:	bf08      	it	eq
  40ba8c:	2800      	cmpeq	r0, #0
  40ba8e:	d002      	beq.n	40ba96 <__aeabi_uldivmod+0x12>
  40ba90:	f04f 31ff 	mov.w	r1, #4294967295
  40ba94:	4608      	mov	r0, r1
  40ba96:	f000 b83b 	b.w	40bb10 <__aeabi_idiv0>
  40ba9a:	b082      	sub	sp, #8
  40ba9c:	46ec      	mov	ip, sp
  40ba9e:	e92d 5000 	stmdb	sp!, {ip, lr}
  40baa2:	f000 f81d 	bl	40bae0 <__gnu_uldivmod_helper>
  40baa6:	f8dd e004 	ldr.w	lr, [sp, #4]
  40baaa:	b002      	add	sp, #8
  40baac:	bc0c      	pop	{r2, r3}
  40baae:	4770      	bx	lr

0040bab0 <__gnu_ldivmod_helper>:
  40bab0:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40bab4:	9e08      	ldr	r6, [sp, #32]
  40bab6:	4614      	mov	r4, r2
  40bab8:	461d      	mov	r5, r3
  40baba:	4680      	mov	r8, r0
  40babc:	4689      	mov	r9, r1
  40babe:	f000 f829 	bl	40bb14 <__divdi3>
  40bac2:	fb04 f301 	mul.w	r3, r4, r1
  40bac6:	fba4 ab00 	umull	sl, fp, r4, r0
  40baca:	fb00 3205 	mla	r2, r0, r5, r3
  40bace:	4493      	add	fp, r2
  40bad0:	ebb8 080a 	subs.w	r8, r8, sl
  40bad4:	eb69 090b 	sbc.w	r9, r9, fp
  40bad8:	e9c6 8900 	strd	r8, r9, [r6]
  40badc:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040bae0 <__gnu_uldivmod_helper>:
  40bae0:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40bae4:	9e08      	ldr	r6, [sp, #32]
  40bae6:	4614      	mov	r4, r2
  40bae8:	461d      	mov	r5, r3
  40baea:	4680      	mov	r8, r0
  40baec:	4689      	mov	r9, r1
  40baee:	f000 f961 	bl	40bdb4 <__udivdi3>
  40baf2:	fb00 f505 	mul.w	r5, r0, r5
  40baf6:	fba0 ab04 	umull	sl, fp, r0, r4
  40bafa:	fb04 5401 	mla	r4, r4, r1, r5
  40bafe:	44a3      	add	fp, r4
  40bb00:	ebb8 080a 	subs.w	r8, r8, sl
  40bb04:	eb69 090b 	sbc.w	r9, r9, fp
  40bb08:	e9c6 8900 	strd	r8, r9, [r6]
  40bb0c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040bb10 <__aeabi_idiv0>:
  40bb10:	4770      	bx	lr
  40bb12:	bf00      	nop

0040bb14 <__divdi3>:
  40bb14:	2900      	cmp	r1, #0
  40bb16:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40bb1a:	f2c0 80a1 	blt.w	40bc60 <__divdi3+0x14c>
  40bb1e:	2400      	movs	r4, #0
  40bb20:	2b00      	cmp	r3, #0
  40bb22:	f2c0 8098 	blt.w	40bc56 <__divdi3+0x142>
  40bb26:	4615      	mov	r5, r2
  40bb28:	4606      	mov	r6, r0
  40bb2a:	460f      	mov	r7, r1
  40bb2c:	2b00      	cmp	r3, #0
  40bb2e:	d13f      	bne.n	40bbb0 <__divdi3+0x9c>
  40bb30:	428a      	cmp	r2, r1
  40bb32:	d958      	bls.n	40bbe6 <__divdi3+0xd2>
  40bb34:	fab2 f382 	clz	r3, r2
  40bb38:	b14b      	cbz	r3, 40bb4e <__divdi3+0x3a>
  40bb3a:	f1c3 0220 	rsb	r2, r3, #32
  40bb3e:	fa01 f703 	lsl.w	r7, r1, r3
  40bb42:	fa20 f202 	lsr.w	r2, r0, r2
  40bb46:	409d      	lsls	r5, r3
  40bb48:	fa00 f603 	lsl.w	r6, r0, r3
  40bb4c:	4317      	orrs	r7, r2
  40bb4e:	0c29      	lsrs	r1, r5, #16
  40bb50:	fbb7 f2f1 	udiv	r2, r7, r1
  40bb54:	fb01 7712 	mls	r7, r1, r2, r7
  40bb58:	b2a8      	uxth	r0, r5
  40bb5a:	fb00 f302 	mul.w	r3, r0, r2
  40bb5e:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  40bb62:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  40bb66:	42bb      	cmp	r3, r7
  40bb68:	d909      	bls.n	40bb7e <__divdi3+0x6a>
  40bb6a:	197f      	adds	r7, r7, r5
  40bb6c:	f102 3cff 	add.w	ip, r2, #4294967295
  40bb70:	f080 8105 	bcs.w	40bd7e <__divdi3+0x26a>
  40bb74:	42bb      	cmp	r3, r7
  40bb76:	f240 8102 	bls.w	40bd7e <__divdi3+0x26a>
  40bb7a:	3a02      	subs	r2, #2
  40bb7c:	442f      	add	r7, r5
  40bb7e:	1aff      	subs	r7, r7, r3
  40bb80:	fbb7 f3f1 	udiv	r3, r7, r1
  40bb84:	fb01 7113 	mls	r1, r1, r3, r7
  40bb88:	fb00 f003 	mul.w	r0, r0, r3
  40bb8c:	b2b6      	uxth	r6, r6
  40bb8e:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40bb92:	4288      	cmp	r0, r1
  40bb94:	d908      	bls.n	40bba8 <__divdi3+0x94>
  40bb96:	1949      	adds	r1, r1, r5
  40bb98:	f103 37ff 	add.w	r7, r3, #4294967295
  40bb9c:	f080 80f1 	bcs.w	40bd82 <__divdi3+0x26e>
  40bba0:	4288      	cmp	r0, r1
  40bba2:	f240 80ee 	bls.w	40bd82 <__divdi3+0x26e>
  40bba6:	3b02      	subs	r3, #2
  40bba8:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40bbac:	2300      	movs	r3, #0
  40bbae:	e003      	b.n	40bbb8 <__divdi3+0xa4>
  40bbb0:	428b      	cmp	r3, r1
  40bbb2:	d90a      	bls.n	40bbca <__divdi3+0xb6>
  40bbb4:	2300      	movs	r3, #0
  40bbb6:	461a      	mov	r2, r3
  40bbb8:	4610      	mov	r0, r2
  40bbba:	4619      	mov	r1, r3
  40bbbc:	b114      	cbz	r4, 40bbc4 <__divdi3+0xb0>
  40bbbe:	4240      	negs	r0, r0
  40bbc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40bbc4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40bbc8:	4770      	bx	lr
  40bbca:	fab3 f883 	clz	r8, r3
  40bbce:	f1b8 0f00 	cmp.w	r8, #0
  40bbd2:	f040 8088 	bne.w	40bce6 <__divdi3+0x1d2>
  40bbd6:	428b      	cmp	r3, r1
  40bbd8:	d302      	bcc.n	40bbe0 <__divdi3+0xcc>
  40bbda:	4282      	cmp	r2, r0
  40bbdc:	f200 80e2 	bhi.w	40bda4 <__divdi3+0x290>
  40bbe0:	2300      	movs	r3, #0
  40bbe2:	2201      	movs	r2, #1
  40bbe4:	e7e8      	b.n	40bbb8 <__divdi3+0xa4>
  40bbe6:	b912      	cbnz	r2, 40bbee <__divdi3+0xda>
  40bbe8:	2301      	movs	r3, #1
  40bbea:	fbb3 f5f2 	udiv	r5, r3, r2
  40bbee:	fab5 f285 	clz	r2, r5
  40bbf2:	2a00      	cmp	r2, #0
  40bbf4:	d13a      	bne.n	40bc6c <__divdi3+0x158>
  40bbf6:	1b7f      	subs	r7, r7, r5
  40bbf8:	0c28      	lsrs	r0, r5, #16
  40bbfa:	fa1f fc85 	uxth.w	ip, r5
  40bbfe:	2301      	movs	r3, #1
  40bc00:	fbb7 f1f0 	udiv	r1, r7, r0
  40bc04:	fb00 7711 	mls	r7, r0, r1, r7
  40bc08:	fb0c f201 	mul.w	r2, ip, r1
  40bc0c:	ea4f 4816 	mov.w	r8, r6, lsr #16
  40bc10:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40bc14:	42ba      	cmp	r2, r7
  40bc16:	d907      	bls.n	40bc28 <__divdi3+0x114>
  40bc18:	197f      	adds	r7, r7, r5
  40bc1a:	f101 38ff 	add.w	r8, r1, #4294967295
  40bc1e:	d202      	bcs.n	40bc26 <__divdi3+0x112>
  40bc20:	42ba      	cmp	r2, r7
  40bc22:	f200 80c4 	bhi.w	40bdae <__divdi3+0x29a>
  40bc26:	4641      	mov	r1, r8
  40bc28:	1abf      	subs	r7, r7, r2
  40bc2a:	fbb7 f2f0 	udiv	r2, r7, r0
  40bc2e:	fb00 7012 	mls	r0, r0, r2, r7
  40bc32:	fb0c fc02 	mul.w	ip, ip, r2
  40bc36:	b2b6      	uxth	r6, r6
  40bc38:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  40bc3c:	4584      	cmp	ip, r0
  40bc3e:	d907      	bls.n	40bc50 <__divdi3+0x13c>
  40bc40:	1940      	adds	r0, r0, r5
  40bc42:	f102 37ff 	add.w	r7, r2, #4294967295
  40bc46:	d202      	bcs.n	40bc4e <__divdi3+0x13a>
  40bc48:	4584      	cmp	ip, r0
  40bc4a:	f200 80ae 	bhi.w	40bdaa <__divdi3+0x296>
  40bc4e:	463a      	mov	r2, r7
  40bc50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40bc54:	e7b0      	b.n	40bbb8 <__divdi3+0xa4>
  40bc56:	43e4      	mvns	r4, r4
  40bc58:	4252      	negs	r2, r2
  40bc5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40bc5e:	e762      	b.n	40bb26 <__divdi3+0x12>
  40bc60:	4240      	negs	r0, r0
  40bc62:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40bc66:	f04f 34ff 	mov.w	r4, #4294967295
  40bc6a:	e759      	b.n	40bb20 <__divdi3+0xc>
  40bc6c:	4095      	lsls	r5, r2
  40bc6e:	f1c2 0920 	rsb	r9, r2, #32
  40bc72:	fa27 f109 	lsr.w	r1, r7, r9
  40bc76:	fa26 f909 	lsr.w	r9, r6, r9
  40bc7a:	4097      	lsls	r7, r2
  40bc7c:	0c28      	lsrs	r0, r5, #16
  40bc7e:	fbb1 f8f0 	udiv	r8, r1, r0
  40bc82:	fb00 1118 	mls	r1, r0, r8, r1
  40bc86:	fa1f fc85 	uxth.w	ip, r5
  40bc8a:	fb0c f308 	mul.w	r3, ip, r8
  40bc8e:	ea49 0907 	orr.w	r9, r9, r7
  40bc92:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40bc96:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  40bc9a:	428b      	cmp	r3, r1
  40bc9c:	fa06 f602 	lsl.w	r6, r6, r2
  40bca0:	d908      	bls.n	40bcb4 <__divdi3+0x1a0>
  40bca2:	1949      	adds	r1, r1, r5
  40bca4:	f108 32ff 	add.w	r2, r8, #4294967295
  40bca8:	d27a      	bcs.n	40bda0 <__divdi3+0x28c>
  40bcaa:	428b      	cmp	r3, r1
  40bcac:	d978      	bls.n	40bda0 <__divdi3+0x28c>
  40bcae:	f1a8 0802 	sub.w	r8, r8, #2
  40bcb2:	4429      	add	r1, r5
  40bcb4:	1ac9      	subs	r1, r1, r3
  40bcb6:	fbb1 f3f0 	udiv	r3, r1, r0
  40bcba:	fb00 1713 	mls	r7, r0, r3, r1
  40bcbe:	fb0c f203 	mul.w	r2, ip, r3
  40bcc2:	fa1f f989 	uxth.w	r9, r9
  40bcc6:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  40bcca:	42ba      	cmp	r2, r7
  40bccc:	d907      	bls.n	40bcde <__divdi3+0x1ca>
  40bcce:	197f      	adds	r7, r7, r5
  40bcd0:	f103 31ff 	add.w	r1, r3, #4294967295
  40bcd4:	d260      	bcs.n	40bd98 <__divdi3+0x284>
  40bcd6:	42ba      	cmp	r2, r7
  40bcd8:	d95e      	bls.n	40bd98 <__divdi3+0x284>
  40bcda:	3b02      	subs	r3, #2
  40bcdc:	442f      	add	r7, r5
  40bcde:	1abf      	subs	r7, r7, r2
  40bce0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40bce4:	e78c      	b.n	40bc00 <__divdi3+0xec>
  40bce6:	f1c8 0220 	rsb	r2, r8, #32
  40bcea:	fa25 f102 	lsr.w	r1, r5, r2
  40bcee:	fa03 fc08 	lsl.w	ip, r3, r8
  40bcf2:	fa27 f302 	lsr.w	r3, r7, r2
  40bcf6:	fa20 f202 	lsr.w	r2, r0, r2
  40bcfa:	fa07 f708 	lsl.w	r7, r7, r8
  40bcfe:	ea41 0c0c 	orr.w	ip, r1, ip
  40bd02:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40bd06:	fbb3 f1f9 	udiv	r1, r3, r9
  40bd0a:	fb09 3311 	mls	r3, r9, r1, r3
  40bd0e:	fa1f fa8c 	uxth.w	sl, ip
  40bd12:	fb0a fb01 	mul.w	fp, sl, r1
  40bd16:	4317      	orrs	r7, r2
  40bd18:	0c3a      	lsrs	r2, r7, #16
  40bd1a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  40bd1e:	459b      	cmp	fp, r3
  40bd20:	fa05 f008 	lsl.w	r0, r5, r8
  40bd24:	d908      	bls.n	40bd38 <__divdi3+0x224>
  40bd26:	eb13 030c 	adds.w	r3, r3, ip
  40bd2a:	f101 32ff 	add.w	r2, r1, #4294967295
  40bd2e:	d235      	bcs.n	40bd9c <__divdi3+0x288>
  40bd30:	459b      	cmp	fp, r3
  40bd32:	d933      	bls.n	40bd9c <__divdi3+0x288>
  40bd34:	3902      	subs	r1, #2
  40bd36:	4463      	add	r3, ip
  40bd38:	ebcb 0303 	rsb	r3, fp, r3
  40bd3c:	fbb3 f2f9 	udiv	r2, r3, r9
  40bd40:	fb09 3312 	mls	r3, r9, r2, r3
  40bd44:	fb0a fa02 	mul.w	sl, sl, r2
  40bd48:	b2bf      	uxth	r7, r7
  40bd4a:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40bd4e:	45ba      	cmp	sl, r7
  40bd50:	d908      	bls.n	40bd64 <__divdi3+0x250>
  40bd52:	eb17 070c 	adds.w	r7, r7, ip
  40bd56:	f102 33ff 	add.w	r3, r2, #4294967295
  40bd5a:	d21b      	bcs.n	40bd94 <__divdi3+0x280>
  40bd5c:	45ba      	cmp	sl, r7
  40bd5e:	d919      	bls.n	40bd94 <__divdi3+0x280>
  40bd60:	3a02      	subs	r2, #2
  40bd62:	4467      	add	r7, ip
  40bd64:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  40bd68:	fba5 0100 	umull	r0, r1, r5, r0
  40bd6c:	ebca 0707 	rsb	r7, sl, r7
  40bd70:	428f      	cmp	r7, r1
  40bd72:	f04f 0300 	mov.w	r3, #0
  40bd76:	d30a      	bcc.n	40bd8e <__divdi3+0x27a>
  40bd78:	d005      	beq.n	40bd86 <__divdi3+0x272>
  40bd7a:	462a      	mov	r2, r5
  40bd7c:	e71c      	b.n	40bbb8 <__divdi3+0xa4>
  40bd7e:	4662      	mov	r2, ip
  40bd80:	e6fd      	b.n	40bb7e <__divdi3+0x6a>
  40bd82:	463b      	mov	r3, r7
  40bd84:	e710      	b.n	40bba8 <__divdi3+0x94>
  40bd86:	fa06 f608 	lsl.w	r6, r6, r8
  40bd8a:	4286      	cmp	r6, r0
  40bd8c:	d2f5      	bcs.n	40bd7a <__divdi3+0x266>
  40bd8e:	1e6a      	subs	r2, r5, #1
  40bd90:	2300      	movs	r3, #0
  40bd92:	e711      	b.n	40bbb8 <__divdi3+0xa4>
  40bd94:	461a      	mov	r2, r3
  40bd96:	e7e5      	b.n	40bd64 <__divdi3+0x250>
  40bd98:	460b      	mov	r3, r1
  40bd9a:	e7a0      	b.n	40bcde <__divdi3+0x1ca>
  40bd9c:	4611      	mov	r1, r2
  40bd9e:	e7cb      	b.n	40bd38 <__divdi3+0x224>
  40bda0:	4690      	mov	r8, r2
  40bda2:	e787      	b.n	40bcb4 <__divdi3+0x1a0>
  40bda4:	4643      	mov	r3, r8
  40bda6:	4642      	mov	r2, r8
  40bda8:	e706      	b.n	40bbb8 <__divdi3+0xa4>
  40bdaa:	3a02      	subs	r2, #2
  40bdac:	e750      	b.n	40bc50 <__divdi3+0x13c>
  40bdae:	3902      	subs	r1, #2
  40bdb0:	442f      	add	r7, r5
  40bdb2:	e739      	b.n	40bc28 <__divdi3+0x114>

0040bdb4 <__udivdi3>:
  40bdb4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40bdb8:	4614      	mov	r4, r2
  40bdba:	4605      	mov	r5, r0
  40bdbc:	460e      	mov	r6, r1
  40bdbe:	2b00      	cmp	r3, #0
  40bdc0:	d143      	bne.n	40be4a <__udivdi3+0x96>
  40bdc2:	428a      	cmp	r2, r1
  40bdc4:	d953      	bls.n	40be6e <__udivdi3+0xba>
  40bdc6:	fab2 f782 	clz	r7, r2
  40bdca:	b157      	cbz	r7, 40bde2 <__udivdi3+0x2e>
  40bdcc:	f1c7 0620 	rsb	r6, r7, #32
  40bdd0:	fa20 f606 	lsr.w	r6, r0, r6
  40bdd4:	fa01 f307 	lsl.w	r3, r1, r7
  40bdd8:	fa02 f407 	lsl.w	r4, r2, r7
  40bddc:	fa00 f507 	lsl.w	r5, r0, r7
  40bde0:	431e      	orrs	r6, r3
  40bde2:	0c21      	lsrs	r1, r4, #16
  40bde4:	fbb6 f2f1 	udiv	r2, r6, r1
  40bde8:	fb01 6612 	mls	r6, r1, r2, r6
  40bdec:	b2a0      	uxth	r0, r4
  40bdee:	fb00 f302 	mul.w	r3, r0, r2
  40bdf2:	0c2f      	lsrs	r7, r5, #16
  40bdf4:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40bdf8:	42b3      	cmp	r3, r6
  40bdfa:	d909      	bls.n	40be10 <__udivdi3+0x5c>
  40bdfc:	1936      	adds	r6, r6, r4
  40bdfe:	f102 37ff 	add.w	r7, r2, #4294967295
  40be02:	f080 80fd 	bcs.w	40c000 <__udivdi3+0x24c>
  40be06:	42b3      	cmp	r3, r6
  40be08:	f240 80fa 	bls.w	40c000 <__udivdi3+0x24c>
  40be0c:	3a02      	subs	r2, #2
  40be0e:	4426      	add	r6, r4
  40be10:	1af6      	subs	r6, r6, r3
  40be12:	fbb6 f3f1 	udiv	r3, r6, r1
  40be16:	fb01 6113 	mls	r1, r1, r3, r6
  40be1a:	fb00 f003 	mul.w	r0, r0, r3
  40be1e:	b2ad      	uxth	r5, r5
  40be20:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40be24:	4288      	cmp	r0, r1
  40be26:	d908      	bls.n	40be3a <__udivdi3+0x86>
  40be28:	1909      	adds	r1, r1, r4
  40be2a:	f103 36ff 	add.w	r6, r3, #4294967295
  40be2e:	f080 80e9 	bcs.w	40c004 <__udivdi3+0x250>
  40be32:	4288      	cmp	r0, r1
  40be34:	f240 80e6 	bls.w	40c004 <__udivdi3+0x250>
  40be38:	3b02      	subs	r3, #2
  40be3a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40be3e:	2300      	movs	r3, #0
  40be40:	4610      	mov	r0, r2
  40be42:	4619      	mov	r1, r3
  40be44:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40be48:	4770      	bx	lr
  40be4a:	428b      	cmp	r3, r1
  40be4c:	d84c      	bhi.n	40bee8 <__udivdi3+0x134>
  40be4e:	fab3 f683 	clz	r6, r3
  40be52:	2e00      	cmp	r6, #0
  40be54:	d14f      	bne.n	40bef6 <__udivdi3+0x142>
  40be56:	428b      	cmp	r3, r1
  40be58:	d302      	bcc.n	40be60 <__udivdi3+0xac>
  40be5a:	4282      	cmp	r2, r0
  40be5c:	f200 80dd 	bhi.w	40c01a <__udivdi3+0x266>
  40be60:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40be64:	2300      	movs	r3, #0
  40be66:	2201      	movs	r2, #1
  40be68:	4610      	mov	r0, r2
  40be6a:	4619      	mov	r1, r3
  40be6c:	4770      	bx	lr
  40be6e:	b912      	cbnz	r2, 40be76 <__udivdi3+0xc2>
  40be70:	2401      	movs	r4, #1
  40be72:	fbb4 f4f2 	udiv	r4, r4, r2
  40be76:	fab4 f284 	clz	r2, r4
  40be7a:	2a00      	cmp	r2, #0
  40be7c:	f040 8082 	bne.w	40bf84 <__udivdi3+0x1d0>
  40be80:	1b09      	subs	r1, r1, r4
  40be82:	0c26      	lsrs	r6, r4, #16
  40be84:	b2a7      	uxth	r7, r4
  40be86:	2301      	movs	r3, #1
  40be88:	fbb1 f0f6 	udiv	r0, r1, r6
  40be8c:	fb06 1110 	mls	r1, r6, r0, r1
  40be90:	fb07 f200 	mul.w	r2, r7, r0
  40be94:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  40be98:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  40be9c:	428a      	cmp	r2, r1
  40be9e:	d907      	bls.n	40beb0 <__udivdi3+0xfc>
  40bea0:	1909      	adds	r1, r1, r4
  40bea2:	f100 3cff 	add.w	ip, r0, #4294967295
  40bea6:	d202      	bcs.n	40beae <__udivdi3+0xfa>
  40bea8:	428a      	cmp	r2, r1
  40beaa:	f200 80c8 	bhi.w	40c03e <__udivdi3+0x28a>
  40beae:	4660      	mov	r0, ip
  40beb0:	1a89      	subs	r1, r1, r2
  40beb2:	fbb1 f2f6 	udiv	r2, r1, r6
  40beb6:	fb06 1112 	mls	r1, r6, r2, r1
  40beba:	fb07 f702 	mul.w	r7, r7, r2
  40bebe:	b2ad      	uxth	r5, r5
  40bec0:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40bec4:	42af      	cmp	r7, r5
  40bec6:	d908      	bls.n	40beda <__udivdi3+0x126>
  40bec8:	192c      	adds	r4, r5, r4
  40beca:	f102 31ff 	add.w	r1, r2, #4294967295
  40bece:	f080 809b 	bcs.w	40c008 <__udivdi3+0x254>
  40bed2:	42a7      	cmp	r7, r4
  40bed4:	f240 8098 	bls.w	40c008 <__udivdi3+0x254>
  40bed8:	3a02      	subs	r2, #2
  40beda:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40bede:	4610      	mov	r0, r2
  40bee0:	4619      	mov	r1, r3
  40bee2:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40bee6:	4770      	bx	lr
  40bee8:	2300      	movs	r3, #0
  40beea:	461a      	mov	r2, r3
  40beec:	4610      	mov	r0, r2
  40beee:	4619      	mov	r1, r3
  40bef0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40bef4:	4770      	bx	lr
  40bef6:	f1c6 0520 	rsb	r5, r6, #32
  40befa:	fa22 f705 	lsr.w	r7, r2, r5
  40befe:	fa03 f406 	lsl.w	r4, r3, r6
  40bf02:	fa21 f305 	lsr.w	r3, r1, r5
  40bf06:	fa01 fb06 	lsl.w	fp, r1, r6
  40bf0a:	fa20 f505 	lsr.w	r5, r0, r5
  40bf0e:	433c      	orrs	r4, r7
  40bf10:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40bf14:	fbb3 fcf8 	udiv	ip, r3, r8
  40bf18:	fb08 331c 	mls	r3, r8, ip, r3
  40bf1c:	fa1f f984 	uxth.w	r9, r4
  40bf20:	fb09 fa0c 	mul.w	sl, r9, ip
  40bf24:	ea45 0b0b 	orr.w	fp, r5, fp
  40bf28:	ea4f 451b 	mov.w	r5, fp, lsr #16
  40bf2c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  40bf30:	459a      	cmp	sl, r3
  40bf32:	fa02 f206 	lsl.w	r2, r2, r6
  40bf36:	d904      	bls.n	40bf42 <__udivdi3+0x18e>
  40bf38:	191b      	adds	r3, r3, r4
  40bf3a:	f10c 35ff 	add.w	r5, ip, #4294967295
  40bf3e:	d36f      	bcc.n	40c020 <__udivdi3+0x26c>
  40bf40:	46ac      	mov	ip, r5
  40bf42:	ebca 0303 	rsb	r3, sl, r3
  40bf46:	fbb3 f5f8 	udiv	r5, r3, r8
  40bf4a:	fb08 3315 	mls	r3, r8, r5, r3
  40bf4e:	fb09 f905 	mul.w	r9, r9, r5
  40bf52:	fa1f fb8b 	uxth.w	fp, fp
  40bf56:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  40bf5a:	45b9      	cmp	r9, r7
  40bf5c:	d904      	bls.n	40bf68 <__udivdi3+0x1b4>
  40bf5e:	193f      	adds	r7, r7, r4
  40bf60:	f105 33ff 	add.w	r3, r5, #4294967295
  40bf64:	d362      	bcc.n	40c02c <__udivdi3+0x278>
  40bf66:	461d      	mov	r5, r3
  40bf68:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  40bf6c:	fbac 2302 	umull	r2, r3, ip, r2
  40bf70:	ebc9 0707 	rsb	r7, r9, r7
  40bf74:	429f      	cmp	r7, r3
  40bf76:	f04f 0500 	mov.w	r5, #0
  40bf7a:	d34a      	bcc.n	40c012 <__udivdi3+0x25e>
  40bf7c:	d046      	beq.n	40c00c <__udivdi3+0x258>
  40bf7e:	4662      	mov	r2, ip
  40bf80:	462b      	mov	r3, r5
  40bf82:	e75d      	b.n	40be40 <__udivdi3+0x8c>
  40bf84:	4094      	lsls	r4, r2
  40bf86:	f1c2 0920 	rsb	r9, r2, #32
  40bf8a:	fa21 fc09 	lsr.w	ip, r1, r9
  40bf8e:	4091      	lsls	r1, r2
  40bf90:	fa20 f909 	lsr.w	r9, r0, r9
  40bf94:	0c26      	lsrs	r6, r4, #16
  40bf96:	fbbc f8f6 	udiv	r8, ip, r6
  40bf9a:	fb06 cc18 	mls	ip, r6, r8, ip
  40bf9e:	b2a7      	uxth	r7, r4
  40bfa0:	fb07 f308 	mul.w	r3, r7, r8
  40bfa4:	ea49 0901 	orr.w	r9, r9, r1
  40bfa8:	ea4f 4119 	mov.w	r1, r9, lsr #16
  40bfac:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  40bfb0:	4563      	cmp	r3, ip
  40bfb2:	fa00 f502 	lsl.w	r5, r0, r2
  40bfb6:	d909      	bls.n	40bfcc <__udivdi3+0x218>
  40bfb8:	eb1c 0c04 	adds.w	ip, ip, r4
  40bfbc:	f108 32ff 	add.w	r2, r8, #4294967295
  40bfc0:	d23b      	bcs.n	40c03a <__udivdi3+0x286>
  40bfc2:	4563      	cmp	r3, ip
  40bfc4:	d939      	bls.n	40c03a <__udivdi3+0x286>
  40bfc6:	f1a8 0802 	sub.w	r8, r8, #2
  40bfca:	44a4      	add	ip, r4
  40bfcc:	ebc3 0c0c 	rsb	ip, r3, ip
  40bfd0:	fbbc f3f6 	udiv	r3, ip, r6
  40bfd4:	fb06 c113 	mls	r1, r6, r3, ip
  40bfd8:	fb07 f203 	mul.w	r2, r7, r3
  40bfdc:	fa1f f989 	uxth.w	r9, r9
  40bfe0:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40bfe4:	428a      	cmp	r2, r1
  40bfe6:	d907      	bls.n	40bff8 <__udivdi3+0x244>
  40bfe8:	1909      	adds	r1, r1, r4
  40bfea:	f103 30ff 	add.w	r0, r3, #4294967295
  40bfee:	d222      	bcs.n	40c036 <__udivdi3+0x282>
  40bff0:	428a      	cmp	r2, r1
  40bff2:	d920      	bls.n	40c036 <__udivdi3+0x282>
  40bff4:	3b02      	subs	r3, #2
  40bff6:	4421      	add	r1, r4
  40bff8:	1a89      	subs	r1, r1, r2
  40bffa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40bffe:	e743      	b.n	40be88 <__udivdi3+0xd4>
  40c000:	463a      	mov	r2, r7
  40c002:	e705      	b.n	40be10 <__udivdi3+0x5c>
  40c004:	4633      	mov	r3, r6
  40c006:	e718      	b.n	40be3a <__udivdi3+0x86>
  40c008:	460a      	mov	r2, r1
  40c00a:	e766      	b.n	40beda <__udivdi3+0x126>
  40c00c:	40b0      	lsls	r0, r6
  40c00e:	4290      	cmp	r0, r2
  40c010:	d2b5      	bcs.n	40bf7e <__udivdi3+0x1ca>
  40c012:	f10c 32ff 	add.w	r2, ip, #4294967295
  40c016:	2300      	movs	r3, #0
  40c018:	e712      	b.n	40be40 <__udivdi3+0x8c>
  40c01a:	4633      	mov	r3, r6
  40c01c:	4632      	mov	r2, r6
  40c01e:	e70f      	b.n	40be40 <__udivdi3+0x8c>
  40c020:	459a      	cmp	sl, r3
  40c022:	d98d      	bls.n	40bf40 <__udivdi3+0x18c>
  40c024:	f1ac 0c02 	sub.w	ip, ip, #2
  40c028:	4423      	add	r3, r4
  40c02a:	e78a      	b.n	40bf42 <__udivdi3+0x18e>
  40c02c:	45b9      	cmp	r9, r7
  40c02e:	d99a      	bls.n	40bf66 <__udivdi3+0x1b2>
  40c030:	3d02      	subs	r5, #2
  40c032:	4427      	add	r7, r4
  40c034:	e798      	b.n	40bf68 <__udivdi3+0x1b4>
  40c036:	4603      	mov	r3, r0
  40c038:	e7de      	b.n	40bff8 <__udivdi3+0x244>
  40c03a:	4690      	mov	r8, r2
  40c03c:	e7c6      	b.n	40bfcc <__udivdi3+0x218>
  40c03e:	3802      	subs	r0, #2
  40c040:	4421      	add	r1, r4
  40c042:	e735      	b.n	40beb0 <__udivdi3+0xfc>
  40c044:	20554d49 	.word	0x20554d49
  40c048:	65657246 	.word	0x65657246
  40c04c:	534f5452 	.word	0x534f5452
  40c050:	00000000 	.word	0x00000000
  40c054:	6c656341 	.word	0x6c656341
  40c058:	3d580a3a 	.word	0x3d580a3a
  40c05c:	2e302520 	.word	0x2e302520
  40c060:	590a6633 	.word	0x590a6633
  40c064:	3025203d 	.word	0x3025203d
  40c068:	0a66332e 	.word	0x0a66332e
  40c06c:	25203d5a 	.word	0x25203d5a
  40c070:	66332e30 	.word	0x66332e30
  40c074:	00000000 	.word	0x00000000
  40c078:	6f727947 	.word	0x6f727947
  40c07c:	3d580a3a 	.word	0x3d580a3a
  40c080:	2e302520 	.word	0x2e302520
  40c084:	590a6633 	.word	0x590a6633
  40c088:	3025203d 	.word	0x3025203d
  40c08c:	0a66332e 	.word	0x0a66332e
  40c090:	25203d5a 	.word	0x25203d5a
  40c094:	66332e30 	.word	0x66332e30
  40c098:	00000000 	.word	0x00000000
  40c09c:	62207525 	.word	0x62207525
  40c0a0:	73657479 	.word	0x73657479
  40c0a4:	65724620 	.word	0x65724620
  40c0a8:	00000065 	.word	0x00000065

0040c0ac <all_twi_definitions>:
  40c0ac:	40018000 40018100 00000013 00000013     ...@...@........

0040c0bc <null_dma_control>:
	...

0040c0c4 <all_uart_definitions>:
  40c0c4:	400e0600 400e0700 00000008 00000008     ...@...@........

0040c0d4 <LED_DESCRIPTOR>:
  40c0d4:	00000017 00000000 0000002e 00000000     ................
  40c0e4:	00000019 00000000 00000000 00000001     ................

0040c0f4 <p_uc_charset10x14>:
	...
  40c110:	ccffccff 00000000 00000000 00000000     ................
  40c120:	00f000f0 00000000 00f000f0 00000000     ................
  40c130:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  40c140:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  40c150:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  40c160:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  40c170:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  40c180:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  40c198:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  40c1a8:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  40c1b8:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  40c1c8:	c0078003 600ce00e 00030003 00030003     .......`........
  40c1d8:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  40c1e8:	7000f800 00000000 00000000 00000000     ...p............
  40c1f8:	00030003 00030003 00030003 00030003     ................
  40c208:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  40c220:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  40c230:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  40c240:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  40c250:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  40c260:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  40c270:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  40c280:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  40c290:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  40c2a0:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  40c2b0:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  40c2c0:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  40c2d0:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  40c2e0:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  40c2f0:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  40c300:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  40c310:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  40c320:	00000000 00030000 c00f8007 7038e01c     ..............8p
  40c330:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  40c340:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  40c350:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  40c360:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  40c370:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  40c380:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  40c390:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  40c3a0:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  40c3b0:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  40c3c0:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  40c3d0:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  40c3e0:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  40c3f0:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  40c400:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  40c410:	f033f873 fcfffcff 00030003 00030003     s.3.............
  40c420:	00030003 fcfffcff 00000000 0cc00cc0     ................
  40c430:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  40c440:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  40c450:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  40c460:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  40c470:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  40c480:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  40c490:	000e001c 80030007 e000c001 fcfffcff     ................
  40c4a0:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  40c4b0:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  40c4c0:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  40c4d0:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  40c4e0:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  40c4f0:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  40c500:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  40c510:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  40c520:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  40c530:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  40c540:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  40c550:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  40c560:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  40c570:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  40c580:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  40c590:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  40c5a0:	00000000 00300030 000c000c 00030003     ....0.0.........
  40c5b0:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  40c5c0:	fcff0cc0 0000fcff 00000000 001c000c     ................
  40c5d0:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  40c5e0:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  40c5f0:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  40c600:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  40c610:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  40c620:	0c030c03 0c030c03 9c030c03 f000f801     ................
  40c630:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  40c640:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  40c650:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  40c660:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  40c670:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  40c680:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  40c690:	f007f80f fcfffcff 00030003 00030003     ................
  40c6a0:	fc018003 0000fc00 00000000 00000000     ................
  40c6b0:	fc1bfc1b 00000000 00000000 30000000     ...............0
  40c6c0:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  40c6d0:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  40c6e0:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  40c6f0:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  40c700:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  40c710:	00070003 000c000e 000e000c fc03fc07     ................
  40c720:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  40c730:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  40c740:	c00fc00c 00038007 80070003 c00cc00f     ................
  40c750:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  40c760:	00078003 000c000e 000e000c 00030007     ................
  40c770:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  40c780:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  40c790:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  40c7a0:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  40c7b0:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  40c7c0:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  40c7d0:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  40c7e0:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  40c7f0:	f001f801 00078003 000c000e 1c0c0c0c     ................
  40c800:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  40c810:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  40c820:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  40c830:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  40c840:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  40c850:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  40c860:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  40c870:	fcfffcff 09097325 25096325 75250975     ....%s..%c.%u.%u
  40c880:	0d752509 0000000a 454c4449 00000000     .%u.....IDLE....
  40c890:	20726d54 00637653 00000000 00000000     Tmr Svc.........
  40c8a0:	0000000a 00000f03                       ........

0040c8a8 <offsetAcel>:
  40c8a8:	43af0000 44834000 00000000              ...C.@.D....

0040c8b4 <offsetGyro>:
  40c8b4:	40a00000 00000000 00000000 656d6954     ...@........Time
  40c8c4:	554d4972 00000000 20495754 74696e69     rIMU....TWI init
  40c8d4:	72724520 0021726f 4c584441 696e6920      Error!.ADXL ini
  40c8e4:	72452074 21726f72 00000000 20475449     t Error!....ITG 
  40c8f4:	74696e69 72724520 0021726f 6c656341     init Error!.Acel
  40c904:	2058093a 3025203d 0966332e 203d2059     :.X = %0.3f.Y = 
  40c914:	332e3025 205a0966 3025203d 0066332e     %0.3f.Z = %0.3f.
  40c924:	6f727947 2058093a 3025203d 0966332e     Gyro:.X = %0.3f.
  40c934:	203d2059 332e3025 205a0966 3025203d     Y = %0.3f.Z = %0
  40c944:	0066332e 6f727245 4d492072 00002155     .3f.Error IMU!..
  40c954:	63617473 766f206b 6c667265 2520776f     stack overflow %
  40c964:	73252078 00000a0d 736e6f43 20656c6f     x %s....Console 
  40c974:	0a214b4f 00000000 3064654c 00000000     OK!.....Led0....
  40c984:	6c696146 74206465 7263206f 65746165     Failed to create
  40c994:	73657420 656c2074 61742064 0a0d6b73      test led task..
  40c9a4:	00000000 5f554d49 00000054 6c696146     ....IMU_T...Fail
  40c9b4:	74206465 7263206f 65746165 73657420     ed to create tes
  40c9c4:	4d492074 73615455 000a0d6b 5f44434c     t IMUTask...LCD_
  40c9d4:	00000054 6c696146 74206465 7263206f     T...Failed to cr
  40c9e4:	65746165 73657420 434c2074 73615444     eate test LCDTas
  40c9f4:	000a0d6b 00000043                       k...C...

0040c9fc <_global_impure_ptr>:
  40c9fc:	200000f8                                ... 

0040ca00 <zeroes.6763>:
  40ca00:	30303030 30303030 30303030 30303030     0000000000000000
  40ca10:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  40ca20:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40ca30:	00000000 33323130 37363534 62613938     ....0123456789ab
  40ca40:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  40ca50:	00000030                                0...

0040ca54 <blanks.6762>:
  40ca54:	20202020 20202020 20202020 20202020                     

0040ca64 <zeroes.6721>:
  40ca64:	30303030 30303030 30303030 30303030     0000000000000000

0040ca74 <blanks.6720>:
  40ca74:	20202020 20202020 20202020 20202020                     
  40ca84:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40ca94:	49534f50 00000058 0000002e              POSIX.......

0040caa0 <__mprec_tens>:
  40caa0:	00000000 3ff00000 00000000 40240000     .......?......$@
  40cab0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40cac0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40cad0:	00000000 412e8480 00000000 416312d0     .......A......cA
  40cae0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40caf0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40cb00:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40cb10:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40cb20:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40cb30:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40cb40:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40cb50:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40cb60:	79d99db4 44ea7843                       ...yCx.D

0040cb68 <__mprec_bigtens>:
  40cb68:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40cb78:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40cb88:	7f73bf3c 75154fdd                       <.s..O.u

0040cb90 <p05.5269>:
  40cb90:	00000005 00000019 0000007d              ........}...

0040cb9c <blanks.6777>:
  40cb9c:	20202020 20202020 20202020 20202020                     

0040cbac <zeroes.6778>:
  40cbac:	30303030 30303030 30303030 30303030     0000000000000000

0040cbbc <_init>:
  40cbbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40cbbe:	bf00      	nop
  40cbc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40cbc2:	bc08      	pop	{r3}
  40cbc4:	469e      	mov	lr, r3
  40cbc6:	4770      	bx	lr

0040cbc8 <__init_array_start>:
  40cbc8:	004073e9 	.word	0x004073e9

0040cbcc <__frame_dummy_init_array_entry>:
  40cbcc:	004000e9                                ..@.

0040cbd0 <_fini>:
  40cbd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40cbd2:	bf00      	nop
  40cbd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40cbd6:	bc08      	pop	{r3}
  40cbd8:	469e      	mov	lr, r3
  40cbda:	4770      	bx	lr

0040cbdc <__fini_array_start>:
  40cbdc:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e4 	.word	0x200000e4

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <SystemCoreClock>:
200000e4:	003d0900                                ..=.

200000e8 <uxCriticalNesting>:
200000e8:	aaaaaaaa                                ....

200000ec <xFreeBytesRemaining>:
200000ec:	000030f0                                .0..

200000f0 <xNextTaskUnblockTime>:
200000f0:	ffffffff 00000000                       ........

200000f8 <impure_data>:
200000f8:	00000000 200003e4 2000044c 200004b4     ....... L.. ... 
	...
2000012c:	0040c9f8 00000000 00000000 00000000     ..@.............
	...
200001a0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001b0:	0005deec 0000000b 00000000 00000000     ................
	...

20000520 <_impure_ptr>:
20000520:	200000f8                                ... 

20000524 <lconv>:
20000524:	0040ca9c 0040c9a4 0040c9a4 0040c9a4     ..@...@...@...@.
20000534:	0040c9a4 0040c9a4 0040c9a4 0040c9a4     ..@...@...@...@.
20000544:	0040c9a4 0040c9a4 ffffffff ffffffff     ..@...@.........
20000554:	ffffffff 0000ffff                       ........

2000055c <lc_ctype_charset>:
2000055c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2000057c <__mb_cur_max>:
2000057c:	00000001                                ....

20000580 <__malloc_av_>:
	...
20000588:	20000580 20000580 20000588 20000588     ... ... ... ... 
20000598:	20000590 20000590 20000598 20000598     ... ... ... ... 
200005a8:	200005a0 200005a0 200005a8 200005a8     ... ... ... ... 
200005b8:	200005b0 200005b0 200005b8 200005b8     ... ... ... ... 
200005c8:	200005c0 200005c0 200005c8 200005c8     ... ... ... ... 
200005d8:	200005d0 200005d0 200005d8 200005d8     ... ... ... ... 
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 
20000898:	20000890 20000890 20000898 20000898     ... ... ... ... 
200008a8:	200008a0 200008a0 200008a8 200008a8     ... ... ... ... 
200008b8:	200008b0 200008b0 200008b8 200008b8     ... ... ... ... 
200008c8:	200008c0 200008c0 200008c8 200008c8     ... ... ... ... 
200008d8:	200008d0 200008d0 200008d8 200008d8     ... ... ... ... 
200008e8:	200008e0 200008e0 200008e8 200008e8     ... ... ... ... 
200008f8:	200008f0 200008f0 200008f8 200008f8     ... ... ... ... 
20000908:	20000900 20000900 20000908 20000908     ... ... ... ... 
20000918:	20000910 20000910 20000918 20000918     ... ... ... ... 
20000928:	20000920 20000920 20000928 20000928      ..  .. (.. (.. 
20000938:	20000930 20000930 20000938 20000938     0.. 0.. 8.. 8.. 
20000948:	20000940 20000940 20000948 20000948     @.. @.. H.. H.. 
20000958:	20000950 20000950 20000958 20000958     P.. P.. X.. X.. 
20000968:	20000960 20000960 20000968 20000968     `.. `.. h.. h.. 
20000978:	20000970 20000970 20000978 20000978     p.. p.. x.. x.. 

20000988 <__malloc_trim_threshold>:
20000988:	00020000                                ....

2000098c <__malloc_sbrk_base>:
2000098c:	ffffffff                                ....

20000990 <__wctomb>:
20000990:	0040b689                                ..@.
