vendor_name = ModelSim
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/Ring_Buffer_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/Serial_Receiver_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/Serial_Controller_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/priority_encoder_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/mac_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/LCDDispatcherControl_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/KeyScannerTb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/KeyControl_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/Key_reader_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/Key_decode_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/decoder_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/CounterTb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/SRC.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/serial_receiver_roulette.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/roulette_shiftRegister.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/roulette_serial_test.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/receiver_controler_roulette.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/parity_checker.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/counter/registry_4bits_counter.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/counter/MUX2x1.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/counter/half_adder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/counter/full_adder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/counter/FFD.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/counter/counter_4bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_serial/counter/adder_4bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_dispatcher/rouletteDispatcherControl.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SRC/roulette_dispatcher/roulette_dispatcher.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/ShiftRegisterSerialReceiver.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_test.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/serial_receiver.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/receiver_controler.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/parity_checker.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/registry_3bits_counter.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/MUX2x1.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/half_adder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/full_adder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/FFD.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/counter_3bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/serial_receiver/counter/adder_3bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCDDispatcherControl.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/LCD_Dispatcher.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/SLCDC.vhd
source_file = 1, .hardware/KEYBOARD_READER/Key_reader.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/PENC/priority_encoder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/PENC/partial_priority_encoder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/PENC/mux_2x1_penc.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/DEC/decoder_2x4.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/registry_2bits_counter.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/registry_2bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/MUX2x1.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/half_adder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/full_adder.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/FFD.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/counter.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/COUNTER/adder_2bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KEY_SCANNER/key_scanner.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/KeyControl.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/KEY_DECODE/Key_decode.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/COUNTER_5bits/register_5bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/COUNTER_5bits/mux_2x1_5bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/COUNTER_5bits/counter_5bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/COUNTER_5bits/adder_5bits.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/mac.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/RAM.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/Ring_Buffer_Control.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/RingBuffer.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputBufferControl.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputRegister.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputBuffer.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/SLCDC_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/LCDDispatcher_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/SLCDC/LCD_dispatcher/counter_4bits_dispatcher.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/OutputRegister_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/OutputBuffer_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/OutputBufferControl_tb.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/RING_BUFFER/RingBufferTest.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/RingBufferModule_tb.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/db/roulette.cbx.xml
design_name = hard_block
design_name = RingBuffer
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, RingBuffer, 1
instance = comp, \Q[0]~output\, Q[0]~output, RingBuffer, 1
instance = comp, \Q[1]~output\, Q[1]~output, RingBuffer, 1
instance = comp, \Q[2]~output\, Q[2]~output, RingBuffer, 1
instance = comp, \Q[3]~output\, Q[3]~output, RingBuffer, 1
instance = comp, \Wreg~output\, Wreg~output, RingBuffer, 1
instance = comp, \DAC~output\, DAC~output, RingBuffer, 1
instance = comp, \MCLK~input\, MCLK~input, RingBuffer, 1
instance = comp, \MCLK~inputclkctrl\, MCLK~inputclkctrl, RingBuffer, 1
instance = comp, \CTS~input\, CTS~input, RingBuffer, 1
instance = comp, \DAV~input\, DAV~input, RingBuffer, 1
instance = comp, \inst_ringBufferControl|NextState.SelectAddress~0\, inst_ringBufferControl|NextState.SelectAddress~0, RingBuffer, 1
instance = comp, \inst_ringBufferControl|CurrentState.SelectAddress~feeder\, inst_ringBufferControl|CurrentState.SelectAddress~feeder, RingBuffer, 1
instance = comp, \RESET~input\, RESET~input, RingBuffer, 1
instance = comp, \RESET~inputclkctrl\, RESET~inputclkctrl, RingBuffer, 1
instance = comp, \inst_ringBufferControl|CurrentState.SelectAddress\, inst_ringBufferControl|CurrentState.SelectAddress, RingBuffer, 1
instance = comp, \inst_ringBufferControl|CurrentState.Writing\, inst_ringBufferControl|CurrentState.Writing, RingBuffer, 1
instance = comp, \inst_ringBufferControl|Selector1~0\, inst_ringBufferControl|Selector1~0, RingBuffer, 1
instance = comp, \inst_ringBufferControl|CurrentState.Data_Accepted\, inst_ringBufferControl|CurrentState.Data_Accepted, RingBuffer, 1
instance = comp, \inst_ringBufferControl|NextState.Data_Written~0\, inst_ringBufferControl|NextState.Data_Written~0, RingBuffer, 1
instance = comp, \inst_ringBufferControl|CurrentState.Data_Written\, inst_ringBufferControl|CurrentState.Data_Written, RingBuffer, 1
instance = comp, \inst_mac|registry_PUT|FFD1|Q~0\, inst_mac|registry_PUT|FFD1|Q~0, RingBuffer, 1
instance = comp, \inst_mac|registry_PUT|FFD1|Q\, inst_mac|registry_PUT|FFD1|Q, RingBuffer, 1
instance = comp, \inst_mac|registry_PUT|FFD2|Q~0\, inst_mac|registry_PUT|FFD2|Q~0, RingBuffer, 1
instance = comp, \inst_mac|registry_PUT|FFD2|Q\, inst_mac|registry_PUT|FFD2|Q, RingBuffer, 1
instance = comp, \inst_mac|registry_PUT|FFD3|Q~0\, inst_mac|registry_PUT|FFD3|Q~0, RingBuffer, 1
instance = comp, \inst_mac|registry_PUT|FFD3|Q\, inst_mac|registry_PUT|FFD3|Q, RingBuffer, 1
instance = comp, \inst_mac|instance_adder_4bits|FA2|instance_half_adder_2|carry_out\, inst_mac|instance_adder_4bits|FA2|instance_half_adder_2|carry_out, RingBuffer, 1
instance = comp, \inst_mac|registry_PUT|FFD4|Q~0\, inst_mac|registry_PUT|FFD4|Q~0, RingBuffer, 1
instance = comp, \inst_mac|registry_PUT|FFD4|Q\, inst_mac|registry_PUT|FFD4|Q, RingBuffer, 1
instance = comp, \inst_ringBufferControl|process_1~1\, inst_ringBufferControl|process_1~1, RingBuffer, 1
instance = comp, \inst_ringBufferControl|process_1~0\, inst_ringBufferControl|process_1~0, RingBuffer, 1
instance = comp, \inst_ringBufferControl|process_1~2\, inst_ringBufferControl|process_1~2, RingBuffer, 1
instance = comp, \inst_ringBufferControl|Selector2~0\, inst_ringBufferControl|Selector2~0, RingBuffer, 1
instance = comp, \inst_ringBufferControl|CurrentState.Delivering\, inst_ringBufferControl|CurrentState.Delivering, RingBuffer, 1
instance = comp, \inst_ringBufferControl|NextState.Data_Delivered~0\, inst_ringBufferControl|NextState.Data_Delivered~0, RingBuffer, 1
instance = comp, \inst_ringBufferControl|CurrentState.Data_Delivered\, inst_ringBufferControl|CurrentState.Data_Delivered, RingBuffer, 1
instance = comp, \inst_ringBufferControl|NextState~2\, inst_ringBufferControl|NextState~2, RingBuffer, 1
instance = comp, \inst_ringBufferControl|Selector0~0\, inst_ringBufferControl|Selector0~0, RingBuffer, 1
instance = comp, \inst_ringBufferControl|CurrentState.START\, inst_ringBufferControl|CurrentState.START, RingBuffer, 1
instance = comp, \inst_ringBufferControl|selPG~0\, inst_ringBufferControl|selPG~0, RingBuffer, 1
instance = comp, \inst_mac|registry_GET|FFD1|Q~0\, inst_mac|registry_GET|FFD1|Q~0, RingBuffer, 1
instance = comp, \inst_mac|registry_GET|FFD1|Q\, inst_mac|registry_GET|FFD1|Q, RingBuffer, 1
instance = comp, \inst_mac|registry_GET|FFD2|Q~0\, inst_mac|registry_GET|FFD2|Q~0, RingBuffer, 1
instance = comp, \inst_mac|registry_GET|FFD2|Q\, inst_mac|registry_GET|FFD2|Q, RingBuffer, 1
instance = comp, \inst_mac|output[1]~0\, inst_mac|output[1]~0, RingBuffer, 1
instance = comp, \D[0]~input\, D[0]~input, RingBuffer, 1
instance = comp, \inst_mac|output[0]~1\, inst_mac|output[0]~1, RingBuffer, 1
instance = comp, \inst_mac|registry_GET|FFD3|Q~0\, inst_mac|registry_GET|FFD3|Q~0, RingBuffer, 1
instance = comp, \inst_mac|registry_GET|FFD3|Q\, inst_mac|registry_GET|FFD3|Q, RingBuffer, 1
instance = comp, \inst_mac|instance_adder_4bits_1|FA2|instance_half_adder_2|carry_out\, inst_mac|instance_adder_4bits_1|FA2|instance_half_adder_2|carry_out, RingBuffer, 1
instance = comp, \inst_mac|registry_GET|FFD4|Q~0\, inst_mac|registry_GET|FFD4|Q~0, RingBuffer, 1
instance = comp, \inst_mac|registry_GET|FFD4|Q\, inst_mac|registry_GET|FFD4|Q, RingBuffer, 1
instance = comp, \inst_mac|output[3]~2\, inst_mac|output[3]~2, RingBuffer, 1
instance = comp, \inst_mac|output[2]~3\, inst_mac|output[2]~3, RingBuffer, 1
instance = comp, \ramm|ram~109\, ramm|ram~109, RingBuffer, 1
instance = comp, \rtl~5\, rtl~5, RingBuffer, 1
instance = comp, \rtl~5clkctrl\, rtl~5clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~24\, ramm|ram~24, RingBuffer, 1
instance = comp, \ramm|ram~110\, ramm|ram~110, RingBuffer, 1
instance = comp, \rtl~6\, rtl~6, RingBuffer, 1
instance = comp, \rtl~6clkctrl\, rtl~6clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~16\, ramm|ram~16, RingBuffer, 1
instance = comp, \ramm|ram~66\, ramm|ram~66, RingBuffer, 1
instance = comp, \ramm|ram~108\, ramm|ram~108, RingBuffer, 1
instance = comp, \rtl~4\, rtl~4, RingBuffer, 1
instance = comp, \rtl~4clkctrl\, rtl~4clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~20\, ramm|ram~20, RingBuffer, 1
instance = comp, \ramm|ram~111\, ramm|ram~111, RingBuffer, 1
instance = comp, \rtl~7\, rtl~7, RingBuffer, 1
instance = comp, \rtl~7clkctrl\, rtl~7clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~28\, ramm|ram~28, RingBuffer, 1
instance = comp, \ramm|ram~67\, ramm|ram~67, RingBuffer, 1
instance = comp, \ramm|ram~113\, ramm|ram~113, RingBuffer, 1
instance = comp, \rtl~9\, rtl~9, RingBuffer, 1
instance = comp, \rtl~9clkctrl\, rtl~9clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~4\, ramm|ram~4, RingBuffer, 1
instance = comp, \ramm|ram~114\, ramm|ram~114, RingBuffer, 1
instance = comp, \rtl~10\, rtl~10, RingBuffer, 1
instance = comp, \rtl~10clkctrl\, rtl~10clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~0\, ramm|ram~0, RingBuffer, 1
instance = comp, \ramm|ram~68\, ramm|ram~68, RingBuffer, 1
instance = comp, \ramm|ram~115\, ramm|ram~115, RingBuffer, 1
instance = comp, \rtl~11\, rtl~11, RingBuffer, 1
instance = comp, \rtl~11clkctrl\, rtl~11clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~12\, ramm|ram~12, RingBuffer, 1
instance = comp, \ramm|ram~112\, ramm|ram~112, RingBuffer, 1
instance = comp, \rtl~8\, rtl~8, RingBuffer, 1
instance = comp, \rtl~8clkctrl\, rtl~8clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~8\, ramm|ram~8, RingBuffer, 1
instance = comp, \ramm|ram~69\, ramm|ram~69, RingBuffer, 1
instance = comp, \ramm|ram~70\, ramm|ram~70, RingBuffer, 1
instance = comp, \ramm|ram~106\, ramm|ram~106, RingBuffer, 1
instance = comp, \rtl~2\, rtl~2, RingBuffer, 1
instance = comp, \rtl~2clkctrl\, rtl~2clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~32\, ramm|ram~32, RingBuffer, 1
instance = comp, \ramm|ram~105\, ramm|ram~105, RingBuffer, 1
instance = comp, \rtl~1\, rtl~1, RingBuffer, 1
instance = comp, \rtl~1clkctrl\, rtl~1clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~36\, ramm|ram~36, RingBuffer, 1
instance = comp, \ramm|ram~64\, ramm|ram~64, RingBuffer, 1
instance = comp, \ramm|ram~107\, ramm|ram~107, RingBuffer, 1
instance = comp, \rtl~3\, rtl~3, RingBuffer, 1
instance = comp, \rtl~3clkctrl\, rtl~3clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~44\, ramm|ram~44, RingBuffer, 1
instance = comp, \ramm|ram~104\, ramm|ram~104, RingBuffer, 1
instance = comp, \rtl~0\, rtl~0, RingBuffer, 1
instance = comp, \rtl~0clkctrl\, rtl~0clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~40\, ramm|ram~40, RingBuffer, 1
instance = comp, \ramm|ram~65\, ramm|ram~65, RingBuffer, 1
instance = comp, \ramm|ram~119\, ramm|ram~119, RingBuffer, 1
instance = comp, \rtl~15\, rtl~15, RingBuffer, 1
instance = comp, \rtl~15clkctrl\, rtl~15clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~60\, ramm|ram~60, RingBuffer, 1
instance = comp, \ramm|ram~116\, ramm|ram~116, RingBuffer, 1
instance = comp, \rtl~12\, rtl~12, RingBuffer, 1
instance = comp, \rtl~12clkctrl\, rtl~12clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~52\, ramm|ram~52, RingBuffer, 1
instance = comp, \ramm|ram~118\, ramm|ram~118, RingBuffer, 1
instance = comp, \rtl~14\, rtl~14, RingBuffer, 1
instance = comp, \rtl~14clkctrl\, rtl~14clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~48\, ramm|ram~48, RingBuffer, 1
instance = comp, \ramm|ram~117\, ramm|ram~117, RingBuffer, 1
instance = comp, \rtl~13\, rtl~13, RingBuffer, 1
instance = comp, \rtl~13clkctrl\, rtl~13clkctrl, RingBuffer, 1
instance = comp, \ramm|ram~56\, ramm|ram~56, RingBuffer, 1
instance = comp, \ramm|ram~71\, ramm|ram~71, RingBuffer, 1
instance = comp, \ramm|ram~72\, ramm|ram~72, RingBuffer, 1
instance = comp, \ramm|ram~73\, ramm|ram~73, RingBuffer, 1
instance = comp, \D[1]~input\, D[1]~input, RingBuffer, 1
instance = comp, \ramm|ram~53\, ramm|ram~53, RingBuffer, 1
instance = comp, \ramm|ram~21\, ramm|ram~21, RingBuffer, 1
instance = comp, \ramm|ram~5\, ramm|ram~5, RingBuffer, 1
instance = comp, \ramm|ram~76\, ramm|ram~76, RingBuffer, 1
instance = comp, \ramm|ram~37\, ramm|ram~37, RingBuffer, 1
instance = comp, \ramm|ram~77\, ramm|ram~77, RingBuffer, 1
instance = comp, \ramm|ram~49\, ramm|ram~49, RingBuffer, 1
instance = comp, \ramm|ram~1\, ramm|ram~1, RingBuffer, 1
instance = comp, \ramm|ram~33\, ramm|ram~33, RingBuffer, 1
instance = comp, \ramm|ram~78\, ramm|ram~78, RingBuffer, 1
instance = comp, \ramm|ram~17\, ramm|ram~17, RingBuffer, 1
instance = comp, \ramm|ram~79\, ramm|ram~79, RingBuffer, 1
instance = comp, \ramm|ram~80\, ramm|ram~80, RingBuffer, 1
instance = comp, \ramm|ram~57\, ramm|ram~57, RingBuffer, 1
instance = comp, \ramm|ram~25\, ramm|ram~25, RingBuffer, 1
instance = comp, \ramm|ram~41\, ramm|ram~41, RingBuffer, 1
instance = comp, \ramm|ram~9\, ramm|ram~9, RingBuffer, 1
instance = comp, \ramm|ram~74\, ramm|ram~74, RingBuffer, 1
instance = comp, \ramm|ram~75\, ramm|ram~75, RingBuffer, 1
instance = comp, \ramm|ram~61\, ramm|ram~61, RingBuffer, 1
instance = comp, \ramm|ram~45\, ramm|ram~45, RingBuffer, 1
instance = comp, \ramm|ram~29\, ramm|ram~29, RingBuffer, 1
instance = comp, \ramm|ram~13\, ramm|ram~13, RingBuffer, 1
instance = comp, \ramm|ram~81\, ramm|ram~81, RingBuffer, 1
instance = comp, \ramm|ram~82\, ramm|ram~82, RingBuffer, 1
instance = comp, \ramm|ram~83\, ramm|ram~83, RingBuffer, 1
instance = comp, \D[2]~input\, D[2]~input, RingBuffer, 1
instance = comp, \ramm|ram~62\, ramm|ram~62, RingBuffer, 1
instance = comp, \ramm|ram~50\, ramm|ram~50, RingBuffer, 1
instance = comp, \ramm|ram~54\, ramm|ram~54, RingBuffer, 1
instance = comp, \ramm|ram~91\, ramm|ram~91, RingBuffer, 1
instance = comp, \ramm|ram~58\, ramm|ram~58, RingBuffer, 1
instance = comp, \ramm|ram~92\, ramm|ram~92, RingBuffer, 1
instance = comp, \ramm|ram~46\, ramm|ram~46, RingBuffer, 1
instance = comp, \ramm|ram~38\, ramm|ram~38, RingBuffer, 1
instance = comp, \ramm|ram~34\, ramm|ram~34, RingBuffer, 1
instance = comp, \ramm|ram~42\, ramm|ram~42, RingBuffer, 1
instance = comp, \ramm|ram~86\, ramm|ram~86, RingBuffer, 1
instance = comp, \ramm|ram~87\, ramm|ram~87, RingBuffer, 1
instance = comp, \ramm|ram~14\, ramm|ram~14, RingBuffer, 1
instance = comp, \ramm|ram~6\, ramm|ram~6, RingBuffer, 1
instance = comp, \ramm|ram~10\, ramm|ram~10, RingBuffer, 1
instance = comp, \ramm|ram~2\, ramm|ram~2, RingBuffer, 1
instance = comp, \ramm|ram~88\, ramm|ram~88, RingBuffer, 1
instance = comp, \ramm|ram~89\, ramm|ram~89, RingBuffer, 1
instance = comp, \ramm|ram~90\, ramm|ram~90, RingBuffer, 1
instance = comp, \ramm|ram~30\, ramm|ram~30, RingBuffer, 1
instance = comp, \ramm|ram~22\, ramm|ram~22, RingBuffer, 1
instance = comp, \ramm|ram~18\, ramm|ram~18, RingBuffer, 1
instance = comp, \ramm|ram~84\, ramm|ram~84, RingBuffer, 1
instance = comp, \ramm|ram~26\, ramm|ram~26, RingBuffer, 1
instance = comp, \ramm|ram~85\, ramm|ram~85, RingBuffer, 1
instance = comp, \ramm|ram~93\, ramm|ram~93, RingBuffer, 1
instance = comp, \D[3]~input\, D[3]~input, RingBuffer, 1
instance = comp, \ramm|ram~3\, ramm|ram~3, RingBuffer, 1
instance = comp, \ramm|ram~19\, ramm|ram~19, RingBuffer, 1
instance = comp, \ramm|ram~98\, ramm|ram~98, RingBuffer, 1
instance = comp, \ramm|ram~51\, ramm|ram~51, RingBuffer, 1
instance = comp, \ramm|ram~35\, ramm|ram~35, RingBuffer, 1
instance = comp, \ramm|ram~99\, ramm|ram~99, RingBuffer, 1
instance = comp, \ramm|ram~43\, ramm|ram~43, RingBuffer, 1
instance = comp, \ramm|ram~27\, ramm|ram~27, RingBuffer, 1
instance = comp, \ramm|ram~11\, ramm|ram~11, RingBuffer, 1
instance = comp, \ramm|ram~96\, ramm|ram~96, RingBuffer, 1
instance = comp, \ramm|ram~59\, ramm|ram~59, RingBuffer, 1
instance = comp, \ramm|ram~97\, ramm|ram~97, RingBuffer, 1
instance = comp, \ramm|ram~100\, ramm|ram~100, RingBuffer, 1
instance = comp, \ramm|ram~23\, ramm|ram~23, RingBuffer, 1
instance = comp, \ramm|ram~55\, ramm|ram~55, RingBuffer, 1
instance = comp, \ramm|ram~7\, ramm|ram~7, RingBuffer, 1
instance = comp, \ramm|ram~39\, ramm|ram~39, RingBuffer, 1
instance = comp, \ramm|ram~94\, ramm|ram~94, RingBuffer, 1
instance = comp, \ramm|ram~95\, ramm|ram~95, RingBuffer, 1
instance = comp, \ramm|ram~31\, ramm|ram~31, RingBuffer, 1
instance = comp, \ramm|ram~63\, ramm|ram~63, RingBuffer, 1
instance = comp, \ramm|ram~47\, ramm|ram~47, RingBuffer, 1
instance = comp, \ramm|ram~15\, ramm|ram~15, RingBuffer, 1
instance = comp, \ramm|ram~101\, ramm|ram~101, RingBuffer, 1
instance = comp, \ramm|ram~102\, ramm|ram~102, RingBuffer, 1
instance = comp, \ramm|ram~103\, ramm|ram~103, RingBuffer, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, RingBuffer, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, RingBuffer, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, RingBuffer, 1
