* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jan 27 2024 21:36:33

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  D:/Git/FPGA_NANDLAND/GettingStartedWithFPGAsBook/project6/Project6_MemoryGame/Project6_MemoryGame_Implmnt\sbt\netlist\oadb-State_Machine_Top  --package  VQ100  --outdir  D:/Git/FPGA_NANDLAND/GettingStartedWithFPGAsBook/project6/Project6_MemoryGame/Project6_MemoryGame_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/Git/FPGA_NANDLAND/GettingStartedWithFPGAsBook/project6/Project6_MemoryGame/Project6_MemoryGame_Implmnt\sbt\outputs\placer\State_Machine_Top_pl.sdc  --dst_sdc_file  D:/Git/FPGA_NANDLAND/GettingStartedWithFPGAsBook/project6/Project6_MemoryGame/Project6_MemoryGame_Implmnt\sbt\outputs\packer\State_Machine_Top_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: VQ100
Size: 12 X 16

***** Design Utilization Info *****
Design: State_Machine_Top
Used Logic Cell: 273/1280
Used Logic Tile: 62/160
Used IO Cell:    16/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: i_Clk_c_g
Clock Source: i_clk 
Clock Driver: i_Clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 163
Fanout to Tile: 47


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 5 0 0 0 0 0 0 0 0   
15|   0 0 0 0 1 0 1 2 0 0 0 0   
14|   0 0 0 0 0 0 8 2 0 0 0 0   
13|   0 0 0 0 6 0 8 7 1 0 0 0   
12|   0 0 0 1 3 4 3 7 4 0 0 0   
11|   0 0 0 0 4 8 5 5 8 0 0 0   
10|   0 0 0 1 6 8 8 7 4 0 0 0   
 9|   0 0 0 1 1 7 5 5 1 0 3 0   
 8|   0 0 0 8 6 6 5 3 1 0 3 1   
 7|   0 0 0 8 5 8 1 2 1 0 0 0   
 6|   0 0 0 0 2 8 8 7 8 0 1 0   
 5|   0 0 0 0 0 0 8 2 8 0 0 0   
 4|   0 0 0 0 0 2 6 2 0 0 0 0   
 3|   0 0 0 0 0 0 2 1 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.40

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  4  0  0  0  0  0  0  0  0    
15|     0  0  0  0  4  0  2  2  0  0  0  0    
14|     0  0  0  0  0  0 16  8  0  0  0  0    
13|     0  0  0  0  6  0 16 19  1  0  0  0    
12|     0  0  0  4  3 13  7 10  9  0  0  0    
11|     0  0  0  0  4 19 13  5 17  0  0  0    
10|     0  0  0  2 12 18 22  7  4  0  0  0    
 9|     0  0  0  2  4 19  7 10  3  0  6  0    
 8|     0  0  0 16 22 13 17  9  1  0  6  4    
 7|     0  0  0 16 19 17  2  2  2  0  0  0    
 6|     0  0  0  0  2 17 16 21 16  0  1  0    
 5|     0  0  0  0  0  0 16  7 16  0  0  0    
 4|     0  0  0  0  0  2 19  2  0  0  0  0    
 3|     0  0  0  0  0  0  8  1  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 9.48

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0 20  0  0  0  0  0  0  0  0    
15|     0  0  0  0  4  0  2  3  0  0  0  0    
14|     0  0  0  0  0  0 16  8  0  0  0  0    
13|     0  0  0  0  7  0 16 26  1  0  0  0    
12|     0  0  0  4  3 15 12 10 12  0  0  0    
11|     0  0  0  0  4 28 15  5 23  0  0  0    
10|     0  0  0  2 18 30 27  7  4  0  0  0    
 9|     0  0  0  2  4 24 15 11  3  0  7  0    
 8|     0  0  0 16 22 17 17  9  1  0 12  4    
 7|     0  0  0 16 19 22  2  3  2  0  0  0    
 6|     0  0  0  0  3 17 16 27 16  0  1  0    
 5|     0  0  0  0  0  0 16  7 16  0  0  0    
 4|     0  0  0  0  0  3 22  3  0  0  0  0    
 3|     0  0  0  0  0  0  8  1  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 11.39

***** Run Time Info *****
Run Time:  0
