19-2828; Rev 5; 3/12
                         KIT
                  ATION
             EVALU    BLE
               AVA ILA
                                                                        Programmable DC-Balanced
                                                                                 21-Bit Serializers
                                       General Description                                                                      Features
                                                                                                                                               MAX9209/MAX9213
The MAX9209/MAX9213 serialize 21 bits of LVTTL/                                     o Programmable DC-Balanced or Non-DC-Balanced
LVCMOS parallel input data to three LVDS outputs. A
                                                                                      Operation
parallel rate clock on a fourth LVDS output provides
timing for deserialization.                                                         o DC Balance Allows AC-Coupling for Ground-Shift
The MAX9209/MAX9213 feature programmable DC bal-                                      Tolerance
ance, which allows isolation between the serializer and                             o As Low as 8MHz Operation
deserializer using AC-coupling. The DC balance circuits
                                                                                    o Pin Compatible with DS90CR215 and DS90CR217
on each channel code the data, limiting the imbalance
of transmitted ones and zeros to a defined range. The                                 in Non-DC-Balanced Mode
companion MAX9210/MAX9214 deserializers decode                                      o Integrated 110Ω (DC-Balanced) and 410Ω (Non-
the data. When DC balance is not programmed, the                                      DC-Balanced) Output Resistors
serializers are compatible with non-DC-balanced, 21-bit
                                                                                    o 5V Tolerant LVTTL/LVCMOS Data Inputs
serializers such as the DS90CR215 and DS90CR217.
Two frequency ranges and two DC-balance default                                     o PLL Requires No External Components
conditions are available for maximum replacement flexi-                             o Up to 1.785Gbps Throughput
bility and compatibility with existing non-DC-balanced                              o LVDS Outputs Meet IEC 61000-4-2 and ISO 10605
serializers.
                                                                                      Requirements
The MAX9209/MAX9213 are available in TSSOP and
space-saving TQFN packages.                                                         o LVDS Outputs Conform to ANSI TIA/EIA-644
                                                                                      LVDS Standard
                                                       Applications                 o Low-Profile 48-Lead TSSOP and Space-Saving
         Automotive Navigation Systems                                                TQFN Packages
         Automotive DVD Entertainment Systems                                       o -40°C to +85°C Operating Temperature Range
         Digital Copiers                                                            o +3.3V Supply
         Laser Printers
                                       Functional Diagram                                                  Ordering Information
                                                                                          PART            TEMP. RANGE        PIN-PACKAGE
                                                                                    MAX9209EUM+           -40°C to +85°C     48 TSSOP
             MAX9209                                                                MAX9209EUM/V+         -40°C to +85°C     48 TSSOP
             MAX9213                                   LVDS DRIVER 0
                                                                       TxOUT0+      MAX9209GUM+          -40°C to +105°C     48 TSSOP
      TxIN 0 - 20                 21                                                MAX9213ETM+           -40°C to +85°C     48 TQFN-EP*
                     TIMING                                            TxOUT0-
                    CONTROL             PARALLEL-TO-   LVDS DRIVER 1                MAX9213EUM+           -40°C to +85°C     48 TSSOP
                                           SERIAL                      TxOUT1+
                                         CONVERTER                                  +Denotes a lead(Pb)-free/RoHS-compliant package.
   DCB/NC                                   AND                                     /V denotes an automotive qualified part.
                                        DC-BALANCE                     TxOUT1-
                                           LOGIC       LVDS DRIVER 2                *EP = Exposed pad.
                                                                       TxOUT2+
                                                                       TxOUT2-
                                                         LVDS CLK
                                                                       TxCLK OUT+
                      PLL                  CLOCK
  TxCLK IN
                    7X OR 9X             GENERATOR
                                                                       TxCLK OUT-
Pin Configurations appear at end of data sheet.
                               ________________________________________________________________ Maxim Integrated Products                  1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.


                  Programmable DC-Balanced
                  21-Bit Serializers
                  ABSOLUTE MAXIMUM RATINGS
MAX9209/MAX9213
                  VCC to GND ...........................................................-0.5V to +4.0V      ESD Protection
                  LVDS Outputs (TxOUT_, TxCLK OUT_) to GND ...-0.5V to +4.0V                                  Human Body Model (RD = 1.5kΩ, CS = 100pF)
                  5V Tolerant LVTTL/LVCMOS Inputs                                                               All Pins to GND..............................................................±2kV
                    (TxIN_, TxCLK IN, PWRDWN) to GND ..............-0.5V to +6.0V                             IEC 61000-4-2 (RD = 330Ω, CS = 150pF)
                  (DCB/NC) to GND ......................................-0.5V to (VCC + 0.5V)                   Contact Discharge (TxOUT_, TxCLK OUT_) to GND ....±8kV
                  LVDS Outputs (TxOUT_, TxCLK OUT_)                                                             Air Gap Discharge (TxOUT_, TxCLK OUT_) to GND ..±15kV
                    Short to GND and Differential Short .......................Continuous                     ISO 10605 (RD = 2kΩ, CS = 330pF)
                  Continuous Power Dissipation (multilayer board, TA = +70°C)                                   Contact Discharge (TxOUT_, TxCLK OUT_) to GND ....±8kV
                    48-Pin TSSOP (derate 16mW/°C above +70°C) ....... 1282mW                                    Air Gap Discharge (TxOUT_, TxCLK OUT_) to GND ..±25kV
                    48-Pin TQFN (derate 40mW/°C above +70°C) ..........3200mW                               Lead Temperature (soldering, 10s) .................................+300°C
                  Storage Temperature Range .............................-65°C to +150°C                    Soldering Temperature (reflow) .......................................+260°C
                  Junction Temperature ......................................................+150°C
                  Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
                  operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
                  absolute maximum rating conditions for extended periods may affect device reliability.
                  DC ELECTRICAL CHARACTERISTICS
                  (VCC = +3.0V to +3.6V, RL = 100Ω ±1%, PWRDWN = high, DCB/NC = high or low, unless otherwise noted. Typical values are at VCC
                  = +3.3V, TA = +25°C.) (Notes 1, 2)
                                PARAMETER                           SYMBOL                               CONDITIONS                             MIN          TYP          MAX         UNITS
                   SINGLE-ENDED INPUTS (TxIN_, TxCLK IN, PWRDWN, DCB/NC)
                                                                                    TxIN_, TxCLK IN, PWRDWN                                     2.0                        5.5
                   High-Level Input Voltage                             VIH                                                                                              VCC +            V
                                                                                    DCB/NC                                                      2.0
                                                                                                                                                                          0.3
                   Low-Level Input Voltage                              VIL                                                                     -0.3                      +0.8            V
                   Input Current                                        IIN         VIN = high or low, PWRDWN = high or low                     -20                       +20            µA
                   Input Clamp Voltage                                 VCL          ICL = -18mA                                                              -0.9         -1.5            V
                   LVDS OUTPUTS (TxOUT_, TxCLK OUT)
                   Differential Output Voltage                         VOD          Figure 1                                                    250          350          450           mV
                   Change in VOD Between
                                                                      ∆VOD          Figure 1                                                                   2           25           mV
                   Complementary Output States
                   Output Offset Voltage                               VOS          Figure 1                                                   1.125         1.25        1.375            V
                   Change in VOS Between
                                                                      ∆VOS          Figure 1                                                                  10           30           mV
                   Complementary Output States
                                                                                    VOUT+ or VOUT- = 0V or VCC,
                                                                                                                                                -10          ±5.7         +10
                                                                                    non-DC-balanced mode
                   Output Short-Circuit Current                         IOS                                                                                                             mA
                                                                                    VOUT+ or VOUT- = 0V or VCC,
                                                                                                                                                -15          ±8.2         +15
                                                                                    DC-balanced mode
                                                                                    VOD = 0V, non-DC-balanced mode
                   Magnitude of Differential Output                                                                                                          5.7           10
                                                                       IOSD         (Note 3)                                                                                            mA
                   Short-Circuit Current
                                                                                    VOD = 0V, DC-balanced mode (Note 3)                                      8.2           15
                                                                                                                                                 78          110          147
                                                                                    DC-balanced mode
                                                                                                               -40°C to +105°C                   78          110          150
                   Differential Output Resistance                       RO                                                                                                               Ω
                                                                                    Non-DC-balanced                                             292          410          547
                                                                                    mode                       -40°C to +105°C                  292          410          564
                  2    _______________________________________________________________________________________


                                                   Programmable DC-Balanced
                                                            21-Bit Serializers
DC ELECTRICAL CHARACTERISTICS (continued)
                                                                                                                               MAX9209/MAX9213
(VCC = +3.0V to +3.6V, RL = 100Ω ±1%, PWRDWN = high, DCB/NC = high or low, unless otherwise noted. Typical values are at VCC
= +3.3V, TA = +25°C.) (Notes 1, 2)
          PARAMETER                SYMBOL                   CONDITIONS                   MIN      TYP      MAX      UNITS
                                              PWRDWN = low or VCC = 0V,
 Output High-Impedance Current       IOZ                                                 -0.5     ±0.1     +0.5       µA
                                              VOUT+ = 0V or 3.6V, VOUT- = 0V or 3.6V
                                                                    8MHz MAX9209                   40       54
                                                                    16MHz MAX9209                  48       68
                                              DC-balanced mode,     34MHz MAX9209                  71       90
                                              worst-case pattern,
                                              CL = 5pF, Figure 2    16MHz MAX9213                  46       64
                                                                    34MHz MAX9213                  59       87
                                                                    66MHz MAX9213                  94       108
                                                                    10MHz MAX9209                  30       39
 Worst-Case Supply Current           ICCW                           20MHz MAX9209                  37       53       mA
                                                                    33MHz MAX9209                  49       70
                                              Non-DC-balanced       40MHz MAX9209                  56       75
                                              mode, worst-case
                                                                    20MHz MAX9213                  36       49
                                              pattern, CL = 5pF,
                                              Figure 2              33MHz MAX9213                  45       62
                                                                    40MHz MAX9213                  49       70
                                                                    66MHz MAX9213                  68       89
                                                                    85MHz MAX9213                  83       100
 Power-Down Supply Current           ICCZ     PWRDWN = low                                         17       50        µA
                   _______________________________________________________________________________________                 3


                  Programmable DC-Balanced
                  21-Bit Serializers
                  AC ELECTRICAL CHARACTERISTICS
MAX9209/MAX9213
                  (VCC = +3.0V to +3.6V, RL = 100Ω ±1%, CL = 5pF, PWRDWN = high, DCB/NC = high or low, unless otherwise noted. Typical values
                  are at VCC = +3.3V, TA = +25°C.) (Notes 4, 5)
                            PARAMETER               SYMBOL                  CONDITIONS                 MIN        TYP       MAX        UNITS
                   LVDS Low-to-High Transition                                   MAX9209               150        280       400
                                                      LLHT      Figure 3                                                                ps
                   Time                                                             MAX9213            150        260        350
                   LVDS High-to-Low Transition                                      MAX9209            150        280        400
                                                      LHLT      Figure 3                                                                ps
                   Time                                                             MAX9213            150        260        350
                   TxCLK IN Transition Time            TCIT     Figure 4                                                      4         ns
                                                                                                    N/7 x TCIP            N/7 x TCIP
                                                                                    10MHz MAX9209              N/7 x TCIP
                                                                                                      - 0.25                + 0.25
                                                                                                    N/7 x TCIP            N/7 x TCIP
                                                                                    20MHz MAX9209              N/7 x TCIP
                                                                                                      - 0.15                + 0.15
                                                                N = 0, 1, 2, 3,
                                                                4, 5, 6                             N/7 x TCIP            N/7 x TCIP
                                                                                    40MHz MAX9209              N/7 x TCIP
                                                                non-DC-                                - 0.1                + 0.1
                                                                balanced mode,                      N/7 x TCIP            N/7 x TCIP
                                                                Figure 5 (Note 6)   20MHz MAX9213              N/7 x TCIP
                                                                                                      - 0.25                + 0.25
                                                                                                    N/7 x TCIP            N/7 x TCIP
                                                                                    40MHz MAX9213              N/7 x TCIP
                                                                                                      - 0.15                + 0.15
                                                                                                    N/7 x TCIP            N/7 x TCIP
                                                                                    85MHz MAX9213              N/7 x TCIP
                                                                                                       - 0.1                + 0.1
                   Output Pulse Position           TPPosN                                                                               ns
                                                                                                    N/9 x TCIP            N/9 x TCIP
                                                                                    8MHz MAX9209               N/9 x TCIP
                                                                                                      - 0.25                + 0.25
                                                                                                    N/9 x TCIP            N/9 x TCIP
                                                                                    16MHz MAX9209              N/9 x TCIP
                                                                                                      - 0.15                + 0.15
                                                                N = 0, 1, 2, 3,                     N/9 x TCIP            N/9 x TCIP
                                                                4, 5, 6, 7, 8       34MHz MAX9209              N/9 x TCIP
                                                                                                       - 0.1                + 0.1
                                                                DC-balanced
                                                                mode, Figure 6                      N/9 x TCIP            N/9 x TCIP
                                                                                    16MHz MAX9213              N/9 x TCIP
                                                                (Note 6)                              - 0.25                + 0.25
                                                                                                    N/9 x TCIP            N/9 x TCIP
                                                                                    34MHz MAX9213              N/9 x TCIP
                                                                                                      - 0.15                + 0.15
                                                                                                    N/9 x TCIP            N/9 x TCIP
                                                                                    66MHz MAX9213              N/9 x TCIP
                                                                                                       - 0.1                + 0.1
                  4   _______________________________________________________________________________________


                                                                                                                        Programmable DC-Balanced
                                                                                                                                 21-Bit Serializers
AC ELECTRICAL CHARACTERISTICS (continued)
                                                                                                                                                                                                                                                                                MAX9209/MAX9213
(VCC = +3.0V to +3.6V, RL = 100Ω ±1%, CL = 5pF, PWRDWN = high, DCB/NC = high or low, unless otherwise noted. Typical values
are at VCC = +3.3V, TA = +25°C.) (Notes 4, 5)
          PARAMETER                                                   SYMBOL                                                    CONDITIONS                                       MIN                                 TYP              MAX      UNITS
 TxCLK IN High Time                                                    TCIH                                   Figure 7                                                        0.3 x TCIP                                            0.7 x TCIP  ns
 TxCLK IN Low Time                                                     TCIL                                   Figure 7                                                        0.3 x TCIP                                            0.7 x TCIP             ns
 TxIN to TxCLK IN Setup                                                TSTC                                   Figure 7                                                                              2.2                                                    ns
 TxIN to TxCLK IN Hold                                                 THTC                                   Figure 7                                                                              0                                                      ns
                                                                                                              Non-DC-balanced mode, Figure 8                                                        3.5              4.5                6.0
 TxCLK IN to TxCLK OUT Delay                                           TCCD                                                                                                                                                                                ns
                                                                                                              DC-balanced mode, Figure 8                                                            4.7                  5.9            7.2
                                                                                                                                                                                                                                    32800 x
 Serializer Phase-Locked Loop Set                                     TPLLS                                   Figure 9                                                                                                                                     ns
                                                                                                                                                                                                                                     TCIP
 Serializer Power-Down Delay                                           TPDD                                   Figure 10                                                                                                  14             50                 ns
 TxCLK IN Cycle-to-Cycle Jitter
                                                                       TJIT                                                                                                                                                              2                 ns
 (Input Clock Requirement)
 Magnitude of Differential Output                                                                             595Mbps data rate, worst-case
                                                                       VOD                                                                                                                          250                                                    mV
 Voltage                                                                                                      pattern
Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground
        except VOD, ∆VOD, and ∆VOS.
Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production
        tested at TA = +25°C.
Note 3: Guaranteed by design.
Note 4: TCIP is the period of TxCLK IN.
Note 5: AC parameters are guaranteed by design and characterization, and are not production tested. Limits are set at ±6 sigma.
Note 6: Pulse position TPPosN is characterized using 27 - 1 PRBS data.
                                                                                                                                            Typical Operating Characteristics
(VCC = +3.3V, RL = 100Ω ±1%, CL = 5pF, PWRDWN = high, TA = +25°C, unless otherwise noted.)
                                 WORST-CASE PATTERN AND PRBS                                                            WORST-CASE PATTERN AND PRBS                                                     WORST-CASE AND PRBS SUPPLY CURRENT
                                 SUPPLY CURRENT vs. FREQUENCY                                                           SUPPLY CURRENT vs. FREQUENCY                                                              vs. FREQUENCY
                       100                                                                                    100                                                                                   120
                                                                        MAX9209 toc01                                                                         MAX9209 toc02                                                                                     MAX9209 toc03
                                 MAX9209                                                                                MAX9209                                                                                MAX9213
                                 DC-BALANCED MODE                                                                       NON-DC-BALANCED MODE                                                                   NON-DC-BALANCED MODE
                                                                                                                                                                                                    100
                       80                                                                                     80
 SUPPLY CURRENT (mA)                                                                    SUPPLY CURRENT (mA)                                                                   SUPPLY CURRENT (mA)
                                           WORST-CASE
                                           PATTERN                                                                                                                                                   80                    WORST-CASE
                                                                                                                                  WORST-CASE
                                                                                                                                  PATTERN                                                                                  PATTERN
                       60                                                                                     60
                                                                                                                                                                                                     60
                                                        27 - 1 PRBS
                       40                                                                                     40
                                                                                                                                               27 - 1 PRBS                                           40                                      27 - 1 PRBS
                       20                                                                                     20                                                                                     20
                             0        10       20       30      40     50                                           0      10    20    30      40    50      60                                           15        30         45       60         75       90
                                            FREQUENCY (MHz)                                                                      FREQUENCY (MHz)                                                                           FREQUENCY (MHz)
                                               _______________________________________________________________________________________                                                                                                                                 5


                  Programmable DC-Balanced
                  21-Bit Serializers
                                                                                                                     Typical Operating Characteristics (continued)
MAX9209/MAX9213
                  (VCC = +3.3V, RL = 100Ω ±1%, CL = 5pF, PWRDWN = high, TA = +25°C, unless otherwise noted.)
                                                   WORST-CASE PATTERN AND PRBS                                                                       MAX9213                                                             MAX9213
                                                   SUPPLY CURRENT vs. FREQUENCY                                                          EYE DIAGRAM—NON-DC-BALANCED MODE                                    EYE DIAGRAM—NON-DC-BALANCED MODE
                                        120
                                                                                                 MAX9209 toc04                                                                        MAX9209 TOC05                                                                           MAX9209 TOC06
                                               MAX9213                                                                                     TxCLK IN = 85MHz            2m OF CAT-5                                   TxCLK IN = 85MHz                         5m OF CAT-5
                                               DC-BALANCED MODE                                                                            DC-COUPLED                  UTP CABLE                                     DC-COUPLED                               UTP CABLE
                                        100
                  SUPPLY CURRENT (mA)
                                                           WORST-CASE
                                                           PATTERN
                                        80
                                                                                                                 100mV/div                                                                            100mV/div
                                                                                                                                                                0V                                                                 0V
                                        60                                                                                                                                                                                         DIFFERENTIAL
                                                                                                                                                                DIFFERENTIAL
                                                                           27 - 1 PRBS
                                        40
                                                                                                                                           ALL-CHANNELS         27 - 1 PRBS PATTERN                                 ALL-CHANNELS                        27 - 1 PRBS PATTERN
                                                                                                                                           SWITCHING            100Ω TERMINATION                                    SWITCHING                           100Ω TERMINATION
                                        20
                                              15          30          45           60          75                                                         300ps/div                                                                 300ps/div
                                                               FREQUENCY (MHz)
                                                                      MAX9213                                                                                                           MAX9213
                                                          EYE DIAGRAM—NON-DC-BALANCED MODE                                                                                   EYE DIAGRAM—DC-BALANCED MODE
                                                                                                                       MAX9209 TOC07                                                                                                    MAX9209 TOC08
                                                                TxCLK IN = 85MHz               10m OF CAT-5                                                                  TxCLK IN = 66MHz AC-COUPLED                 2m OF CAT-5
                                                                DC-COUPLED                     UTP CABLE                                                                     USING 0.1µF CAPACITORS                      UTP CABLE
                                                   100mV/div                                                                                                     100mV/div
                                                                              0V
                                                                              DIFFERENTIAL                                                                                                              0V
                                                                                                                                                                                                        DIFFERENTIAL
                                                               ALL-CHANNELS              27 - 1 PRBS PATTERN                                                                 ALL-CHANNELS                         27 - 1 PRBS PATTERN
                                                               SWITCHING                 100Ω TERMINATION                                                                    SWITCHING                            100Ω TERMINATION
                                                                                300ps/div                                                                                                                300ps/div
                                                                          MAX9213                                                                                                       MAX9213
                                                               EYE DIAGRAM—DC-BALANCED MODE                                                                                  EYE DIAGRAM—DC-BALANCED MODE
                                                                                                                         MAX9209 TOC09                                                                                                  MAX9209 TOC10
                                                               TxCLK IN = 66MHz AC-COUPLED      5m OF CAT-5                                                                  TxCLK IN = 66MHz AC-COUPLED                 10m OF CAT-5
                                                               USING 0.1µF CAPACITORS           UTP CABLE                                                                    USING 0.1µF CAPACITORS                      UTP CABLE
                                                   100mV/div                                                                                                     100mV/div
                                                                               0V                                                                                                                       0V
                                                                               DIFFERENTIAL                                                                                                             DIFFERENTIAL
                                                               ALL-CHANNELS              27 - 1 PRBS PATTERN                                                                 ALL-CHANNELS                         27 - 1 PRBS PATTERN
                                                               SWITCHING                 100Ω TERMINATION                                                                    SWITCHING                            100Ω TERMINATION
                                                                                300ps/div                                                                                                                300ps/div
                  6                     _______________________________________________________________________________________


                                                           Programmable DC-Balanced
                                                                    21-Bit Serializers
                                                                                                         Pin Description
                                                                                                                                     MAX9209/MAX9213
                            PIN
                                                              NAME                                  FUNCTION
         TSSOP                          TQFN
                                                                           5V Tolerant LVTTL/LVCMOS Channel 0 Data Inputs.
 1, 3, 4, 44, 45, 47, 48,     38, 39, 41, 42, 43, 45, 46    TxIN0–TxIN6
                                                                           Internally pulled down to GND.
       2, 8, 14, 21                  2, 8, 15, 44              VCC         Digital Supply Voltage
    5, 11, 17, 24, 46             5, 11, 18, 40, 47            GND         Ground
                                                                           5V Tolerant LVTTL/LVCMOS Channel 1 Data Inputs.
 6, 7, 9, 10, 12, 13, 15          1, 3, 4, 6, 7, 9, 48     TxIN7–TxIN13
                                                                           Internally pulled down to GND.
                                                                           5V Tolerant LVTTL/LVCMOS Channel 2 Data Inputs.
16, 18, 19, 20, 22, 23, 25    10, 12, 13, 14, 16, 17, 19   TxIN14–TxIN20
                                                                           Internally pulled down to GND.
                                                                           5V Tolerant LVTTL/LVCMOS Parallel Rate Clock Input.
           26                             20                 TxCLK IN
                                                                           Internally pulled down to GND.
                                                                           5V Tolerant LVTTL/LVCMOS Power-Down Input. Internally
           27                             21                 PWRDWN        pulled down to GND. Outputs are high impedance when
                                                                           PWRDWN = low or open.
         28, 30                         22, 24               PLL GND       PLL Ground
           29                             23                 PLL VCC       PLL Supply Voltage
       31, 36, 42                     25, 30, 36            LVDS GND       LVDS Ground
           32                             26                TxCLK OUT+     Noninverting LVDS Parallel Rate Clock Output
           33                             27                TxCLK OUT-     Inverting LVDS Parallel Rate Clock Output
           34                             28                 TxOUT2+       Noninverting Channel 2 LVDS Serial Data Output
           35                             29                 TxOUT2-       Inverting Channel 2 LVDS Serial Data Output
           37                             31                 LVDS VCC      LVDS Supply Voltage
           38                             32                 TxOUT1+       Noninverting Channel 1 LVDS Serial Data Output
           39                             33                 TxOUT1-       Inverting Channel 1 LVDS Serial Data Output
           40                             34                 TxOUT0+       Noninverting Channel 0 LVDS Serial Data Output
           41                             35                 TxOUT0-       Inverting Channel 0 LVDS Serial Data Output
                                                                           LVTTL/LVCMOS DC-Balance Programming Input:
                                                                           MAX9209: pulled up to VCC
           43                             37                 DCB/NC
                                                                           MAX9213: pulled up to VCC
                                                                           See Table 1.
           —                              —                     EP         Exposed Paddle (TQFN Only). Solder to ground.
                      _______________________________________________________________________________________                    7


                  Programmable DC-Balanced
                  21-Bit Serializers
MAX9209/MAX9213
                                 TxOUT_- OR TxCLK OUT-
                                                                           VOS(-)                                         VOS(+)                          VOS(-)
                                TxOUT_+ OR TxCLK OUT+
                                                               ∆VOS = |VOS(+) - VOS(-)|
                                                                                                                 VOD(+)                                     0V
                                                                             VOD(-)                         ∆VOD = |VOD(+) - VOD(-)|                     VOD(-)
                                (TxOUT_+) - (TxOUT_-) OR
                             (TxCLK OUT+) - (TxCLK OUT-)
                  Figure 1. LVDS Output DC Parameters
                                                                                                          TCIP
                                                                           TxCLK IN
                                                                           ODD TxIN
                                                                       EVEN TxIN
                  Figure 2. Worst-Case Test Pattern
                                         TxOUT_+ OR
                                         TxCLK OUT+                                                                                          80%                   80%
                                                                      RL
                                                                                                                                     20%                                  20%
                                                                               (TxOUT_+) - (TxOUT_-) OR
                                         CL                   CL            (TxCLK OUT+) - (TxCLK OUT-)
                            TxOUT_- OR                                                                                             LLHT                            LHLT
                            TxCLK OUT-
                  Figure 3. LVDS Output Load and Transition Times
                                                                                                            VIH
                                                                                                 90%                 90%
                                                                                    10%                                                10%         VIL
                                                           TxCLK IN
                                                                                          TCIT                                TCIT
                  Figure 4. Clock Transition Time Waveform
                  8   _______________________________________________________________________________________


                                                          Programmable DC-Balanced
                                                                   21-Bit Serializers
                                                                                                                                                 MAX9209/MAX9213
                     TxCLK OUT
                 (DIFFERENTIAL)
                                      CYCLE N - 1                                   CYCLE N
                        TxOUT2
                                   TxIN15      TxIN14   TxIN20   TxIN19    TxIN18    TxIN17       TxIN16     TxIN15     TxIN14
                (SINGLE ENDED)
                        TxOUT1
                                   TxIN8       TxIN7    TxIN13   TxIN12    TxIN11    TxIN10       TxIN9      TxIN8       TxIN7
                (SINGLE ENDED)
                        TxOUT0
                (SINGLE ENDED)     TxIN1       TxIN0    TxIN6    TxIN5     TxIN4     TxIN3        TxIN2      TxIN1       TxIN0
                                  TPPos0
                                  TPPos1
                                  TPPos2
                                  TPPos3
                                  TPPos4
                                  TPPos5
                                  TPPos6
Figure 5. Non-DC-Balanced Mode LVDS Output Pulse Position Measurement
                          Detailed Description                            Table 1. DC-Balance Programming
The MAX9209 operates at a parallel clock frequency of                                                                            OPERATING
8MHz to 34MHz in DC-balanced mode and 10MHz to                                                                   OPERATING
                                                                           DEVICE              DCB/NC                            FREQUENCY
40MHz in non-DC-balanced mode. The MAX9213 oper-                                                                   MODE
                                                                                                                                    (MHz)
ates at a parallel clock frequency of 16MHz to 66MHz
in DC-balanced mode and 20MHz to 85MHz in non-                                                High or open       DC balanced       8 to 34
DC-balanced mode.                                                          MAX9209                                     Non-DC
                                                                                                  Low                             10 to 40
DC-balanced or non-DC-balanced operation is con-                                                                      balanced
trolled by the DCB/NC pin (see Table 1). In non-DC-                                           High or open       DC balanced      16 to 66
balanced mode, each channel serializes 7 bits every
                                                                           MAX9213                                     Non-DC
cycle of the parallel clock. In DC-balanced mode, 9 bits                                          Low                             20 to 85
                                                                                                                      balanced
are serialized every clock cycle (7 data bits + 2 DC-bal-
ance bits). The highest data rate in DC-balanced mode
for the MAX9213 is 66MHz x 9 = 594Mbps. In non-DC-                        and -1 is assigned to each binary zero transmitted, the
balanced mode, the maximum data rate is 85MHz x 7 =                       variation in the running sum of assigned values is
595Mbps. A bit time is 1 divided by the data rate, for                    called the digital sum variation (DSV). The maximum
example, 1 / 595Mbps = 1.68ns.                                            DSV for the MAX9209/MAX9213 data channels is 10. At
                                                                          most, 10 more zeros than ones, or 10 more ones than
                                                    DC Balance            zeros, are transmitted. The maximum DSV for the clock
Through data coding, the DC-balance circuits limit the                    channel is 5. Limiting the DSV and choosing the correct
imbalance of ones and zeros transmitted on each chan-                     coupling capacitors maintain differential signal amplitude
nel. If +1 is assigned to each binary one transmitted                     and reduce jitter due to droop on AC-coupled links.
                   _______________________________________________________________________________________                                   9


                  Programmable DC-Balanced
                  21-Bit Serializers
MAX9209/MAX9213
                                TxCLK OUT
                            (DIFFERENTIAL)
                                                 CYCLE N - 1                                     CYCLE N
                                    TxOUT2
                                              DCA2        DCB2   TxIN20     TxIN19      TxIN18    TxIN17   TxIN16   TxIN15      TxIN14             DCA2   DCB2
                            (SINGLE ENDED)
                                    TxOUT1
                                              DCA1        DCB1   TxIN13     TxIN12      TxIN11    TxIN10   TxIN9    TxIN8           TxIN7          DCA1   DCB1
                            (SINGLE ENDED)
                                    TxOUT0
                            (SINGLE ENDED)    DCA0        DCB0   TxIN6      TxIN5       TxIN4     TxIN3    TxIN2    TxIN1           TxIN0          DCA0   DCB0
                                             TPPos0
                                             TPPos1
                                             TPPos2
                                             TPPos3
                                             TPPos4
                                             TPPos5
                                             TPPos6
                                             TPPos7
                                             TPPos8
                  Figure 6. DC-Balanced Mode LVDS Output Pulse Position Measurement
                                                                            TCIP
                                                                                                                             2.0V
                                                  TxCLK IN                                                                          1.5V
                                                                                                                                            0.8V
                                                                   TCIH               TCIL
                                                                                     TSTC          THTC
                                                  TxIN 0:20          1.5V     SETUP                HOLD     1.5V
                  Figure 7. Setup and Hold, High and Low Times
                                                                                      1.5V
                                                      TxCLK IN
                                                                                     TCCD
                                                 TxCLK OUT+
                                                                                                                                      DIFFERENTIAL 0
                                                 TxCLK OUT-
                  Figure 8. Clock-In to Clock-Out Delay
                  10   ______________________________________________________________________________________


                                                                                 Programmable DC-Balanced
                                                                                          21-Bit Serializers
                                                                                                                                                                                        MAX9209/MAX9213
                                                                          2.0V
                        PWRDWN
                                                                                                                          3.6V
                                                                          3.0V
                           VCC
                                                                                       TPPLS
                        TxCLK IN
                                                                                       VOD = 0
           TxOUT_, TxCLK OUT        HIGH-Z                                                                                                                   DIFFERENTIAL 0
Figure 9. PLL Set Time
                                                      PWRDWN
                                                                                                                0.8V
                                                      TxCLK IN
                                                                                                                   TPDD
                                       TxOUT_, TxCLK OUT                                                                          HIGH-Z
Figure 10. Power-Down Delay
    TxCLK OUT+
    TxCLK OUT-
   CYCLE N - 1                                            CYCLE N                                                                          CYCLE N + 1
    DCA2         DCB2     TxIN20   TxIN19    TxIN18    TxIN17    TxIN16     TxIN15   TxIN14      DCA2   DCB2   TxIN20   TxIN19    TxIN18    TxIN17   TxIN16      TxIN15   TxIN14
    TxOUT2
    DCA1         DCB1     TxIN13   TxIN12    TxIN11    TxIN10    TxIN9       TxIN8   TxIN7       DCA1   DCB1   TxIN13   TxIN12    TxIN11    TxIN10       TxIN9   TxIN8    TxIN7
    TxOUT1
    DCA0         DCB0     TxIN6    TxIN5     TxIN4      TxIN3    TxIN2       TxIN1   TxIN0       DCA0   DCB0   TxIN6      TxIN5   TxIN4     TxIN3        TxIN2   TxIN1    TxIN0
    TxOUT0
Figure 11. DC-Balanced Mode Inputs Mapped to LVDS Outputs
To obtain DC balance on the data channels, the paral-                                             state of the parallel data. The LVDS clock signal alter-
lel input data is inverted or not inverted, depending on                                          nates duty cycles of 4/9 and 5/9, which maintains DC
the sign of the digital sum at the word boundary. Two                                             balance. Figure 12 shows the non-DC-balanced mode
complementary bits are appended to each group of 7                                                inputs mapped to LVDS outputs.
parallel input data bits to indicate to the MAX9210/
MAX9214 deserializers whether the data bits are invert-
ed (Figure 11). The deserializer restores the original
                             ______________________________________________________________________________________                                                                11


                  Programmable DC-Balanced
                  21-Bit Serializers
MAX9209/MAX9213
                            TxCLK OUT+
                            TxCLK OUT-
                           CYCLE N - 1                                          CYCLE N                                                                 CYCLE N + 1
                            TxIN15       TxIN14   TxIN20    TxIN19     TxIN18     TxIN17    TxIN16        TxIN15   TxIN14    TxIN20        TxIN19   TxIN18     TxIN17   TxIN16     TxIN15   TxIN14
                            TxOUT2
                            TxIN8        TxIN7    TxIN13    TxIN12     TxIN11     TxIN10        TxIN9     TxIN8    TxIN7     TxIN13        TxIN12   TxIN11     TxIN10      TxIN9   TxIN8        TxIN7
                            TxOUT1
                            TxIN1        TxIN0    TxIN6      TxIN5     TxIN4       TxIN3        TxIN2     TxIN1    TxIN0      TxIN6        TxIN5    TxIN4      TxIN3       TxIN2   TxIN1        TxIN0
                            TxOUT0
                  Figure 12. Non-DC-Balanced Mode Inputs Mapped to LVDS Outputs
                                                             MAX9209                                         TRANSMISSION LINE                               MAX9210
                                                             MAX9213                                                                                         MAX9214
                                                                                                  TxOUT                             RxIN
                                     7                                                                                                                                                      7
                                                                                                                             RT =
                                                   7:1                                     RO                                                                              1:7
                                                                                                                            100Ω
                                     7                                                                                                                                                      7
                           TxIN                    7:1                                     RO                                RT =                                          1:7                    RxOUT
                                                                                                                            100Ω
                                     7                                                                                                                                                      7
                                                                                                                             RT =
                                                   7:1                                     RO                                                                              1:7
                                                                                                                            100Ω
                       PWRDWN                                                                                                                                                                     PWRDWN
                                                   PLL                                     RO                                RT =                                          PLL
                                                                                                                            100Ω
                       TxCLK IN                                                                                                                                                                   RxCLK OUT
                                                                                                  TxCLK OUT                  RxCLK IN
                                                           21:3 SERIALIZER                                                                             3:21 DESERIALIZER
                  Figure 13. DC-Coupled Link, Non-DC-Balanced Mode
                                                             AC-Coupling Benefits                                    age of 1.25V, making single-ended output voltages of
                  Bit errors experienced with DC-coupling can be elimi-                                              1.425V and 1.075V. An LVDS receiver accepts signals
                  nated by increasing the receiver common-mode volt-                                                 from 0V to 2.4V, allowing approximately ±1V common-
                  age range by AC-coupling. AC-coupling increases the                                                mode difference between the driver and receiver on a
                  common-mode voltage range of an LVDS receiver to                                                   DC-coupled link (2.4V - 1.425V = 0.975V and 1.075V -
                  nearly the voltage rating of the capacitor. The typical                                            0V = 1.075V). Figure 13 shows the DC-coupled link,
                  LVDS driver output is 350mV centered on an offset volt-                                            non-DC-balanced mode.
                  12   ______________________________________________________________________________________


                                                       Programmable DC-Balanced
                                                                21-Bit Serializers
                                                                                                                                               MAX9209/MAX9213
                                                       HIGH-FREQUENCY CERAMIC
                                                     SURFACE-MOUNT CAPACITORS
                                  MAX9209               CAN ALSO BE PLACED AT                        MAX9210
                                  MAX9213         SERIALIZER INSTEAD OF DESERIALIZER.                MAX9214
                                                       TxOUT                            RxIN
             7                                                                  RT =                                         7
                    (7 + 2):1                     RO                           100Ω                              1:(9 - 2)
             7                                                                                                               7
                                                                                RT =
      TxIN          (7 + 2):1                     RO                           100Ω                              1:(9 - 2)       RxOUT
             7                                                                                                               7
                                                                                RT =
                    (7 + 2):1                     RO                           100Ω                              1:(9 - 2)
  PWRDWN                                                                                                                         PWRDWN
                                                  RO                            RT =
                      PLL                                                                                             PLL
                                                                               100Ω
  TxCLK IN                                                                                                                       RxCLK OUT
                                                       TxCLK OUT                 RxCLK IN
                                21:3 SERIALIZER                                                   3:21 DESERIALIZER
Figure 14. Two Capacitors per Link, AC-Coupled, DC-Balanced Mode
Common-mode voltage differences may be due to                            two capacitors—one at the serializer output and one at
ground potential variation or common-mode noise. If                      the deserializer input—provide protection in case either
there is more than ±1V of difference, the receiver is not                end of the cable is shorted to a high voltage.
guaranteed to read the input signal correctly and may
cause bit errors. AC-coupling filters low-frequency
                                                                                                                  5V Tolerant Inputs
ground shifts and common-mode noise and passes                           All signal and control inputs except DCB/NC are 5V tol-
high-frequency data. A common-mode voltage differ-                       erant and are internally pulled down to GND. The
ence up to the voltage rating of the coupling capacitor                  DCB/NC pin has a pullup on the MAX9209/MAX9213.
(minus half the differential swing) is tolerated. DC-bal-                                      DCB/NC Pin Default Conditions
anced coding of the data is required to maintain the dif-                The MAX9209/MAX9213 have programmable DC bal-
ferential signal amplitude and limit jitter on an                        ance/non-DC balance. See Table 1 for DCB/NC default
AC-coupled link. A capacitor in series with each output                  settings and operating modes.
of the LVDS driver is sufficient for AC-coupling. However,
                   ______________________________________________________________________________________                                 13


                  Programmable DC-Balanced
                  21-Bit Serializers
MAX9209/MAX9213
                                                                               HIGH-FREQUENCY CERAMIC
                                                                              SURFACE-MOUNT CAPACITORS
                                                        MAX9209                                                        MAX9210
                                                        MAX9213                                                        MAX9214
                                                                             TxOUT                           RxIN
                                    7                                                                                                          7
                                                                        RO                           RT =                          1:(9 - 2)
                                          (7 + 2):1
                                                                                                    100Ω
                                    7                                                                                                          7
                                                                        RO                           RT =
                           TxIN           (7 + 2):1                                                                                1:(9 - 2)       RxOUT
                                                                                                    100Ω
                                    7                                                                                                          7
                                                                        RO                           RT =
                                          (7 + 2):1                                                 100Ω                           1:(9 - 2)
                    PWRDWN                                                                                                                         PWRDWN
                                            PLL                         RO                           RT =                               PLL
                                                                                                    100Ω
                       TxCLK IN                                                                                                                    RxCLK OUT
                                                                             TxCLK OUT                   RxCLK IN
                                                      21:3 SERIALIZER                                               3:21 DESERIALIZER
                  Figure 15. Four Capacitors per Link, AC-Coupled, DC-Balanced Mode
                                        Applications Information                               RT is required to match the transmission line imped-
                                                                                               ance (usually 100Ω) and RO is determined by the LVDS
                                  Selection of AC-Coupling Capacitors                          driver design, with a minimum value of 78Ω (see the DC
                  Voltage droop and the DSV of transmitted symbols                             Electrical Characteristics table). This leaves the capaci-
                  cause signal transitions to start from different voltage                     tor selection to change the system time constant.
                  levels. Because the transition time is finite, starting the
                  signal transition from different voltage levels causes                       In the following example, the capacitor value for a
                  timing jitter. The time constant for an AC-coupled link                      droop of 2% is calculated. Jitter due to this droop is
                  needs to be chosen to reduce droop and jitter to an                          then calculated assuming a 1ns transition time:
                  acceptable level.                                                                C = -(2 x tB x DSV) / (ln (1 - D) x (RT + RO)) (Eq 1)
                  The RC network for an AC-coupled link consists of the                        where:
                  LVDS receiver termination resistor (RT), the LVDS driver                     C = AC-coupling capacitor (F)
                  output resistor (RO), and the series AC-coupling capac-                      tB = bit time (s)
                  itors (C). The RC time constant for two equal-value                          DSV = digital sum variation (integer)
                  series capacitors is (C x (RT + RO)) / 2 (Figure 14). The                    ln = natural log
                  RC time constant for four equal-value series capacitors                      D = droop (% of signal amplitude)
                  is (C x (RT + RO)) / 4 (Figure 15).                                          RT = termination resistor (Ω)
                  14      ______________________________________________________________________________________


                                                    Programmable DC-Balanced
                                                             21-Bit Serializers
RO = output resistance (Ω)                                      to 50µA or less. Driving PWRDWN high starts the PLL
                                                                                                                             MAX9209/MAX9213
Equation 1 is for two series capacitors (Figure 14). The        lock to the input clock and switches in the output termi-
bit time (tB) is the period of the parallel clock divided by    nation resistors. The LVDS outputs are not driven until
9. The DSV is 10. See equation 3 for four series capaci-        the PLL locks. The differential output resistance pulls
tors (Figure 15).                                               the outputs together and the LVDS outputs are high
                                                                impedance to ground. If the power supply is turned off,
The capacitor for 2% maximum droop at 8MHz parallel             the output resistors are switched out and the LVDS out-
rate clock is:                                                  puts are high impedance.
         C = -(2 x tB x DSV) / (ln (1 - D) x (RT + RO))
                                                                                                     PLL Lock Time
   C = -(2 x 13.9ns x 10) / (ln (1 - .02) x (100Ω + 78Ω))
                                                                The PLL lock time is set by an internal counter. The maxi-
                         C = 0.0773µF                           mum time to lock is 32,800 clock periods. Power and
Jitter due to droop is proportional to the droop and            clock should be stable to meet the lock-time specifica-
transition time:                                                tion. When the PLL is locking, the LVDS outputs are not
                       tJ = tT x D (Eq 2)                       active and have a differential output resistance of RO.
where:                                                                                  Power-Supply Bypassing
tJ = jitter (s)                                                 There are separate power domains for LVDS, PLL, and
tT = transition time (s) (0% to 100%)                           digital circuits. Bypass each LVDS VCC, PLL VCC, and
D = droop (% of signal amplitude)                               VCC pin with high-frequency surface-mount ceramic
Jitter due to 2% droop and assumed 1ns transition time is:      0.1µF and 0.001µF capacitors in parallel as close to the
                        tJ = 1ns x 0.02                         device as possible, with the smallest value capacitor
                           tJ = 20ps                            closest to the supply pin.
The transition time in a real system depends on the fre-                                               LVDS Outputs
quency response of the cable driven by the serializer.          The LVDS outputs are current sources. The voltage
The capacitor value decreases for a higher frequency            swing is proportional to the load impedance. The out-
parallel clock and for higher levels of droop and jitter.       puts are rated for a differential load of 100Ω ±1%.
Use high-frequency, surface-mount ceramic capacitors.
                                                                                          Cables and Connectors
Equation 1 altered for four series capacitors (Figure 15) is:   Interconnect for LVDS typically has a differential imped-
   C = -(4 x tB x DSV) / (ln (1 - D) x (RT + RO)) (Eq 3)        ance of 100Ω. Use cables and connectors that have
                                                                matched differential impedance to minimize impedance
                            Integrated Termination              discontinuities.
The MAX9209/MAX9213 have an integrated output ter-
                                                                Twisted-pair and shielded twisted-pair cables offer
mination resistor across each of the four LVDS outputs.
                                                                superior signal quality compared to ribbon cable and
These resistors damp reflections from induced noise and
                                                                tend to generate less EMI due to magnetic field cancel-
mismatches between the transmission line impedance
                                                                ing effects. Balanced cables pick up noise as common
and termination resistor at the deserializer input. In DC-
                                                                mode, which is rejected by the LVDS receiver.
balanced mode, the differential output resistance is part
of the RC time constant. In non-DC-balanced mode, the                                                   Board Layout
output termination is increased to 410Ω (typ) to reduce         Keep the LVTTL/LVCMOS input and LVDS output sig-
power. In power-down mode (PWRDWN = low) or when                nals separated to prevent crosstalk. A four-layer PCB
the power supply is off, the output resistor is switched        with separate layers for power, ground, LVDS outputs,
out and the LVDS outputs are high impedance.                    and digital signals is recommended.
                          PWRDWN and Power-Off
Driving PWRDWN low stops the PLL, switches out the
integrated output termination resistors, puts the LVDS
outputs in high impedance, and reduces supply current
                   ______________________________________________________________________________________              15


                  Programmable DC-Balanced
                  21-Bit Serializers
                                                                 ESD Protection   rated for ±8kV contact and ±15kV air discharge. The
MAX9209/MAX9213
                  The MAX9209/MAX9213 ESD tolerance is rated for IEC              Human Body Model discharge components are CS =
                  61000-4-2, Human Body Model and ISO 10605 stan-                 100pF and RD = 1.5kΩ (Figure 17). For the Human Body
                  dards. IEC 61000-4-2 and ISO 10605 specify ESD toler-           Model, all pins are rated for ±2kV contact discharge. The
                  ance for electronic systems. The IEC 61000-4-2                  ISO 10605 discharge components are CS = 330pF and
                  discharge components are CS = 150pF and RD = 330Ω               RD = 2kΩ (Figure 18). For ISO 10605, the LVDS outputs
                  (Figure 16). For IEC 61000-4-2, the LVDS outputs are            are rated for ±8kV contact and ±25kV air discharge.
                                                       RD                                                             RD
                                      50Ω TO 100Ω     330Ω                                              1MΩ         1.5kΩ
                                  CHARGE-CURRENT-   DISCHARGE                                    CHARGE-CURRENT-   DISCHARGE
                                   LIMIT RESISTOR   RESISTANCE                                    LIMIT RESISTOR   RESISTANCE
                         HIGH-                                                          HIGH-
                                             CS     STORAGE            DEVICE                               CS                  DEVICE
                        VOLTAGE                                                        VOLTAGE                     STORAGE
                                          150pF     CAPACITOR          UNDER                             100pF                  UNDER
                          DC                                                             DC                        CAPACITOR
                                                                        TEST                                                     TEST
                        SOURCE                                                         SOURCE
                  Figure 16. IEC 61000-4-2 Contact Discharge ESD Test Circuit     Figure 17. Human Body ESD Test Circuit
                                                       RD
                                      50Ω TO 100Ω     2kΩ
                                  CHARGE-CURRENT-   DISCHARGE
                                   LIMIT RESISTOR   RESISTANCE
                         HIGH-
                                             CS     STORAGE            DEVICE
                        VOLTAGE
                                          330pF     CAPACITOR          UNDER
                          DC
                                                                        TEST
                        SOURCE
                  Figure 18. ISO 10605 Contact Discharge ESD Test Circuit
                  16   ______________________________________________________________________________________


                                                             Programmable DC-Balanced
                                                                      21-Bit Serializers
                                                                                                                           Pin Configurations
                                                                                                                                                                                  MAX9209/MAX9213
   TOP VIEW
                             +
               TxIN4 1                     48   TxIN3
                 VCC 2                     47   TxIN2
               TxIN5 3                     46   GND
               TxIN6 4                     45   TxIN1
                GND 5                      44   TxIN0
               TxIN7 6                     43   DCB/NC
                                                                              TxIN7                                                              DCB/NC
                                                                                       GND            TxIN5      TxIN4
                                                                                                                 TxIN3                 TxIN1
               TxIN8 7                     42   LVDS GND                               TxIN6          VCC        TxIN2
                                                                                                                 GND                   TxIN0
                 VCC 8                     41   TxOUT0-                  +    48       47       46    45   44    43   42   41   40     39   38   37
               TxIN9 9                     40   TxOUT0+
                                 MAX9209                         TxIN8    1                                                                               36    LVDS GND
              TxIN10 10          MAX9213   39   TxOUT1-            VCC    2                                                                               35    TxOUT0-
                GND 11                     38   TxOUT1+          TxIN9    3                                                                               34    TxOUT0+
                                                                TxIN10    4                                                                               33    TxOUT1-
              TxIN11 12                    37   LVDS VCC
                                                                  GND     5                                                                               32    TxOUT1+
              TxIN12 13                    36   LVDS GND        TxIN11    6                                                                               31    LVDS VCC
                                                                                                                MAX9209
                 VCC 14                    35   TxOUT2-         TxIN12    7                                     MAX9213                                   30    LVDS GND
                                                                   VCC    8                                                                               29    TxOUT2-
              TxIN13    15                 34   TxOUT2+
                                                                TxIN13    9                                                                               28    TxOUT2+
              TxIN14    16                 33   TxCLK OUT-      TxIN14   10                                                                               27    TxCLK OUT-
                                                                  GND    11                                EXPOSED PAD                                    26    TxCLK OUT+
                GND 17                     32   TxCLK OUT+
                                                                TxIN15   12                                                                               25    LVDS GND
              TxIN15 18                    31   LVDS GND
                                                                              13       14       15    16   17    18   19   20   21     22   23   24
              TxIN16 19                    30   PLL GND
                                                                                                                            TxCLK IN
                                                                              TxIN16   TxIN17
                                                                                                VCC
                                                                                                      TxIN18                           PLL GND
              TxIN17 20                    29   PLL VCC                                               TxIN19
                                                                                                        GND                            PLL VCC
                                                                                                      TxIN20
                VCC     21                 28   PLL GND                                                                    PWRDWN      PLL GND
              TxIN18 22                    27   PWRDWN
                                                                                                                TQFN
              TxIN19    23                 26   TxCLK IN
                GND 24                     25   TxIN20
                                 TSSOP
                                    Chip Information                                                                  Package Information
PROCESS: CMOS                                                       For the latest package outline information and land patterns
                                                                    (footprints), go to www.maxim-ic.com/packages. Note that a
                                                                    “+”, “#”, or “-” in the package code indicates RoHS status only.
                                                                    Package drawings may show a different suffix character, but
                                                                    the drawing pertains to the package regardless of RoHS status.
                                                                         PACKAGE                       PACKAGE                                                    LAND
                                                                                                                                 OUTLINE NO.
                                                                           TYPE                          CODE                                                  PATTERN NO.
                                                                         48 TSSOP                          A48+1                       21-0155                    90-0124
                                                                         48 TQFN                           T4877+6                     21-0144                    90-0132
                       ______________________________________________________________________________________                                                                17


                  Programmable DC-Balanced
                  21-Bit Serializers
                                                                                                                                          Revision History
MAX9209/MAX9213
                   REVISION       REVISION                                                                                                                PAGES
                                                                                         DESCRIPTION
                   NUMBER          DATE                                                                                                                  CHANGED
                                                                                                                                                      1–5, 9, 14, 15, 18,
                         3            6/07        —
                                                                                                                                                            19, 20
                         4           10/07        Removed all references to MAX9211 and MAX9215.                                                             1–20
                         5            3/12        Updated Ordering Information                                                                                 1
                  Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
                  implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in
                  the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
                  18 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
                  © 2012 Maxim Integrated Products                                            Maxim is a registered trademark of Maxim Integrated Products, Inc.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX9209EUM/V+ MAX9209EUM/V+T MAX9213EUM+D MAX9213EUM+T MAX9213EUM+TD MAX9213EUM+
MAX9213ETM+T
