<profile>

<ReportVersion>
<Version>2017.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z010clg400-1</Part>
<TopModelName>classify</TopModelName>
<TargetClockPeriod>8.00</TargetClockPeriod>
<ClockUncertainty>1.00</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>6.38</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>3317</Best-caseLatency>
<Average-caseLatency>3317</Average-caseLatency>
<Worst-caseLatency>3317</Worst-caseLatency>
<Interval-min>3318</Interval-min>
<Interval-max>3318</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop1>
<Loop2>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
</Loop2>
<Loop3>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
</Loop3>
<Loop4>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop4>
<Loop5>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop5>
<Loop6>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop6>
<Loop7>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop7>
<Loop8>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop8>
<Loop9>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop9>
<Loop10>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
</Loop10>
<Loop11>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
</Loop11>
<Loop12>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop12>
<Loop13>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop13>
<Loop14>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop14>
<Loop15>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop15>
<Loop16>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop16>
<Loop17>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop17>
<Loop18>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop18>
<Loop19>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop19>
<Loop20>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop20>
<Loop21>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop21>
<Loop22>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop22>
<Loop23>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop23>
<Loop24>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop24>
<Loop25>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop25>
<Loop26>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</Loop26>
<Loop27>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
</Loop27>
<Loop28>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
</Loop28>
<Loop29>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
</Loop29>
<Loop30>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
</Loop30>
<Loop31>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
</Loop31>
<Loop32>
<TripCount>16</TripCount>
<Latency>48</Latency>
<IterationLatency>3</IterationLatency>
</Loop32>
<SoftMaxLayer_label8>
<TripCount>10</TripCount>
<Latency>1330</Latency>
<IterationLatency>133</IterationLatency>
<SoftMaxLayer_label8.1>
<TripCount>32</TripCount>
<Latency>128</Latency>
<IterationLatency>4</IterationLatency>
</SoftMaxLayer_label8.1>
</SoftMaxLayer_label8>
<Loop34>
<TripCount>10</TripCount>
<Latency>30</Latency>
<IterationLatency>3</IterationLatency>
</Loop34>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>6</BRAM_18K>
<DSP48E>33</DSP48E>
<FF>5868</FF>
<LUT>4599</LUT>
</Resources>
<AvailableResources>
<BRAM_18K>120</BRAM_18K>
<DSP48E>80</DSP48E>
<FF>35200</FF>
<LUT>17600</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_NNIO_AWVALID</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_AWREADY</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_AWADDR</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_WVALID</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_WREADY</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_WDATA</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_WSTRB</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_ARVALID</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_ARREADY</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_ARADDR</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_RVALID</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_RREADY</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_RDATA</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_RRESP</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_BVALID</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_BREADY</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_NNIO_BRESP</name>
<Object>NNIO</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>classify</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>classify</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>classify</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
