* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     May 1 2019 17:42:31

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : Glue_Lab2.de0.un1_charDataZ0
T_9_11_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_4/in_1

End 

Net : Glue_Lab2.is_hexplus
T_8_12_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_40
T_7_15_lc_trk_g1_5
T_7_15_input_2_6
T_7_15_wire_logic_cluster/lc_6/in_2

T_8_12_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_40
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_3/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_36
T_10_10_sp4_h_l_6
T_11_10_lc_trk_g3_6
T_11_10_wire_logic_cluster/lc_4/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_41
T_9_14_lc_trk_g0_1
T_9_14_wire_logic_cluster/lc_0/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_1/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_41
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_7/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_5/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g1_4
T_7_13_wire_logic_cluster/lc_2/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g1_4
T_7_13_wire_logic_cluster/lc_6/in_3

End 

Net : Glue_Lab2.Gl_r17_0_i
T_7_15_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_44
T_4_14_sp4_h_l_3
T_8_14_sp4_h_l_6
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_4/cen

T_7_15_wire_logic_cluster/lc_6/out
T_5_15_sp4_h_l_9
T_8_11_sp4_v_t_38
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_1/cen

T_7_15_wire_logic_cluster/lc_6/out
T_5_15_sp4_h_l_9
T_8_11_sp4_v_t_38
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_1/cen

T_7_15_wire_logic_cluster/lc_6/out
T_5_15_sp4_h_l_9
T_8_11_sp4_v_t_38
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_1/cen

T_7_15_wire_logic_cluster/lc_6/out
T_5_15_sp4_h_l_9
T_8_11_sp4_v_t_38
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_1/cen

T_7_15_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_44
T_8_14_sp4_h_l_2
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_44
T_8_14_sp4_h_l_2
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_0/cen

End 

Net : bu_rx_data_4
T_11_11_wire_logic_cluster/lc_4/out
T_10_11_sp4_h_l_0
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_4/in_3

T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_0/in_0

T_11_11_wire_logic_cluster/lc_4/out
T_10_11_sp4_h_l_0
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_7/in_0

T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_5/in_3

T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_1/in_3

T_11_11_wire_logic_cluster/lc_4/out
T_9_11_sp4_h_l_5
T_8_11_lc_trk_g0_5
T_8_11_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_4/out
T_10_11_sp4_h_l_0
T_9_11_sp4_v_t_37
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_5/in_0

T_11_11_wire_logic_cluster/lc_4/out
T_10_11_sp4_h_l_0
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_1/in_0

End 

Net : bu_rx_data_rdy
T_8_11_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g1_6
T_8_12_wire_logic_cluster/lc_4/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_4/in_1

T_8_11_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_2/in_3

End 

Net : buart__rx_bitcount_1
T_9_10_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_5/in_1

T_9_10_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_0/in_0

T_9_10_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g2_5
T_9_10_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_1/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_1/in_1

T_9_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_5/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_7/in_1

T_9_10_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g2_5
T_9_10_wire_logic_cluster/lc_5/in_0

End 

Net : buart.Z_rx.bitcount_RNIMK771_0Z0Z_4_cascade_
T_8_11_wire_logic_cluster/lc_5/ltout
T_8_11_wire_logic_cluster/lc_6/in_2

End 

Net : buart__rx_bitcount_2
T_9_10_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g0_7
T_8_11_input_2_5
T_8_11_wire_logic_cluster/lc_5/in_2

T_9_10_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g0_7
T_8_11_wire_logic_cluster/lc_0/in_3

T_9_10_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_2/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g0_7
T_8_11_input_2_1
T_8_11_wire_logic_cluster/lc_1/in_2

T_9_10_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g2_7
T_8_9_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_5/in_1

T_9_10_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g0_7
T_9_9_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g2_7
T_9_10_wire_logic_cluster/lc_7/in_0

End 

Net : buart__rx_bitcount_3
T_9_10_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g0_1
T_8_11_wire_logic_cluster/lc_5/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g0_1
T_8_11_wire_logic_cluster/lc_0/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_3/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_2/in_3

T_9_10_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g0_1
T_8_11_wire_logic_cluster/lc_1/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_5/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_0/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_1/in_0

End 

Net : buart__rx_bitcount_4
T_8_10_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g1_1
T_8_11_wire_logic_cluster/lc_5/in_3

T_8_10_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g1_1
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g1_1
T_9_10_input_2_2
T_9_10_wire_logic_cluster/lc_2/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g0_1
T_8_9_input_2_3
T_8_9_wire_logic_cluster/lc_3/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g1_1
T_8_11_wire_logic_cluster/lc_1/in_1

T_8_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g1_1
T_8_9_input_2_6
T_8_9_wire_logic_cluster/lc_6/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g0_1
T_8_9_input_2_5
T_8_9_wire_logic_cluster/lc_5/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g2_1
T_9_9_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g0_1
T_8_10_wire_logic_cluster/lc_1/in_0

End 

Net : Glue_Lab2.de0.un2_de_hexplus_3_xZ0Z0_cascade_
T_8_12_wire_logic_cluster/lc_2/ltout
T_8_12_wire_logic_cluster/lc_3/in_2

End 

Net : Glue_Lab2.de0.un2_de_hexplusZ0Z_2
T_9_11_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g0_2
T_8_12_wire_logic_cluster/lc_4/in_0

End 

Net : bu_rx_data_6
T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_2/in_0

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_4/in_0

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_sp4_h_l_11
T_11_11_lc_trk_g2_6
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_sp4_h_l_11
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_5/in_1

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_sp4_h_l_11
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_1/in_1

T_9_11_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_6/in_0

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_7/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g2_3
T_8_11_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_sp4_h_l_11
T_8_11_sp4_v_t_46
T_8_13_lc_trk_g2_3
T_8_13_wire_logic_cluster/lc_4/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_sp4_h_l_11
T_12_11_sp4_v_t_41
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_1/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_5/in_3

End 

Net : bu_rx_data_3
T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g2_1
T_9_11_wire_logic_cluster/lc_2/in_3

T_9_11_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_43
T_11_12_sp4_h_l_6
T_12_12_lc_trk_g2_6
T_12_12_wire_logic_cluster/lc_5/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_10_11_sp4_h_l_2
T_12_11_lc_trk_g3_7
T_12_11_wire_logic_cluster/lc_1/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g0_1
T_9_12_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g0_1
T_9_12_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g2_1
T_9_11_input_2_7
T_9_11_wire_logic_cluster/lc_7/in_2

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g2_1
T_9_11_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_10
T_7_11_sp4_v_t_47
T_7_15_sp4_v_t_47
T_7_16_lc_trk_g3_7
T_7_16_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_47
T_6_13_sp4_h_l_3
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_10
T_7_11_sp4_v_t_47
T_7_14_lc_trk_g0_7
T_7_14_wire_logic_cluster/lc_6/in_3

T_9_11_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_43
T_11_12_sp4_h_l_6
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_0/in_3

End 

Net : Glue_Lab2.de0.un2_de_hexplus_3_cascade_
T_8_12_wire_logic_cluster/lc_3/ltout
T_8_12_wire_logic_cluster/lc_4/in_2

End 

Net : bu_rx_data_2
T_11_12_wire_logic_cluster/lc_0/out
T_8_12_sp12_h_l_0
T_8_12_lc_trk_g0_3
T_8_12_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_0/in_3

T_11_12_wire_logic_cluster/lc_0/out
T_8_12_sp12_h_l_0
T_8_12_lc_trk_g1_3
T_8_12_wire_logic_cluster/lc_7/in_3

T_11_12_wire_logic_cluster/lc_0/out
T_11_9_sp4_v_t_40
T_8_9_sp4_h_l_5
T_8_9_lc_trk_g0_0
T_8_9_wire_logic_cluster/lc_0/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_8
T_9_8_sp4_v_t_45
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_3/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_6/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_8_12_sp12_h_l_0
T_7_12_sp12_v_t_23
T_7_16_lc_trk_g2_0
T_7_16_wire_logic_cluster/lc_1/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_2/in_3

T_11_12_wire_logic_cluster/lc_0/out
T_8_12_sp12_h_l_0
T_7_12_sp12_v_t_23
T_7_16_lc_trk_g3_0
T_7_16_wire_logic_cluster/lc_2/in_3

T_11_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_wire_logic_cluster/lc_6/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_wire_logic_cluster/lc_4/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_8_15_lc_trk_g3_5
T_8_15_wire_logic_cluster/lc_2/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_8_16_lc_trk_g2_0
T_8_16_wire_logic_cluster/lc_2/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_8
T_9_12_sp4_v_t_45
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_0/in_3

T_11_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_8
T_9_12_lc_trk_g0_0
T_9_12_wire_logic_cluster/lc_1/in_1

End 

Net : bu_rx_data_7
T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_input_2_2
T_9_11_wire_logic_cluster/lc_2/in_2

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_input_2_4
T_9_11_wire_logic_cluster/lc_4/in_2

T_9_11_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_37
T_11_12_sp4_h_l_0
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_6/out
T_8_11_sp12_h_l_0
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_1/in_0

T_9_11_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_44
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_0/in_0

T_9_11_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_2/in_0

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_0/in_0

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_3/in_3

End 

Net : buart__rx_bitcount_0
T_8_10_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g0_3
T_8_11_wire_logic_cluster/lc_6/in_3

T_8_10_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_3/in_3

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_10_11_sp4_h_l_4
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_6/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_10_11_sp4_h_l_4
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_2/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g2_3
T_9_9_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_8_9_sp4_v_t_38
T_8_12_lc_trk_g0_6
T_8_12_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g0_3
T_8_11_wire_logic_cluster/lc_3/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g0_3
T_8_9_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g0_3
T_8_10_wire_logic_cluster/lc_3/in_0

End 

Net : buart__rx_shifter_fast_5
T_9_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_4/in_1

T_9_11_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_2/in_0

End 

Net : buart__rx_shifter_fast_4
T_11_12_wire_logic_cluster/lc_2/out
T_9_12_sp4_h_l_1
T_8_12_lc_trk_g1_1
T_8_12_wire_logic_cluster/lc_3/in_3

T_11_12_wire_logic_cluster/lc_2/out
T_9_12_sp4_h_l_1
T_8_8_sp4_v_t_43
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_6/in_3

End 

Net : bu_rx_data_1
T_9_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_7
T_8_12_lc_trk_g1_7
T_8_12_input_2_2
T_8_12_wire_logic_cluster/lc_2/in_2

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_7
T_12_8_sp4_v_t_36
T_12_11_lc_trk_g0_4
T_12_11_wire_logic_cluster/lc_1/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_7
T_13_12_span4_horz_3
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_5/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_7
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_0/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_7
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_2/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g2_1
T_8_12_input_2_7
T_8_12_wire_logic_cluster/lc_7/in_2

T_9_12_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_0/in_1

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_7
T_8_12_sp4_v_t_36
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_1/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_7
T_8_12_sp4_v_t_36
T_8_16_lc_trk_g1_1
T_8_16_wire_logic_cluster/lc_1/in_3

T_9_12_wire_logic_cluster/lc_1/out
T_9_9_sp12_v_t_22
T_9_15_lc_trk_g3_5
T_9_15_wire_logic_cluster/lc_7/in_1

T_9_12_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g0_1
T_9_13_wire_logic_cluster/lc_0/in_1

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_7
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_6/in_3

End 

Net : bu_rx_data_0
T_9_12_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g3_6
T_8_12_wire_logic_cluster/lc_2/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_45
T_11_11_sp4_h_l_1
T_11_11_lc_trk_g1_4
T_11_11_wire_logic_cluster/lc_6/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_45
T_11_11_sp4_h_l_1
T_11_11_lc_trk_g1_4
T_11_11_wire_logic_cluster/lc_2/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g3_6
T_8_12_wire_logic_cluster/lc_7/in_0

T_9_12_wire_logic_cluster/lc_6/out
T_9_9_sp4_v_t_36
T_6_9_sp4_h_l_1
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_0/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g2_6
T_8_11_wire_logic_cluster/lc_3/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g2_6
T_8_11_wire_logic_cluster/lc_7/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_7_16_lc_trk_g1_2
T_7_16_wire_logic_cluster/lc_0/in_1

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_7_16_lc_trk_g1_2
T_7_16_wire_logic_cluster/lc_5/in_0

T_9_12_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_45
T_7_15_sp4_h_l_8
T_8_15_lc_trk_g2_0
T_8_15_wire_logic_cluster/lc_1/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_5/in_1

T_9_12_wire_logic_cluster/lc_6/out
T_9_11_sp4_v_t_44
T_8_14_lc_trk_g3_4
T_8_14_wire_logic_cluster/lc_4/in_3

End 

Net : Glue_Lab2.Gl_r27_0_i
T_7_15_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_5/cen

T_7_15_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_5/cen

T_7_15_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_5/cen

T_7_15_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_5/cen

T_7_15_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_5/cen

T_7_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

End 

Net : buart.Z_tx.ser_clk
T_11_8_wire_logic_cluster/lc_7/out
T_11_7_sp4_v_t_46
T_11_10_lc_trk_g0_6
T_11_10_wire_logic_cluster/lc_2/in_0

T_11_8_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g1_7
T_11_9_wire_logic_cluster/lc_3/in_3

T_11_8_wire_logic_cluster/lc_7/out
T_11_7_sp4_v_t_46
T_11_10_lc_trk_g0_6
T_11_10_wire_logic_cluster/lc_5/in_3

T_11_8_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g1_7
T_11_9_wire_logic_cluster/lc_6/in_0

T_11_8_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g2_7
T_11_8_wire_logic_cluster/lc_2/in_3

T_11_8_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g2_7
T_11_8_wire_logic_cluster/lc_4/in_3

T_11_8_wire_logic_cluster/lc_7/out
T_12_8_lc_trk_g1_7
T_12_8_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_tx.un1_uart_wr_i_0_i
T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_12_10_sp4_h_l_10
T_8_10_sp4_h_l_10
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_12_10_sp4_h_l_10
T_8_10_sp4_h_l_10
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_12_10_sp4_h_l_10
T_8_10_sp4_h_l_10
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_12_10_sp4_h_l_10
T_8_10_sp4_h_l_10
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_12_10_sp4_h_l_10
T_8_10_sp4_h_l_10
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_12_10_sp4_h_l_10
T_8_10_sp4_h_l_10
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_12_10_sp4_h_l_10
T_8_10_sp4_h_l_10
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_12_10_sp4_h_l_10
T_8_10_sp4_h_l_10
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_7/cen

T_11_10_wire_logic_cluster/lc_2/out
T_6_10_sp12_h_l_0
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_4/cen

T_11_10_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_0/cen

End 

Net : buart.Z_tx.Z_baudgen.ser_clk_sx_cascade_
T_11_8_wire_logic_cluster/lc_6/ltout
T_11_8_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_4
T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g0_0
T_11_8_wire_logic_cluster/lc_6/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g0_0
T_11_8_wire_logic_cluster/lc_5/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g0_0
T_11_8_wire_logic_cluster/lc_1/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g0_0
T_11_8_wire_logic_cluster/lc_0/in_0

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_3
T_12_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g2_1
T_11_8_wire_logic_cluster/lc_6/in_1

T_12_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g2_1
T_11_8_input_2_5
T_11_8_wire_logic_cluster/lc_5/in_2

T_12_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g2_1
T_11_8_input_2_1
T_11_8_wire_logic_cluster/lc_1/in_2

T_12_8_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g3_1
T_12_8_wire_logic_cluster/lc_1/in_1

T_12_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g2_1
T_11_8_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_5
T_11_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g0_2
T_11_8_input_2_6
T_11_8_wire_logic_cluster/lc_6/in_2

T_11_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_5/in_3

T_11_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_2/in_0

T_11_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_4/in_0

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_2
T_12_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_6/in_3

T_12_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_5/in_0

T_12_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_1/in_0

T_12_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g1_0
T_12_8_wire_logic_cluster/lc_1/in_0

T_12_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g1_0
T_12_8_wire_logic_cluster/lc_0/in_3

T_12_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_rx.sample
T_8_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_46
T_9_14_sp4_v_t_42
T_9_10_sp4_v_t_42
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/cen

T_8_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_46
T_9_14_sp4_v_t_42
T_9_10_sp4_v_t_42
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/cen

T_8_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_46
T_9_14_sp4_v_t_42
T_9_10_sp4_v_t_42
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/cen

T_8_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_46
T_9_14_sp4_v_t_42
T_9_10_sp4_v_t_42
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/cen

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_sp4_h_l_7
T_11_8_sp4_v_t_42
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_1/cen

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_sp4_h_l_7
T_12_12_sp4_h_l_3
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_0/cen

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_sp4_h_l_7
T_12_12_sp4_h_l_3
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_0/cen

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_sp4_h_l_7
T_12_12_sp4_h_l_3
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_0/cen

T_8_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_46
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_1/cen

T_8_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_46
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_1/cen

End 

Net : buart.Z_rx.un1_sample_0
T_8_11_wire_logic_cluster/lc_0/out
T_9_9_sp4_v_t_44
T_8_12_lc_trk_g3_4
T_8_12_wire_logic_cluster/lc_1/in_0

End 

Net : Glue_Lab2_Gl_r1_fast_0
T_8_15_wire_logic_cluster/lc_1/out
T_8_15_sp4_h_l_7
T_7_15_lc_trk_g0_7
T_7_15_wire_logic_cluster/lc_7/in_0

T_8_15_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g1_1
T_8_15_input_2_0
T_8_15_wire_logic_cluster/lc_0/in_2

T_8_15_wire_logic_cluster/lc_1/out
T_8_15_sp4_h_l_7
T_7_15_lc_trk_g0_7
T_7_15_wire_logic_cluster/lc_5/in_0

End 

Net : led_c_3_cascade_
T_7_13_wire_logic_cluster/lc_1/ltout
T_7_13_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.S_0_s_cZ0Z2
T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g1_7
T_7_15_wire_logic_cluster/lc_1/in_3

T_7_15_wire_logic_cluster/lc_7/out
T_7_15_sp4_h_l_3
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_3/in_3

T_7_15_wire_logic_cluster/lc_7/out
T_7_15_sp4_h_l_3
T_9_15_lc_trk_g2_6
T_9_15_input_2_0
T_9_15_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.S_m_amZ0Z_3
T_7_15_wire_logic_cluster/lc_1/out
T_7_12_sp4_v_t_42
T_7_13_lc_trk_g2_2
T_7_13_wire_logic_cluster/lc_1/in_1

End 

Net : Glue_Lab2.i_rst_char_detected
T_8_11_wire_logic_cluster/lc_7/out
T_7_11_sp4_h_l_6
T_6_11_lc_trk_g0_6
T_6_11_wire_logic_cluster/lc_4/in_0

T_8_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_38
T_7_9_lc_trk_g2_6
T_7_9_wire_logic_cluster/lc_1/in_3

T_8_11_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g3_7
T_7_11_wire_logic_cluster/lc_0/in_0

T_8_11_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g3_7
T_7_11_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g3_7
T_7_11_wire_logic_cluster/lc_1/in_3

End 

Net : Glue_Lab2.de0.de_escZ0Z_4
T_11_11_wire_logic_cluster/lc_0/out
T_11_11_sp4_h_l_5
T_7_11_sp4_h_l_1
T_8_11_lc_trk_g2_1
T_8_11_wire_logic_cluster/lc_7/in_0

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_6
T_11_8_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_7/in_0

T_11_8_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_3/in_0

T_11_8_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_4/in_1

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_1
T_11_7_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g1_7
T_11_8_wire_logic_cluster/lc_7/in_1

T_11_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g2_7
T_11_7_wire_logic_cluster/lc_0/in_1

T_11_7_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g1_7
T_11_8_wire_logic_cluster/lc_3/in_1

T_11_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g2_7
T_11_7_input_2_7
T_11_7_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_rx.bitcount_lm_4
T_9_9_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g0_4
T_8_10_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_rx.idle
T_9_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g2_3
T_8_10_wire_logic_cluster/lc_4/in_3

T_9_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g2_3
T_8_10_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_rx.N_29_0_i
T_8_10_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_4/in_0

T_8_10_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_7/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g1_4
T_9_10_wire_logic_cluster/lc_6/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g1_4
T_9_10_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_rx.bitcount_RNIMK771Z0Z_4_cascade_
T_9_10_wire_logic_cluster/lc_2/ltout
T_9_10_wire_logic_cluster/lc_3/in_2

End 

Net : Glue_Lab2.g0_7_1
T_8_9_wire_logic_cluster/lc_3/out
T_8_9_sp4_h_l_11
T_11_9_sp4_v_t_46
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_3/in_3

End 

Net : Glue_Lab2.reset_counte_0_2
T_11_11_wire_logic_cluster/lc_3/out
T_5_11_sp12_h_l_1
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_1/in_1

End 

Net : led_c_2
T_9_15_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_0/in_0

T_9_15_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_45
T_10_11_sp4_h_l_8
T_13_11_lc_trk_g0_5
T_13_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : Lab_UT.S_m_amZ0Z_2_cascade_
T_9_15_wire_logic_cluster/lc_3/ltout
T_9_15_wire_logic_cluster/lc_4/in_2

End 

Net : Glue_Lab2.reset_counte_0_0
T_11_11_wire_logic_cluster/lc_7/out
T_11_11_sp4_h_l_3
T_7_11_sp4_h_l_11
T_7_11_lc_trk_g1_6
T_7_11_wire_logic_cluster/lc_0/in_3

End 

Net : Glue_Lab2.g0_8
T_12_11_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g3_1
T_11_11_wire_logic_cluster/lc_7/in_1

End 

Net : buart.Z_tx.bitcountZ0Z_2
T_11_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_4/in_3

T_11_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_6/in_3

T_11_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_tx.un1_uart_wr_i_0_i_sx
T_11_9_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g0_5
T_11_10_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_tx.uart_busy_0_0_cascade_
T_11_9_wire_logic_cluster/lc_4/ltout
T_11_9_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_tx.bitcountZ0Z_3
T_11_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g2_7
T_11_9_wire_logic_cluster/lc_4/in_1

T_11_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g2_7
T_11_9_wire_logic_cluster/lc_7/in_0

End 

Net : Gl_tx_data_rdy
T_11_10_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_37
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g1_4
T_11_10_wire_logic_cluster/lc_2/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_0/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_4/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_6/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_1/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_3/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_7/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_37
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_6_10_lc_trk_g0_7
T_6_10_wire_logic_cluster/lc_6/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_37
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_7/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g1_4
T_11_10_wire_logic_cluster/lc_7/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g1_4
T_11_10_wire_logic_cluster/lc_6/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g0_4
T_12_10_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_rx.bitcount_lm_1
T_9_9_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_5/in_3

End 

Net : Glue_Lab2.g0_8_1
T_12_12_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g3_5
T_11_11_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.S_m_bmZ0Z_2
T_9_16_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g0_1
T_9_15_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.S_m_bm_1Z0Z_2
T_8_15_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_1/in_3

End 

Net : Gl_r1_1
T_7_14_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g3_1
T_8_15_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_7/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_5/in_0

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g3_1
T_7_14_input_2_4
T_7_14_wire_logic_cluster/lc_4/in_2

T_7_14_wire_logic_cluster/lc_1/out
T_8_12_sp4_v_t_46
T_8_16_lc_trk_g0_3
T_8_16_wire_logic_cluster/lc_3/in_0

T_7_14_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_8_12_sp4_v_t_46
T_8_16_lc_trk_g0_3
T_8_16_wire_logic_cluster/lc_0/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_6/in_1

T_7_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_3/in_0

T_7_14_wire_logic_cluster/lc_1/out
T_6_14_sp4_h_l_10
T_9_14_sp4_v_t_47
T_9_15_lc_trk_g3_7
T_9_15_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_1/in_0

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_0
T_11_7_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g1_1
T_11_8_wire_logic_cluster/lc_7/in_3

T_11_7_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g2_1
T_11_7_wire_logic_cluster/lc_0/in_3

T_11_7_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g1_1
T_11_8_wire_logic_cluster/lc_3/in_3

T_11_7_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g2_1
T_11_7_wire_logic_cluster/lc_1/in_0

T_11_7_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g2_1
T_11_7_wire_logic_cluster/lc_7/in_0

End 

Net : Gl_r2_1
T_8_16_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g0_1
T_8_15_wire_logic_cluster/lc_0/in_1

T_8_16_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_7/in_1

T_8_16_wire_logic_cluster/lc_1/out
T_8_13_sp4_v_t_42
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_4/in_1

T_8_16_wire_logic_cluster/lc_1/out
T_8_13_sp4_v_t_42
T_8_14_lc_trk_g2_2
T_8_14_wire_logic_cluster/lc_5/in_3

T_8_16_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_5/in_1

T_8_16_wire_logic_cluster/lc_1/out
T_8_13_sp4_v_t_42
T_8_14_lc_trk_g2_2
T_8_14_wire_logic_cluster/lc_6/in_0

T_8_16_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g2_1
T_8_16_input_2_3
T_8_16_wire_logic_cluster/lc_3/in_2

T_8_16_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g2_1
T_7_15_wire_logic_cluster/lc_2/in_3

T_8_16_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g2_1
T_8_16_wire_logic_cluster/lc_0/in_1

T_8_16_wire_logic_cluster/lc_1/out
T_8_13_sp4_v_t_42
T_8_14_lc_trk_g2_2
T_8_14_wire_logic_cluster/lc_3/in_3

T_8_16_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_5/in_1

T_8_16_wire_logic_cluster/lc_1/out
T_8_13_sp4_v_t_42
T_8_14_lc_trk_g2_2
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

T_8_16_wire_logic_cluster/lc_1/out
T_8_13_sp4_v_t_42
T_8_14_lc_trk_g2_2
T_8_14_wire_logic_cluster/lc_1/in_3

End 

Net : Glue_Lab2.de0.g0_5_0
T_8_10_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g0_6
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

End 

Net : Glue_Lab2.g0_9_0_cascade_
T_8_9_wire_logic_cluster/lc_0/ltout
T_8_9_wire_logic_cluster/lc_1/in_2

End 

Net : Glue_Lab2.reset_counte_0_1
T_8_9_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_1/in_1

End 

Net : Glue_Lab2_Gl_r2_fast_0
T_7_16_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g3_0
T_8_15_wire_logic_cluster/lc_0/in_3

T_7_16_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_input_2_7
T_7_15_wire_logic_cluster/lc_7/in_2

T_7_16_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_input_2_5
T_7_15_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_rx.ser_clk_2
T_7_11_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_1/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g0_5
T_7_12_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g0_5
T_7_12_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_0
T_6_11_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g1_5
T_7_11_wire_logic_cluster/lc_5/in_3

T_6_11_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_42
T_7_10_sp4_h_l_0
T_8_10_lc_trk_g2_0
T_8_10_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g1_5
T_7_11_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g3_5
T_6_11_wire_logic_cluster/lc_5/in_1

End 

Net : bu_rx_data_5
T_11_12_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_10_12_sp4_h_l_10
T_9_8_sp4_v_t_38
T_9_11_lc_trk_g0_6
T_9_11_wire_logic_cluster/lc_7/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_10_12_sp4_h_l_10
T_9_12_lc_trk_g0_2
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

T_11_12_wire_logic_cluster/lc_1/out
T_10_12_sp4_h_l_10
T_9_8_sp4_v_t_38
T_9_11_lc_trk_g0_6
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

T_11_12_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g2_1
T_12_11_input_2_1
T_12_11_wire_logic_cluster/lc_1/in_2

T_11_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g0_1
T_12_12_input_2_5
T_12_12_wire_logic_cluster/lc_5/in_2

T_11_12_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_4/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g2_1
T_11_12_wire_logic_cluster/lc_2/in_3

End 

Net : Gl_r2_0
T_7_16_wire_logic_cluster/lc_5/out
T_7_14_sp4_v_t_39
T_8_14_sp4_h_l_7
T_8_14_lc_trk_g1_2
T_8_14_input_2_5
T_8_14_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_42
T_8_15_sp4_h_l_0
T_7_15_lc_trk_g0_0
T_7_15_input_2_2
T_7_15_wire_logic_cluster/lc_2/in_2

T_7_16_wire_logic_cluster/lc_5/out
T_7_14_sp4_v_t_39
T_8_14_sp4_h_l_7
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_6/in_3

T_7_16_wire_logic_cluster/lc_5/out
T_7_14_sp4_v_t_39
T_8_14_sp4_h_l_7
T_8_14_lc_trk_g1_2
T_8_14_input_2_3
T_8_14_wire_logic_cluster/lc_3/in_2

T_7_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g1_5
T_8_16_wire_logic_cluster/lc_3/in_1

T_7_16_wire_logic_cluster/lc_5/out
T_5_16_sp4_h_l_7
T_8_12_sp4_v_t_42
T_8_13_lc_trk_g2_2
T_8_13_wire_logic_cluster/lc_7/in_3

T_7_16_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_42
T_8_15_sp4_h_l_0
T_9_15_lc_trk_g3_0
T_9_15_input_2_5
T_9_15_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_5/out
T_7_14_sp4_v_t_39
T_8_14_sp4_h_l_7
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.g1Z0Z_0
T_8_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g2_5
T_7_14_wire_logic_cluster/lc_3/in_0

End 

Net : led_c_0_4_cascade_
T_8_13_wire_logic_cluster/lc_3/ltout
T_8_13_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.C_out41_0
T_7_14_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g3_3
T_8_13_wire_logic_cluster/lc_3/in_3

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_1
T_8_10_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g1_7
T_7_11_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g0_7
T_7_11_wire_logic_cluster/lc_2/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g2_7
T_8_10_wire_logic_cluster/lc_7/in_0

End 

Net : Gl_rst
T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_7_13_sp4_v_t_38
T_7_15_lc_trk_g2_3
T_7_15_wire_logic_cluster/lc_6/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_7_13_sp4_v_t_38
T_7_15_lc_trk_g2_3
T_7_15_input_2_3
T_7_15_wire_logic_cluster/lc_3/in_2

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_7_13_sp4_v_t_38
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_1/in_0

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_7_13_sp4_v_t_38
T_7_16_lc_trk_g0_6
T_7_16_wire_logic_cluster/lc_2/in_0

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_7_13_sp4_v_t_38
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_6/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_7_13_sp4_v_t_38
T_7_16_lc_trk_g0_6
T_7_16_wire_logic_cluster/lc_5/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_7_13_sp4_v_t_38
T_7_16_lc_trk_g0_6
T_7_16_wire_logic_cluster/lc_3/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_7_13_sp4_v_t_38
T_7_16_lc_trk_g1_6
T_7_16_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_7_13_sp4_v_t_38
T_7_16_lc_trk_g0_6
T_7_16_wire_logic_cluster/lc_1/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_3/in_0

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_1/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_4/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_47
T_9_15_sp4_h_l_4
T_8_15_lc_trk_g1_4
T_8_15_input_2_1
T_8_15_wire_logic_cluster/lc_1/in_2

T_7_12_wire_logic_cluster/lc_7/out
T_5_12_sp12_h_l_1
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_6/in_0

T_7_12_wire_logic_cluster/lc_7/out
T_5_12_sp12_h_l_1
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_0/in_0

T_7_12_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_47
T_8_15_sp4_v_t_36
T_8_16_lc_trk_g2_4
T_8_16_wire_logic_cluster/lc_1/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_8_13_sp4_h_l_3
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_6/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_47
T_9_15_sp4_h_l_4
T_8_15_lc_trk_g1_4
T_8_15_wire_logic_cluster/lc_6/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_47
T_9_15_sp4_h_l_4
T_8_15_lc_trk_g1_4
T_8_15_wire_logic_cluster/lc_4/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_47
T_9_15_sp4_h_l_4
T_8_15_lc_trk_g1_4
T_8_15_wire_logic_cluster/lc_2/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_47
T_8_15_sp4_v_t_36
T_8_16_lc_trk_g2_4
T_8_16_input_2_2
T_8_16_wire_logic_cluster/lc_2/in_2

T_7_12_wire_logic_cluster/lc_7/out
T_5_12_sp12_h_l_1
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_7/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_47
T_8_14_lc_trk_g0_7
T_8_14_wire_logic_cluster/lc_4/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g3_7
T_7_12_wire_logic_cluster/lc_4/in_0

T_7_12_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g3_7
T_8_13_wire_logic_cluster/lc_2/in_0

T_7_12_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g2_7
T_8_13_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g3_7
T_7_12_wire_logic_cluster/lc_1/in_3

End 

Net : Glue_Lab2.g0_7
T_8_11_wire_logic_cluster/lc_1/out
T_9_11_sp4_h_l_2
T_11_11_lc_trk_g3_7
T_11_11_wire_logic_cluster/lc_7/in_3

End 

Net : Glue_Lab2.enOp
T_9_12_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_wire_logic_cluster/lc_3/in_1

T_9_12_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_input_2_6
T_9_13_wire_logic_cluster/lc_6/in_2

T_9_12_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_2/in_3

T_9_12_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_wire_logic_cluster/lc_7/in_3

T_9_12_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_wire_logic_cluster/lc_1/in_3

End 

Net : Glue_Lab2.gl_fsm.enOp_0_a2_2
T_9_14_wire_logic_cluster/lc_3/out
T_9_11_sp4_v_t_46
T_9_12_lc_trk_g3_6
T_9_12_wire_logic_cluster/lc_7/in_0

End 

Net : buart.Z_tx.bitcountZ0Z_0
T_11_10_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g0_7
T_11_9_wire_logic_cluster/lc_5/in_0

T_11_10_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g0_7
T_11_9_wire_logic_cluster/lc_0/in_3

T_11_10_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g0_7
T_11_9_wire_logic_cluster/lc_3/in_0

T_11_10_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g1_7
T_11_10_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g0_7
T_11_9_wire_logic_cluster/lc_6/in_1

T_11_10_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g1_7
T_11_10_wire_logic_cluster/lc_7/in_1

End 

Net : Glue_Lab2.gl_fsm.enOp_0_a2Z0Z_4
T_9_11_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g0_7
T_9_12_input_2_7
T_9_12_wire_logic_cluster/lc_7/in_2

End 

Net : Glue_Lab2.g0_8_0
T_9_12_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_37
T_8_9_lc_trk_g2_5
T_8_9_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.gZ0Z1
T_8_14_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.S_0_s_ac0_5_0_1
T_7_14_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g1_7
T_8_14_wire_logic_cluster/lc_7/in_3

End 

Net : Gl_r2_3
T_7_16_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_47
T_7_14_lc_trk_g3_7
T_7_14_wire_logic_cluster/lc_7/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_47
T_7_14_lc_trk_g3_7
T_7_14_wire_logic_cluster/lc_5/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g3_3
T_8_15_wire_logic_cluster/lc_7/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_4/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g3_3
T_8_15_wire_logic_cluster/lc_5/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_0/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_12_sp4_v_t_43
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_3/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_47
T_7_14_lc_trk_g3_7
T_7_14_input_2_2
T_7_14_wire_logic_cluster/lc_2/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_7_12_sp4_v_t_43
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_7/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_12_sp4_v_t_43
T_7_13_lc_trk_g3_3
T_7_13_input_2_4
T_7_13_wire_logic_cluster/lc_4/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_47
T_9_13_sp4_h_l_10
T_11_13_lc_trk_g2_7
T_11_13_input_2_3
T_11_13_wire_logic_cluster/lc_3/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_47
T_9_13_sp4_h_l_10
T_11_13_lc_trk_g2_7
T_11_13_wire_logic_cluster/lc_6/in_3

End 

Net : Gl_r2_2_rep1
T_7_16_wire_logic_cluster/lc_2/out
T_8_12_sp4_v_t_40
T_7_14_lc_trk_g0_5
T_7_14_input_2_7
T_7_14_wire_logic_cluster/lc_7/in_2

T_7_16_wire_logic_cluster/lc_2/out
T_8_12_sp4_v_t_40
T_7_14_lc_trk_g0_5
T_7_14_wire_logic_cluster/lc_4/in_3

T_7_16_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g3_2
T_8_15_input_2_5
T_8_15_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_2/out
T_8_12_sp4_v_t_40
T_7_14_lc_trk_g0_5
T_7_14_wire_logic_cluster/lc_2/in_1

End 

Net : Glue_Lab2.reset_counte_0_3
T_8_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_7/in_1

End 

Net : Glue_Lab2.g0_8_2
T_9_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_4/in_1

End 

Net : buart.Z_tx.bitcountZ0Z_1
T_11_10_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g0_6
T_11_9_wire_logic_cluster/lc_5/in_3

T_11_10_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g1_6
T_11_9_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g0_6
T_11_9_wire_logic_cluster/lc_3/in_1

T_11_10_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g0_6
T_11_9_input_2_6
T_11_9_wire_logic_cluster/lc_6/in_2

T_11_10_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g1_6
T_11_10_wire_logic_cluster/lc_6/in_3

End 

Net : Glue_Lab2.gl_fsm.N_14_cascade_
T_8_13_wire_logic_cluster/lc_1/ltout
T_8_13_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_3
T_7_12_wire_logic_cluster/lc_3/out
T_7_12_sp4_h_l_11
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_6/in_0

T_7_12_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_4/in_0

T_7_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_3/in_1

End 

Net : buart.Z_rx.bitcountlde_0
T_8_10_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g0_2
T_9_10_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g0_2
T_9_10_wire_logic_cluster/lc_7/in_1

T_8_10_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g0_2
T_9_10_wire_logic_cluster/lc_1/in_1

T_8_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g3_2
T_8_10_input_2_1
T_8_10_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_rx.ser_clk_2_0
T_8_12_wire_logic_cluster/lc_0/out
T_9_9_sp4_v_t_41
T_8_10_lc_trk_g3_1
T_8_10_input_2_2
T_8_10_wire_logic_cluster/lc_2/in_2

T_8_12_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g3_0
T_7_11_wire_logic_cluster/lc_2/in_3

T_8_12_wire_logic_cluster/lc_0/out
T_8_12_lc_trk_g1_0
T_8_12_wire_logic_cluster/lc_6/in_1

T_8_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_input_2_2
T_7_12_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.g0_1Z0Z_0
T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_3/in_1

End 

Net : Glue_Lab2.de0.g0Z0Z_5_cascade_
T_11_11_wire_logic_cluster/lc_5/ltout
T_11_11_wire_logic_cluster/lc_6/in_2

End 

Net : Glue_Lab2.g0_9_cascade_
T_11_11_wire_logic_cluster/lc_6/ltout
T_11_11_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_rx.bitcount_lm_2_cascade_
T_9_10_wire_logic_cluster/lc_6/ltout
T_9_10_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_rx.bitcount_lm_3_cascade_
T_9_10_wire_logic_cluster/lc_0/ltout
T_9_10_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_rx.startbit
T_9_10_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g1_4
T_9_9_input_2_7
T_9_9_wire_logic_cluster/lc_7/in_2

T_9_10_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g0_4
T_9_9_input_2_4
T_9_9_wire_logic_cluster/lc_4/in_2

T_9_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_5/in_3

T_9_10_wire_logic_cluster/lc_4/out
T_8_10_sp4_h_l_0
T_7_10_sp4_v_t_43
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_2/in_0

T_9_10_wire_logic_cluster/lc_4/out
T_8_10_sp4_h_l_0
T_7_10_sp4_v_t_43
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_4/out
T_8_10_sp4_h_l_0
T_7_10_sp4_v_t_43
T_6_11_lc_trk_g3_3
T_6_11_wire_logic_cluster/lc_5/in_3

T_9_10_wire_logic_cluster/lc_4/out
T_8_10_sp4_h_l_0
T_7_10_sp4_v_t_43
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g0_4
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

T_9_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g0_4
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

T_9_10_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_40
T_8_12_lc_trk_g3_0
T_8_12_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_1/in_1

T_9_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_7/in_3

T_9_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_7/in_3

T_9_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_rx.bitcount_lm_0
T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_3/in_3

End 

Net : buart.Z_rx.N_29_0_i_cascade_
T_8_10_wire_logic_cluster/lc_4/ltout
T_8_10_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_rx.hhZ0Z_0
T_5_10_wire_logic_cluster/lc_6/out
T_3_10_sp4_h_l_9
T_7_10_sp4_h_l_5
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_4/in_3

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_1/in_3

End 

Net : Glue_Lab2.g0_9_1_cascade_
T_11_11_wire_logic_cluster/lc_2/ltout
T_11_11_wire_logic_cluster/lc_3/in_2

End 

Net : Glue_Lab2.de0.g0_5_1_cascade_
T_11_11_wire_logic_cluster/lc_1/ltout
T_11_11_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.S_m_bmZ0Z_3_cascade_
T_7_13_wire_logic_cluster/lc_0/ltout
T_7_13_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.S_m_bm_N_6LZ0Z10
T_7_15_wire_logic_cluster/lc_5/out
T_7_8_sp12_v_t_22
T_7_13_lc_trk_g2_6
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT_g1_1
T_8_16_wire_logic_cluster/lc_4/out
T_8_12_sp4_v_t_45
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_6/in_0

End 

Net : Gl_r1_2
T_8_15_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g1_6
T_8_15_wire_logic_cluster/lc_7/in_0

T_8_15_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g2_6
T_7_15_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_37
T_8_13_lc_trk_g2_5
T_8_13_wire_logic_cluster/lc_6/in_3

T_8_15_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g0_6
T_8_16_wire_logic_cluster/lc_0/in_0

T_8_15_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g2_6
T_7_15_wire_logic_cluster/lc_1/in_1

T_8_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g0_6
T_9_15_wire_logic_cluster/lc_3/in_1

T_8_15_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_41
T_5_13_sp4_h_l_10
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_4/in_3

T_8_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g0_6
T_9_15_wire_logic_cluster/lc_0/in_0

T_8_15_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g1_6
T_8_14_wire_logic_cluster/lc_0/in_3

T_8_15_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_41
T_9_13_sp4_h_l_4
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_3/in_0

T_8_15_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_41
T_9_13_sp4_h_l_4
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.S_0_s_ac0_5_0_2
T_8_15_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g0_7
T_8_16_wire_logic_cluster/lc_4/in_3

End 

Net : Gl_subtract
T_9_14_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_44
T_6_13_sp4_h_l_9
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_44
T_10_13_sp4_h_l_2
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_7/in_3

End 

Net : Glue_Lab2_Gl_Op_5
T_9_13_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_40
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_6/in_0

T_9_13_wire_logic_cluster/lc_4/out
T_10_13_sp4_h_l_8
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_1/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g3_4
T_8_13_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_rx.idle_cascade_
T_9_10_wire_logic_cluster/lc_3/ltout
T_9_10_wire_logic_cluster/lc_4/in_2

End 

Net : Glue_Lab2.g0_0_1_0_cascade_
T_11_13_wire_logic_cluster/lc_0/ltout
T_11_13_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_rx.ser_clk_2_0_cascade_
T_8_12_wire_logic_cluster/lc_0/ltout
T_8_12_wire_logic_cluster/lc_1/in_2

End 

Net : Glue_Lab2.Gl_subtract_0
T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_7_13_sp4_h_l_10
T_7_13_lc_trk_g0_7
T_7_13_wire_logic_cluster/lc_6/in_1

End 

Net : Glue_Lab2_Gl_Op_0
T_9_13_wire_logic_cluster/lc_7/out
T_7_13_sp12_h_l_1
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_0/in_1

T_9_13_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g0_7
T_9_14_wire_logic_cluster/lc_6/in_3

T_9_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g2_7
T_9_13_wire_logic_cluster/lc_5/in_0

T_9_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g2_7
T_9_13_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.N_6
T_7_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g1_5
T_7_14_wire_logic_cluster/lc_3/in_3

End 

Net : Glue_Lab2.Gl_subtract_1_cascade_
T_9_14_wire_logic_cluster/lc_5/ltout
T_9_14_wire_logic_cluster/lc_6/in_2

End 

Net : Glue_Lab2_Gl_Op_2
T_9_13_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_3_13_sp12_h_l_1
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_1/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_3/in_3

End 

Net : Glue_Lab2_Gl_Op_3
T_9_13_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_6/out
T_9_13_sp4_h_l_1
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_0/in_3

T_9_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g2_6
T_9_13_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g2_6
T_9_13_wire_logic_cluster/lc_6/in_0

End 

Net : Glue_Lab2.gl_fsm.enOp_0_a2_1
T_8_12_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.g0_4_0_0
T_7_15_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g3_4
T_8_16_wire_logic_cluster/lc_4/in_1

End 

Net : Glue_Lab2_Gl_Op_1
T_9_13_wire_logic_cluster/lc_1/out
T_10_11_sp4_v_t_46
T_9_14_lc_trk_g3_6
T_9_14_wire_logic_cluster/lc_6/in_1

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_11_13_lc_trk_g3_2
T_11_13_wire_logic_cluster/lc_1/in_0

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g2_1
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g2_1
T_9_13_wire_logic_cluster/lc_1/in_0

End 

Net : Gl_r2_fast_2
T_7_16_wire_logic_cluster/lc_1/out
T_7_16_sp4_h_l_7
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_1/in_0

T_7_16_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g2_1
T_8_15_wire_logic_cluster/lc_3/in_0

End 

Net : Glue_Lab2_gl_fsm_state_1
T_8_13_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_6/in_0

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_2/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_4/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_0/in_3

End 

Net : Gl_r2_2
T_8_16_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_input_2_7
T_8_15_wire_logic_cluster/lc_7/in_2

T_8_16_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g2_2
T_7_15_input_2_4
T_7_15_wire_logic_cluster/lc_4/in_2

T_8_16_wire_logic_cluster/lc_2/out
T_8_12_sp4_v_t_41
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_6/in_1

T_8_16_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_1/in_0

T_8_16_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g0_2
T_8_16_input_2_0
T_8_16_wire_logic_cluster/lc_0/in_2

T_8_16_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_3/in_0

T_8_16_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_44
T_5_13_sp4_h_l_9
T_7_13_lc_trk_g3_4
T_7_13_wire_logic_cluster/lc_4/in_1

T_8_16_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_44
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_0/in_0

T_8_16_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_0/in_3

T_8_16_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_44
T_9_13_sp4_h_l_2
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_3/in_1

T_8_16_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_44
T_9_13_sp4_h_l_2
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT_C_out41_1_cascade_
T_7_13_wire_logic_cluster/lc_5/ltout
T_7_13_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_rx.hhZ0Z_1
T_5_10_wire_logic_cluster/lc_1/out
T_6_10_sp4_h_l_2
T_10_10_sp4_h_l_5
T_9_10_lc_trk_g0_5
T_9_10_wire_logic_cluster/lc_4/in_1

T_5_10_wire_logic_cluster/lc_1/out
T_6_10_sp4_h_l_2
T_9_10_sp4_v_t_39
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.g1_0_0
T_7_15_wire_logic_cluster/lc_2/out
T_7_5_sp12_v_t_23
T_7_13_lc_trk_g2_0
T_7_13_wire_logic_cluster/lc_5/in_1

End 

Net : Gl_r1_fast_2
T_8_15_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_1/in_1

End 

Net : Glue_Lab2_gl_fsm_state_0
T_8_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_44
T_8_14_sp4_v_t_40
T_7_15_lc_trk_g3_0
T_7_15_wire_logic_cluster/lc_6/in_3

T_8_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_44
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_7/in_1

T_8_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_44
T_8_14_sp4_v_t_40
T_7_15_lc_trk_g3_0
T_7_15_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g0_2
T_8_13_wire_logic_cluster/lc_1/in_1

T_8_13_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g0_2
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

T_8_13_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.S_m_bm_N_5LZ0Z7
T_8_15_wire_logic_cluster/lc_3/out
T_8_15_sp4_h_l_11
T_7_11_sp4_v_t_41
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_0/in_0

End 

Net : Gl_r1_2_rep1
T_8_15_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_7/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g3_4
T_8_15_wire_logic_cluster/lc_5/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g2_4
T_7_14_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_2/in_3

End 

Net : Gl_r1_3
T_7_14_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g2_6
T_8_15_wire_logic_cluster/lc_7/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g1_6
T_7_15_wire_logic_cluster/lc_4/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_7/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g2_6
T_8_15_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g1_6
T_7_15_wire_logic_cluster/lc_0/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_7/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_45
T_9_13_sp4_h_l_8
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_45
T_9_13_sp4_h_l_8
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_6/in_0

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_2
T_8_12_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g2_6
T_8_12_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g3_6
T_7_11_wire_logic_cluster/lc_4/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g3_6
T_7_11_wire_logic_cluster/lc_6/in_3

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g2_6
T_8_12_input_2_6
T_8_12_wire_logic_cluster/lc_6/in_2

T_8_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g3_6
T_7_12_input_2_3
T_7_12_wire_logic_cluster/lc_3/in_2

End 

Net : buart.Z_rx.bitcount_cry_0
T_9_9_wire_logic_cluster/lc_0/cout
T_9_9_wire_logic_cluster/lc_1/in_3

Net : buart.Z_rx.bitcount_cry_0_THRU_CO
T_9_9_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.g0_4Z0Z_0
T_8_15_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g1_5
T_8_14_wire_logic_cluster/lc_7/in_1

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_4
T_7_12_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g1_2
T_8_12_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g1_2
T_7_11_wire_logic_cluster/lc_6/in_1

T_7_12_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g0_2
T_7_11_input_2_4
T_7_11_wire_logic_cluster/lc_4/in_2

End 

Net : Glue_Lab2.g0_7_2
T_8_9_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_44
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_5
T_7_11_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g3_3
T_8_12_input_2_0
T_8_12_wire_logic_cluster/lc_0/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g2_3
T_7_11_wire_logic_cluster/lc_3/in_0

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_c2
T_11_7_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_45
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_1/in_3

T_11_7_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_45
T_11_8_lc_trk_g1_5
T_11_8_input_2_0
T_11_8_wire_logic_cluster/lc_0/in_2

T_11_7_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g3_0
T_12_8_wire_logic_cluster/lc_0/in_1

T_11_7_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g3_0
T_12_8_input_2_1
T_12_8_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_c5
T_11_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g3_1
T_11_8_input_2_4
T_11_8_wire_logic_cluster/lc_4/in_2

End 

Net : Gl_r1_0
T_8_14_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_9_13_sp4_v_t_41
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_3/in_3

T_8_14_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g1_4
T_7_15_wire_logic_cluster/lc_2/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g0_4
T_8_14_input_2_6
T_8_14_wire_logic_cluster/lc_6/in_2

T_8_14_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_3/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g1_4
T_8_13_wire_logic_cluster/lc_7/in_0

T_8_14_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_2/in_0

End 

Net : Glue_Lab2.de0.de_escZ0Z_3
T_9_12_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g2_2
T_8_11_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.S_0_s_c2_0_cascade_
T_8_14_wire_logic_cluster/lc_6/ltout
T_8_14_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_tx.un1_bitcount_c2
T_11_9_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g0_3
T_11_9_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_tx.counter_RNIVE1P1_4
T_11_9_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g1_1
T_11_10_wire_logic_cluster/lc_6/in_0

T_11_9_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g1_1
T_11_10_wire_logic_cluster/lc_7/in_3

T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_tx.Z_baudgen.counter_RNIES38_0Z0Z_4
T_11_8_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g0_5
T_11_9_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.S_0_s_c2_1_cascade_
T_8_16_wire_logic_cluster/lc_3/ltout
T_8_16_wire_logic_cluster/lc_4/in_2

End 

Net : Glue_Lab2.reset_countZ0Z_4
T_6_11_wire_logic_cluster/lc_4/out
T_7_11_sp4_h_l_8
T_11_11_sp4_h_l_8
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_7/in_0

T_6_11_wire_logic_cluster/lc_4/out
T_7_11_sp4_h_l_8
T_11_11_sp4_h_l_8
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_37
T_7_9_sp4_h_l_0
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_1/in_1

T_6_11_wire_logic_cluster/lc_4/out
T_7_11_sp4_h_l_8
T_8_11_lc_trk_g2_0
T_8_11_wire_logic_cluster/lc_4/in_0

T_6_11_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g3_4
T_7_12_wire_logic_cluster/lc_7/in_0

T_6_11_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g1_4
T_6_11_wire_logic_cluster/lc_4/in_1

End 

Net : buart.Z_tx.Z_baudgen.un1_bitcount_c2_1
T_11_8_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g1_3
T_11_9_wire_logic_cluster/lc_1/in_1

End 

Net : Glue_Lab2.de0.g0_5_2_cascade_
T_8_11_wire_logic_cluster/lc_2/ltout
T_8_11_wire_logic_cluster/lc_3/in_2

End 

Net : Glue_Lab2.g0_9_2_cascade_
T_8_11_wire_logic_cluster/lc_3/ltout
T_8_11_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_tx.uart_busy_0_0
T_11_9_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g0_4
T_11_9_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.S_0_s_axbZ0Z3_cascade_
T_7_15_wire_logic_cluster/lc_0/ltout
T_7_15_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_tx.un1_bitcount_c1_cascade_
T_11_10_wire_logic_cluster/lc_5/ltout
T_11_10_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.S_m_bm_N_3LZ0Z3
T_7_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g0_3
T_7_13_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_rx.bitcount_cry_2
T_9_9_wire_logic_cluster/lc_2/cout
T_9_9_wire_logic_cluster/lc_3/in_3

Net : buart.Z_rx.bitcount_cry_2_THRU_CO
T_9_9_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g0_3
T_9_10_wire_logic_cluster/lc_0/in_1

End 

Net : Glue_Lab2.reset_countZ0Z_0
T_7_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g2_7
T_6_11_wire_logic_cluster/lc_0/in_1

T_7_11_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g2_7
T_7_11_wire_logic_cluster/lc_7/in_0

End 

Net : Glue_Lab2.reset_count_cry_1
T_6_11_wire_logic_cluster/lc_1/cout
T_6_11_wire_logic_cluster/lc_2/in_3

Net : Glue_Lab2.reset_count_cry_1_THRU_CO
T_6_11_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_45
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.S_m_bm_N_2LZ0Z1
T_8_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_0/in_3

End 

Net : Glue_Lab2.g0_7_0
T_8_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_ac0_7
T_7_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.g0_1_0_0
T_8_16_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_37
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.g0_0_a3Z0Z_0_cascade_
T_7_14_wire_logic_cluster/lc_2/ltout
T_7_14_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.S_m_amZ0Z_1
T_8_14_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g2_3
T_9_15_wire_logic_cluster/lc_6/in_1

End 

Net : led_c_1_cascade_
T_9_15_wire_logic_cluster/lc_6/ltout
T_9_15_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_rx.bitcountlde_0_cascade_
T_8_10_wire_logic_cluster/lc_2/ltout
T_8_10_wire_logic_cluster/lc_3/in_2

End 

Net : buart.Z_rx.bitcount_cry_1
T_9_9_wire_logic_cluster/lc_1/cout
T_9_9_wire_logic_cluster/lc_2/in_3

Net : buart.Z_rx.bitcount_cry_1_THRU_CO
T_9_9_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g1_2
T_9_10_wire_logic_cluster/lc_6/in_1

End 

Net : Glue_Lab2.reset_countZ0Z_1
T_7_11_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g3_1
T_6_11_wire_logic_cluster/lc_1/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_1/in_0

End 

Net : bu_rx_data_rdy_cascade_
T_8_11_wire_logic_cluster/lc_6/ltout
T_8_11_wire_logic_cluster/lc_7/in_2

End 

Net : led_c_0
T_8_13_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_5/in_0

T_8_13_wire_logic_cluster/lc_7/out
T_9_12_sp4_v_t_47
T_10_12_sp4_h_l_3
T_13_12_lc_trk_g1_6
T_13_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : Glue_Lab2.reset_count_cry_2
T_6_11_wire_logic_cluster/lc_2/cout
T_6_11_wire_logic_cluster/lc_3/in_3

Net : Glue_Lab2.reset_countZ0Z_2
T_7_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_47
T_6_11_lc_trk_g2_2
T_6_11_input_2_2
T_6_11_wire_logic_cluster/lc_2/in_2

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g2_1
T_7_9_input_2_1
T_7_9_wire_logic_cluster/lc_1/in_2

End 

Net : Glue_Lab2.reset_count_cry_2_THRU_CO
T_6_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.un1_bitcount_c3_cascade_
T_11_9_wire_logic_cluster/lc_6/ltout
T_11_9_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_rx.bitcount_cry_3
T_9_9_wire_logic_cluster/lc_3/cout
T_9_9_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.g0Z0Z_1
T_9_13_wire_logic_cluster/lc_5/out
T_9_12_sp4_v_t_42
T_8_13_lc_trk_g3_2
T_8_13_input_2_3
T_8_13_wire_logic_cluster/lc_3/in_2

End 

Net : Glue_Lab2.is_hexplus_cascade_
T_8_12_wire_logic_cluster/lc_4/ltout
T_8_12_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_c5_cascade_
T_11_8_wire_logic_cluster/lc_1/ltout
T_11_8_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_rx.Z_baudgen.counter_0_1_5_cascade_
T_7_11_wire_logic_cluster/lc_2/ltout
T_7_11_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.N_6_0
T_7_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_5/in_3

End 

Net : buart.Z_tx.bitcount_RNIBADLZ0Z_1_cascade_
T_11_9_wire_logic_cluster/lc_0/ltout
T_11_9_wire_logic_cluster/lc_1/in_2

End 

Net : Glue_Lab2.reset_count_cry_0
T_6_11_wire_logic_cluster/lc_0/cout
T_6_11_wire_logic_cluster/lc_1/in_3

Net : Glue_Lab2.reset_count_cry_0_THRU_CO
T_6_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g0_1
T_7_11_input_2_1
T_7_11_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_tx.counter_RNIVE1P1_4_cascade_
T_11_9_wire_logic_cluster/lc_1/ltout
T_11_9_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_rx.Z_baudgen.counter_RNO_0Z0Z_4
T_7_11_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g1_6
T_7_12_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_rx.ser_clk_2_cascade_
T_7_11_wire_logic_cluster/lc_5/ltout
T_7_11_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.g0_0_a3_0Z0Z_0_cascade_
T_7_13_wire_logic_cluster/lc_4/ltout
T_7_13_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.S_m_bmZ0Z_1_cascade_
T_9_15_wire_logic_cluster/lc_5/ltout
T_9_15_wire_logic_cluster/lc_6/in_2

End 

Net : Glue_Lab2.Gl_r1_2_2_cascade_
T_9_13_wire_logic_cluster/lc_2/ltout
T_9_13_wire_logic_cluster/lc_3/in_2

End 

Net : buart.Z_rx.startbit_cascade_
T_9_10_wire_logic_cluster/lc_4/ltout
T_9_10_wire_logic_cluster/lc_5/in_2

End 

Net : Glue_Lab2.Gl_r1_2_1_cascade_
T_9_13_wire_logic_cluster/lc_0/ltout
T_9_13_wire_logic_cluster/lc_1/in_2

End 

Net : Glue_Lab2.reset_count_cry_3
T_6_11_wire_logic_cluster/lc_3/cout
T_6_11_wire_logic_cluster/lc_4/in_3

End 

Net : Gl_tx_data_1
T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_0_10_span12_horz_6
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_3/in_3

End 

Net : Gl_tx_data_2
T_9_14_wire_logic_cluster/lc_0/out
T_9_10_sp4_v_t_37
T_6_10_sp4_h_l_6
T_7_10_lc_trk_g3_6
T_7_10_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_tx.shifterZ0Z_8
T_12_10_wire_logic_cluster/lc_1/out
T_12_10_sp4_h_l_7
T_8_10_sp4_h_l_7
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_2/in_3

End 

Net : L2_adder_rdy
T_12_12_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_38
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_4/in_0

End 

Net : uart_RXD
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_10_span4_vert_t_14
T_0_10_span4_horz_13
T_4_10_sp4_h_l_0
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_6/in_3

End 

Net : Glue_Lab2.reset_countZ0Z_3
T_7_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g2_0
T_6_11_wire_logic_cluster/lc_3/in_1

T_7_11_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g0_0
T_7_11_input_2_0
T_7_11_wire_logic_cluster/lc_0/in_2

End 

Net : Gl_tx_data_5
T_7_13_wire_logic_cluster/lc_6/out
T_7_7_sp12_v_t_23
T_7_10_lc_trk_g3_3
T_7_10_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.sDelay.delayRegZ0Z_1
T_7_12_wire_logic_cluster/lc_1/out
T_3_12_sp12_h_l_1
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_6/in_3

End 

Net : Gl_tx_data_4
T_8_12_wire_logic_cluster/lc_5/out
T_8_8_sp4_v_t_47
T_7_10_lc_trk_g0_1
T_7_10_wire_logic_cluster/lc_6/in_1

End 

Net : Gl_tx_data_6
T_8_13_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_45
T_7_10_lc_trk_g3_5
T_7_10_input_2_2
T_7_10_wire_logic_cluster/lc_2/in_2

End 

Net : Gl_tx_data_3
T_7_13_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_41
T_7_10_lc_trk_g3_1
T_7_10_wire_logic_cluster/lc_5/in_3

End 

Net : Gl_tx_data_0
T_7_12_wire_logic_cluster/lc_5/out
T_7_8_sp4_v_t_47
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.sDelay.delayRegZ0Z_0
T_7_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g1_4
T_7_12_wire_logic_cluster/lc_1/in_0

End 

Net : buart.Z_tx.shifterZ0Z_5
T_7_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g1_6
T_7_10_wire_logic_cluster/lc_5/in_0

End 

Net : buart.Z_tx.shifterZ0Z_7
T_7_10_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_7/in_0

End 

Net : buart.Z_tx.shifterZ0Z_3
T_7_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g1_4
T_7_10_wire_logic_cluster/lc_3/in_0

End 

Net : buart.Z_tx.shifterZ0Z_2
T_7_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.shifterZ0Z_0
T_7_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_tx.shifterZ0Z_4
T_7_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.sDelay.delayRegZ0Z_3
T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_7/in_1

End 

Net : buart.Z_tx.shifterZ0Z_6
T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g2_7
T_7_10_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_tx.shifterZ0Z_1
T_7_10_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g2_0
T_7_10_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.sDelay.delayRegZ0Z_2
T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g3_6
T_12_12_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.S_0_s_ac0_5_dZ0
T_9_15_wire_logic_cluster/lc_0/out
T_9_15_sp4_h_l_5
T_12_11_sp4_v_t_40
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.S_0_s_ac0_5_0Z0Z_0
T_11_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.C_out41_cascade_
T_11_13_wire_logic_cluster/lc_6/ltout
T_11_13_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.S_0_s_axbZ0Z3
T_7_15_wire_logic_cluster/lc_0/out
T_4_15_sp12_h_l_0
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.S_1_ac0_1_0Z0Z_0
T_8_14_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.S_1_axbZ0Z1_cascade_
T_8_14_wire_logic_cluster/lc_1/ltout
T_8_14_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.S_1_c3_cZ0_cascade_
T_11_13_wire_logic_cluster/lc_5/ltout
T_11_13_wire_logic_cluster/lc_6/in_2

End 

Net : clk
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_6_5_sp4_v_t_39
T_3_9_sp4_h_l_7
T_0_9_span4_horz_31
T_0_9_lc_trk_g0_7
T_0_9_wire_gbuf/in

End 

Net : clk_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_0_11_wire_io_cluster/io_1/inclk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_11_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_10_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_14_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_13_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_16_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_16_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_16_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_16_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_16_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_15_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_15_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_15_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_15_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_14_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_12_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_16_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_16_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_15_wire_logic_cluster/lc_3/clk

End 

Net : Lab_UT.S_1_c3_d
T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_11_10_sp4_v_t_38
T_11_13_lc_trk_g1_6
T_11_13_wire_logic_cluster/lc_6/in_1

End 

Net : led_c_1
T_9_15_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_36
T_10_12_sp4_h_l_1
T_13_12_lc_trk_g0_4
T_13_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : led_c_3
T_7_13_wire_logic_cluster/lc_1/out
T_6_13_sp4_h_l_10
T_10_13_sp4_h_l_6
T_13_9_span4_vert_t_15
T_13_11_lc_trk_g1_3
T_13_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_7_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_45
T_5_11_sp4_h_l_1
T_7_11_lc_trk_g3_4
T_7_11_input_2_7
T_7_11_wire_logic_cluster/lc_7/in_2

T_7_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_45
T_8_10_lc_trk_g0_5
T_8_10_wire_logic_cluster/lc_5/in_0

T_7_8_wire_logic_cluster/lc_6/out
T_7_8_sp4_h_l_1
T_3_8_sp4_h_l_1
T_2_4_sp4_v_t_43
T_2_0_span4_vert_39
T_2_0_lc_trk_g0_7
T_6_0_wire_pll/RESET

End 

Net : led_c_4
T_11_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_3
T_10_9_sp4_v_t_38
T_11_9_sp4_h_l_8
T_13_9_lc_trk_g1_0
T_13_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_serial_data_c
T_6_10_wire_logic_cluster/lc_6/out
T_5_10_sp4_h_l_4
T_0_10_span4_horz_7
T_0_10_span4_vert_t_13
T_0_12_lc_trk_g1_1
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : clk_in_c
T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_vert_t_14
T_0_1_span4_vert_b_14
T_0_1_lc_trk_g1_6
T_6_0_wire_pll/REFERENCECLK

End 

