FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 17816.3.0 6ef71c737d05 */
/* bench 17816.3.1 6523e9553e1a */
/* bench 17816.3.2 8538b1925888 */
/* bench 17816.3.3 708f9e32b2f8 */
/* bench 17816.3.4 2cb5a8e23050 */
/* bench 17816.3.5 5d76e73a4d6e */
/* bench 22831.1.0 2088b84031c0 */
/* bench 22831.1.1 57202c1adc46 */
/* bench 22831.1.2 cf90147a9717 */
/* bench 22831.1.3 443b15d31508 */
/* bench 22831.1.4 2054a2db1931 */
/* bench 22831.1.5 d749ea392387 */
/* bench 22831.1.6 074b31eece23 */
/* bench 22831.1.7 652786960db3 */
/* bench 22831.1.8 ca833d77c7d8 */
/* bench 22831.1.9 ced2ff7123bb */
/* bench 17816.3.8 cfa0fa697b81 */
/*
    interrupt handling
    Copyright (C) 2003-2004  Kevin Thayer <nufan_wfk at yahoo.com>
    Copyright (C) 2004  Chris Kennedy <c@groovy.org>
    Copyright (C) 2005-2007  Hans Verkuil <hverkuil@xs4all.nl>

 */

#ifndef IVTV_IRQ_H
#define IVTV_IRQ_H

#define IVTV_IRQ_ENC_START_CAP		BIT(31)
#define IVTV_IRQ_ENC_EOS		BIT(30)
#define IVTV_IRQ_ENC_VBI_CAP		BIT(29)
#define IVTV_IRQ_ENC_VIM_RST		BIT(28)
#define IVTV_IRQ_ENC_DMA_COMPLETE	BIT(27)
#define IVTV_IRQ_ENC_PIO_COMPLETE	BIT(25)
#define IVTV_IRQ_DEC_AUD_MODE_CHG	BIT(24)
#define IVTV_IRQ_DEC_DATA_REQ		BIT(22)
#define IVTV_IRQ_DEC_DMA_COMPLETE	BIT(20)
#define IVTV_IRQ_DEC_VBI_RE_INSERT	BIT(19)
#define IVTV_IRQ_DMA_ERR		BIT(18)
#define IVTV_IRQ_DMA_WRITE		BIT(17)
#define IVTV_IRQ_DMA_READ		BIT(16)
#define IVTV_IRQ_DEC_VSYNC		BIT(10)

/* IRQ Masks */
#define IVTV_IRQ_MASK_INIT (IVTV_IRQ_DMA_ERR|IVTV_IRQ_ENC_DMA_COMPLETE|\
		IVTV_IRQ_DMA_READ|IVTV_IRQ_ENC_PIO_COMPLETE)

#define IVTV_IRQ_MASK_CAPTURE (IVTV_IRQ_ENC_START_CAP | IVTV_IRQ_ENC_EOS)
#define IVTV_IRQ_MASK_DECODE  (IVTV_IRQ_DEC_DATA_REQ|IVTV_IRQ_DEC_AUD_MODE_CHG)

irqreturn_t ivtv_irq_handler(int irq, void *dev_id);

void ivtv_irq_work_handler(struct kthread_work *work);
void ivtv_dma_stream_dec_prepare(struct ivtv_stream *s, u32 offset, int lock);
void ivtv_unfinished_dma(struct timer_list *t);

#endif
