0.6
2019.1
May 24 2019
15:06:07
D:/_Senior/Semester_1/6.111/final_project/digiteyez/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/_Senior/Semester_1/6.111/final_project/digiteyez/final_project/final_project.srcs/sim_1/new/spi_tb.sv,1573095872,systemVerilog,,,,spi_tb,,,,,,,,
D:/_Senior/Semester_1/6.111/final_project/digiteyez/final_project/final_project.srcs/sources_1/new/screen_interfacer.sv,1573098306,systemVerilog,,D:/_Senior/Semester_1/6.111/final_project/digiteyez/final_project/final_project.srcs/sim_1/new/spi_tb.sv,,screen_interfacer;spi_send,,,,,,,,
