---
layout: project_page
title: SuperScalar CPU With Dynamic Sheduling
permalink: /co502/e16/SuperScalar-CPU-With-Dynamic-Sheduling/
description: Implementation of a Superscalar CPU with Dynamic Scheduling which support
  RISC-V standard ISA with standard 'M' Extention
has_children: false
parent: E16 Advanced Computer Architecture (CO502)
grand_parent: Advanced Computer Architecture (CO502)
cover_url: /data/categories/co502/cover_page.jpg
thumbnail_url: /data/categories/co502/thumbnail.jpg
repo_url: https://github.com/cepdnaclk/e16-Co502-SuperScalar-CPU-With-Dynamic-Sheduling
page_url: blank
forks: 2
watchers: 0
stars: 0
started_on: '2021-10-20T09:22:56Z'
---

Implementation of a Superscalar CPU with Dynamic Scheduling which support RISC-V standard ISA with standard 'M' Extention