; assertions to be verified
 IR2 <: I2     ; Instantiate parameter I2 in module ifcontr @cpu4.v:202
 QCResult <: QC     ; Instantiate parameter QC in module ifcontr @cpu4.v:202
 PCsel <: PCsel     ; Instantiate parameter PCsel in module ifcontr @cpu4.v:202
 PCoffset <: PCoffset     ; Instantiate parameter PCoffset in module ifcontr @cpu4.v:202
 PCjump <: PCjump     ; Instantiate parameter PCjump in module ifcontr @cpu4.v:202
 ReadLabel <: ReadLabel     ; Instantiate parameter ReadLabel in module ifcontr @cpu4.v:202
 WriteLabel <: WriteLabel     ; Instantiate parameter WriteLabel in module ifcontr @cpu4.v:202
(ReadLabel==0)  =>  PC <: L     ; assign Iaddr = PC @cpu4.v:219
(ReadLabel==1)  =>  PC <: H     ; assign Iaddr = PC @cpu4.v:219
 (join PC2 PCoffset) <: PCbr     ; assign PCbr = ((PC2)+(4))+(PCoffset) @cpu4.v:220
 PC <: PCinc     ; assign PCinc = (PC)+(4) @cpu4.v:221
 (join PC2 PCjump) <: PCjmp     ; assign PCjmp = {PC2[31:28], PCjump, 0} @cpu4.v:222
 WriteCLK <: WCLK     ; Instantiate parameter WCLK in module rf @cpu4.v:255
 RSaddr <: RSaddr     ; Instantiate parameter RSaddr in module rf @cpu4.v:255
 RTaddr <: RTaddr     ; Instantiate parameter RTaddr in module rf @cpu4.v:255
 wbRDaddr <: RDaddr     ; Instantiate parameter RDaddr in module rf @cpu4.v:255
 RS <: RS     ; Instantiate parameter RS in module rf @cpu4.v:255
 RT <: RT     ; Instantiate parameter RT in module rf @cpu4.v:255
 RDbus <: RD     ; Instantiate parameter RD in module rf @cpu4.v:255
 L <: MRST     ; Instantiate parameter MRST in module rd @cpu4.v:266
 IR1 <: I1     ; Instantiate parameter I1 in module rd @cpu4.v:266
 IR4 <: I2     ; Instantiate parameter I2 in module rd @cpu4.v:266
 RSaddr <: RSaddr     ; Instantiate parameter RSaddr in module rd @cpu4.v:266
 RTaddr <: RTaddr     ; Instantiate parameter RTaddr in module rd @cpu4.v:266
 RDaddr <: RDaddr     ; Instantiate parameter RDaddr in module rd @cpu4.v:266
 Imm <: Imm     ; Instantiate parameter Imm in module rd @cpu4.v:266
 instIsSyscall <: instIsSyscall     ; Instantiate parameter instIsSyscall in module rd @cpu4.v:266
 ReadLabel <: ReadLabel     ; Instantiate parameter ReadLabel in module rd @cpu4.v:266
 WriteLabel <: WriteLabel     ; Instantiate parameter WriteLabel in module rd @cpu4.v:266
 L <: WriteCLK     ; assign WriteCLK = CLK==0 @cpu4.v:281
(ReadLabel==0)  =>  (join (join (join instIsSyscall rInstIsSyscall) rrInstIsSyscall) pipeInhibit) <: L     ; assign decodeStall = (((instIsSyscall)|(rInstIsSyscall))&(~(rrInstIsSyscall)))&(~(pipeInhibit)) @cpu4.v:308
(ReadLabel==1)  =>  (join (join (join instIsSyscall rInstIsSyscall) rrInstIsSyscall) pipeInhibit) <: H     ; assign decodeStall = (((instIsSyscall)|(rInstIsSyscall))&(~(rrInstIsSyscall)))&(~(pipeInhibit)) @cpu4.v:308
 (join mem_pipeInhibit MD_ready) <: pipeInhibit     ; assign pipeInhibit = (mem_pipeInhibit)|(~(MD_ready)) @cpu4.v:309
 IR2 <: addr     ; Instantiate parameter addr in module bpcontr @cpu4.v:316
 memRDaddr <: MemRDaddr     ; Instantiate parameter MemRDaddr in module bpcontr @cpu4.v:316
 wbRDaddr <: RDaddr     ; Instantiate parameter RDaddr in module bpcontr @cpu4.v:316
 BPsel <: RSsel     ; Instantiate parameter BPsel in module bpcontr @cpu4.v:316
 ReadLabel <: ReadLabel     ; Instantiate parameter ReadLabel in module bpcontr @cpu4.v:316
 WriteLabel <: WriteLabel     ; Instantiate parameter WriteLabel in module bpcontr @cpu4.v:316
 IR2 <: addr     ; Instantiate parameter addr in module bpcontr @cpu4.v:328
 memRDaddr <: MemRDaddr     ; Instantiate parameter MemRDaddr in module bpcontr @cpu4.v:328
 wbRDaddr <: RDaddr     ; Instantiate parameter RDaddr in module bpcontr @cpu4.v:328
 BPsel <: RTsel     ; Instantiate parameter BPsel in module bpcontr @cpu4.v:328
 ReadLabel <: ReadLabel     ; Instantiate parameter ReadLabel in module bpcontr @cpu4.v:328
 WriteLabel <: WriteLabel     ; Instantiate parameter WriteLabel in module bpcontr @cpu4.v:328
(RSsel==0) (RSbusMuxOut==RSbus)  =>  (join RSbus RSsel) <: RSbusMuxOut     ; RSbusMuxOut = RSbus @cpu4.v:341
(Not(RSsel==0)) (RSbusMuxOut==0)  =>  RSsel <: RSbusMuxOut     ; RSbusMuxOut = 0 @cpu4.v:341
(RSsel==1) (RSbusMuxOut==MAR)  =>  (join MAR RSsel) <: RSbusMuxOut     ; RSbusMuxOut = MAR @cpu4.v:342
(RSbusMuxOut==0) (Not(RSsel==1))  =>  RSsel <: RSbusMuxOut     ; RSbusMuxOut = 0 @cpu4.v:342
(RSbusMuxOut==RDbus) (RSsel==2)  =>  (join RDbus RSsel) <: RSbusMuxOut     ; RSbusMuxOut = RDbus @cpu4.v:343
(RSbusMuxOut==0) (Not(RSsel==2))  =>  RSsel <: RSbusMuxOut     ; RSbusMuxOut = 0 @cpu4.v:343
(RTbusMuxOut==RTbus) (RTsel==0)  =>  (join RTbus RTsel) <: RTbusMuxOut     ; RTbusMuxOut = RTbus @cpu4.v:348
(Not(RTsel==0)) (RTbusMuxOut==0)  =>  RTsel <: RTbusMuxOut     ; RTbusMuxOut = 0 @cpu4.v:348
(RTsel==1) (RTbusMuxOut==MAR)  =>  (join MAR RTsel) <: RTbusMuxOut     ; RTbusMuxOut = MAR @cpu4.v:349
(Not(RTsel==1)) (RTbusMuxOut==0)  =>  RTsel <: RTbusMuxOut     ; RTbusMuxOut = 0 @cpu4.v:349
(RTsel==2) (RTbusMuxOut==RDbus)  =>  (join RDbus RTsel) <: RTbusMuxOut     ; RTbusMuxOut = RDbus @cpu4.v:350
(RTbusMuxOut==0) (Not(RTsel==2))  =>  RTsel <: RTbusMuxOut     ; RTbusMuxOut = 0 @cpu4.v:350
 IR2 <: I2     ; Instantiate parameter I2 in module ex @cpu4.v:352
 QCsel <: QCsel     ; Instantiate parameter QCsel in module ex @cpu4.v:352
 ALUsel <: ALUsel     ; Instantiate parameter ALUsel in module ex @cpu4.v:352
 UseImm <: UseImm     ; Instantiate parameter UseImm in module ex @cpu4.v:352
 ReadLabel <: ReadLabel     ; Instantiate parameter ReadLabel in module ex @cpu4.v:352
 WriteLabel <: WriteLabel     ; Instantiate parameter WriteLabel in module ex @cpu4.v:352
 RSbusMuxOut <: RSbus     ; Instantiate parameter RSbus in module alu @cpu4.v:362
 RTbusMuxOut <: RTbus     ; Instantiate parameter RTbus in module alu @cpu4.v:362
 ImmBus <: Imm     ; Instantiate parameter Imm in module alu @cpu4.v:362
 UseImm <: UseImm     ; Instantiate parameter UseImm in module alu @cpu4.v:362
 ALUsel <: SEL     ; Instantiate parameter SEL in module alu @cpu4.v:362
 ALUout <: preALUout     ; Instantiate parameter ALUout in module alu @cpu4.v:362
 ReadLabel <: ReadLabel     ; Instantiate parameter ReadLabel in module alu @cpu4.v:362
 WriteLabel <: WriteLabel     ; Instantiate parameter WriteLabel in module alu @cpu4.v:362
 RSbusMuxOut <: RSbus     ; Instantiate parameter RSbus in module qc @cpu4.v:375
 RTbusMuxOut <: RTbus     ; Instantiate parameter RTbus in module qc @cpu4.v:375
 QCsel <: QCsel     ; Instantiate parameter QCsel in module qc @cpu4.v:375
 Result <: QCResult     ; Instantiate parameter Result in module qc @cpu4.v:375
 ReadLabel <: ReadLabel     ; Instantiate parameter ReadLabel in module qc @cpu4.v:375
 WriteLabel <: WriteLabel     ; Instantiate parameter WriteLabel in module qc @cpu4.v:375
(iMDtype==4)  =>  IR2 <: iMDtype     ; iMDtype = 4 @cpu4.v:398
(iMDtype==5)  =>  IR2 <: iMDtype     ; iMDtype = 5 @cpu4.v:399
(iMDtype==6)  =>  IR2 <: iMDtype     ; iMDtype = 6 @cpu4.v:400
(iMDtype==7)  =>  IR2 <: iMDtype     ; iMDtype = 7 @cpu4.v:401
(iMDtype==0)  =>  IR2 <: iMDtype     ; iMDtype = 0 @cpu4.v:401
(ALUout==LO)  =>  (join LO IR2) <: ALUout     ; ALUout = LO @cpu4.v:405
(ALUout==0)  =>  IR2 <: ALUout     ; ALUout = 0 @cpu4.v:405
(ALUout==HI)  =>  (join HI IR2) <: ALUout     ; ALUout = HI @cpu4.v:406
(ALUout==0)  =>  IR2 <: ALUout     ; ALUout = 0 @cpu4.v:406
(ALUout==preALUout)  =>  (join preALUout IR2) <: ALUout     ; ALUout = preALUout @cpu4.v:407
(ALUout==0)  =>  IR2 <: ALUout     ; ALUout = 0 @cpu4.v:407
 L <: L     ; Instantiate parameter CLK in module mem @cpu4.v:413
 L <: L     ; Instantiate parameter MRST in module mem @cpu4.v:413
 IR3 <: I3     ; Instantiate parameter I3 in module mem @cpu4.v:413
 MAR <: MAR     ; Instantiate parameter MAR in module mem @cpu4.v:413
 Valid <: Valid     ; Instantiate parameter Valid in module mem @cpu4.v:413
 SMDR <: SMDR     ; Instantiate parameter SMDR in module mem @cpu4.v:413
(ReadLabel==0)  =>  L <: Iaddr     ; Instantiate parameter Iaddr in module mem @cpu4.v:413
(ReadLabel==1)  =>  H <: Iaddr     ; Instantiate parameter Iaddr in module mem @cpu4.v:413
 ReadLabel <: ReadLabel     ; Instantiate parameter ReadLabel in module mem @cpu4.v:413
 WriteLabel <: WriteLabel     ; Instantiate parameter WriteLabel in module mem @cpu4.v:413
(Write==1)  =>  Bus <: H     ; Instantiate parameter Bus in module mem @cpu4.v:413
(Write==0)  =>  Bus <: L     ; Instantiate parameter Bus in module mem @cpu4.v:413
 Read <: Read     ; Instantiate parameter Read in module mem @cpu4.v:413
 Write <: Write     ; Instantiate parameter Write in module mem @cpu4.v:413
 Addr <: Addr     ; Instantiate parameter Addr in module mem @cpu4.v:413
 H <: H     ; Instantiate parameter cacheOut in module mem @cpu4.v:413
 Iin <: H     ; Instantiate parameter Iin in module mem @cpu4.v:413
 pipeInhibit <: mem_pipeInhibit     ; Instantiate parameter pipeInhibit in module mem @cpu4.v:413
(Readlabel==0)  =>  pcInhibit <: L     ; Instantiate parameter pcInhibit in module mem @cpu4.v:413
(Readlabel==1)  =>  pcInhibit <: H     ; Instantiate parameter pcInhibit in module mem @cpu4.v:413
 H <: H     ; assign preLoadDataLB = ((cacheOut)>>(((~(MAR))&(3))<<(3)))&(255) @cpu4.v:441
 H <: H     ; assign preLoadDataLH = ((cacheOut)>>((((~(MAR))>>(1))&(1))<<(4)))&(65535) @cpu4.v:442
 H <: H     ; loadData = cacheOut @cpu4.v:444
 IR3 <: H     ; loadData = 0 @cpu4.v:444
 H <: H     ; loadData = ((cacheOut)>>((((~(MAR))>>(1))&(1))<<(4)))&(65535) @cpu4.v:445
 IR3 <: H     ; loadData = 0 @cpu4.v:445
 H <: H     ; loadData = ((cacheOut)>>(((~(MAR))&(3))<<(3)))&(255) @cpu4.v:446
 IR3 <: H     ; loadData = 0 @cpu4.v:446
 H <: H     ; loadData = {{24{preLoadDataLB[7]}}, preLoadDataLB[7:0]} @cpu4.v:447
 IR3 <: H     ; loadData = 0 @cpu4.v:447
 H <: H     ; loadData = {{16{preLoadDataLH[15]}}, preLoadDataLH[15:0]} @cpu4.v:448
 IR3 <: H     ; loadData = 0 @cpu4.v:448
 IR4 <: I4     ; Instantiate parameter I4 in module wb @cpu4.v:455
 WBsel <: WBsel     ; Instantiate parameter WBsel in module wb @cpu4.v:455
 ReadLabel <: ReadLabel     ; Instantiate parameter ReadLabel in module wb @cpu4.v:455
 WriteLabel <: WriteLabel     ; Instantiate parameter WriteLabel in module wb @cpu4.v:455
(RDbus==WBreg)  =>  WBreg <: RDbus     ; assign RDbus = WBreg @cpu4.v:464
(WBsel==5) (WBreg==LMDR)  =>  H <: WBreg     ; WBreg = LMDR @cpu4.v:467
(Not(WBsel==5)) (WBreg==0)  =>  WBsel <: WBreg     ; WBreg = 0 @cpu4.v:467
(WBsel==3)  =>  (join PC4 WBsel) <: WBreg     ; WBreg = (PC4)+(8) @cpu4.v:468
(WBreg==0) (Not(WBsel==3))  =>  WBsel <: WBreg     ; WBreg = 0 @cpu4.v:468
(WBreg==SavedMAR)  =>  (join SavedMAR WBsel) <: WBreg     ; WBreg = SavedMAR @cpu4.v:469
(WBreg==0)  =>  WBsel <: WBreg     ; WBreg = 0 @cpu4.v:469
(MRST==1)  =>  L <: IR1     ; no-sensitive-upgrade check IR1 <= 0 @cpu4.v:143
(MRST==1) (IR1==0)  =>  L <: IR1     ; IR1 <= 0 @cpu4.v:143
(MRST==1)  =>  L <: IR2     ; no-sensitive-upgrade check IR2 <= 0 @cpu4.v:144
(IR2==0) (MRST==1)  =>  L <: IR2     ; IR2 <= 0 @cpu4.v:144
(MRST==1)  =>  L <: IR3     ; no-sensitive-upgrade check IR3 <= 0 @cpu4.v:145
(IR3==0) (MRST==1)  =>  L <: IR3     ; IR3 <= 0 @cpu4.v:145
(MRST==1)  =>  L <: IR4     ; no-sensitive-upgrade check IR4 <= 0 @cpu4.v:146
(MRST==1) (IR4==0)  =>  L <: IR4     ; IR4 <= 0 @cpu4.v:146
(MRST==1)  =>  L <: exRDaddr     ; no-sensitive-upgrade check exRDaddr <= 0 @cpu4.v:148
(MRST==1) (exRDaddr==0)  =>  L <: exRDaddr     ; exRDaddr <= 0 @cpu4.v:148
(MRST==1)  =>  L <: memRDaddr     ; no-sensitive-upgrade check memRDaddr <= 0 @cpu4.v:149
(MRST==1) (memRDaddr==0)  =>  L <: memRDaddr     ; memRDaddr <= 0 @cpu4.v:149
(MRST==1)  =>  L <: wbRDaddr     ; no-sensitive-upgrade check wbRDaddr <= 0 @cpu4.v:150
(MRST==1) (wbRDaddr==0)  =>  L <: wbRDaddr     ; wbRDaddr <= 0 @cpu4.v:150
(ReadLabel==0) (decodeStall==1) (Not(MRST==1))  =>  L <: IR2     ; no-sensitive-upgrade check IR2 <= 0 @cpu4.v:155
(ReadLabel==1) (decodeStall==1) (Not(MRST==1))  =>  H <: IR2     ; no-sensitive-upgrade check IR2 <= 0 @cpu4.v:155
(ReadLabel==0) (decodeStall==1) (Not(MRST==1)) (IR2==0)  =>  L <: IR2     ; IR2 <= 0 @cpu4.v:155
(ReadLabel==1) (decodeStall==1) (Not(MRST==1)) (IR2==0)  =>  H <: IR2     ; IR2 <= 0 @cpu4.v:155
(ReadLabel==0) (decodeStall==1) (Not(MRST==1))  =>  L <: exRDaddr     ; no-sensitive-upgrade check exRDaddr <= 0 @cpu4.v:156
(ReadLabel==1) (decodeStall==1) (Not(MRST==1))  =>  H <: exRDaddr     ; no-sensitive-upgrade check exRDaddr <= 0 @cpu4.v:156
(ReadLabel==0) (decodeStall==1) (Not(MRST==1)) (exRDaddr==0)  =>  L <: exRDaddr     ; exRDaddr <= 0 @cpu4.v:156
(ReadLabel==1) (decodeStall==1) (Not(MRST==1)) (exRDaddr==0)  =>  H <: exRDaddr     ; exRDaddr <= 0 @cpu4.v:156
(ReadLabel==0) (decodeStall==1) (Not(MRST==1))  =>  L <: PC3     ; no-sensitive-upgrade check PC3 <= PC2 @cpu4.v:160
(ReadLabel==1) (decodeStall==1) (Not(MRST==1))  =>  H <: PC3     ; no-sensitive-upgrade check PC3 <= PC2 @cpu4.v:160
(ReadLabel==0) (decodeStall==1) (Not(MRST==1)) (PC3==PC2)  =>  L <: PC3     ; PC3 <= PC2 @cpu4.v:160
(ReadLabel==1) (decodeStall==1) (Not(MRST==1)) (PC3==PC2)  =>  H <: PC3     ; PC3 <= PC2 @cpu4.v:160
(ReadLabel==0) (decodeStall==1) (Not(MRST==1))  =>  L <: IR3     ; no-sensitive-upgrade check IR3 <= IR2 @cpu4.v:161
(ReadLabel==1) (decodeStall==1) (Not(MRST==1))  =>  H <: IR3     ; no-sensitive-upgrade check IR3 <= IR2 @cpu4.v:161
(ReadLabel==0) (decodeStall==1) (Not(MRST==1)) (IR3==IR2)  =>  L <: IR3     ; IR3 <= IR2 @cpu4.v:161
(ReadLabel==1) (decodeStall==1) (Not(MRST==1)) (IR3==IR2)  =>  H <: IR3     ; IR3 <= IR2 @cpu4.v:161
(ReadLabel==0) (decodeStall==1) (Not(MRST==1))  =>  L <: MAR     ; no-sensitive-upgrade check MAR <= ALUout @cpu4.v:162
(ReadLabel==1) (decodeStall==1) (Not(MRST==1))  =>  H <: MAR     ; no-sensitive-upgrade check MAR <= ALUout @cpu4.v:162
(ReadLabel==0) (decodeStall==1) (Not(MRST==1)) (MAR==ALUout)  =>  L <: MAR     ; MAR <= ALUout @cpu4.v:162
(ReadLabel==1) (decodeStall==1) (Not(MRST==1)) (MAR==ALUout)  =>  H <: MAR     ; MAR <= ALUout @cpu4.v:162
(ReadLabel==0) (decodeStall==1) (Not(MRST==1))  =>  L <: memRDaddr     ; no-sensitive-upgrade check memRDaddr <= exRDaddr @cpu4.v:163
(ReadLabel==1) (decodeStall==1) (Not(MRST==1))  =>  H <: memRDaddr     ; no-sensitive-upgrade check memRDaddr <= exRDaddr @cpu4.v:163
(ReadLabel==0) (decodeStall==1) (Not(MRST==1)) (memRDaddr==exRDaddr)  =>  L <: memRDaddr     ; memRDaddr <= exRDaddr @cpu4.v:163
(ReadLabel==1) (decodeStall==1) (Not(MRST==1)) (memRDaddr==exRDaddr)  =>  H <: memRDaddr     ; memRDaddr <= exRDaddr @cpu4.v:163
(ReadLabel==0) (decodeStall==1) (Not(MRST==1))  =>  L <: PC4     ; no-sensitive-upgrade check PC4 <= PC3 @cpu4.v:166
(ReadLabel==1) (decodeStall==1) (Not(MRST==1))  =>  H <: PC4     ; no-sensitive-upgrade check PC4 <= PC3 @cpu4.v:166
(ReadLabel==0) (PC4==PC3) (decodeStall==1) (Not(MRST==1))  =>  L <: PC4     ; PC4 <= PC3 @cpu4.v:166
(ReadLabel==1) (PC4==PC3) (decodeStall==1) (Not(MRST==1))  =>  H <: PC4     ; PC4 <= PC3 @cpu4.v:166
(ReadLabel==0) (decodeStall==1) (Not(MRST==1))  =>  L <: IR4     ; no-sensitive-upgrade check IR4 <= IR3 @cpu4.v:167
(ReadLabel==1) (decodeStall==1) (Not(MRST==1))  =>  H <: IR4     ; no-sensitive-upgrade check IR4 <= IR3 @cpu4.v:167
(ReadLabel==0) (IR4==IR3) (decodeStall==1) (Not(MRST==1))  =>  L <: IR4     ; IR4 <= IR3 @cpu4.v:167
(ReadLabel==1) (IR4==IR3) (decodeStall==1) (Not(MRST==1))  =>  H <: IR4     ; IR4 <= IR3 @cpu4.v:167
(decodeStall==1) (Not(MRST==1))  =>  H <: H     ; LMDR <= loadData @cpu4.v:168
(ReadLabel==0) (decodeStall==1) (Not(MRST==1))  =>  L <: wbRDaddr     ; no-sensitive-upgrade check wbRDaddr <= memRDaddr @cpu4.v:169
(ReadLabel==1) (decodeStall==1) (Not(MRST==1))  =>  H <: wbRDaddr     ; no-sensitive-upgrade check wbRDaddr <= memRDaddr @cpu4.v:169
(ReadLabel==0) (wbRDaddr==memRDaddr) (decodeStall==1) (Not(MRST==1))  =>  L <: wbRDaddr     ; wbRDaddr <= memRDaddr @cpu4.v:169
(ReadLabel==1) (wbRDaddr==memRDaddr) (decodeStall==1) (Not(MRST==1))  =>  H <: wbRDaddr     ; wbRDaddr <= memRDaddr @cpu4.v:169
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: PC1     ; no-sensitive-upgrade check PC1 <= Iaddr @cpu4.v:175
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: PC1     ; no-sensitive-upgrade check PC1 <= Iaddr @cpu4.v:175
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (PC1==Iaddr)  =>  (join pipeInhibit L) <: PC1     ; PC1 <= Iaddr @cpu4.v:175
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (PC1==Iaddr)  =>  (join pipeInhibit H) <: PC1     ; PC1 <= Iaddr @cpu4.v:175
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: IR1     ; no-sensitive-upgrade check IR1 <= Iin @cpu4.v:176
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: IR1     ; no-sensitive-upgrade check IR1 <= Iin @cpu4.v:176
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (IR1==Iin)  =>  (join pipeInhibit L) <: IR1     ; IR1 <= Iin @cpu4.v:176
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (IR1==Iin)  =>  (join pipeInhibit H) <: IR1     ; IR1 <= Iin @cpu4.v:176
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: PC2     ; no-sensitive-upgrade check PC2 <= PC1 @cpu4.v:179
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: PC2     ; no-sensitive-upgrade check PC2 <= PC1 @cpu4.v:179
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (PC2==PC1)  =>  (join pipeInhibit L) <: PC2     ; PC2 <= PC1 @cpu4.v:179
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (PC2==PC1)  =>  (join pipeInhibit H) <: PC2     ; PC2 <= PC1 @cpu4.v:179
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: IR2     ; no-sensitive-upgrade check IR2 <= IR1 @cpu4.v:180
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: IR2     ; no-sensitive-upgrade check IR2 <= IR1 @cpu4.v:180
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (IR2==IR1)  =>  (join pipeInhibit L) <: IR2     ; IR2 <= IR1 @cpu4.v:180
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (IR2==IR1)  =>  (join pipeInhibit H) <: IR2     ; IR2 <= IR1 @cpu4.v:180
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: RTbus     ; no-sensitive-upgrade check RTbus <= RT @cpu4.v:181
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: RTbus     ; no-sensitive-upgrade check RTbus <= RT @cpu4.v:181
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (RTbus==RT)  =>  (join pipeInhibit L) <: RTbus     ; RTbus <= RT @cpu4.v:181
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (RTbus==RT)  =>  (join pipeInhibit H) <: RTbus     ; RTbus <= RT @cpu4.v:181
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: ImmBus     ; no-sensitive-upgrade check ImmBus <= Imm @cpu4.v:182
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: ImmBus     ; no-sensitive-upgrade check ImmBus <= Imm @cpu4.v:182
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (ImmBus==Imm)  =>  (join pipeInhibit L) <: ImmBus     ; ImmBus <= Imm @cpu4.v:182
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (ImmBus==Imm)  =>  (join pipeInhibit H) <: ImmBus     ; ImmBus <= Imm @cpu4.v:182
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: exRDaddr     ; no-sensitive-upgrade check exRDaddr <= RDaddr @cpu4.v:183
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: exRDaddr     ; no-sensitive-upgrade check exRDaddr <= RDaddr @cpu4.v:183
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (exRDaddr==RDaddr)  =>  (join pipeInhibit L) <: exRDaddr     ; exRDaddr <= RDaddr @cpu4.v:183
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (exRDaddr==RDaddr)  =>  (join pipeInhibit H) <: exRDaddr     ; exRDaddr <= RDaddr @cpu4.v:183
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: PC3     ; no-sensitive-upgrade check PC3 <= PC2 @cpu4.v:186
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: PC3     ; no-sensitive-upgrade check PC3 <= PC2 @cpu4.v:186
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (PC3==PC2)  =>  (join pipeInhibit L) <: PC3     ; PC3 <= PC2 @cpu4.v:186
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (PC3==PC2)  =>  (join pipeInhibit H) <: PC3     ; PC3 <= PC2 @cpu4.v:186
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: IR3     ; no-sensitive-upgrade check IR3 <= IR2 @cpu4.v:187
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: IR3     ; no-sensitive-upgrade check IR3 <= IR2 @cpu4.v:187
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (IR3==IR2)  =>  (join pipeInhibit L) <: IR3     ; IR3 <= IR2 @cpu4.v:187
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (IR3==IR2)  =>  (join pipeInhibit H) <: IR3     ; IR3 <= IR2 @cpu4.v:187
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: SMDR     ; no-sensitive-upgrade check SMDR <= RTbusMuxOut @cpu4.v:188
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: SMDR     ; no-sensitive-upgrade check SMDR <= RTbusMuxOut @cpu4.v:188
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (SMDR==RTbusMuxOut)  =>  (join pipeInhibit L) <: SMDR     ; SMDR <= RTbusMuxOut @cpu4.v:188
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (SMDR==RTbusMuxOut)  =>  (join pipeInhibit H) <: SMDR     ; SMDR <= RTbusMuxOut @cpu4.v:188
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: MAR     ; no-sensitive-upgrade check MAR <= ALUout @cpu4.v:189
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: MAR     ; no-sensitive-upgrade check MAR <= ALUout @cpu4.v:189
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (MAR==ALUout)  =>  (join pipeInhibit L) <: MAR     ; MAR <= ALUout @cpu4.v:189
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (MAR==ALUout)  =>  (join pipeInhibit H) <: MAR     ; MAR <= ALUout @cpu4.v:189
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: PC4     ; no-sensitive-upgrade check PC4 <= PC3 @cpu4.v:191
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: PC4     ; no-sensitive-upgrade check PC4 <= PC3 @cpu4.v:191
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (PC4==PC3)  =>  (join pipeInhibit L) <: PC4     ; PC4 <= PC3 @cpu4.v:191
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (PC4==PC3)  =>  (join pipeInhibit H) <: PC4     ; PC4 <= PC3 @cpu4.v:191
(Not(decodeStall==1)) (Not(MRST==1))  =>  H <: H     ; LMDR <= loadData @cpu4.v:192
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: SavedMAR     ; no-sensitive-upgrade check SavedMAR <= MAR @cpu4.v:193
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: SavedMAR     ; no-sensitive-upgrade check SavedMAR <= MAR @cpu4.v:193
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (SavedMAR==MAR)  =>  (join pipeInhibit L) <: SavedMAR     ; SavedMAR <= MAR @cpu4.v:193
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (SavedMAR==MAR)  =>  (join pipeInhibit H) <: SavedMAR     ; SavedMAR <= MAR @cpu4.v:193
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit L) <: wbRDaddr     ; no-sensitive-upgrade check wbRDaddr <= memRDaddr @cpu4.v:194
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1))  =>  (join pipeInhibit H) <: wbRDaddr     ; no-sensitive-upgrade check wbRDaddr <= memRDaddr @cpu4.v:194
(ReadLabel==0) (Not(decodeStall==1)) (Not(MRST==1)) (wbRDaddr==memRDaddr)  =>  (join pipeInhibit L) <: wbRDaddr     ; wbRDaddr <= memRDaddr @cpu4.v:194
(ReadLabel==1) (Not(decodeStall==1)) (Not(MRST==1)) (wbRDaddr==memRDaddr)  =>  (join pipeInhibit H) <: wbRDaddr     ; wbRDaddr <= memRDaddr @cpu4.v:194
(MRST==1)  =>  L <: PC     ; no-sensitive-upgrade check PC <= 3217031168 @cpu4.v:231
(MRST==1) (PC==3217031168)  =>  L <: PC     ; PC <= 3217031168 @cpu4.v:231
(MRST==1)  =>  L <: num_instructions     ; no-sensitive-upgrade check num_instructions <= 0 @cpu4.v:232
(num_instructions==0) (MRST==1)  =>  L <: num_instructions     ; num_instructions <= 0 @cpu4.v:232
(ReadLabel==0) (PCsel==30) (Not(MRST==1))  =>  (join PCsel (join L pcInhibit)) <: PC     ; no-sensitive-upgrade check PC <= PCinc @cpu4.v:236
(ReadLabel==1) (PCsel==30) (Not(MRST==1))  =>  (join PCsel (join H pcInhibit)) <: PC     ; no-sensitive-upgrade check PC <= PCinc @cpu4.v:236
(ReadLabel==0) (PC==PCinc) (PCsel==30) (Not(MRST==1))  =>  (join PCsel (join L pcInhibit)) <: PC     ; PC <= PCinc @cpu4.v:236
(ReadLabel==1) (PC==PCinc) (PCsel==30) (Not(MRST==1))  =>  (join PCsel (join H pcInhibit)) <: PC     ; PC <= PCinc @cpu4.v:236
(ReadLabel==0) (PCsel==29) (Not(MRST==1))  =>  (join PCsel (join L pcInhibit)) <: PC     ; no-sensitive-upgrade check PC <= PCbr @cpu4.v:237
(ReadLabel==1) (PCsel==29) (Not(MRST==1))  =>  (join PCsel (join H pcInhibit)) <: PC     ; no-sensitive-upgrade check PC <= PCbr @cpu4.v:237
(ReadLabel==0) (PCsel==29) (Not(MRST==1)) (PC==PCbr)  =>  (join PCsel (join L pcInhibit)) <: PC     ; PC <= PCbr @cpu4.v:237
(ReadLabel==1) (PCsel==29) (Not(MRST==1)) (PC==PCbr)  =>  (join PCsel (join H pcInhibit)) <: PC     ; PC <= PCbr @cpu4.v:237
(ReadLabel==0) (Not(MRST==1)) (PCsel==27)  =>  (join PCsel (join L pcInhibit)) <: PC     ; no-sensitive-upgrade check PC <= PCjmp @cpu4.v:238
(ReadLabel==1) (Not(MRST==1)) (PCsel==27)  =>  (join PCsel (join H pcInhibit)) <: PC     ; no-sensitive-upgrade check PC <= PCjmp @cpu4.v:238
(ReadLabel==0) (PC==PCjmp) (Not(MRST==1)) (PCsel==27)  =>  (join PCsel (join L pcInhibit)) <: PC     ; PC <= PCjmp @cpu4.v:238
(ReadLabel==1) (PC==PCjmp) (Not(MRST==1)) (PCsel==27)  =>  (join PCsel (join H pcInhibit)) <: PC     ; PC <= PCjmp @cpu4.v:238
(ReadLabel==0) (PCsel==15) (Not(MRST==1))  =>  (join PCsel (join L pcInhibit)) <: PC     ; no-sensitive-upgrade check PC <= RSbusMuxOut @cpu4.v:239
(ReadLabel==1) (PCsel==15) (Not(MRST==1))  =>  (join PCsel (join H pcInhibit)) <: PC     ; no-sensitive-upgrade check PC <= RSbusMuxOut @cpu4.v:239
(ReadLabel==0) (PCsel==15) (Not(MRST==1)) (PC==RSbusMuxOut)  =>  (join PCsel (join L pcInhibit)) <: PC     ; PC <= RSbusMuxOut @cpu4.v:239
(ReadLabel==1) (PCsel==15) (Not(MRST==1)) (PC==RSbusMuxOut)  =>  (join PCsel (join H pcInhibit)) <: PC     ; PC <= RSbusMuxOut @cpu4.v:239
(ReadLabel==0) (Not(MRST==1))  =>  (join L pcInhibit) <: num_instructions     ; no-sensitive-upgrade check num_instructions <= (num_instructions)+(1) @cpu4.v:241
(ReadLabel==1) (Not(MRST==1))  =>  (join H pcInhibit) <: num_instructions     ; no-sensitive-upgrade check num_instructions <= (num_instructions)+(1) @cpu4.v:241
(ReadLabel==0) (Not(MRST==1))  =>  (join L pcInhibit) <: num_instructions     ; num_instructions <= (num_instructions)+(1) @cpu4.v:241
(ReadLabel==1) (Not(MRST==1))  =>  (join H pcInhibit) <: num_instructions     ; num_instructions <= (num_instructions)+(1) @cpu4.v:241
 pipeInhibit <: rInstIsSyscall     ; no-sensitive-upgrade check rInstIsSyscall <= (instIsSyscall)&(~(pipeInhibit)) @cpu4.v:293
 pipeInhibit <: rInstIsSyscall     ; rInstIsSyscall <= (instIsSyscall)&(~(pipeInhibit)) @cpu4.v:293
 pipeInhibit <: rrInstIsSyscall     ; no-sensitive-upgrade check rrInstIsSyscall <= rInstIsSyscall @cpu4.v:294
(rrInstIsSyscall==rInstIsSyscall)  =>  pipeInhibit <: rrInstIsSyscall     ; rrInstIsSyscall <= rInstIsSyscall @cpu4.v:294
(MD_ready==1)  =>  MD_ready <: currentMDtype     ; no-sensitive-upgrade check currentMDtype <= iMDtype @cpu4.v:297
(MD_ready==1) (currentMDtype==iMDtype)  =>  MD_ready <: currentMDtype     ; currentMDtype <= iMDtype @cpu4.v:297
(pcInhibit==pipeInhibit)  =>  pipeInhibit <: pcInhibit     ; pcInhibit <= pipeInhibit @cpu4.v:299
