{
  "module_name": "tas2764.h",
  "hash_id": "37570ad4c78297a2ebfeca05d43d2d537d871a1c699cfb95f784d03251df3e0c",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/tas2764.h",
  "human_readable_source": " \n \n\n#ifndef __TAS2764__\n#define __TAS2764__\n\n \n#define TAS2764_BOOKCTL_PAGE\t0\n#define TAS2764_BOOKCTL_REG\t127\n#define TAS2764_REG(page, reg)\t((page * 128) + reg)\n\n \n#define TAS2764_PAGE\t\tTAS2764_REG(0X0, 0x00)\n#define TAS2764_PAGE_PAGE_MASK\t255\n\n \n#define TAS2764_SW_RST\tTAS2764_REG(0X0, 0x01)\n#define TAS2764_RST\tBIT(0)\n\n \n#define TAS2764_PWR_CTRL\t\tTAS2764_REG(0X0, 0x02)\n#define TAS2764_PWR_CTRL_MASK\t\tGENMASK(1, 0)\n#define TAS2764_PWR_CTRL_ACTIVE\t\t0x0\n#define TAS2764_PWR_CTRL_MUTE\t\tBIT(0)\n#define TAS2764_PWR_CTRL_SHUTDOWN\tBIT(1)\n\n#define TAS2764_VSENSE_POWER_EN\t\t3\n#define TAS2764_ISENSE_POWER_EN\t\t4\n\n \n#define TAS2764_DC_BLK0\t\t\tTAS2764_REG(0x0, 0x04)\n#define TAS2764_DC_BLK0_HPF_FREQ_PB_SHIFT  0\n\n \n#define TAS2764_DVC\tTAS2764_REG(0X0, 0x1a)\n#define TAS2764_DVC_MAX\t0xc9\n\n#define TAS2764_CHNL_0  TAS2764_REG(0X0, 0x03)\n\n \n#define TAS2764_TDM_CFG0\t\tTAS2764_REG(0X0, 0x08)\n#define TAS2764_TDM_CFG0_SMP_MASK\tBIT(5)\n#define TAS2764_TDM_CFG0_SMP_48KHZ\t0x0\n#define TAS2764_TDM_CFG0_SMP_44_1KHZ\tBIT(5)\n#define TAS2764_TDM_CFG0_MASK\t\tGENMASK(3, 1)\n#define TAS2764_TDM_CFG0_44_1_48KHZ\tBIT(3)\n#define TAS2764_TDM_CFG0_88_2_96KHZ\t(BIT(3) | BIT(1))\n#define TAS2764_TDM_CFG0_FRAME_START\tBIT(0)\n\n \n#define TAS2764_TDM_CFG1\t\tTAS2764_REG(0X0, 0x09)\n#define TAS2764_TDM_CFG1_MASK\t\tGENMASK(5, 1)\n#define TAS2764_TDM_CFG1_51_SHIFT\t1\n#define TAS2764_TDM_CFG1_RX_MASK\tBIT(0)\n#define TAS2764_TDM_CFG1_RX_RISING\t0x0\n#define TAS2764_TDM_CFG1_RX_FALLING\tBIT(0)\n\n \n#define TAS2764_TDM_CFG2\t\tTAS2764_REG(0X0, 0x0a)\n#define TAS2764_TDM_CFG2_RXW_MASK\tGENMASK(3, 2)\n#define TAS2764_TDM_CFG2_RXW_16BITS\t0x0\n#define TAS2764_TDM_CFG2_RXW_24BITS\tBIT(3)\n#define TAS2764_TDM_CFG2_RXW_32BITS\t(BIT(3) | BIT(2))\n#define TAS2764_TDM_CFG2_RXS_MASK\tGENMASK(1, 0)\n#define TAS2764_TDM_CFG2_RXS_16BITS\t0x0\n#define TAS2764_TDM_CFG2_RXS_24BITS\tBIT(0)\n#define TAS2764_TDM_CFG2_RXS_32BITS\tBIT(1)\n#define TAS2764_TDM_CFG2_SCFG_SHIFT\t4\n\n \n#define TAS2764_TDM_CFG3\t\tTAS2764_REG(0X0, 0x0c)\n#define TAS2764_TDM_CFG3_RXS_MASK\tGENMASK(7, 4)\n#define TAS2764_TDM_CFG3_RXS_SHIFT\t0x4\n#define TAS2764_TDM_CFG3_MASK\t\tGENMASK(3, 0)\n\n \n#define TAS2764_TDM_CFG5\t\tTAS2764_REG(0X0, 0x0e)\n#define TAS2764_TDM_CFG5_VSNS_MASK\tBIT(6)\n#define TAS2764_TDM_CFG5_VSNS_ENABLE\tBIT(6)\n#define TAS2764_TDM_CFG5_50_MASK\tGENMASK(5, 0)\n\n \n#define TAS2764_TDM_CFG6\t\tTAS2764_REG(0X0, 0x0f)\n#define TAS2764_TDM_CFG6_ISNS_MASK\tBIT(6)\n#define TAS2764_TDM_CFG6_ISNS_ENABLE\tBIT(6)\n#define TAS2764_TDM_CFG6_50_MASK\tGENMASK(5, 0)\n\n \n#define TAS2764_INT_MASK0               TAS2764_REG(0x0, 0x3b)\n#define TAS2764_INT_MASK1               TAS2764_REG(0x0, 0x3c)\n#define TAS2764_INT_MASK2               TAS2764_REG(0x0, 0x40)\n#define TAS2764_INT_MASK3               TAS2764_REG(0x0, 0x41)\n#define TAS2764_INT_MASK4               TAS2764_REG(0x0, 0x3d)\n\n \n#define TAS2764_INT_LTCH0               TAS2764_REG(0x0, 0x49)\n#define TAS2764_INT_LTCH1               TAS2764_REG(0x0, 0x4a)\n#define TAS2764_INT_LTCH1_0             TAS2764_REG(0x0, 0x4b)\n#define TAS2764_INT_LTCH2               TAS2764_REG(0x0, 0x4f)\n#define TAS2764_INT_LTCH3               TAS2764_REG(0x0, 0x50)\n#define TAS2764_INT_LTCH4               TAS2764_REG(0x0, 0x51)\n\n \n#define TAS2764_INT_CLK_CFG             TAS2764_REG(0x0, 0x5c)\n#define TAS2764_INT_CLK_CFG_IRQZ_CLR    BIT(2)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}