70b666a2f3aae8b4e2a38cb6583a148f50e387bd
Merge pull request #232 from davideschiavone/fix208
diff --git a/rtl/riscv_tracer.sv b/rtl/riscv_tracer.sv
index aebf607..ca1683f 100644
--- a/rtl/riscv_tracer.sv
+++ b/rtl/riscv_tracer.sv
@@ -104,6 +104,8 @@ module riscv_tracer (
   integer      cycles;
   logic [ 5:0] rd, rs1, rs2, rs3, rs4;
 
+  event        retire;
+  
   typedef struct {
     logic [ 5:0] addr;
     logic [31:0] value;
@@ -805,6 +807,13 @@ module riscv_tracer (
     end
   end
 
+  // these signals are for simulator visibility. Don't try to do the nicer way
+  // of making instr_trace_t visible to inspect it with your simulator. Some
+  // choke for some unknown performance reasons.
+  string insn_disas;
+  logic [31:0] insn_pc;
+  logic [31:0] insn_val;
+
   // virtual EX/WB pipeline
   initial
   begin
@@ -824,17 +833,13 @@ module riscv_tracer (
       end while (!wb_valid);
 
       trace.printInstrTrace();
+      insn_disas = trace.str;
+      insn_pc    = trace.pc;
+      insn_val   = trace.instr;
+      -> retire;
     end
   end
 
-
-  // these signals are for simulator visibility. Don't try to do the nicer way
-  // of making instr_trace_t visible to inspect it with your simulator. Some
-  // choke for some unknown performance reasons.
-  string insn_disas;
-  logic [31:0] insn_pc;
-  logic [31:0] insn_val;
-
   // log execution
   always @(negedge clk)
   begin
@@ -1044,11 +1049,6 @@ module riscv_tracer (
         default:           trace.printMnemonic("INVALID");
       endcase // unique case (instr)
 
-      // visibility for simulator
-      insn_disas = trace.str;
-      insn_pc    = trace.pc;
-      insn_val   = trace.instr;
-
       instr_ex.put(trace);
     end
   end // always @ (posedge clk)