MTD_MAP_BANK_WIDTH_2: y => no
      Direct dependencies: MTD [=y]
      Reverse dependencies: MTD_HYPERBUS [=n] && MTD [=y] && HAS_IOMEM [=y]

CLK_INTEL_SOCFPGA64: y => no
      Direct dependencies: COMMON_CLK [=y] && CLK_INTEL_SOCFPGA [=y]

SPI_ALTERA_CORE: y => no
      Direct dependencies: SPI [=y] && SPI_MASTER [=y]
      Reverse dependencies: SPI_ALTERA [=y] && SPI [=y] && SPI_MASTER [=y] || SPI_ALTERA_DFL [=n] && SPI [=y] && SPI_MASTER [=y] && FPGA_DFL [=y]

PROFILE_ANNOTATED_BRANCHES: y => no
      Direct dependencies: <choice>

