{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552746023407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552746023409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 15:20:23 2019 " "Processing started: Sat Mar 16 15:20:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552746023409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552746023409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Top -c DE0_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Top -c DE0_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552746023409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1552746023750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIC-behav " "Found design unit 1: VIC-behav" {  } { { "VIC.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/VIC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024175 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIC " "Found entity 1: VIC" {  } { { "VIC.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/VIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg32-RTL " "Found design unit 1: Reg32-RTL" {  } { { "Reg32.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/Reg32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024180 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "Reg32.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/Reg32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4-RTL " "Found design unit 1: MUX4-RTL" {  } { { "MUX4.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/MUX4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024185 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/MUX4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancderegistres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancderegistres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancDeRegistres-RTL " "Found design unit 1: BancDeRegistres-RTL" {  } { { "BancDeRegistres.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/BancDeRegistres.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024192 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancDeRegistres " "Found entity 1: BancDeRegistres" {  } { { "BancDeRegistres.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/BancDeRegistres.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UAL-RTL " "Found design unit 1: UAL-RTL" {  } { { "UAL.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/UAL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024197 ""} { "Info" "ISGN_ENTITY_NAME" "1 UAL " "Found entity 1: UAL" {  } { { "UAL.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/UAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file psr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSR-RTL " "Found design unit 1: PSR-RTL" {  } { { "PSR.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/PSR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024202 ""} { "Info" "ISGN_ENTITY_NAME" "1 PSR " "Found entity 1: PSR" {  } { { "PSR.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/PSR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeur2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexeur2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexeur2-RTL " "Found design unit 1: Multiplexeur2-RTL" {  } { { "Multiplexeur2.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/Multiplexeur2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024206 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexeur2 " "Found entity 1: Multiplexeur2" {  } { { "Multiplexeur2.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/Multiplexeur2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extentiondesigne.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extentiondesigne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtentionDeSigne-RTL " "Found design unit 1: ExtentionDeSigne-RTL" {  } { { "ExtentionDeSigne.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/ExtentionDeSigne.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024211 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtentionDeSigne " "Found entity 1: ExtentionDeSigne" {  } { { "ExtentionDeSigne.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/ExtentionDeSigne.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_arm-arc_test_arm " "Found design unit 1: test_arm-arc_test_arm" {  } { { "test_arm.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/test_arm.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024215 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_arm " "Found entity 1: test_arm" {  } { { "test_arm.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/test_arm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_TOP-ARCHI " "Found design unit 1: DE0_TOP-ARCHI" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024220 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Found entity 1: DE0_TOP" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-archi " "Found design unit 1: DataPath-archi" {  } { { "DataPath.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024225 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm-arc_arm " "Found design unit 1: arm-arc_arm" {  } { { "arm.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/arm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024230 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/arm.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mae.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mae.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE-behav " "Found design unit 1: MAE-behav" {  } { { "MAE.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/MAE.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024236 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE " "Found entity 1: MAE" {  } { { "MAE.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/MAE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem64-SYN " "Found design unit 1: mem64-SYN" {  } { { "mem64.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/mem64.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024241 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem64 " "Found entity 1: mem64" {  } { { "mem64.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/mem64.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_TOP " "Elaborating entity \"DE0_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1552746024343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm_1 " "Elaborating entity \"arm\" for hierarchy \"arm:arm_1\"" {  } { { "DE0_TOP.vhd" "arm_1" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAE arm:arm_1\|MAE:MAE1 " "Elaborating entity \"MAE\" for hierarchy \"arm:arm_1\|MAE:MAE1\"" {  } { { "arm.vhd" "MAE1" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/arm.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath arm:arm_1\|DataPath:DataPath1 " "Elaborating entity \"DataPath\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\"" {  } { { "arm.vhd" "DataPath1" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/arm.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIC arm:arm_1\|DataPath:DataPath1\|VIC:VIC0 " "Elaborating entity \"VIC\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|VIC:VIC0\"" {  } { { "DataPath.vhd" "VIC0" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024388 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "irq0_memo VIC.vhd(34) " "VHDL Process Statement warning at VIC.vhd(34): inferring latch(es) for signal or variable \"irq0_memo\", which holds its previous value in one or more paths through the process" {  } { { "VIC.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/VIC.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1552746024389 "|DE0_TOP|arm:arm_1|DataPath:DataPath1|VIC:VIC0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "irq1_memo VIC.vhd(34) " "VHDL Process Statement warning at VIC.vhd(34): inferring latch(es) for signal or variable \"irq1_memo\", which holds its previous value in one or more paths through the process" {  } { { "VIC.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/VIC.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1552746024389 "|DE0_TOP|arm:arm_1|DataPath:DataPath1|VIC:VIC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq1_memo VIC.vhd(34) " "Inferred latch for \"irq1_memo\" at VIC.vhd(34)" {  } { { "VIC.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/VIC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552746024389 "|DE0_TOP|arm:arm_1|DataPath:DataPath1|VIC:VIC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq0_memo VIC.vhd(34) " "Inferred latch for \"irq0_memo\" at VIC.vhd(34)" {  } { { "VIC.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/VIC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552746024389 "|DE0_TOP|arm:arm_1|DataPath:DataPath1|VIC:VIC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 arm:arm_1\|DataPath:DataPath1\|MUX4:MuxPC " "Elaborating entity \"MUX4\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|MUX4:MuxPC\"" {  } { { "DataPath.vhd" "MuxPC" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSR arm:arm_1\|DataPath:DataPath1\|PSR:RegPC " "Elaborating entity \"PSR\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|PSR:RegPC\"" {  } { { "DataPath.vhd" "RegPC" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexeur2 arm:arm_1\|DataPath:DataPath1\|Multiplexeur2:MuxMem " "Elaborating entity \"Multiplexeur2\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|Multiplexeur2:MuxMem\"" {  } { { "DataPath.vhd" "MuxMem" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem64 arm:arm_1\|DataPath:DataPath1\|mem64:Memoire " "Elaborating entity \"mem64\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|mem64:Memoire\"" {  } { { "DataPath.vhd" "Memoire" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm:arm_1\|DataPath:DataPath1\|mem64:Memoire\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|mem64:Memoire\|altsyncram:altsyncram_component\"" {  } { { "mem64.vhd" "altsyncram_component" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/mem64.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm:arm_1\|DataPath:DataPath1\|mem64:Memoire\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"arm:arm_1\|DataPath:DataPath1\|mem64:Memoire\|altsyncram:altsyncram_component\"" {  } { { "mem64.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/mem64.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746024460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm:arm_1\|DataPath:DataPath1\|mem64:Memoire\|altsyncram:altsyncram_component " "Instantiated megafunction \"arm:arm_1\|DataPath:DataPath1\|mem64:Memoire\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_init.mif " "Parameter \"init_file\" = \"mem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024461 ""}  } { { "mem64.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/mem64.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1552746024461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hjs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hjs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hjs1 " "Found entity 1: altsyncram_hjs1" {  } { { "db/altsyncram_hjs1.tdf" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/db/altsyncram_hjs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746024525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746024525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hjs1 arm:arm_1\|DataPath:DataPath1\|mem64:Memoire\|altsyncram:altsyncram_component\|altsyncram_hjs1:auto_generated " "Elaborating entity \"altsyncram_hjs1\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|mem64:Memoire\|altsyncram:altsyncram_component\|altsyncram_hjs1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 arm:arm_1\|DataPath:DataPath1\|Reg32:RegistreData " "Elaborating entity \"Reg32\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|Reg32:RegistreData\"" {  } { { "DataPath.vhd" "RegistreData" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexeur2 arm:arm_1\|DataPath:DataPath1\|Multiplexeur2:MuxW0 " "Elaborating entity \"Multiplexeur2\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|Multiplexeur2:MuxW0\"" {  } { { "DataPath.vhd" "MuxW0" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexeur2 arm:arm_1\|DataPath:DataPath1\|Multiplexeur2:MuxRB0 " "Elaborating entity \"Multiplexeur2\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|Multiplexeur2:MuxRB0\"" {  } { { "DataPath.vhd" "MuxRB0" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancDeRegistres arm:arm_1\|DataPath:DataPath1\|BancDeRegistres:BancReg " "Elaborating entity \"BancDeRegistres\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|BancDeRegistres:BancReg\"" {  } { { "DataPath.vhd" "BancReg" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtentionDeSigne arm:arm_1\|DataPath:DataPath1\|ExtentionDeSigne:Ext8_32 " "Elaborating entity \"ExtentionDeSigne\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|ExtentionDeSigne:Ext8_32\"" {  } { { "DataPath.vhd" "Ext8_32" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtentionDeSigne arm:arm_1\|DataPath:DataPath1\|ExtentionDeSigne:Ext24_32 " "Elaborating entity \"ExtentionDeSigne\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|ExtentionDeSigne:Ext24_32\"" {  } { { "DataPath.vhd" "Ext24_32" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UAL arm:arm_1\|DataPath:DataPath1\|UAL:ALU0 " "Elaborating entity \"UAL\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|UAL:ALU0\"" {  } { { "DataPath.vhd" "ALU0" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DataPath.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746024582 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm:arm_1\|DataPath:DataPath1\|BancDeRegistres:BancReg\|Banc_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"arm:arm_1\|DataPath:DataPath1\|BancDeRegistres:BancReg\|Banc_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif " "Parameter INIT_FILE set to db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm:arm_1\|DataPath:DataPath1\|BancDeRegistres:BancReg\|Banc_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"arm:arm_1\|DataPath:DataPath1\|BancDeRegistres:BancReg\|Banc_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif " "Parameter INIT_FILE set to db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552746025069 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1552746025069 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1552746025069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm:arm_1\|DataPath:DataPath1\|BancDeRegistres:BancReg\|altsyncram:Banc_rtl_0 " "Elaborated megafunction instantiation \"arm:arm_1\|DataPath:DataPath1\|BancDeRegistres:BancReg\|altsyncram:Banc_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746025095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm:arm_1\|DataPath:DataPath1\|BancDeRegistres:BancReg\|altsyncram:Banc_rtl_0 " "Instantiated megafunction \"arm:arm_1\|DataPath:DataPath1\|BancDeRegistres:BancReg\|altsyncram:Banc_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552746025096 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1552746025096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h5m1 " "Found entity 1: altsyncram_h5m1" {  } { { "db/altsyncram_h5m1.tdf" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/db/altsyncram_h5m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552746025159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552746025159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arm:arm_1\|DataPath:DataPath1\|VIC:VIC0\|irq1_memo " "Latch arm:arm_1\|DataPath:DataPath1\|VIC:VIC0\|irq1_memo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arm:arm_1\|DataPath:DataPath1\|VIC:VIC0\|irq1_ech\[1\] " "Ports D and ENA on the latch are fed by the same signal arm:arm_1\|DataPath:DataPath1\|VIC:VIC0\|irq1_ech\[1\]" {  } { { "VIC.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/VIC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1552746025466 ""}  } { { "VIC.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/VIC.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1552746025466 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552746025608 "|DE0_TOP|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552746025608 "|DE0_TOP|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552746025608 "|DE0_TOP|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552746025608 "|DE0_TOP|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552746025608 "|DE0_TOP|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552746025608 "|DE0_TOP|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1552746025608 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "arm:arm_1\|MAE:MAE1\|state\[0\] Low " "Register arm:arm_1\|MAE:MAE1\|state\[0\] will power up to Low" {  } { { "MAE.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/MAE.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1552746025613 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "arm:arm_1\|MAE:MAE1\|state\[31\] Low " "Register arm:arm_1\|MAE:MAE1\|state\[31\] will power up to Low" {  } { { "MAE.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/MAE.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1552746025613 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1552746025613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1552746025736 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1552746026046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1552746026335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746026335 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746026430 "|DE0_TOP|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746026430 "|DE0_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746026430 "|DE0_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746026430 "|DE0_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746026430 "|DE0_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746026430 "|DE0_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746026430 "|DE0_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746026430 "|DE0_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746026430 "|DE0_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_TOP.vhd" "" { Text "C:/Users/yuxia/Desktop/ProcessorMultiCycle-master/TP_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552746026430 "|DE0_TOP|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1552746026430 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "775 " "Implemented 775 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1552746026431 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1552746026431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "627 " "Implemented 627 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1552746026431 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1552746026431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1552746026431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552746026454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 15:20:26 2019 " "Processing ended: Sat Mar 16 15:20:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552746026454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552746026454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552746026454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552746026454 ""}
